// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
// Date        : Thu Jul 18 12:06:52 2024
// Host        : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/main_design_v_mix_0_0_sim_netlist.v
// Design      : main_design_v_mix_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "main_design_v_mix_0_0,main_design_v_mix_0_0_v_mix,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "main_design_v_mix_0_0_v_mix,Vivado 2024.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module main_design_v_mix_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    s_axis_video1_TVALID,
    s_axis_video1_TREADY,
    s_axis_video1_TDATA,
    s_axis_video1_TKEEP,
    s_axis_video1_TSTRB,
    s_axis_video1_TUSER,
    s_axis_video1_TLAST,
    s_axis_video1_TID,
    s_axis_video1_TDEST,
    s_axis_video2_TVALID,
    s_axis_video2_TREADY,
    s_axis_video2_TDATA,
    s_axis_video2_TKEEP,
    s_axis_video2_TSTRB,
    s_axis_video2_TUSER,
    s_axis_video2_TLAST,
    s_axis_video2_TID,
    s_axis_video2_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [12:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [12:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axi_mm_video1:m_axi_mm_video2:m_axi_mm_video3:m_axi_mm_video4:m_axi_mm_video5:m_axi_mm_video6:m_axi_mm_video7:m_axi_mm_video8:m_axi_mm_video9:m_axi_mm_video10:m_axi_mm_video11:m_axi_mm_video12:m_axi_mm_video13:m_axi_mm_video14:m_axi_mm_video15:m_axi_mm_video16:s_axis_video:m_axis_video:s_axis_video1:s_axis_video2:s_axis_video3:s_axis_video4:s_axis_video5:s_axis_video6:s_axis_video7:s_axis_video8:s_axis_video9:s_axis_video10:s_axis_video11:s_axis_video12:s_axis_video13:s_axis_video14:s_axis_video15:s_axis_video16, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [23:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [2:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [2:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TVALID" *) input s_axis_video1_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TREADY" *) output s_axis_video1_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TDATA" *) input [23:0]s_axis_video1_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TKEEP" *) input [2:0]s_axis_video1_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TSTRB" *) input [2:0]s_axis_video1_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TUSER" *) input [0:0]s_axis_video1_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TLAST" *) input [0:0]s_axis_video1_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TID" *) input [0:0]s_axis_video1_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video1, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video1_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video2 TVALID" *) input s_axis_video2_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video2 TREADY" *) output s_axis_video2_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video2 TDATA" *) input [23:0]s_axis_video2_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video2 TKEEP" *) input [2:0]s_axis_video2_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video2 TSTRB" *) input [2:0]s_axis_video2_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video2 TUSER" *) input [0:0]s_axis_video2_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video2 TLAST" *) input [0:0]s_axis_video2_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video2 TID" *) input [0:0]s_axis_video2_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video2 TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video2, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video2_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [12:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [12:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video1_TDATA;
  wire [0:0]s_axis_video1_TLAST;
  wire s_axis_video1_TREADY;
  wire [0:0]s_axis_video1_TUSER;
  wire s_axis_video1_TVALID;
  wire [23:0]s_axis_video2_TDATA;
  wire [0:0]s_axis_video2_TLAST;
  wire s_axis_video2_TREADY;
  wire [0:0]s_axis_video2_TUSER;
  wire s_axis_video2_TVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire NLW_inst_layerVideoFormat_ce0_UNCONNECTED;
  wire NLW_inst_layerVideoFormat_ce1_UNCONNECTED;
  wire NLW_inst_layerVideoFormat_we0_UNCONNECTED;
  wire NLW_inst_layerVideoFormat_we1_UNCONNECTED;
  wire [1:0]NLW_inst_layerVideoFormat_address0_UNCONNECTED;
  wire [1:0]NLW_inst_layerVideoFormat_address1_UNCONNECTED;
  wire [7:0]NLW_inst_layerVideoFormat_d0_UNCONNECTED;
  wire [7:0]NLW_inst_layerVideoFormat_d1_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "13" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "5'b00001" *) 
  (* ap_ST_fsm_state2 = "5'b00010" *) 
  (* ap_ST_fsm_state3 = "5'b00100" *) 
  (* ap_ST_fsm_state4 = "5'b01000" *) 
  (* ap_ST_fsm_state5 = "5'b10000" *) 
  main_design_v_mix_0_0_v_mix inst
       (.BOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K11({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K11_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K12({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K12_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K13({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K13_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K21({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K21_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K22({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K22_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K23({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K23_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K31({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K31_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K32({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K32_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K33({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K33_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ROffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .YOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .layerAlpha_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerHeight_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerScaleFactor_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerStartX_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerStartY_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerStride_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerVideoFormat_address0(NLW_inst_layerVideoFormat_address0_UNCONNECTED[1:0]),
        .layerVideoFormat_address1(NLW_inst_layerVideoFormat_address1_UNCONNECTED[1:0]),
        .layerVideoFormat_ce0(NLW_inst_layerVideoFormat_ce0_UNCONNECTED),
        .layerVideoFormat_ce1(NLW_inst_layerVideoFormat_ce1_UNCONNECTED),
        .layerVideoFormat_d0(NLW_inst_layerVideoFormat_d0_UNCONNECTED[7:0]),
        .layerVideoFormat_d1(NLW_inst_layerVideoFormat_d1_UNCONNECTED[7:0]),
        .layerVideoFormat_q0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerVideoFormat_q1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerVideoFormat_we0(NLW_inst_layerVideoFormat_we0_UNCONNECTED),
        .layerVideoFormat_we1(NLW_inst_layerVideoFormat_we1_UNCONNECTED),
        .layerWidth_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR({1'b0,s_axi_CTRL_ARADDR[11:0]}),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({1'b0,s_axi_CTRL_AWADDR[11:2],1'b0,1'b0}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video1_TDATA(s_axis_video1_TDATA),
        .s_axis_video1_TDEST(1'b0),
        .s_axis_video1_TID(1'b0),
        .s_axis_video1_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video1_TLAST(s_axis_video1_TLAST),
        .s_axis_video1_TREADY(s_axis_video1_TREADY),
        .s_axis_video1_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video1_TUSER(s_axis_video1_TUSER),
        .s_axis_video1_TVALID(s_axis_video1_TVALID),
        .s_axis_video2_TDATA(s_axis_video2_TDATA),
        .s_axis_video2_TDEST(1'b0),
        .s_axis_video2_TID(1'b0),
        .s_axis_video2_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video2_TLAST(s_axis_video2_TLAST),
        .s_axis_video2_TREADY(s_axis_video2_TREADY),
        .s_axis_video2_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video2_TUSER(s_axis_video2_TUSER),
        .s_axis_video2_TVALID(s_axis_video2_TVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream
   (start_once_reg,
    s_axis_video2_TREADY_int_regslice,
    Q,
    \ap_CS_fsm_reg[0]_0 ,
    AXIvideo2MultiPixStream_U0_ap_ready,
    push,
    \ap_CS_fsm_reg[4]_0 ,
    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
    ap_clk,
    ap_done_cache_reg,
    \FSM_sequential_state_reg[0] ,
    \axi_data_fu_92_reg[23] ,
    ap_rst_n,
    \SRL_SIG_reg[1][0] ,
    \ap_CS_fsm_reg[1]_0 ,
    srcLayer2_full_n,
    s_axis_video2_TLAST_int_regslice,
    HwReg_layerEnableFlag_3_fu_294,
    start_once_reg_reg_0,
    s_axis_video2_TUSER_int_regslice,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg,
    \d_read_reg_22_reg[11] ,
    \d_read_reg_22_reg[11]_0 );
  output start_once_reg;
  output s_axis_video2_TREADY_int_regslice;
  output [23:0]Q;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output AXIvideo2MultiPixStream_U0_ap_ready;
  output push;
  output \ap_CS_fsm_reg[4]_0 ;
  output ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  input ap_clk;
  input ap_done_cache_reg;
  input [0:0]\FSM_sequential_state_reg[0] ;
  input [23:0]\axi_data_fu_92_reg[23] ;
  input ap_rst_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input srcLayer2_full_n;
  input s_axis_video2_TLAST_int_regslice;
  input HwReg_layerEnableFlag_3_fu_294;
  input start_once_reg_reg_0;
  input s_axis_video2_TUSER_int_regslice;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  input [11:0]\d_read_reg_22_reg[11] ;
  input [11:0]\d_read_reg_22_reg[11]_0 ;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire [0:0]\FSM_sequential_state_reg[0] ;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire [23:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire and_ln3150_reg_409;
  wire \and_ln3150_reg_409[0]_i_1__0_n_9 ;
  wire \ap_CS_fsm[0]_i_3_n_9 ;
  wire \ap_CS_fsm[0]_i_4__0_n_9 ;
  wire \ap_CS_fsm[0]_i_5__0_n_9 ;
  wire \ap_CS_fsm[0]_i_6__0_n_9 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_12 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_9_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  wire [23:0]axi_data_fu_108;
  wire [23:0]\axi_data_fu_92_reg[23] ;
  wire axi_last_23_loc_fu_92;
  wire axi_last_reg_170;
  wire cmp10301_i_reg_393;
  wire \cmp10301_i_reg_393[0]_i_1__0_n_9 ;
  wire [11:0]cols_reg_370;
  wire [11:0]d_read_reg_22;
  wire [11:0]\d_read_reg_22_reg[11] ;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_13;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_14;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_15;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_13;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_14;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_61;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_62;
  wire grp_reg_unsigned_short_s_fu_259_ap_ce;
  wire grp_reg_unsigned_short_s_fu_265_n_10;
  wire grp_reg_unsigned_short_s_fu_265_n_11;
  wire grp_reg_unsigned_short_s_fu_265_n_12;
  wire grp_reg_unsigned_short_s_fu_265_n_13;
  wire grp_reg_unsigned_short_s_fu_265_n_14;
  wire grp_reg_unsigned_short_s_fu_265_n_15;
  wire grp_reg_unsigned_short_s_fu_265_n_16;
  wire grp_reg_unsigned_short_s_fu_265_n_17;
  wire grp_reg_unsigned_short_s_fu_265_n_18;
  wire grp_reg_unsigned_short_s_fu_265_n_19;
  wire grp_reg_unsigned_short_s_fu_265_n_20;
  wire grp_reg_unsigned_short_s_fu_265_n_9;
  wire i_fu_112;
  wire \i_fu_112[0]_i_4_n_9 ;
  wire [11:0]i_fu_112_reg;
  wire \i_fu_112_reg[0]_i_3__0_n_10 ;
  wire \i_fu_112_reg[0]_i_3__0_n_11 ;
  wire \i_fu_112_reg[0]_i_3__0_n_12 ;
  wire \i_fu_112_reg[0]_i_3__0_n_13 ;
  wire \i_fu_112_reg[0]_i_3__0_n_14 ;
  wire \i_fu_112_reg[0]_i_3__0_n_15 ;
  wire \i_fu_112_reg[0]_i_3__0_n_16 ;
  wire \i_fu_112_reg[0]_i_3__0_n_9 ;
  wire \i_fu_112_reg[4]_i_1__0_n_10 ;
  wire \i_fu_112_reg[4]_i_1__0_n_11 ;
  wire \i_fu_112_reg[4]_i_1__0_n_12 ;
  wire \i_fu_112_reg[4]_i_1__0_n_13 ;
  wire \i_fu_112_reg[4]_i_1__0_n_14 ;
  wire \i_fu_112_reg[4]_i_1__0_n_15 ;
  wire \i_fu_112_reg[4]_i_1__0_n_16 ;
  wire \i_fu_112_reg[4]_i_1__0_n_9 ;
  wire \i_fu_112_reg[8]_i_1__0_n_10 ;
  wire \i_fu_112_reg[8]_i_1__0_n_11 ;
  wire \i_fu_112_reg[8]_i_1__0_n_12 ;
  wire \i_fu_112_reg[8]_i_1__0_n_13 ;
  wire \i_fu_112_reg[8]_i_1__0_n_14 ;
  wire \i_fu_112_reg[8]_i_1__0_n_15 ;
  wire \i_fu_112_reg[8]_i_1__0_n_16 ;
  wire icmp_ln3101_fu_293_p2;
  wire [23:0]p_1_in;
  wire push;
  wire [11:0]rows_reg_365;
  wire s_axis_video2_TLAST_int_regslice;
  wire s_axis_video2_TREADY_int_regslice;
  wire s_axis_video2_TUSER_int_regslice;
  wire select_ln3150_reg_420;
  wire \sof_reg_158[0]_i_1_n_9 ;
  wire \sof_reg_158_reg_n_9_[0] ;
  wire srcLayer2_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__6_n_9;
  wire start_once_reg_reg_0;
  wire xor_ln3150_fu_284_p2;
  wire xor_ln3150_reg_398;
  wire \xor_ln3150_reg_398[0]_i_1__0_n_9 ;
  wire \xor_ln3150_reg_398[0]_i_3__0_n_9 ;
  wire \xor_ln3150_reg_398[0]_i_4__0_n_9 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_112_reg[8]_i_1__0_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln3150_reg_409[0]_i_1__0 
       (.I0(xor_ln3150_reg_398),
        .I1(\sof_reg_158_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state5),
        .I3(and_ln3150_reg_409),
        .O(\and_ln3150_reg_409[0]_i_1__0_n_9 ));
  FDRE \and_ln3150_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln3150_reg_409[0]_i_1__0_n_9 ),
        .Q(and_ln3150_reg_409),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(HwReg_layerEnableFlag_3_fu_294),
        .I1(icmp_ln3101_fu_293_p2),
        .I2(ap_CS_fsm_state5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(i_fu_112_reg[9]),
        .I1(rows_reg_365[9]),
        .I2(i_fu_112_reg[10]),
        .I3(rows_reg_365[10]),
        .I4(rows_reg_365[11]),
        .I5(i_fu_112_reg[11]),
        .O(\ap_CS_fsm[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_4__0 
       (.I0(i_fu_112_reg[6]),
        .I1(rows_reg_365[6]),
        .I2(i_fu_112_reg[7]),
        .I3(rows_reg_365[7]),
        .I4(rows_reg_365[8]),
        .I5(i_fu_112_reg[8]),
        .O(\ap_CS_fsm[0]_i_4__0_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_5__0 
       (.I0(i_fu_112_reg[5]),
        .I1(rows_reg_365[5]),
        .I2(i_fu_112_reg[3]),
        .I3(rows_reg_365[3]),
        .I4(rows_reg_365[4]),
        .I5(i_fu_112_reg[4]),
        .O(\ap_CS_fsm[0]_i_5__0_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_6__0 
       (.I0(i_fu_112_reg[2]),
        .I1(rows_reg_365[2]),
        .I2(i_fu_112_reg[0]),
        .I3(rows_reg_365[0]),
        .I4(rows_reg_365[1]),
        .I5(i_fu_112_reg[1]),
        .O(\ap_CS_fsm[0]_i_6__0_n_9 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(HwReg_layerEnableFlag_3_fu_294),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state10),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[0]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln3101_fu_293_p2,\ap_CS_fsm_reg[0]_i_2_n_10 ,\ap_CS_fsm_reg[0]_i_2_n_11 ,\ap_CS_fsm_reg[0]_i_2_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_3_n_9 ,\ap_CS_fsm[0]_i_4__0_n_9 ,\ap_CS_fsm[0]_i_5__0_n_9 ,\ap_CS_fsm[0]_i_6__0_n_9 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_11),
        .Q(\ap_CS_fsm_reg_n_9_[6] ),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_10),
        .Q(ap_CS_fsm_state10),
        .R(ap_done_cache_reg));
  LUT4 #(
    .INIT(16'hFF8A)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln3101_fu_293_p2),
        .I2(HwReg_layerEnableFlag_3_fu_294),
        .I3(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .O(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0075FFFF00750075)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_4
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln3101_fu_293_p2),
        .I2(HwReg_layerEnableFlag_3_fu_294),
        .I3(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .I5(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_i_3
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln3101_fu_293_p2),
        .I2(HwReg_layerEnableFlag_3_fu_294),
        .O(AXIvideo2MultiPixStream_U0_ap_ready));
  FDRE \axi_data_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[0]),
        .Q(axi_data_fu_108[0]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[10]),
        .Q(axi_data_fu_108[10]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[11]),
        .Q(axi_data_fu_108[11]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[12]),
        .Q(axi_data_fu_108[12]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[13]),
        .Q(axi_data_fu_108[13]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[14]),
        .Q(axi_data_fu_108[14]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[15]),
        .Q(axi_data_fu_108[15]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[16]),
        .Q(axi_data_fu_108[16]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[17]),
        .Q(axi_data_fu_108[17]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[18]),
        .Q(axi_data_fu_108[18]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[19]),
        .Q(axi_data_fu_108[19]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[1]),
        .Q(axi_data_fu_108[1]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[20]),
        .Q(axi_data_fu_108[20]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[21]),
        .Q(axi_data_fu_108[21]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[22]),
        .Q(axi_data_fu_108[22]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[23]),
        .Q(axi_data_fu_108[23]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[2]),
        .Q(axi_data_fu_108[2]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[3]),
        .Q(axi_data_fu_108[3]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[4]),
        .Q(axi_data_fu_108[4]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[5]),
        .Q(axi_data_fu_108[5]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[6]),
        .Q(axi_data_fu_108[6]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[7]),
        .Q(axi_data_fu_108[7]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[8]),
        .Q(axi_data_fu_108[8]),
        .R(1'b0));
  FDRE \axi_data_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .D(p_1_in[9]),
        .Q(axi_data_fu_108[9]),
        .R(1'b0));
  FDRE \axi_last_23_loc_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_15),
        .Q(axi_last_23_loc_fu_92),
        .R(1'b0));
  FDRE \axi_last_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_14),
        .Q(axi_last_reg_170),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \cmp10301_i_reg_393[0]_i_1__0 
       (.I0(xor_ln3150_fu_284_p2),
        .I1(ap_CS_fsm_state4),
        .I2(cmp10301_i_reg_393),
        .O(\cmp10301_i_reg_393[0]_i_1__0_n_9 ));
  FDRE \cmp10301_i_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp10301_i_reg_393[0]_i_1__0_n_9 ),
        .Q(cmp10301_i_reg_393),
        .R(1'b0));
  FDRE \cols_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_20),
        .Q(cols_reg_370[0]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_10),
        .Q(cols_reg_370[10]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_9),
        .Q(cols_reg_370[11]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_19),
        .Q(cols_reg_370[1]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_18),
        .Q(cols_reg_370[2]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_17),
        .Q(cols_reg_370[3]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_16),
        .Q(cols_reg_370[4]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_15),
        .Q(cols_reg_370[5]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_14),
        .Q(cols_reg_370[6]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_13),
        .Q(cols_reg_370[7]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_12),
        .Q(cols_reg_370[8]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_11),
        .Q(cols_reg_370[9]),
        .R(1'b0));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228
       (.D({grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_10,ap_NS_fsm[8]}),
        .E(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_14),
        .\ap_CS_fsm_reg[8] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_13),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(\SRL_SIG_reg[1][0] ),
        .ap_rst_n(ap_rst_n),
        .\axi_data_fu_108_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_10),
        .axi_last_23_loc_fu_92(axi_last_23_loc_fu_92),
        .\axi_last_reg_103_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_15),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .s_axis_video2_TLAST_int_regslice(s_axis_video2_TLAST_int_regslice),
        .select_ln3150_reg_420(select_ln3150_reg_420));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_14),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .R(ap_done_cache_reg));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180
       (.D(ap_NS_fsm[3:2]),
        .HwReg_layerEnableFlag_3_fu_294(HwReg_layerEnableFlag_3_fu_294),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[2] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_10),
        .\ap_CS_fsm_reg[8] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_9),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .axi_last_23_loc_fu_92(axi_last_23_loc_fu_92),
        .\axi_last_23_loc_fu_92_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_14),
        .axi_last_reg_170(axi_last_reg_170),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0),
        .s_axis_video2_TLAST_int_regslice(s_axis_video2_TLAST_int_regslice),
        .s_axis_video2_TUSER_int_regslice(s_axis_video2_TUSER_int_regslice),
        .\sof_reg_83_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_13),
        .\sof_reg_83_reg[0]_1 (\SRL_SIG_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_13),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .R(ap_done_cache_reg));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200
       (.CO(icmp_ln3101_fu_293_p2),
        .D({grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_11,ap_NS_fsm[5]}),
        .\FSM_sequential_state_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_9),
        .\FSM_sequential_state_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_13),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0] ),
        .\HwReg_layerEnableFlag_2_reg_1121_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_61),
        .HwReg_layerEnableFlag_3_fu_294(HwReg_layerEnableFlag_3_fu_294),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_i_2__7(\sof_reg_158_reg_n_9_[0] ),
        .ap_loop_init_int_reg(p_1_in),
        .ap_rst_n(ap_rst_n),
        .\axi_data_fu_92_reg[23]_0 (Q),
        .\axi_data_fu_92_reg[23]_1 (\axi_data_fu_92_reg[23] ),
        .\axi_data_fu_92_reg[23]_2 (axi_data_fu_108),
        .axi_last_reg_170(axi_last_reg_170),
        .cmp10301_i_reg_393(cmp10301_i_reg_393),
        .\eol_reg_163_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_62),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .i_fu_112(i_fu_112),
        .icmp_ln3105_fu_203_p2_carry_i_1__1(cols_reg_370),
        .push(push),
        .s_axis_video2_TLAST_int_regslice(s_axis_video2_TLAST_int_regslice),
        .s_axis_video2_TREADY_int_regslice(s_axis_video2_TREADY_int_regslice),
        .select_ln3150_reg_420(select_ln3150_reg_420),
        .srcLayer2_full_n(srcLayer2_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_61),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .R(ap_done_cache_reg));
  main_design_v_mix_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_259
       (.E(grp_reg_unsigned_short_s_fu_259_ap_ce),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[0]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\d_read_reg_22_reg[11]_0 (d_read_reg_22),
        .\d_read_reg_22_reg[11]_1 (\d_read_reg_22_reg[11]_0 ));
  main_design_v_mix_0_0_reg_unsigned_short_s_123 grp_reg_unsigned_short_s_fu_265
       (.E(grp_reg_unsigned_short_s_fu_259_ap_ce),
        .Q({grp_reg_unsigned_short_s_fu_265_n_9,grp_reg_unsigned_short_s_fu_265_n_10,grp_reg_unsigned_short_s_fu_265_n_11,grp_reg_unsigned_short_s_fu_265_n_12,grp_reg_unsigned_short_s_fu_265_n_13,grp_reg_unsigned_short_s_fu_265_n_14,grp_reg_unsigned_short_s_fu_265_n_15,grp_reg_unsigned_short_s_fu_265_n_16,grp_reg_unsigned_short_s_fu_265_n_17,grp_reg_unsigned_short_s_fu_265_n_18,grp_reg_unsigned_short_s_fu_265_n_19,grp_reg_unsigned_short_s_fu_265_n_20}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_112[0]_i_1__0 
       (.I0(HwReg_layerEnableFlag_3_fu_294),
        .I1(ap_CS_fsm_state2),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  LUT3 #(
    .INIT(8'h20)) 
    \i_fu_112[0]_i_2__0 
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln3101_fu_293_p2),
        .I2(HwReg_layerEnableFlag_3_fu_294),
        .O(i_fu_112));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_112[0]_i_4 
       (.I0(i_fu_112_reg[0]),
        .O(\i_fu_112[0]_i_4_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[0]_i_3__0_n_16 ),
        .Q(i_fu_112_reg[0]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_112_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\i_fu_112_reg[0]_i_3__0_n_9 ,\i_fu_112_reg[0]_i_3__0_n_10 ,\i_fu_112_reg[0]_i_3__0_n_11 ,\i_fu_112_reg[0]_i_3__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_112_reg[0]_i_3__0_n_13 ,\i_fu_112_reg[0]_i_3__0_n_14 ,\i_fu_112_reg[0]_i_3__0_n_15 ,\i_fu_112_reg[0]_i_3__0_n_16 }),
        .S({i_fu_112_reg[3:1],\i_fu_112[0]_i_4_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[8]_i_1__0_n_14 ),
        .Q(i_fu_112_reg[10]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[8]_i_1__0_n_13 ),
        .Q(i_fu_112_reg[11]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[0]_i_3__0_n_15 ),
        .Q(i_fu_112_reg[1]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[0]_i_3__0_n_14 ),
        .Q(i_fu_112_reg[2]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[0]_i_3__0_n_13 ),
        .Q(i_fu_112_reg[3]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[4]_i_1__0_n_16 ),
        .Q(i_fu_112_reg[4]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_112_reg[4]_i_1__0 
       (.CI(\i_fu_112_reg[0]_i_3__0_n_9 ),
        .CO({\i_fu_112_reg[4]_i_1__0_n_9 ,\i_fu_112_reg[4]_i_1__0_n_10 ,\i_fu_112_reg[4]_i_1__0_n_11 ,\i_fu_112_reg[4]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_112_reg[4]_i_1__0_n_13 ,\i_fu_112_reg[4]_i_1__0_n_14 ,\i_fu_112_reg[4]_i_1__0_n_15 ,\i_fu_112_reg[4]_i_1__0_n_16 }),
        .S(i_fu_112_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[4]_i_1__0_n_15 ),
        .Q(i_fu_112_reg[5]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[4]_i_1__0_n_14 ),
        .Q(i_fu_112_reg[6]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[4]_i_1__0_n_13 ),
        .Q(i_fu_112_reg[7]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[8]_i_1__0_n_16 ),
        .Q(i_fu_112_reg[8]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_112_reg[8]_i_1__0 
       (.CI(\i_fu_112_reg[4]_i_1__0_n_9 ),
        .CO({\NLW_i_fu_112_reg[8]_i_1__0_CO_UNCONNECTED [3],\i_fu_112_reg[8]_i_1__0_n_10 ,\i_fu_112_reg[8]_i_1__0_n_11 ,\i_fu_112_reg[8]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_112_reg[8]_i_1__0_n_13 ,\i_fu_112_reg[8]_i_1__0_n_14 ,\i_fu_112_reg[8]_i_1__0_n_15 ,\i_fu_112_reg[8]_i_1__0_n_16 }),
        .S(i_fu_112_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[8]_i_1__0_n_15 ),
        .Q(i_fu_112_reg[9]),
        .R(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE \rows_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_365[0]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_365[10]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[11]),
        .Q(rows_reg_365[11]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_365[1]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_365[2]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_365[3]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_365[4]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_365[5]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_365[6]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_365[7]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_365[8]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_365[9]),
        .R(1'b0));
  FDRE \select_ln3150_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_62),
        .Q(select_ln3150_reg_420),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCFCA)) 
    \sof_reg_158[0]_i_1 
       (.I0(\sof_reg_158_reg_n_9_[0] ),
        .I1(and_ln3150_reg_409),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state4),
        .O(\sof_reg_158[0]_i_1_n_9 ));
  FDRE \sof_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_158[0]_i_1_n_9 ),
        .Q(\sof_reg_158_reg_n_9_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2F2F2F00)) 
    start_once_reg_i_1__6
       (.I0(HwReg_layerEnableFlag_3_fu_294),
        .I1(icmp_ln3101_fu_293_p2),
        .I2(ap_CS_fsm_state5),
        .I3(start_once_reg_reg_0),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__6_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__6_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xor_ln3150_reg_398[0]_i_1__0 
       (.I0(xor_ln3150_fu_284_p2),
        .I1(ap_CS_fsm_state4),
        .I2(xor_ln3150_reg_398),
        .O(\xor_ln3150_reg_398[0]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xor_ln3150_reg_398[0]_i_2__0 
       (.I0(cols_reg_370[9]),
        .I1(cols_reg_370[11]),
        .I2(cols_reg_370[1]),
        .I3(cols_reg_370[3]),
        .I4(\xor_ln3150_reg_398[0]_i_3__0_n_9 ),
        .I5(\xor_ln3150_reg_398[0]_i_4__0_n_9 ),
        .O(xor_ln3150_fu_284_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xor_ln3150_reg_398[0]_i_3__0 
       (.I0(cols_reg_370[4]),
        .I1(cols_reg_370[0]),
        .I2(cols_reg_370[5]),
        .I3(cols_reg_370[2]),
        .O(\xor_ln3150_reg_398[0]_i_3__0_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xor_ln3150_reg_398[0]_i_4__0 
       (.I0(cols_reg_370[10]),
        .I1(cols_reg_370[8]),
        .I2(cols_reg_370[7]),
        .I3(cols_reg_370[6]),
        .O(\xor_ln3150_reg_398[0]_i_4__0_n_9 ));
  FDRE \xor_ln3150_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xor_ln3150_reg_398[0]_i_1__0_n_9 ),
        .Q(xor_ln3150_reg_398),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_1
   (ap_rst_n_0,
    s_axis_video_TREADY_int_regslice,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg,
    \ap_CS_fsm_reg[3]_0 ,
    push,
    ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready,
    p_9_in,
    start_once_reg_reg_0,
    push_0,
    start_once_reg,
    \HwReg_layerEnableFlag_1_reg_1151_reg[0] ,
    Q,
    ap_rst_n,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0,
    \sof_reg_83_reg[0] ,
    srcLayer0_full_n,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg,
    HwReg_layerEnableFlag_4_fu_298,
    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_1,
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    AXIvideo2MultiPixStream_U0_ap_ready,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    full_n_reg,
    HwReg_layerEnableFlag_0_val_c14_empty_n,
    start_for_v_mix_420_to_422_false_2_U0_full_n,
    \SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_0_val_c14_full_n,
    ap_done_cache_reg,
    ap_clk,
    \d_read_reg_26_reg[11] ,
    \d_read_reg_26_reg[11]_0 ,
    \axi_data_fu_92_reg[23] ,
    s_axis_video_TLAST_int_regslice,
    s_axis_video_TUSER_int_regslice);
  output ap_rst_n_0;
  output s_axis_video_TREADY_int_regslice;
  output grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output push;
  output ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready;
  output p_9_in;
  output [0:0]start_once_reg_reg_0;
  output push_0;
  output start_once_reg;
  output \HwReg_layerEnableFlag_1_reg_1151_reg[0] ;
  output [23:0]Q;
  input ap_rst_n;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg;
  input [1:0]ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0;
  input [0:0]\sof_reg_83_reg[0] ;
  input srcLayer0_full_n;
  input grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  input HwReg_layerEnableFlag_4_fu_298;
  input ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_1;
  input ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input full_n_reg;
  input HwReg_layerEnableFlag_0_val_c14_empty_n;
  input start_for_v_mix_420_to_422_false_2_U0_full_n;
  input \SRL_SIG_reg[0][0] ;
  input HwReg_layerEnableFlag_0_val_c14_full_n;
  input ap_done_cache_reg;
  input ap_clk;
  input [11:0]\d_read_reg_26_reg[11] ;
  input [11:0]\d_read_reg_26_reg[11]_0 ;
  input [23:0]\axi_data_fu_92_reg[23] ;
  input s_axis_video_TLAST_int_regslice;
  input s_axis_video_TUSER_int_regslice;

  wire AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write;
  wire AXIvideo2MultiPixStream_1_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire HwReg_layerEnableFlag_0_val_c14_empty_n;
  wire HwReg_layerEnableFlag_0_val_c14_full_n;
  wire \HwReg_layerEnableFlag_1_reg_1151_reg[0] ;
  wire HwReg_layerEnableFlag_4_fu_298;
  wire [23:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire and_ln3150_reg_383;
  wire \and_ln3150_reg_383[0]_i_1_n_9 ;
  wire \ap_CS_fsm[0]_i_4_n_9 ;
  wire \ap_CS_fsm[0]_i_5_n_9 ;
  wire \ap_CS_fsm[0]_i_6_n_9 ;
  wire \ap_CS_fsm[0]_i_7_n_9 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire \ap_CS_fsm_reg_n_9_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3_n_9;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg;
  wire [1:0]ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_1;
  wire [23:0]axi_data_fu_106;
  wire axi_data_fu_1061;
  wire [23:0]\axi_data_fu_92_reg[23] ;
  wire axi_last_12_reg_152;
  wire axi_last_4_loc_fu_90;
  wire cmp10301_reg_367;
  wire \cmp10301_reg_367[0]_i_1_n_9 ;
  wire [11:0]cols_reg_344;
  wire [11:0]d_read_reg_26;
  wire [11:0]\d_read_reg_26_reg[11] ;
  wire [11:0]\d_read_reg_26_reg[11]_0 ;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire full_n_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_37;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_38;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_9;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_13;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_14;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_10;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_14;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_15;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_ready;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg;
  wire grp_reg_unsigned_short_1_fu_233_ap_ce;
  wire grp_reg_unsigned_short_1_fu_239_n_10;
  wire grp_reg_unsigned_short_1_fu_239_n_11;
  wire grp_reg_unsigned_short_1_fu_239_n_12;
  wire grp_reg_unsigned_short_1_fu_239_n_13;
  wire grp_reg_unsigned_short_1_fu_239_n_14;
  wire grp_reg_unsigned_short_1_fu_239_n_15;
  wire grp_reg_unsigned_short_1_fu_239_n_16;
  wire grp_reg_unsigned_short_1_fu_239_n_17;
  wire grp_reg_unsigned_short_1_fu_239_n_18;
  wire grp_reg_unsigned_short_1_fu_239_n_19;
  wire grp_reg_unsigned_short_1_fu_239_n_20;
  wire grp_reg_unsigned_short_1_fu_239_n_9;
  wire i_fu_110;
  wire \i_fu_110[0]_i_1_n_9 ;
  wire \i_fu_110[0]_i_4_n_9 ;
  wire [11:0]i_fu_110_reg;
  wire \i_fu_110_reg[0]_i_3_n_10 ;
  wire \i_fu_110_reg[0]_i_3_n_11 ;
  wire \i_fu_110_reg[0]_i_3_n_12 ;
  wire \i_fu_110_reg[0]_i_3_n_13 ;
  wire \i_fu_110_reg[0]_i_3_n_14 ;
  wire \i_fu_110_reg[0]_i_3_n_15 ;
  wire \i_fu_110_reg[0]_i_3_n_16 ;
  wire \i_fu_110_reg[0]_i_3_n_9 ;
  wire \i_fu_110_reg[4]_i_1_n_10 ;
  wire \i_fu_110_reg[4]_i_1_n_11 ;
  wire \i_fu_110_reg[4]_i_1_n_12 ;
  wire \i_fu_110_reg[4]_i_1_n_13 ;
  wire \i_fu_110_reg[4]_i_1_n_14 ;
  wire \i_fu_110_reg[4]_i_1_n_15 ;
  wire \i_fu_110_reg[4]_i_1_n_16 ;
  wire \i_fu_110_reg[4]_i_1_n_9 ;
  wire \i_fu_110_reg[8]_i_1_n_10 ;
  wire \i_fu_110_reg[8]_i_1_n_11 ;
  wire \i_fu_110_reg[8]_i_1_n_12 ;
  wire \i_fu_110_reg[8]_i_1_n_13 ;
  wire \i_fu_110_reg[8]_i_1_n_14 ;
  wire \i_fu_110_reg[8]_i_1_n_15 ;
  wire \i_fu_110_reg[8]_i_1_n_16 ;
  wire icmp_ln3101_fu_267_p2;
  wire [23:0]p_1_in;
  wire p_9_in;
  wire push;
  wire push_0;
  wire [11:0]rows_reg_339;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TUSER_int_regslice;
  wire select_ln3150_reg_394;
  wire \sof_reg_140[0]_i_1_n_9 ;
  wire \sof_reg_140_reg_n_9_[0] ;
  wire [0:0]\sof_reg_83_reg[0] ;
  wire srcLayer0_full_n;
  wire start_for_v_mix_420_to_422_false_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_9;
  wire [0:0]start_once_reg_reg_0;
  wire xor_ln3150_reg_372;
  wire \xor_ln3150_reg_372[0]_i_1_n_9 ;
  wire \xor_ln3150_reg_372[0]_i_2_n_9 ;
  wire \xor_ln3150_reg_372[0]_i_3_n_9 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_110_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(HwReg_layerEnableFlag_4_fu_298),
        .I1(start_once_reg_reg_0),
        .I2(\SRL_SIG_reg[0][0] ),
        .O(\HwReg_layerEnableFlag_1_reg_1151_reg[0] ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln3150_reg_383[0]_i_1 
       (.I0(\sof_reg_140_reg_n_9_[0] ),
        .I1(xor_ln3150_reg_372),
        .I2(ap_CS_fsm_state5),
        .I3(and_ln3150_reg_383),
        .O(\and_ln3150_reg_383[0]_i_1_n_9 ));
  FDRE \and_ln3150_reg_383_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln3150_reg_383[0]_i_1_n_9 ),
        .Q(and_ln3150_reg_383),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hF4F444F4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state5),
        .I3(HwReg_layerEnableFlag_4_fu_298),
        .I4(icmp_ln3101_fu_267_p2),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(i_fu_110_reg[9]),
        .I1(rows_reg_339[9]),
        .I2(rows_reg_339[11]),
        .I3(i_fu_110_reg[11]),
        .I4(rows_reg_339[10]),
        .I5(i_fu_110_reg[10]),
        .O(\ap_CS_fsm[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(i_fu_110_reg[6]),
        .I1(rows_reg_339[6]),
        .I2(rows_reg_339[8]),
        .I3(i_fu_110_reg[8]),
        .I4(rows_reg_339[7]),
        .I5(i_fu_110_reg[7]),
        .O(\ap_CS_fsm[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(i_fu_110_reg[3]),
        .I1(rows_reg_339[3]),
        .I2(rows_reg_339[5]),
        .I3(i_fu_110_reg[5]),
        .I4(rows_reg_339[4]),
        .I5(i_fu_110_reg[4]),
        .O(\ap_CS_fsm[0]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(i_fu_110_reg[0]),
        .I1(rows_reg_339[0]),
        .I2(rows_reg_339[2]),
        .I3(i_fu_110_reg[2]),
        .I4(rows_reg_339[1]),
        .I5(i_fu_110_reg[1]),
        .O(\ap_CS_fsm[0]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h00E0000000000000)) 
    \ap_CS_fsm[1]_i_1__17 
       (.I0(start_once_reg),
        .I1(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .I2(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I3(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .I4(HwReg_layerEnableFlag_0_val_c14_full_n),
        .I5(\ap_CS_fsm_reg_n_9_[0] ),
        .O(start_once_reg_reg_0));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(HwReg_layerEnableFlag_4_fu_298),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(HwReg_layerEnableFlag_4_fu_298),
        .I2(icmp_ln3101_fu_267_p2),
        .O(AXIvideo2MultiPixStream_1_U0_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[0]_i_3 
       (.CI(1'b0),
        .CO({icmp_ln3101_fu_267_p2,\ap_CS_fsm_reg[0]_i_3_n_10 ,\ap_CS_fsm_reg[0]_i_3_n_11 ,\ap_CS_fsm_reg[0]_i_3_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_4_n_9 ,\ap_CS_fsm[0]_i_5_n_9 ,\ap_CS_fsm[0]_i_6_n_9 ,\ap_CS_fsm[0]_i_7_n_9 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_9_[6] ),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_done_cache_reg));
  LUT4 #(
    .INIT(16'hFFA2)) 
    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready_i_1
       (.I0(ap_CS_fsm_state5),
        .I1(HwReg_layerEnableFlag_4_fu_298),
        .I2(icmp_ln3101_fu_267_p2),
        .I3(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .O(ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready));
  LUT4 #(
    .INIT(16'h04FF)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1
       (.I0(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3_n_9),
        .I1(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg),
        .I3(ap_rst_n),
        .O(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h005D005D005DFFFF)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3
       (.I0(ap_CS_fsm_state5),
        .I1(HwReg_layerEnableFlag_4_fu_298),
        .I2(icmp_ln3101_fu_267_p2),
        .I3(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0),
        .I5(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3_n_9));
  LUT5 #(
    .INIT(32'h0C88CC88)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_i_1
       (.I0(grp_VMixHlsDataFlowFunction_fu_476_ap_ready),
        .I1(ap_rst_n),
        .I2(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .I3(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg),
        .I4(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0[1]),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h51515100)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_i_2
       (.I0(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3_n_9),
        .I1(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_1),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .I3(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .O(grp_VMixHlsDataFlowFunction_fu_476_ap_ready));
  FDRE \axi_data_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[0]),
        .Q(axi_data_fu_106[0]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[10]),
        .Q(axi_data_fu_106[10]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[11]),
        .Q(axi_data_fu_106[11]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[12]),
        .Q(axi_data_fu_106[12]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[13]),
        .Q(axi_data_fu_106[13]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[14]),
        .Q(axi_data_fu_106[14]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[15]),
        .Q(axi_data_fu_106[15]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[16]),
        .Q(axi_data_fu_106[16]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[17]),
        .Q(axi_data_fu_106[17]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[18]),
        .Q(axi_data_fu_106[18]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[19]),
        .Q(axi_data_fu_106[19]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[1]),
        .Q(axi_data_fu_106[1]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[20]),
        .Q(axi_data_fu_106[20]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[21]),
        .Q(axi_data_fu_106[21]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[22]),
        .Q(axi_data_fu_106[22]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[23]),
        .Q(axi_data_fu_106[23]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[2]),
        .Q(axi_data_fu_106[2]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[3]),
        .Q(axi_data_fu_106[3]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[4]),
        .Q(axi_data_fu_106[4]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[5]),
        .Q(axi_data_fu_106[5]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[6]),
        .Q(axi_data_fu_106[6]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[7]),
        .Q(axi_data_fu_106[7]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[8]),
        .Q(axi_data_fu_106[8]),
        .R(1'b0));
  FDRE \axi_data_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .D(p_1_in[9]),
        .Q(axi_data_fu_106[9]),
        .R(1'b0));
  FDRE \axi_last_12_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_13),
        .Q(axi_last_12_reg_152),
        .R(1'b0));
  FDRE \axi_last_4_loc_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_37),
        .Q(axi_last_4_loc_fu_90),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \cmp10301_reg_367[0]_i_1 
       (.I0(\xor_ln3150_reg_372[0]_i_2_n_9 ),
        .I1(\xor_ln3150_reg_372[0]_i_3_n_9 ),
        .I2(ap_CS_fsm_state4),
        .I3(cmp10301_reg_367),
        .O(\cmp10301_reg_367[0]_i_1_n_9 ));
  FDRE \cmp10301_reg_367_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp10301_reg_367[0]_i_1_n_9 ),
        .Q(cmp10301_reg_367),
        .R(1'b0));
  FDRE \cols_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_20),
        .Q(cols_reg_344[0]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_10),
        .Q(cols_reg_344[10]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_9),
        .Q(cols_reg_344[11]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_19),
        .Q(cols_reg_344[1]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_18),
        .Q(cols_reg_344[2]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_17),
        .Q(cols_reg_344[3]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_16),
        .Q(cols_reg_344[4]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_15),
        .Q(cols_reg_344[5]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_14),
        .Q(cols_reg_344[6]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_13),
        .Q(cols_reg_344[7]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_12),
        .Q(cols_reg_344[8]),
        .R(1'b0));
  FDRE \cols_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_239_n_11),
        .Q(cols_reg_344[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__26
       (.I0(start_once_reg_reg_0),
        .I1(full_n_reg),
        .I2(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .O(p_9_in));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210
       (.D(p_1_in),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_38),
        .\ap_CS_fsm_reg[8] (ap_NS_fsm[9:8]),
        .\ap_CS_fsm_reg[9] ({ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_loop_init_int_reg(\sof_reg_83_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .axi_data_fu_1061(axi_data_fu_1061),
        .\axi_data_fu_106_reg[23] (\axi_data_fu_92_reg[23] ),
        .axi_last_4_loc_fu_90(axi_last_4_loc_fu_90),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln3150_reg_394(select_ln3150_reg_394),
        .\select_ln3150_reg_394_reg[0] (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_37),
        .\state_reg[0] (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_9));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_38),
        .Q(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .R(ap_done_cache_reg));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162
       (.D(ap_NS_fsm[3:2]),
        .E(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10),
        .\FSM_sequential_state_reg[0] (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_10),
        .\FSM_sequential_state_reg[0]_0 (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_9),
        .\FSM_sequential_state_reg[0]_1 (ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0[1]),
        .\HwReg_layerEnableFlag_1_reg_1151_reg[0] (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_14),
        .HwReg_layerEnableFlag_4_fu_298(HwReg_layerEnableFlag_4_fu_298),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .axi_data_fu_1061(axi_data_fu_1061),
        .axi_last_12_reg_152(axi_last_12_reg_152),
        .axi_last_4_loc_fu_90(axi_last_4_loc_fu_90),
        .\axi_last_4_loc_fu_90_reg[0] (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_13),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER_int_regslice(s_axis_video_TUSER_int_regslice),
        .\sof_reg_83_reg[0]_0 (\sof_reg_83_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_14),
        .Q(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .R(ap_done_cache_reg));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_width grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182
       (.AXIvideo2MultiPixStream_1_U0_ap_ready(AXIvideo2MultiPixStream_1_U0_ap_ready),
        .CO(icmp_ln3101_fu_267_p2),
        .D(ap_NS_fsm[6:5]),
        .HwReg_layerEnableFlag_4_fu_298(HwReg_layerEnableFlag_4_fu_298),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ack_in_t_i_5__1(\sof_reg_140_reg_n_9_[0] ),
        .\ap_CS_fsm_reg[4] (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_14),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .\axi_data_fu_92_reg[23]_0 (Q),
        .\axi_data_fu_92_reg[23]_1 (\axi_data_fu_92_reg[23] ),
        .\axi_data_fu_92_reg[23]_2 (axi_data_fu_106),
        .axi_last_12_reg_152(axi_last_12_reg_152),
        .cmp10301_reg_367(cmp10301_reg_367),
        .\eol_reg_163_reg[0]_0 (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_15),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_10),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .icmp_ln3105_fu_203_p2_carry_i_1(cols_reg_344),
        .\icmp_ln3105_reg_299_reg[0]_0 (\sof_reg_83_reg[0] ),
        .push(push),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln3150_reg_394(select_ln3150_reg_394),
        .srcLayer0_full_n(srcLayer0_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_14),
        .Q(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT5 #(
    .INIT(32'hFF55FF04)) 
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_i_1
       (.I0(grp_VMixHlsDataFlowFunction_fu_476_ap_ready),
        .I1(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0[1]),
        .I2(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg),
        .I3(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0[0]),
        .I4(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  main_design_v_mix_0_0_reg_unsigned_short_1_132 grp_reg_unsigned_short_1_fu_233
       (.AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write(AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write),
        .E(grp_reg_unsigned_short_1_fu_233_ap_ce),
        .HwReg_layerEnableFlag_0_val_c14_full_n(HwReg_layerEnableFlag_0_val_c14_full_n),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .ap_clk(ap_clk),
        .ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .\d_read_reg_26_reg[0]_0 (start_once_reg),
        .\d_read_reg_26_reg[11]_0 (d_read_reg_26),
        .\d_read_reg_26_reg[11]_1 (\d_read_reg_26_reg[11]_0 ),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .start_for_v_mix_420_to_422_false_2_U0_full_n(start_for_v_mix_420_to_422_false_2_U0_full_n));
  main_design_v_mix_0_0_reg_unsigned_short_1_133 grp_reg_unsigned_short_1_fu_239
       (.E(grp_reg_unsigned_short_1_fu_233_ap_ce),
        .Q({grp_reg_unsigned_short_1_fu_239_n_9,grp_reg_unsigned_short_1_fu_239_n_10,grp_reg_unsigned_short_1_fu_239_n_11,grp_reg_unsigned_short_1_fu_239_n_12,grp_reg_unsigned_short_1_fu_239_n_13,grp_reg_unsigned_short_1_fu_239_n_14,grp_reg_unsigned_short_1_fu_239_n_15,grp_reg_unsigned_short_1_fu_239_n_16,grp_reg_unsigned_short_1_fu_239_n_17,grp_reg_unsigned_short_1_fu_239_n_18,grp_reg_unsigned_short_1_fu_239_n_19,grp_reg_unsigned_short_1_fu_239_n_20}),
        .ap_clk(ap_clk),
        .\d_read_reg_26_reg[11]_0 (\d_read_reg_26_reg[11] ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_110[0]_i_1 
       (.I0(HwReg_layerEnableFlag_4_fu_298),
        .I1(ap_CS_fsm_state2),
        .O(\i_fu_110[0]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_110[0]_i_2 
       (.I0(HwReg_layerEnableFlag_4_fu_298),
        .I1(ap_CS_fsm_state5),
        .I2(icmp_ln3101_fu_267_p2),
        .O(i_fu_110));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_110[0]_i_4 
       (.I0(i_fu_110_reg[0]),
        .O(\i_fu_110[0]_i_4_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[0]_i_3_n_16 ),
        .Q(i_fu_110_reg[0]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_110_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_110_reg[0]_i_3_n_9 ,\i_fu_110_reg[0]_i_3_n_10 ,\i_fu_110_reg[0]_i_3_n_11 ,\i_fu_110_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_110_reg[0]_i_3_n_13 ,\i_fu_110_reg[0]_i_3_n_14 ,\i_fu_110_reg[0]_i_3_n_15 ,\i_fu_110_reg[0]_i_3_n_16 }),
        .S({i_fu_110_reg[3:1],\i_fu_110[0]_i_4_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[8]_i_1_n_14 ),
        .Q(i_fu_110_reg[10]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[8]_i_1_n_13 ),
        .Q(i_fu_110_reg[11]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[0]_i_3_n_15 ),
        .Q(i_fu_110_reg[1]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[0]_i_3_n_14 ),
        .Q(i_fu_110_reg[2]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[0]_i_3_n_13 ),
        .Q(i_fu_110_reg[3]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[4]_i_1_n_16 ),
        .Q(i_fu_110_reg[4]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_110_reg[4]_i_1 
       (.CI(\i_fu_110_reg[0]_i_3_n_9 ),
        .CO({\i_fu_110_reg[4]_i_1_n_9 ,\i_fu_110_reg[4]_i_1_n_10 ,\i_fu_110_reg[4]_i_1_n_11 ,\i_fu_110_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_110_reg[4]_i_1_n_13 ,\i_fu_110_reg[4]_i_1_n_14 ,\i_fu_110_reg[4]_i_1_n_15 ,\i_fu_110_reg[4]_i_1_n_16 }),
        .S(i_fu_110_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[4]_i_1_n_15 ),
        .Q(i_fu_110_reg[5]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[4]_i_1_n_14 ),
        .Q(i_fu_110_reg[6]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[4]_i_1_n_13 ),
        .Q(i_fu_110_reg[7]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[8]_i_1_n_16 ),
        .Q(i_fu_110_reg[8]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_110_reg[8]_i_1 
       (.CI(\i_fu_110_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_110_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_110_reg[8]_i_1_n_10 ,\i_fu_110_reg[8]_i_1_n_11 ,\i_fu_110_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_110_reg[8]_i_1_n_13 ,\i_fu_110_reg[8]_i_1_n_14 ,\i_fu_110_reg[8]_i_1_n_15 ,\i_fu_110_reg[8]_i_1_n_16 }),
        .S(i_fu_110_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_110),
        .D(\i_fu_110_reg[8]_i_1_n_15 ),
        .Q(i_fu_110_reg[9]),
        .R(\i_fu_110[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mOutPtr[0]_i_2__13 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .I2(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I3(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .O(push_0));
  FDRE \rows_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[0]),
        .Q(rows_reg_339[0]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[10]),
        .Q(rows_reg_339[10]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[11]),
        .Q(rows_reg_339[11]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[1]),
        .Q(rows_reg_339[1]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[2]),
        .Q(rows_reg_339[2]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[3]),
        .Q(rows_reg_339[3]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[4]),
        .Q(rows_reg_339[4]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[5]),
        .Q(rows_reg_339[5]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[6]),
        .Q(rows_reg_339[6]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[7]),
        .Q(rows_reg_339[7]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[8]),
        .Q(rows_reg_339[8]),
        .R(1'b0));
  FDRE \rows_reg_339_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[9]),
        .Q(rows_reg_339[9]),
        .R(1'b0));
  FDRE \select_ln3150_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_15),
        .Q(select_ln3150_reg_394),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCFCA)) 
    \sof_reg_140[0]_i_1 
       (.I0(\sof_reg_140_reg_n_9_[0] ),
        .I1(and_ln3150_reg_383),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state4),
        .O(\sof_reg_140[0]_i_1_n_9 ));
  FDRE \sof_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_140[0]_i_1_n_9 ),
        .Q(\sof_reg_140_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h0000FF40)) 
    start_once_reg_i_1
       (.I0(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .I1(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I2(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .I3(start_once_reg),
        .I4(AXIvideo2MultiPixStream_1_U0_ap_ready),
        .O(start_once_reg_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \xor_ln3150_reg_372[0]_i_1 
       (.I0(\xor_ln3150_reg_372[0]_i_2_n_9 ),
        .I1(\xor_ln3150_reg_372[0]_i_3_n_9 ),
        .I2(ap_CS_fsm_state4),
        .I3(xor_ln3150_reg_372),
        .O(\xor_ln3150_reg_372[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xor_ln3150_reg_372[0]_i_2 
       (.I0(cols_reg_344[5]),
        .I1(cols_reg_344[3]),
        .I2(cols_reg_344[4]),
        .I3(cols_reg_344[0]),
        .I4(cols_reg_344[1]),
        .I5(cols_reg_344[2]),
        .O(\xor_ln3150_reg_372[0]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xor_ln3150_reg_372[0]_i_3 
       (.I0(cols_reg_344[10]),
        .I1(cols_reg_344[9]),
        .I2(cols_reg_344[11]),
        .I3(cols_reg_344[6]),
        .I4(cols_reg_344[7]),
        .I5(cols_reg_344[8]),
        .O(\xor_ln3150_reg_372[0]_i_3_n_9 ));
  FDRE \xor_ln3150_reg_372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xor_ln3150_reg_372[0]_i_1_n_9 ),
        .Q(xor_ln3150_reg_372),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol
   (\state_reg[0] ,
    D,
    axi_data_fu_1061,
    \ap_CS_fsm_reg[8] ,
    \select_ln3150_reg_394_reg[0] ,
    \ap_CS_fsm_reg[7] ,
    ap_done_cache_reg,
    ap_clk,
    ap_loop_init_int_reg,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
    Q,
    \axi_data_fu_106_reg[23] ,
    \ap_CS_fsm_reg[9] ,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    select_ln3150_reg_394,
    axi_last_4_loc_fu_90);
  output \state_reg[0] ;
  output [23:0]D;
  output axi_data_fu_1061;
  output [1:0]\ap_CS_fsm_reg[8] ;
  output \select_ln3150_reg_394_reg[0] ;
  output \ap_CS_fsm_reg[7] ;
  input ap_done_cache_reg;
  input ap_clk;
  input [0:0]ap_loop_init_int_reg;
  input grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out;
  input [23:0]Q;
  input [23:0]\axi_data_fu_106_reg[23] ;
  input [1:0]\ap_CS_fsm_reg[9] ;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input select_ln3150_reg_394;
  input axi_last_4_loc_fu_90;

  wire [23:0]D;
  wire [23:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire [1:0]\ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire [0:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire axi_data_fu_1061;
  wire [23:0]\axi_data_fu_106_reg[23] ;
  wire axi_last_4_loc_fu_90;
  wire eol_2_reg_114;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln3150_reg_394;
  wire \select_ln3150_reg_394_reg[0] ;
  wire \state_reg[0] ;

  FDRE \axi_last_4_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(eol_2_reg_114),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_136 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8] (axi_data_fu_1061),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .\axi_data_fu_106_reg[23] (\axi_data_fu_106_reg[23] ),
        .axi_last_4_loc_fu_90(axi_last_4_loc_fu_90),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_37),
        .eol_2_reg_114(eol_2_reg_114),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln3150_reg_394(select_ln3150_reg_394),
        .\select_ln3150_reg_394_reg[0] (\select_ln3150_reg_394_reg[0] ),
        .\state_reg[0] (\state_reg[0] ));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start
   (s_axis_video_TREADY_int_regslice,
    E,
    D,
    \axi_last_4_loc_fu_90_reg[0] ,
    \HwReg_layerEnableFlag_1_reg_1151_reg[0] ,
    ap_done_cache_reg,
    ap_clk,
    Q,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
    axi_data_fu_1061,
    \sof_reg_83_reg[0]_0 ,
    ap_rst_n,
    HwReg_layerEnableFlag_4_fu_298,
    axi_last_4_loc_fu_90,
    axi_last_12_reg_152,
    s_axis_video_TLAST_int_regslice,
    s_axis_video_TUSER_int_regslice);
  output s_axis_video_TREADY_int_regslice;
  output [0:0]E;
  output [1:0]D;
  output \axi_last_4_loc_fu_90_reg[0] ;
  output \HwReg_layerEnableFlag_1_reg_1151_reg[0] ;
  input ap_done_cache_reg;
  input ap_clk;
  input [5:0]Q;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[0]_1 ;
  input grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg;
  input axi_data_fu_1061;
  input [0:0]\sof_reg_83_reg[0]_0 ;
  input ap_rst_n;
  input HwReg_layerEnableFlag_4_fu_298;
  input axi_last_4_loc_fu_90;
  input axi_last_12_reg_152;
  input s_axis_video_TLAST_int_regslice;
  input s_axis_video_TUSER_int_regslice;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_state_reg[0]_1 ;
  wire \HwReg_layerEnableFlag_1_reg_1151_reg[0] ;
  wire HwReg_layerEnableFlag_4_fu_298;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire axi_data_fu_1061;
  wire axi_last_12_reg_152;
  wire axi_last_4_loc_fu_90;
  wire \axi_last_4_loc_fu_90_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TUSER_int_regslice;
  wire sof_reg_83;
  wire [0:0]\sof_reg_83_reg[0]_0 ;

  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \axi_last_12_reg_152[0]_i_1 
       (.I0(axi_last_4_loc_fu_90),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(axi_last_12_reg_152),
        .O(\axi_last_4_loc_fu_90_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_135 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_1 ),
        .\HwReg_layerEnableFlag_1_reg_1151_reg[0] (\HwReg_layerEnableFlag_1_reg_1151_reg[0] ),
        .HwReg_layerEnableFlag_4_fu_298(HwReg_layerEnableFlag_4_fu_298),
        .Q({Q[4:3],Q[1:0]}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .axi_data_fu_1061(axi_data_fu_1061),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\data_p1_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_14),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER_int_regslice(s_axis_video_TUSER_int_regslice),
        .sof_reg_83(sof_reg_83),
        .\sof_reg_83_reg[0] (\sof_reg_83_reg[0]_0 ));
  FDRE \sof_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(sof_reg_83),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_width
   (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg,
    push,
    D,
    \ap_CS_fsm_reg[4] ,
    \eol_reg_163_reg[0]_0 ,
    \axi_data_fu_92_reg[23]_0 ,
    ap_done_cache_reg,
    ap_clk,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
    \icmp_ln3105_reg_299_reg[0]_0 ,
    srcLayer0_full_n,
    Q,
    ap_rst_n,
    AXIvideo2MultiPixStream_1_U0_ap_ready,
    \axi_data_fu_92_reg[23]_1 ,
    \axi_data_fu_92_reg[23]_2 ,
    ack_in_t_i_5__1,
    icmp_ln3105_fu_203_p2_carry_i_1,
    s_axis_video_TLAST_int_regslice,
    axi_last_12_reg_152,
    CO,
    HwReg_layerEnableFlag_4_fu_298,
    cmp10301_reg_367,
    select_ln3150_reg_394);
  output grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out;
  output grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg;
  output push;
  output [1:0]D;
  output \ap_CS_fsm_reg[4] ;
  output \eol_reg_163_reg[0]_0 ;
  output [23:0]\axi_data_fu_92_reg[23]_0 ;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg;
  input [0:0]\icmp_ln3105_reg_299_reg[0]_0 ;
  input srcLayer0_full_n;
  input [2:0]Q;
  input ap_rst_n;
  input AXIvideo2MultiPixStream_1_U0_ap_ready;
  input [23:0]\axi_data_fu_92_reg[23]_1 ;
  input [23:0]\axi_data_fu_92_reg[23]_2 ;
  input ack_in_t_i_5__1;
  input [11:0]icmp_ln3105_fu_203_p2_carry_i_1;
  input s_axis_video_TLAST_int_regslice;
  input axi_last_12_reg_152;
  input [0:0]CO;
  input HwReg_layerEnableFlag_4_fu_298;
  input cmp10301_reg_367;
  input select_ln3150_reg_394;

  wire AXIvideo2MultiPixStream_1_U0_ap_ready;
  wire [0:0]CO;
  wire [1:0]D;
  wire HwReg_layerEnableFlag_4_fu_298;
  wire [2:0]Q;
  wire ack_in_t_i_5__1;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_j_7;
  wire [23:0]\axi_data_fu_92_reg[23]_0 ;
  wire [23:0]\axi_data_fu_92_reg[23]_1 ;
  wire [23:0]\axi_data_fu_92_reg[23]_2 ;
  wire axi_last_12_reg_152;
  wire \axi_last_fu_96_reg_n_9_[0] ;
  wire cmp10301_reg_367;
  wire \eol_reg_163_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out;
  wire icmp_ln3105_fu_203_p2;
  wire [11:0]icmp_ln3105_fu_203_p2_carry_i_1;
  wire icmp_ln3105_fu_203_p2_carry_n_10;
  wire icmp_ln3105_fu_203_p2_carry_n_11;
  wire icmp_ln3105_fu_203_p2_carry_n_12;
  wire [0:0]\icmp_ln3105_reg_299_reg[0]_0 ;
  wire \icmp_ln3105_reg_299_reg_n_9_[0] ;
  wire [11:0]j_8_fu_209_p2;
  wire j_8_fu_209_p2_carry__0_n_10;
  wire j_8_fu_209_p2_carry__0_n_11;
  wire j_8_fu_209_p2_carry__0_n_12;
  wire j_8_fu_209_p2_carry__0_n_9;
  wire j_8_fu_209_p2_carry__1_n_11;
  wire j_8_fu_209_p2_carry__1_n_12;
  wire j_8_fu_209_p2_carry_n_10;
  wire j_8_fu_209_p2_carry_n_11;
  wire j_8_fu_209_p2_carry_n_12;
  wire j_8_fu_209_p2_carry_n_9;
  wire \j_fu_88_reg_n_9_[0] ;
  wire \j_fu_88_reg_n_9_[10] ;
  wire \j_fu_88_reg_n_9_[11] ;
  wire \j_fu_88_reg_n_9_[1] ;
  wire \j_fu_88_reg_n_9_[2] ;
  wire \j_fu_88_reg_n_9_[3] ;
  wire \j_fu_88_reg_n_9_[4] ;
  wire \j_fu_88_reg_n_9_[5] ;
  wire \j_fu_88_reg_n_9_[6] ;
  wire \j_fu_88_reg_n_9_[7] ;
  wire \j_fu_88_reg_n_9_[8] ;
  wire \j_fu_88_reg_n_9_[9] ;
  wire [23:0]p_0_in;
  wire push;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln3150_reg_394;
  wire srcLayer0_full_n;
  wire [3:0]NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_j_8_fu_209_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_j_8_fu_209_p2_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[0]),
        .Q(\axi_data_fu_92_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[10]),
        .Q(\axi_data_fu_92_reg[23]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[11]),
        .Q(\axi_data_fu_92_reg[23]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[12]),
        .Q(\axi_data_fu_92_reg[23]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[13]),
        .Q(\axi_data_fu_92_reg[23]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[14]),
        .Q(\axi_data_fu_92_reg[23]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[15]),
        .Q(\axi_data_fu_92_reg[23]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[16]),
        .Q(\axi_data_fu_92_reg[23]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[17]),
        .Q(\axi_data_fu_92_reg[23]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[18]),
        .Q(\axi_data_fu_92_reg[23]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[19]),
        .Q(\axi_data_fu_92_reg[23]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[1]),
        .Q(\axi_data_fu_92_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[20]),
        .Q(\axi_data_fu_92_reg[23]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[21]),
        .Q(\axi_data_fu_92_reg[23]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[22]),
        .Q(\axi_data_fu_92_reg[23]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[23]),
        .Q(\axi_data_fu_92_reg[23]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[2]),
        .Q(\axi_data_fu_92_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[3]),
        .Q(\axi_data_fu_92_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[4]),
        .Q(\axi_data_fu_92_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[5]),
        .Q(\axi_data_fu_92_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[6]),
        .Q(\axi_data_fu_92_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[7]),
        .Q(\axi_data_fu_92_reg[23]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[8]),
        .Q(\axi_data_fu_92_reg[23]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(p_0_in[9]),
        .Q(\axi_data_fu_92_reg[23]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\axi_last_fu_96_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \eol_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_134 flow_control_loop_pipe_sequential_init_U
       (.AXIvideo2MultiPixStream_1_U0_ap_ready(AXIvideo2MultiPixStream_1_U0_ap_ready),
        .CO(icmp_ln3105_fu_203_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_9),
        .HwReg_layerEnableFlag_4_fu_298(HwReg_layerEnableFlag_4_fu_298),
        .Q(Q[1:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .ack_in_t_i_5__1_0(ack_in_t_i_5__1),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_10),
        .ap_loop_init_int_reg_1(j_8_fu_209_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_j_7(ap_sig_allocacmp_j_7),
        .\axi_data_fu_92_reg[23] (\axi_data_fu_92_reg[23]_1 ),
        .\axi_data_fu_92_reg[23]_0 (\axi_data_fu_92_reg[23]_2 ),
        .axi_last_12_reg_152(axi_last_12_reg_152),
        .\axi_last_fu_96_reg[0] (\axi_last_fu_96_reg_n_9_[0] ),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_59),
        .\data_p1_reg[23] (p_0_in),
        .\eol_reg_163_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\eol_reg_163_reg[0]_0 (\icmp_ln3105_reg_299_reg_n_9_[0] ),
        .\eol_reg_163_reg[0]_1 (grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg_0(CO),
        .icmp_ln3105_fu_203_p2_carry_i_1_0(icmp_ln3105_fu_203_p2_carry_i_1),
        .\icmp_ln3105_reg_299_reg[0] (flow_control_loop_pipe_sequential_init_U_n_61),
        .\icmp_ln3105_reg_299_reg[0]_0 (\icmp_ln3105_reg_299_reg[0]_0 ),
        .\j_fu_88_reg[11] ({\j_fu_88_reg_n_9_[11] ,\j_fu_88_reg_n_9_[10] ,\j_fu_88_reg_n_9_[9] ,\j_fu_88_reg_n_9_[8] ,\j_fu_88_reg_n_9_[7] ,\j_fu_88_reg_n_9_[6] ,\j_fu_88_reg_n_9_[5] ,\j_fu_88_reg_n_9_[4] ,\j_fu_88_reg_n_9_[3] ,\j_fu_88_reg_n_9_[2] ,\j_fu_88_reg_n_9_[1] ,\j_fu_88_reg_n_9_[0] }),
        .push(push),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .srcLayer0_full_n(srcLayer0_full_n));
  CARRY4 icmp_ln3105_fu_203_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln3105_fu_203_p2,icmp_ln3105_fu_203_p2_carry_n_10,icmp_ln3105_fu_203_p2_carry_n_11,icmp_ln3105_fu_203_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}));
  FDRE \icmp_ln3105_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(\icmp_ln3105_reg_299_reg_n_9_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_8_fu_209_p2_carry
       (.CI(1'b0),
        .CO({j_8_fu_209_p2_carry_n_9,j_8_fu_209_p2_carry_n_10,j_8_fu_209_p2_carry_n_11,j_8_fu_209_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_j_7[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_8_fu_209_p2[4:1]),
        .S(ap_sig_allocacmp_j_7[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_8_fu_209_p2_carry__0
       (.CI(j_8_fu_209_p2_carry_n_9),
        .CO({j_8_fu_209_p2_carry__0_n_9,j_8_fu_209_p2_carry__0_n_10,j_8_fu_209_p2_carry__0_n_11,j_8_fu_209_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_8_fu_209_p2[8:5]),
        .S(ap_sig_allocacmp_j_7[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_8_fu_209_p2_carry__1
       (.CI(j_8_fu_209_p2_carry__0_n_9),
        .CO({NLW_j_8_fu_209_p2_carry__1_CO_UNCONNECTED[3:2],j_8_fu_209_p2_carry__1_n_11,j_8_fu_209_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_8_fu_209_p2_carry__1_O_UNCONNECTED[3],j_8_fu_209_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_j_7[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[0]),
        .Q(\j_fu_88_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[10]),
        .Q(\j_fu_88_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[11]),
        .Q(\j_fu_88_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[1]),
        .Q(\j_fu_88_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[2]),
        .Q(\j_fu_88_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[3]),
        .Q(\j_fu_88_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[4]),
        .Q(\j_fu_88_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[5]),
        .Q(\j_fu_88_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[6]),
        .Q(\j_fu_88_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[7]),
        .Q(\j_fu_88_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[8]),
        .Q(\j_fu_88_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(j_8_fu_209_p2[9]),
        .Q(\j_fu_88_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln3150_reg_394[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .I1(cmp10301_reg_367),
        .I2(axi_last_12_reg_152),
        .I3(Q[2]),
        .I4(select_ln3150_reg_394),
        .O(\eol_reg_163_reg[0]_0 ));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_5
   (ap_rst_n_0,
    start_once_reg,
    s_axis_video1_TREADY_int_regslice,
    Q,
    \HwReg_layerEnableFlag_5_fu_302_reg[0] ,
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
    push,
    ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready,
    ap_clk,
    \SRL_SIG_reg[1][0] ,
    \FSM_sequential_state_reg[0] ,
    ap_rst_n,
    srcLayer1_full_n,
    \axi_data_3_fu_92_reg[23] ,
    s_axis_video1_TLAST_int_regslice,
    HwReg_layerHeight_1_val_c32_full_n,
    HwReg_layerWidth_1_val_c24_full_n,
    HwReg_layerEnableFlag_1_val_c17_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    HwReg_layerEnableFlag_reg_1156,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
    start_for_v_mix_420_to_422_false_6_U0_full_n,
    s_axis_video1_TUSER_int_regslice,
    \d_read_reg_22_reg[11] ,
    \d_read_reg_22_reg[11]_0 );
  output ap_rst_n_0;
  output start_once_reg;
  output s_axis_video1_TREADY_int_regslice;
  output [23:0]Q;
  output \HwReg_layerEnableFlag_5_fu_302_reg[0] ;
  output AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  output push;
  output ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready;
  input ap_clk;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [0:0]\FSM_sequential_state_reg[0] ;
  input ap_rst_n;
  input srcLayer1_full_n;
  input [23:0]\axi_data_3_fu_92_reg[23] ;
  input s_axis_video1_TLAST_int_regslice;
  input HwReg_layerHeight_1_val_c32_full_n;
  input HwReg_layerWidth_1_val_c24_full_n;
  input HwReg_layerEnableFlag_1_val_c17_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input HwReg_layerEnableFlag_reg_1156;
  input grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  input ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready;
  input start_for_v_mix_420_to_422_false_6_U0_full_n;
  input s_axis_video1_TUSER_int_regslice;
  input [11:0]\d_read_reg_22_reg[11] ;
  input [11:0]\d_read_reg_22_reg[11]_0 ;

  wire AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  wire [0:0]\FSM_sequential_state_reg[0] ;
  wire HwReg_layerEnableFlag_1_val_c17_full_n;
  wire \HwReg_layerEnableFlag_5_fu_302_reg[0] ;
  wire HwReg_layerEnableFlag_reg_1156;
  wire HwReg_layerHeight_1_val_c32_full_n;
  wire HwReg_layerWidth_1_val_c24_full_n;
  wire [23:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire and_ln3150_reg_409;
  wire \and_ln3150_reg_409[0]_i_1_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire \ap_CS_fsm_reg_n_9_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready;
  wire [23:0]axi_data_2_fu_108;
  wire [23:0]\axi_data_3_fu_92_reg[23] ;
  wire axi_last_2_reg_170;
  wire axi_last_4_loc_fu_92;
  wire cmp10301_i_reg_393;
  wire \cmp10301_i_reg_393[0]_i_1_n_9 ;
  wire [11:0]cols_reg_370;
  wire [11:0]d_read_reg_22;
  wire [11:0]\d_read_reg_22_reg[11] ;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_10;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_13;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_14;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_15;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_14;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_15;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_10;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_61;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_62;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_63;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire grp_reg_unsigned_short_s_fu_259_ap_ce;
  wire grp_reg_unsigned_short_s_fu_265_n_10;
  wire grp_reg_unsigned_short_s_fu_265_n_11;
  wire grp_reg_unsigned_short_s_fu_265_n_12;
  wire grp_reg_unsigned_short_s_fu_265_n_13;
  wire grp_reg_unsigned_short_s_fu_265_n_14;
  wire grp_reg_unsigned_short_s_fu_265_n_15;
  wire grp_reg_unsigned_short_s_fu_265_n_16;
  wire grp_reg_unsigned_short_s_fu_265_n_17;
  wire grp_reg_unsigned_short_s_fu_265_n_18;
  wire grp_reg_unsigned_short_s_fu_265_n_19;
  wire grp_reg_unsigned_short_s_fu_265_n_20;
  wire grp_reg_unsigned_short_s_fu_265_n_9;
  wire i_fu_112;
  wire \i_fu_112[0]_i_5_n_9 ;
  wire \i_fu_112[0]_i_6_n_9 ;
  wire \i_fu_112[0]_i_7_n_9 ;
  wire \i_fu_112[0]_i_8_n_9 ;
  wire \i_fu_112[0]_i_9_n_9 ;
  wire [11:0]i_fu_112_reg;
  wire \i_fu_112_reg[0]_i_3_n_10 ;
  wire \i_fu_112_reg[0]_i_3_n_11 ;
  wire \i_fu_112_reg[0]_i_3_n_12 ;
  wire \i_fu_112_reg[0]_i_3_n_13 ;
  wire \i_fu_112_reg[0]_i_3_n_14 ;
  wire \i_fu_112_reg[0]_i_3_n_15 ;
  wire \i_fu_112_reg[0]_i_3_n_16 ;
  wire \i_fu_112_reg[0]_i_3_n_9 ;
  wire \i_fu_112_reg[0]_i_4_n_10 ;
  wire \i_fu_112_reg[0]_i_4_n_11 ;
  wire \i_fu_112_reg[0]_i_4_n_12 ;
  wire \i_fu_112_reg[4]_i_1_n_10 ;
  wire \i_fu_112_reg[4]_i_1_n_11 ;
  wire \i_fu_112_reg[4]_i_1_n_12 ;
  wire \i_fu_112_reg[4]_i_1_n_13 ;
  wire \i_fu_112_reg[4]_i_1_n_14 ;
  wire \i_fu_112_reg[4]_i_1_n_15 ;
  wire \i_fu_112_reg[4]_i_1_n_16 ;
  wire \i_fu_112_reg[4]_i_1_n_9 ;
  wire \i_fu_112_reg[8]_i_1_n_10 ;
  wire \i_fu_112_reg[8]_i_1_n_11 ;
  wire \i_fu_112_reg[8]_i_1_n_12 ;
  wire \i_fu_112_reg[8]_i_1_n_13 ;
  wire \i_fu_112_reg[8]_i_1_n_14 ;
  wire \i_fu_112_reg[8]_i_1_n_15 ;
  wire \i_fu_112_reg[8]_i_1_n_16 ;
  wire icmp_ln3101_fu_293_p2;
  wire [23:0]p_1_in;
  wire push;
  wire [11:0]rows_reg_365;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TUSER_int_regslice;
  wire select_ln3150_reg_420;
  wire \sof_4_reg_158[0]_i_1_n_9 ;
  wire \sof_4_reg_158_reg_n_9_[0] ;
  wire srcLayer1_full_n;
  wire start_for_v_mix_420_to_422_false_6_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_9;
  wire xor_ln3150_fu_284_p2;
  wire xor_ln3150_reg_398;
  wire \xor_ln3150_reg_398[0]_i_1_n_9 ;
  wire \xor_ln3150_reg_398[0]_i_3_n_9 ;
  wire \xor_ln3150_reg_398[0]_i_4_n_9 ;
  wire \xor_ln3150_reg_398[0]_i_5_n_9 ;
  wire [3:0]\NLW_i_fu_112_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_112_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln3150_reg_409[0]_i_1 
       (.I0(xor_ln3150_reg_398),
        .I1(\sof_4_reg_158_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state5),
        .I3(and_ln3150_reg_409),
        .O(\and_ln3150_reg_409[0]_i_1_n_9 ));
  FDRE \and_ln3150_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln3150_reg_409[0]_i_1_n_9 ),
        .Q(and_ln3150_reg_409),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA2AAAFFFFFFFF)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(HwReg_layerHeight_1_val_c32_full_n),
        .I2(HwReg_layerWidth_1_val_c24_full_n),
        .I3(HwReg_layerEnableFlag_1_val_c17_full_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\HwReg_layerEnableFlag_5_fu_302_reg[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(HwReg_layerEnableFlag_reg_1156),
        .I1(icmp_ln3101_fu_293_p2),
        .I2(ap_CS_fsm_state5),
        .O(\HwReg_layerEnableFlag_5_fu_302_reg[0] ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(HwReg_layerEnableFlag_1_val_c17_full_n),
        .I3(HwReg_layerWidth_1_val_c24_full_n),
        .I4(HwReg_layerHeight_1_val_c32_full_n),
        .O(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state4),
        .I2(HwReg_layerEnableFlag_reg_1156),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_9_[6] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready_i_1
       (.I0(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .I1(HwReg_layerEnableFlag_reg_1156),
        .I2(icmp_ln3101_fu_293_p2),
        .I3(ap_CS_fsm_state5),
        .O(ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready));
  FDRE \axi_data_2_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[0]),
        .Q(axi_data_2_fu_108[0]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[10]),
        .Q(axi_data_2_fu_108[10]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[11]),
        .Q(axi_data_2_fu_108[11]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[12]),
        .Q(axi_data_2_fu_108[12]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[13]),
        .Q(axi_data_2_fu_108[13]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[14]),
        .Q(axi_data_2_fu_108[14]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[15]),
        .Q(axi_data_2_fu_108[15]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[16]),
        .Q(axi_data_2_fu_108[16]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[17]),
        .Q(axi_data_2_fu_108[17]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[18]),
        .Q(axi_data_2_fu_108[18]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[19]),
        .Q(axi_data_2_fu_108[19]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[1]),
        .Q(axi_data_2_fu_108[1]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[20]),
        .Q(axi_data_2_fu_108[20]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[21]),
        .Q(axi_data_2_fu_108[21]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[22]),
        .Q(axi_data_2_fu_108[22]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[23]),
        .Q(axi_data_2_fu_108[23]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[2]),
        .Q(axi_data_2_fu_108[2]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[3]),
        .Q(axi_data_2_fu_108[3]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[4]),
        .Q(axi_data_2_fu_108[4]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[5]),
        .Q(axi_data_2_fu_108[5]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[6]),
        .Q(axi_data_2_fu_108[6]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[7]),
        .Q(axi_data_2_fu_108[7]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[8]),
        .Q(axi_data_2_fu_108[8]),
        .R(1'b0));
  FDRE \axi_data_2_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .D(p_1_in[9]),
        .Q(axi_data_2_fu_108[9]),
        .R(1'b0));
  FDRE \axi_last_2_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_15),
        .Q(axi_last_2_reg_170),
        .R(1'b0));
  FDRE \axi_last_4_loc_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_15),
        .Q(axi_last_4_loc_fu_92),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \cmp10301_i_reg_393[0]_i_1 
       (.I0(xor_ln3150_fu_284_p2),
        .I1(ap_CS_fsm_state4),
        .I2(cmp10301_i_reg_393),
        .O(\cmp10301_i_reg_393[0]_i_1_n_9 ));
  FDRE \cmp10301_i_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp10301_i_reg_393[0]_i_1_n_9 ),
        .Q(cmp10301_i_reg_393),
        .R(1'b0));
  FDRE \cols_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_20),
        .Q(cols_reg_370[0]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_10),
        .Q(cols_reg_370[10]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_9),
        .Q(cols_reg_370[11]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_19),
        .Q(cols_reg_370[1]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_18),
        .Q(cols_reg_370[2]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_17),
        .Q(cols_reg_370[3]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_16),
        .Q(cols_reg_370[4]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_15),
        .Q(cols_reg_370[5]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_14),
        .Q(cols_reg_370[6]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_13),
        .Q(cols_reg_370[7]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_12),
        .Q(cols_reg_370[8]),
        .R(1'b0));
  FDRE \cols_reg_370_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_265_n_11),
        .Q(cols_reg_370[9]),
        .R(1'b0));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228
       (.D(ap_NS_fsm[9:8]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_0),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(\SRL_SIG_reg[1][0] ),
        .ap_rst_n(ap_rst_n),
        .axi_last_4_loc_fu_92(axi_last_4_loc_fu_92),
        .\axi_last_4_reg_103_reg[0]_0 (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_13),
        .\axi_last_4_reg_103_reg[0]_1 (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_15),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_14),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .select_ln3150_reg_420(select_ln3150_reg_420),
        .\state_reg[0] (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_10));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_14),
        .Q(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .R(ap_rst_n_0));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180
       (.D(ap_NS_fsm[3:2]),
        .E(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13),
        .\FSM_sequential_state_reg[0] (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_13),
        .\FSM_sequential_state_reg[0]_0 (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_10),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0] ),
        .HwReg_layerEnableFlag_reg_1156(HwReg_layerEnableFlag_reg_1156),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_14),
        .ap_loop_init_int_reg_0(\SRL_SIG_reg[1][0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\axi_data_2_fu_108_reg[0] (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_10),
        .\axi_data_2_fu_108_reg[0]_0 (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_61),
        .axi_last_2_reg_170(axi_last_2_reg_170),
        .axi_last_4_loc_fu_92(axi_last_4_loc_fu_92),
        .\axi_last_4_loc_fu_92_reg[0] (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_15),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TUSER_int_regslice(s_axis_video1_TUSER_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_14),
        .Q(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .R(ap_rst_n_0));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_width grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200
       (.D(ap_NS_fsm[6:5]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6}),
        .SR(ap_rst_n_0),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .\axi_data_3_fu_92_reg[23]_0 (Q),
        .\axi_data_3_fu_92_reg[23]_1 (axi_data_2_fu_108),
        .\axi_data_3_fu_92_reg[23]_2 (\axi_data_3_fu_92_reg[23] ),
        .axi_last_2_reg_170(axi_last_2_reg_170),
        .\axi_last_3_fu_96_reg[0]_0 (\sof_4_reg_158_reg_n_9_[0] ),
        .cmp10301_i_reg_393(cmp10301_i_reg_393),
        .\data_p1_reg[23] (p_1_in),
        .\eol_reg_163_reg[0]_0 (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_61),
        .\eol_reg_163_reg[0]_1 (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_63),
        .full_n_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_62),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .i_fu_112(i_fu_112),
        .icmp_ln3105_fu_203_p2_carry_0(cols_reg_370),
        .push(push),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .select_ln3150_reg_420(select_ln3150_reg_420),
        .srcLayer1_full_n(srcLayer1_full_n),
        .\state_reg[0] (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_10));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_62),
        .Q(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .R(ap_rst_n_0));
  main_design_v_mix_0_0_reg_unsigned_short_s_127 grp_reg_unsigned_short_s_fu_259
       (.AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .E(grp_reg_unsigned_short_s_fu_259_ap_ce),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (d_read_reg_22),
        .\d_read_reg_22_reg[11]_1 (\d_read_reg_22_reg[11]_0 ));
  main_design_v_mix_0_0_reg_unsigned_short_s_128 grp_reg_unsigned_short_s_fu_265
       (.E(grp_reg_unsigned_short_s_fu_259_ap_ce),
        .Q({grp_reg_unsigned_short_s_fu_265_n_9,grp_reg_unsigned_short_s_fu_265_n_10,grp_reg_unsigned_short_s_fu_265_n_11,grp_reg_unsigned_short_s_fu_265_n_12,grp_reg_unsigned_short_s_fu_265_n_13,grp_reg_unsigned_short_s_fu_265_n_14,grp_reg_unsigned_short_s_fu_265_n_15,grp_reg_unsigned_short_s_fu_265_n_16,grp_reg_unsigned_short_s_fu_265_n_17,grp_reg_unsigned_short_s_fu_265_n_18,grp_reg_unsigned_short_s_fu_265_n_19,grp_reg_unsigned_short_s_fu_265_n_20}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_112[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(HwReg_layerEnableFlag_reg_1156),
        .O(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_112[0]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(HwReg_layerEnableFlag_reg_1156),
        .I2(icmp_ln3101_fu_293_p2),
        .O(i_fu_112));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_112[0]_i_5 
       (.I0(i_fu_112_reg[0]),
        .O(\i_fu_112[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \i_fu_112[0]_i_6 
       (.I0(rows_reg_365[11]),
        .I1(i_fu_112_reg[11]),
        .I2(rows_reg_365[10]),
        .I3(i_fu_112_reg[10]),
        .I4(i_fu_112_reg[9]),
        .I5(rows_reg_365[9]),
        .O(\i_fu_112[0]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \i_fu_112[0]_i_7 
       (.I0(rows_reg_365[8]),
        .I1(i_fu_112_reg[8]),
        .I2(rows_reg_365[7]),
        .I3(i_fu_112_reg[7]),
        .I4(i_fu_112_reg[6]),
        .I5(rows_reg_365[6]),
        .O(\i_fu_112[0]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \i_fu_112[0]_i_8 
       (.I0(rows_reg_365[5]),
        .I1(i_fu_112_reg[5]),
        .I2(rows_reg_365[4]),
        .I3(i_fu_112_reg[4]),
        .I4(i_fu_112_reg[3]),
        .I5(rows_reg_365[3]),
        .O(\i_fu_112[0]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \i_fu_112[0]_i_9 
       (.I0(rows_reg_365[2]),
        .I1(i_fu_112_reg[2]),
        .I2(rows_reg_365[1]),
        .I3(i_fu_112_reg[1]),
        .I4(i_fu_112_reg[0]),
        .I5(rows_reg_365[0]),
        .O(\i_fu_112[0]_i_9_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[0]_i_3_n_16 ),
        .Q(i_fu_112_reg[0]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_112_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_112_reg[0]_i_3_n_9 ,\i_fu_112_reg[0]_i_3_n_10 ,\i_fu_112_reg[0]_i_3_n_11 ,\i_fu_112_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_112_reg[0]_i_3_n_13 ,\i_fu_112_reg[0]_i_3_n_14 ,\i_fu_112_reg[0]_i_3_n_15 ,\i_fu_112_reg[0]_i_3_n_16 }),
        .S({i_fu_112_reg[3:1],\i_fu_112[0]_i_5_n_9 }));
  CARRY4 \i_fu_112_reg[0]_i_4 
       (.CI(1'b0),
        .CO({icmp_ln3101_fu_293_p2,\i_fu_112_reg[0]_i_4_n_10 ,\i_fu_112_reg[0]_i_4_n_11 ,\i_fu_112_reg[0]_i_4_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_112_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\i_fu_112[0]_i_6_n_9 ,\i_fu_112[0]_i_7_n_9 ,\i_fu_112[0]_i_8_n_9 ,\i_fu_112[0]_i_9_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[8]_i_1_n_14 ),
        .Q(i_fu_112_reg[10]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[8]_i_1_n_13 ),
        .Q(i_fu_112_reg[11]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[0]_i_3_n_15 ),
        .Q(i_fu_112_reg[1]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[0]_i_3_n_14 ),
        .Q(i_fu_112_reg[2]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[0]_i_3_n_13 ),
        .Q(i_fu_112_reg[3]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[4]_i_1_n_16 ),
        .Q(i_fu_112_reg[4]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_112_reg[4]_i_1 
       (.CI(\i_fu_112_reg[0]_i_3_n_9 ),
        .CO({\i_fu_112_reg[4]_i_1_n_9 ,\i_fu_112_reg[4]_i_1_n_10 ,\i_fu_112_reg[4]_i_1_n_11 ,\i_fu_112_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_112_reg[4]_i_1_n_13 ,\i_fu_112_reg[4]_i_1_n_14 ,\i_fu_112_reg[4]_i_1_n_15 ,\i_fu_112_reg[4]_i_1_n_16 }),
        .S(i_fu_112_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[4]_i_1_n_15 ),
        .Q(i_fu_112_reg[5]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[4]_i_1_n_14 ),
        .Q(i_fu_112_reg[6]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[4]_i_1_n_13 ),
        .Q(i_fu_112_reg[7]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[8]_i_1_n_16 ),
        .Q(i_fu_112_reg[8]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_112_reg[8]_i_1 
       (.CI(\i_fu_112_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_112_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_112_reg[8]_i_1_n_10 ,\i_fu_112_reg[8]_i_1_n_11 ,\i_fu_112_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_112_reg[8]_i_1_n_13 ,\i_fu_112_reg[8]_i_1_n_14 ,\i_fu_112_reg[8]_i_1_n_15 ,\i_fu_112_reg[8]_i_1_n_16 }),
        .S(i_fu_112_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_112),
        .D(\i_fu_112_reg[8]_i_1_n_15 ),
        .Q(i_fu_112_reg[9]),
        .R(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0));
  FDRE \rows_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_365[0]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_365[10]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[11]),
        .Q(rows_reg_365[11]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_365[1]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_365[2]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_365[3]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_365[4]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_365[5]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_365[6]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_365[7]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_365[8]),
        .R(1'b0));
  FDRE \rows_reg_365_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_365[9]),
        .R(1'b0));
  FDRE \select_ln3150_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_63),
        .Q(select_ln3150_reg_420),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \sof_4_reg_158[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\sof_4_reg_158_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state10),
        .I3(and_ln3150_reg_409),
        .O(\sof_4_reg_158[0]_i_1_n_9 ));
  FDRE \sof_4_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_4_reg_158[0]_i_1_n_9 ),
        .Q(\sof_4_reg_158_reg_n_9_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA08AA00)) 
    start_once_reg_i_1__2
       (.I0(\HwReg_layerEnableFlag_5_fu_302_reg[0] ),
        .I1(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .I3(start_once_reg),
        .I4(start_for_v_mix_420_to_422_false_6_U0_full_n),
        .O(start_once_reg_i_1__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_9),
        .Q(start_once_reg),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xor_ln3150_reg_398[0]_i_1 
       (.I0(xor_ln3150_fu_284_p2),
        .I1(ap_CS_fsm_state4),
        .I2(xor_ln3150_reg_398),
        .O(\xor_ln3150_reg_398[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xor_ln3150_reg_398[0]_i_2 
       (.I0(\xor_ln3150_reg_398[0]_i_3_n_9 ),
        .I1(cols_reg_370[1]),
        .I2(cols_reg_370[0]),
        .I3(cols_reg_370[2]),
        .I4(\xor_ln3150_reg_398[0]_i_4_n_9 ),
        .I5(\xor_ln3150_reg_398[0]_i_5_n_9 ),
        .O(xor_ln3150_fu_284_p2));
  LUT3 #(
    .INIT(8'hFE)) 
    \xor_ln3150_reg_398[0]_i_3 
       (.I0(cols_reg_370[4]),
        .I1(cols_reg_370[3]),
        .I2(cols_reg_370[5]),
        .O(\xor_ln3150_reg_398[0]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \xor_ln3150_reg_398[0]_i_4 
       (.I0(cols_reg_370[10]),
        .I1(cols_reg_370[9]),
        .I2(cols_reg_370[11]),
        .O(\xor_ln3150_reg_398[0]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \xor_ln3150_reg_398[0]_i_5 
       (.I0(cols_reg_370[7]),
        .I1(cols_reg_370[6]),
        .I2(cols_reg_370[8]),
        .O(\xor_ln3150_reg_398[0]_i_5_n_9 ));
  FDRE \xor_ln3150_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xor_ln3150_reg_398[0]_i_1_n_9 ),
        .Q(xor_ln3150_reg_398),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol
   (ap_loop_init_int,
    \state_reg[0] ,
    D,
    \axi_last_4_reg_103_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg,
    \axi_last_4_reg_103_reg[0]_1 ,
    ap_done_cache_reg,
    ap_clk,
    ap_loop_init_int_reg,
    Q,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
    ap_rst_n,
    s_axis_video1_TLAST_int_regslice,
    select_ln3150_reg_420,
    axi_last_4_loc_fu_92);
  output ap_loop_init_int;
  output \state_reg[0] ;
  output [1:0]D;
  output \axi_last_4_reg_103_reg[0]_0 ;
  output grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg;
  output \axi_last_4_reg_103_reg[0]_1 ;
  input ap_done_cache_reg;
  input ap_clk;
  input [0:0]ap_loop_init_int_reg;
  input [1:0]Q;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out;
  input ap_rst_n;
  input s_axis_video1_TLAST_int_regslice;
  input select_ln3150_reg_420;
  input axi_last_4_loc_fu_92;

  wire [1:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_loop_init_int;
  wire [0:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire axi_last_4_loc_fu_92;
  wire \axi_last_4_reg_103_reg[0]_0 ;
  wire \axi_last_4_reg_103_reg[0]_1 ;
  wire eol_1_reg_114;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out;
  wire s_axis_video1_TLAST_int_regslice;
  wire select_ln3150_reg_420;
  wire \state_reg[0] ;

  FDRE \axi_last_4_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(eol_1_reg_114),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_131 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .axi_last_4_loc_fu_92(axi_last_4_loc_fu_92),
        .\axi_last_4_reg_103_reg[0] (\axi_last_4_reg_103_reg[0]_0 ),
        .\axi_last_4_reg_103_reg[0]_0 (\axi_last_4_reg_103_reg[0]_1 ),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_15),
        .eol_1_reg_114(eol_1_reg_114),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .select_ln3150_reg_420(select_ln3150_reg_420),
        .\state_reg[0] (\state_reg[0] ));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start
   (ap_rst_n_0,
    s_axis_video1_TREADY_int_regslice,
    D,
    E,
    ap_loop_init_int_reg,
    \axi_last_4_loc_fu_92_reg[0] ,
    ap_clk,
    \FSM_sequential_state_reg[0] ,
    Q,
    ap_loop_init_int_reg_0,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
    \axi_data_2_fu_108_reg[0] ,
    \axi_data_2_fu_108_reg[0]_0 ,
    HwReg_layerEnableFlag_reg_1156,
    axi_last_4_loc_fu_92,
    axi_last_2_reg_170,
    s_axis_video1_TLAST_int_regslice,
    s_axis_video1_TUSER_int_regslice);
  output ap_rst_n_0;
  output s_axis_video1_TREADY_int_regslice;
  output [1:0]D;
  output [0:0]E;
  output ap_loop_init_int_reg;
  output \axi_last_4_loc_fu_92_reg[0] ;
  input ap_clk;
  input \FSM_sequential_state_reg[0] ;
  input [5:0]Q;
  input [0:0]ap_loop_init_int_reg_0;
  input \FSM_sequential_state_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[0]_1 ;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  input \axi_data_2_fu_108_reg[0] ;
  input \axi_data_2_fu_108_reg[0]_0 ;
  input HwReg_layerEnableFlag_reg_1156;
  input axi_last_4_loc_fu_92;
  input axi_last_2_reg_170;
  input s_axis_video1_TLAST_int_regslice;
  input s_axis_video1_TUSER_int_regslice;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_state_reg[0]_1 ;
  wire HwReg_layerEnableFlag_reg_1156;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_loop_init_int_reg;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \axi_data_2_fu_108_reg[0] ;
  wire \axi_data_2_fu_108_reg[0]_0 ;
  wire axi_last_2_reg_170;
  wire axi_last_4_loc_fu_92;
  wire \axi_last_4_loc_fu_92_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TUSER_int_regslice;
  wire sof_reg_83;

  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \axi_last_2_reg_170[0]_i_1 
       (.I0(axi_last_4_loc_fu_92),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(axi_last_2_reg_170),
        .O(\axi_last_4_loc_fu_92_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_130 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_1 ),
        .HwReg_layerEnableFlag_reg_1156(HwReg_layerEnableFlag_reg_1156),
        .Q({Q[4:3],Q[1:0]}),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\axi_data_2_fu_108_reg[0] (\axi_data_2_fu_108_reg[0] ),
        .\axi_data_2_fu_108_reg[0]_0 (\axi_data_2_fu_108_reg[0]_0 ),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_15),
        .\data_p1_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_16),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TUSER_int_regslice(s_axis_video1_TUSER_int_regslice),
        .sof_reg_83(sof_reg_83));
  FDRE \sof_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(sof_reg_83),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_width
   (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
    \state_reg[0] ,
    D,
    \data_p1_reg[23] ,
    \axi_data_3_fu_92_reg[23]_0 ,
    \eol_reg_163_reg[0]_0 ,
    full_n_reg,
    \eol_reg_163_reg[0]_1 ,
    push,
    ap_clk,
    SR,
    \axi_last_3_fu_96_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
    Q,
    srcLayer1_full_n,
    \axi_data_3_fu_92_reg[23]_1 ,
    \axi_data_3_fu_92_reg[23]_2 ,
    axi_last_2_reg_170,
    s_axis_video1_TLAST_int_regslice,
    i_fu_112,
    icmp_ln3105_fu_203_p2_carry_0,
    ap_loop_init_int,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
    cmp10301_i_reg_393,
    select_ln3150_reg_420);
  output grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out;
  output \state_reg[0] ;
  output [1:0]D;
  output [23:0]\data_p1_reg[23] ;
  output [23:0]\axi_data_3_fu_92_reg[23]_0 ;
  output \eol_reg_163_reg[0]_0 ;
  output full_n_reg;
  output \eol_reg_163_reg[0]_1 ;
  output push;
  input ap_clk;
  input [0:0]SR;
  input \axi_last_3_fu_96_reg[0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg;
  input [2:0]Q;
  input srcLayer1_full_n;
  input [23:0]\axi_data_3_fu_92_reg[23]_1 ;
  input [23:0]\axi_data_3_fu_92_reg[23]_2 ;
  input axi_last_2_reg_170;
  input s_axis_video1_TLAST_int_regslice;
  input i_fu_112;
  input [11:0]icmp_ln3105_fu_203_p2_carry_0;
  input ap_loop_init_int;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  input cmp10301_i_reg_393;
  input select_ln3150_reg_420;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[5]_i_2__0_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_j_5;
  wire [23:0]\axi_data_3_fu_92_reg[23]_0 ;
  wire [23:0]\axi_data_3_fu_92_reg[23]_1 ;
  wire [23:0]\axi_data_3_fu_92_reg[23]_2 ;
  wire axi_last_2_reg_170;
  wire axi_last_3_fu_963_out;
  wire \axi_last_3_fu_96_reg[0]_0 ;
  wire \axi_last_3_fu_96_reg_n_9_[0] ;
  wire cmp10301_i_reg_393;
  wire [23:0]\data_p1_reg[23] ;
  wire \eol_reg_163[0]_i_3_n_9 ;
  wire \eol_reg_163_reg[0]_0 ;
  wire \eol_reg_163_reg[0]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out;
  wire i_fu_112;
  wire icmp_ln3105_fu_203_p2;
  wire [11:0]icmp_ln3105_fu_203_p2_carry_0;
  wire icmp_ln3105_fu_203_p2_carry_n_10;
  wire icmp_ln3105_fu_203_p2_carry_n_11;
  wire icmp_ln3105_fu_203_p2_carry_n_12;
  wire \icmp_ln3105_reg_299_reg_n_9_[0] ;
  wire [11:0]j_6_fu_209_p2;
  wire j_6_fu_209_p2_carry__0_n_10;
  wire j_6_fu_209_p2_carry__0_n_11;
  wire j_6_fu_209_p2_carry__0_n_12;
  wire j_6_fu_209_p2_carry__0_n_9;
  wire j_6_fu_209_p2_carry__1_n_11;
  wire j_6_fu_209_p2_carry__1_n_12;
  wire j_6_fu_209_p2_carry_n_10;
  wire j_6_fu_209_p2_carry_n_11;
  wire j_6_fu_209_p2_carry_n_12;
  wire j_6_fu_209_p2_carry_n_9;
  wire j_fu_88;
  wire \j_fu_88_reg_n_9_[0] ;
  wire \j_fu_88_reg_n_9_[10] ;
  wire \j_fu_88_reg_n_9_[11] ;
  wire \j_fu_88_reg_n_9_[1] ;
  wire \j_fu_88_reg_n_9_[2] ;
  wire \j_fu_88_reg_n_9_[3] ;
  wire \j_fu_88_reg_n_9_[4] ;
  wire \j_fu_88_reg_n_9_[5] ;
  wire \j_fu_88_reg_n_9_[6] ;
  wire \j_fu_88_reg_n_9_[7] ;
  wire \j_fu_88_reg_n_9_[8] ;
  wire \j_fu_88_reg_n_9_[9] ;
  wire [23:0]p_0_in;
  wire push;
  wire s_axis_video1_TLAST_int_regslice;
  wire select_ln3150_reg_420;
  wire srcLayer1_full_n;
  wire \state_reg[0] ;
  wire [3:0]NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_j_6_fu_209_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_j_6_fu_209_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln3105_reg_299_reg_n_9_[0] ),
        .I2(srcLayer1_full_n),
        .O(\ap_CS_fsm[5]_i_2__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[0]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [0]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [0]),
        .O(\data_p1_reg[23] [0]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[10]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [10]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [10]),
        .O(\data_p1_reg[23] [10]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[11]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [11]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [11]),
        .O(\data_p1_reg[23] [11]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[12]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [12]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [12]),
        .O(\data_p1_reg[23] [12]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[13]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [13]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [13]),
        .O(\data_p1_reg[23] [13]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[14]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [14]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [14]),
        .O(\data_p1_reg[23] [14]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[15]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [15]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [15]),
        .O(\data_p1_reg[23] [15]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[16]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [16]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [16]),
        .O(\data_p1_reg[23] [16]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[17]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [17]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [17]),
        .O(\data_p1_reg[23] [17]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[18]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [18]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [18]),
        .O(\data_p1_reg[23] [18]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[19]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [19]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [19]),
        .O(\data_p1_reg[23] [19]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[1]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [1]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [1]),
        .O(\data_p1_reg[23] [1]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[20]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [20]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [20]),
        .O(\data_p1_reg[23] [20]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[21]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [21]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [21]),
        .O(\data_p1_reg[23] [21]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[22]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [22]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [22]),
        .O(\data_p1_reg[23] [22]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[23]_i_2 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [23]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [23]),
        .O(\data_p1_reg[23] [23]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axi_data_2_fu_108[23]_i_5 
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I3(Q[2]),
        .O(\eol_reg_163_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[2]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [2]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [2]),
        .O(\data_p1_reg[23] [2]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[3]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [3]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [3]),
        .O(\data_p1_reg[23] [3]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[4]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [4]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [4]),
        .O(\data_p1_reg[23] [4]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[5]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [5]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [5]),
        .O(\data_p1_reg[23] [5]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[6]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [6]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [6]),
        .O(\data_p1_reg[23] [6]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[7]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [7]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [7]),
        .O(\data_p1_reg[23] [7]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[8]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [8]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [8]),
        .O(\data_p1_reg[23] [8]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    \axi_data_2_fu_108[9]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23]_2 [9]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[2]),
        .I5(\axi_data_3_fu_92_reg[23]_0 [9]),
        .O(\data_p1_reg[23] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[0]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[10]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[11]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[12]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[13]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[14]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[15]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[16]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[17]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[18]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[19]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[1]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[20]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[21]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[22]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[23]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[2]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[3]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[4]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[5]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[6]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[7]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[8]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_3_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(p_0_in[9]),
        .Q(\axi_data_3_fu_92_reg[23]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_3_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_963_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\axi_last_3_fu_96_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eol_reg_163[0]_i_3 
       (.I0(srcLayer1_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln3105_reg_299_reg_n_9_[0] ),
        .O(\eol_reg_163[0]_i_3_n_9 ));
  FDRE \eol_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_129 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln3105_fu_203_p2),
        .D(p_0_in),
        .E(axi_last_3_fu_963_out),
        .Q({Q[2],Q[0]}),
        .S({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .SR(SR),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_0 (\axi_last_3_fu_96_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln3105_reg_299_reg_n_9_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_38),
        .ap_loop_init_int_reg_1(j_6_fu_209_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_10),
        .ap_sig_allocacmp_j_5(ap_sig_allocacmp_j_5),
        .\axi_data_3_fu_92_reg[23] (\axi_data_3_fu_92_reg[23]_1 ),
        .\axi_data_3_fu_92_reg[23]_0 (\axi_data_3_fu_92_reg[23]_2 ),
        .axi_last_2_reg_170(axi_last_2_reg_170),
        .\axi_last_2_reg_170_reg[0] (flow_control_loop_pipe_sequential_init_U_n_36),
        .\axi_last_3_fu_96_reg[0] (\axi_last_3_fu_96_reg[0]_0 ),
        .\eol_reg_163_reg[0] (\eol_reg_163[0]_i_3_n_9 ),
        .full_n_reg(j_fu_88),
        .full_n_reg_0(D),
        .full_n_reg_1(full_n_reg),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_60),
        .i_fu_112(i_fu_112),
        .icmp_ln3105_fu_203_p2_carry(icmp_ln3105_fu_203_p2_carry_0),
        .\icmp_ln3105_reg_299_reg[0] (grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .\icmp_ln3105_reg_299_reg[0]_0 (\ap_CS_fsm[5]_i_2__0_n_9 ),
        .\j_fu_88_reg[11] ({\j_fu_88_reg_n_9_[11] ,\j_fu_88_reg_n_9_[10] ,\j_fu_88_reg_n_9_[9] ,\j_fu_88_reg_n_9_[8] ,\j_fu_88_reg_n_9_[7] ,\j_fu_88_reg_n_9_[6] ,\j_fu_88_reg_n_9_[5] ,\j_fu_88_reg_n_9_[4] ,\j_fu_88_reg_n_9_[3] ,\j_fu_88_reg_n_9_[2] ,\j_fu_88_reg_n_9_[1] ,\j_fu_88_reg_n_9_[0] }),
        .push(push),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .\sof_4_reg_158_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .srcLayer1_full_n(srcLayer1_full_n),
        .\state_reg[0] (\state_reg[0] ));
  CARRY4 icmp_ln3105_fu_203_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln3105_fu_203_p2,icmp_ln3105_fu_203_p2_carry_n_10,icmp_ln3105_fu_203_p2_carry_n_11,icmp_ln3105_fu_203_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}));
  FDRE \icmp_ln3105_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\icmp_ln3105_reg_299_reg_n_9_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_6_fu_209_p2_carry
       (.CI(1'b0),
        .CO({j_6_fu_209_p2_carry_n_9,j_6_fu_209_p2_carry_n_10,j_6_fu_209_p2_carry_n_11,j_6_fu_209_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_j_5[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_6_fu_209_p2[4:1]),
        .S(ap_sig_allocacmp_j_5[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_6_fu_209_p2_carry__0
       (.CI(j_6_fu_209_p2_carry_n_9),
        .CO({j_6_fu_209_p2_carry__0_n_9,j_6_fu_209_p2_carry__0_n_10,j_6_fu_209_p2_carry__0_n_11,j_6_fu_209_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_6_fu_209_p2[8:5]),
        .S(ap_sig_allocacmp_j_5[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_6_fu_209_p2_carry__1
       (.CI(j_6_fu_209_p2_carry__0_n_9),
        .CO({NLW_j_6_fu_209_p2_carry__1_CO_UNCONNECTED[3:2],j_6_fu_209_p2_carry__1_n_11,j_6_fu_209_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_6_fu_209_p2_carry__1_O_UNCONNECTED[3],j_6_fu_209_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_j_5[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[0]),
        .Q(\j_fu_88_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[10]),
        .Q(\j_fu_88_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[11]),
        .Q(\j_fu_88_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[1]),
        .Q(\j_fu_88_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[2]),
        .Q(\j_fu_88_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[3]),
        .Q(\j_fu_88_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[4]),
        .Q(\j_fu_88_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[5]),
        .Q(\j_fu_88_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[6]),
        .Q(\j_fu_88_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[7]),
        .Q(\j_fu_88_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[8]),
        .Q(\j_fu_88_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_6_fu_209_p2[9]),
        .Q(\j_fu_88_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_38));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln3150_reg_420[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I1(cmp10301_i_reg_393),
        .I2(axi_last_2_reg_170),
        .I3(Q[1]),
        .I4(select_ln3150_reg_420),
        .O(\eol_reg_163_reg[0]_1 ));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (ap_loop_init_int,
    D,
    E,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[7] ,
    \axi_last_reg_103_reg[0]_0 ,
    ap_done_cache_reg,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
    Q,
    \axi_data_fu_108_reg[0] ,
    ap_loop_init_int_reg,
    ap_rst_n,
    s_axis_video2_TLAST_int_regslice,
    select_ln3150_reg_420,
    axi_last_23_loc_fu_92);
  output ap_loop_init_int;
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[7] ;
  output \axi_last_reg_103_reg[0]_0 ;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  input [1:0]Q;
  input \axi_data_fu_108_reg[0] ;
  input [0:0]ap_loop_init_int_reg;
  input ap_rst_n;
  input s_axis_video2_TLAST_int_regslice;
  input select_ln3150_reg_420;
  input axi_last_23_loc_fu_92;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_loop_init_int;
  wire [0:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire \axi_data_fu_108_reg[0] ;
  wire axi_last_23_loc_fu_92;
  wire \axi_last_reg_103_reg[0]_0 ;
  wire eol_reg_114;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out;
  wire s_axis_video2_TLAST_int_regslice;
  wire select_ln3150_reg_420;

  FDRE \axi_last_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(eol_reg_114),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_126 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .\axi_data_fu_108_reg[0] (\axi_data_fu_108_reg[0] ),
        .axi_last_23_loc_fu_92(axi_last_23_loc_fu_92),
        .\axi_last_reg_103_reg[0] (\axi_last_reg_103_reg[0]_0 ),
        .eol_reg_114(eol_reg_114),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .s_axis_video2_TLAST_int_regslice(s_axis_video2_TLAST_int_regslice),
        .select_ln3150_reg_420(select_ln3150_reg_420));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (\ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[2] ,
    D,
    \sof_reg_83_reg[0]_0 ,
    \axi_last_23_loc_fu_92_reg[0] ,
    ap_done_cache_reg,
    ap_clk,
    ap_rst_n,
    \sof_reg_83_reg[0]_1 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
    HwReg_layerEnableFlag_3_fu_294,
    axi_last_23_loc_fu_92,
    axi_last_reg_170,
    s_axis_video2_TLAST_int_regslice,
    s_axis_video2_TUSER_int_regslice);
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output \sof_reg_83_reg[0]_0 ;
  output \axi_last_23_loc_fu_92_reg[0] ;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\sof_reg_83_reg[0]_1 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  input [5:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  input HwReg_layerEnableFlag_3_fu_294;
  input axi_last_23_loc_fu_92;
  input axi_last_reg_170;
  input s_axis_video2_TLAST_int_regslice;
  input s_axis_video2_TUSER_int_regslice;

  wire [1:0]D;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire axi_last_23_loc_fu_92;
  wire \axi_last_23_loc_fu_92_reg[0] ;
  wire axi_last_reg_170;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out;
  wire s_axis_video2_TLAST_int_regslice;
  wire s_axis_video2_TUSER_int_regslice;
  wire sof_reg_83;
  wire \sof_reg_83_reg[0]_0 ;
  wire [0:0]\sof_reg_83_reg[0]_1 ;

  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \axi_last_reg_170[0]_i_1 
       (.I0(axi_last_23_loc_fu_92),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(axi_last_reg_170),
        .O(\axi_last_23_loc_fu_92_reg[0] ));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_125 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .HwReg_layerEnableFlag_3_fu_294(HwReg_layerEnableFlag_3_fu_294),
        .Q({Q[4:3],Q[1:0]}),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\data_p1_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_15),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out),
        .s_axis_video2_TLAST_int_regslice(s_axis_video2_TLAST_int_regslice),
        .s_axis_video2_TUSER_int_regslice(s_axis_video2_TUSER_int_regslice),
        .sof_reg_83(sof_reg_83),
        .\sof_reg_83_reg[0] (\sof_reg_83_reg[0]_0 ),
        .\sof_reg_83_reg[0]_0 (\sof_reg_83_reg[0]_1 ));
  FDRE \sof_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(sof_reg_83),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
    s_axis_video2_TREADY_int_regslice,
    D,
    ap_loop_init_int_reg,
    \axi_data_fu_92_reg[23]_0 ,
    \HwReg_layerEnableFlag_2_reg_1121_reg[0] ,
    \eol_reg_163_reg[0]_0 ,
    push,
    ap_clk,
    ap_done_cache_reg,
    Q,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
    ap_loop_init_int,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
    \axi_data_fu_92_reg[23]_1 ,
    ap_rst_n,
    i_fu_112,
    \SRL_SIG_reg[1][0] ,
    srcLayer2_full_n,
    icmp_ln3105_fu_203_p2_carry_i_1__1,
    \axi_data_fu_92_reg[23]_2 ,
    axi_last_reg_170,
    s_axis_video2_TLAST_int_regslice,
    ap_loop_init_int_i_2__7,
    HwReg_layerEnableFlag_3_fu_294,
    CO,
    cmp10301_i_reg_393,
    select_ln3150_reg_420);
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out;
  output s_axis_video2_TREADY_int_regslice;
  output [1:0]D;
  output [23:0]ap_loop_init_int_reg;
  output [23:0]\axi_data_fu_92_reg[23]_0 ;
  output \HwReg_layerEnableFlag_2_reg_1121_reg[0] ;
  output \eol_reg_163_reg[0]_0 ;
  output push;
  input ap_clk;
  input ap_done_cache_reg;
  input [3:0]Q;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[0]_1 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg;
  input ap_loop_init_int;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  input [23:0]\axi_data_fu_92_reg[23]_1 ;
  input ap_rst_n;
  input i_fu_112;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input srcLayer2_full_n;
  input [11:0]icmp_ln3105_fu_203_p2_carry_i_1__1;
  input [23:0]\axi_data_fu_92_reg[23]_2 ;
  input axi_last_reg_170;
  input s_axis_video2_TLAST_int_regslice;
  input ap_loop_init_int_i_2__7;
  input HwReg_layerEnableFlag_3_fu_294;
  input [0:0]CO;
  input cmp10301_i_reg_393;
  input select_ln3150_reg_420;

  wire [0:0]CO;
  wire [1:0]D;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_state_reg[0]_1 ;
  wire \HwReg_layerEnableFlag_2_reg_1121_reg[0] ;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire [3:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_2__7;
  wire [23:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire [23:0]\axi_data_fu_92_reg[23]_0 ;
  wire [23:0]\axi_data_fu_92_reg[23]_1 ;
  wire [23:0]\axi_data_fu_92_reg[23]_2 ;
  wire axi_last_fu_963_out;
  wire \axi_last_fu_96_reg_n_9_[0] ;
  wire axi_last_reg_170;
  wire cmp10301_i_reg_393;
  wire \eol_reg_163_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out;
  wire i_fu_112;
  wire icmp_ln3105_fu_203_p2;
  wire [11:0]icmp_ln3105_fu_203_p2_carry_i_1__1;
  wire icmp_ln3105_fu_203_p2_carry_n_10;
  wire icmp_ln3105_fu_203_p2_carry_n_11;
  wire icmp_ln3105_fu_203_p2_carry_n_12;
  wire \icmp_ln3105_reg_299_reg_n_9_[0] ;
  wire [11:0]j_4_fu_209_p2;
  wire j_4_fu_209_p2_carry__0_n_10;
  wire j_4_fu_209_p2_carry__0_n_11;
  wire j_4_fu_209_p2_carry__0_n_12;
  wire j_4_fu_209_p2_carry__0_n_9;
  wire j_4_fu_209_p2_carry__1_n_11;
  wire j_4_fu_209_p2_carry__1_n_12;
  wire j_4_fu_209_p2_carry_n_10;
  wire j_4_fu_209_p2_carry_n_11;
  wire j_4_fu_209_p2_carry_n_12;
  wire j_4_fu_209_p2_carry_n_9;
  wire j_fu_88;
  wire \j_fu_88_reg_n_9_[0] ;
  wire \j_fu_88_reg_n_9_[10] ;
  wire \j_fu_88_reg_n_9_[11] ;
  wire \j_fu_88_reg_n_9_[1] ;
  wire \j_fu_88_reg_n_9_[2] ;
  wire \j_fu_88_reg_n_9_[3] ;
  wire \j_fu_88_reg_n_9_[4] ;
  wire \j_fu_88_reg_n_9_[5] ;
  wire \j_fu_88_reg_n_9_[6] ;
  wire \j_fu_88_reg_n_9_[7] ;
  wire \j_fu_88_reg_n_9_[8] ;
  wire \j_fu_88_reg_n_9_[9] ;
  wire [23:0]p_0_in;
  wire push;
  wire s_axis_video2_TLAST_int_regslice;
  wire s_axis_video2_TREADY_int_regslice;
  wire select_ln3150_reg_420;
  wire srcLayer2_full_n;
  wire [3:0]NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_j_4_fu_209_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_j_4_fu_209_p2_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [0]),
        .I5(\axi_data_fu_92_reg[23]_0 [0]),
        .O(ap_loop_init_int_reg[0]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [10]),
        .I5(\axi_data_fu_92_reg[23]_0 [10]),
        .O(ap_loop_init_int_reg[10]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [11]),
        .I5(\axi_data_fu_92_reg[23]_0 [11]),
        .O(ap_loop_init_int_reg[11]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[12]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [12]),
        .I5(\axi_data_fu_92_reg[23]_0 [12]),
        .O(ap_loop_init_int_reg[12]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[13]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [13]),
        .I5(\axi_data_fu_92_reg[23]_0 [13]),
        .O(ap_loop_init_int_reg[13]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[14]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [14]),
        .I5(\axi_data_fu_92_reg[23]_0 [14]),
        .O(ap_loop_init_int_reg[14]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [15]),
        .I5(\axi_data_fu_92_reg[23]_0 [15]),
        .O(ap_loop_init_int_reg[15]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[16]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [16]),
        .I5(\axi_data_fu_92_reg[23]_0 [16]),
        .O(ap_loop_init_int_reg[16]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[17]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [17]),
        .I5(\axi_data_fu_92_reg[23]_0 [17]),
        .O(ap_loop_init_int_reg[17]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[18]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [18]),
        .I5(\axi_data_fu_92_reg[23]_0 [18]),
        .O(ap_loop_init_int_reg[18]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[19]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [19]),
        .I5(\axi_data_fu_92_reg[23]_0 [19]),
        .O(ap_loop_init_int_reg[19]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [1]),
        .I5(\axi_data_fu_92_reg[23]_0 [1]),
        .O(ap_loop_init_int_reg[1]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[20]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [20]),
        .I5(\axi_data_fu_92_reg[23]_0 [20]),
        .O(ap_loop_init_int_reg[20]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[21]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [21]),
        .I5(\axi_data_fu_92_reg[23]_0 [21]),
        .O(ap_loop_init_int_reg[21]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[22]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [22]),
        .I5(\axi_data_fu_92_reg[23]_0 [22]),
        .O(ap_loop_init_int_reg[22]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[23]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [23]),
        .I5(\axi_data_fu_92_reg[23]_0 [23]),
        .O(ap_loop_init_int_reg[23]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [2]),
        .I5(\axi_data_fu_92_reg[23]_0 [2]),
        .O(ap_loop_init_int_reg[2]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [3]),
        .I5(\axi_data_fu_92_reg[23]_0 [3]),
        .O(ap_loop_init_int_reg[3]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[4]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [4]),
        .I5(\axi_data_fu_92_reg[23]_0 [4]),
        .O(ap_loop_init_int_reg[4]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [5]),
        .I5(\axi_data_fu_92_reg[23]_0 [5]),
        .O(ap_loop_init_int_reg[5]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[6]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [6]),
        .I5(\axi_data_fu_92_reg[23]_0 [6]),
        .O(ap_loop_init_int_reg[6]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [7]),
        .I5(\axi_data_fu_92_reg[23]_0 [7]),
        .O(ap_loop_init_int_reg[7]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [8]),
        .I5(\axi_data_fu_92_reg[23]_0 [8]),
        .O(ap_loop_init_int_reg[8]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_fu_108[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(Q[3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(\axi_data_fu_92_reg[23]_1 [9]),
        .I5(\axi_data_fu_92_reg[23]_0 [9]),
        .O(ap_loop_init_int_reg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[0]),
        .Q(\axi_data_fu_92_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[10]),
        .Q(\axi_data_fu_92_reg[23]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[11]),
        .Q(\axi_data_fu_92_reg[23]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[12]),
        .Q(\axi_data_fu_92_reg[23]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[13]),
        .Q(\axi_data_fu_92_reg[23]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[14]),
        .Q(\axi_data_fu_92_reg[23]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[15]),
        .Q(\axi_data_fu_92_reg[23]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[16]),
        .Q(\axi_data_fu_92_reg[23]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[17]),
        .Q(\axi_data_fu_92_reg[23]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[18]),
        .Q(\axi_data_fu_92_reg[23]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[19]),
        .Q(\axi_data_fu_92_reg[23]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[1]),
        .Q(\axi_data_fu_92_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[20]),
        .Q(\axi_data_fu_92_reg[23]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[21]),
        .Q(\axi_data_fu_92_reg[23]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[22]),
        .Q(\axi_data_fu_92_reg[23]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[23]),
        .Q(\axi_data_fu_92_reg[23]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[2]),
        .Q(\axi_data_fu_92_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[3]),
        .Q(\axi_data_fu_92_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[4]),
        .Q(\axi_data_fu_92_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[5]),
        .Q(\axi_data_fu_92_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[6]),
        .Q(\axi_data_fu_92_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[7]),
        .Q(\axi_data_fu_92_reg[23]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[8]),
        .Q(\axi_data_fu_92_reg[23]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(p_0_in[9]),
        .Q(\axi_data_fu_92_reg[23]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_963_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\axi_last_fu_96_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \eol_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_124 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln3105_fu_203_p2),
        .D(D),
        .E(axi_last_fu_963_out),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_1 ),
        .\HwReg_layerEnableFlag_2_reg_1121_reg[0] (\HwReg_layerEnableFlag_2_reg_1121_reg[0] ),
        .HwReg_layerEnableFlag_3_fu_294(HwReg_layerEnableFlag_3_fu_294),
        .Q(Q[1:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_57),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_13),
        .ap_loop_init_int_i_2__7_0(ap_loop_init_int_i_2__7),
        .ap_loop_init_int_reg_0(j_4_fu_209_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_j_3(ap_sig_allocacmp_j_3),
        .\axi_data_fu_108_reg[23] (p_0_in),
        .\axi_data_fu_92_reg[23] (\axi_data_fu_92_reg[23]_2 ),
        .\axi_data_fu_92_reg[23]_0 (\axi_data_fu_92_reg[23]_1 ),
        .axi_last_reg_170(axi_last_reg_170),
        .\axi_last_reg_170_reg[0] (flow_control_loop_pipe_sequential_init_U_n_55),
        .\eol_reg_163_reg[0] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\eol_reg_163_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .\eol_reg_163_reg[0]_1 (\axi_last_fu_96_reg_n_9_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg(j_fu_88),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg_0(CO),
        .i_fu_112(i_fu_112),
        .icmp_ln3105_fu_203_p2_carry_i_1__1_0(icmp_ln3105_fu_203_p2_carry_i_1__1),
        .\icmp_ln3105_reg_299_reg[0] (\icmp_ln3105_reg_299_reg_n_9_[0] ),
        .\j_fu_88_reg[11] ({\j_fu_88_reg_n_9_[11] ,\j_fu_88_reg_n_9_[10] ,\j_fu_88_reg_n_9_[9] ,\j_fu_88_reg_n_9_[8] ,\j_fu_88_reg_n_9_[7] ,\j_fu_88_reg_n_9_[6] ,\j_fu_88_reg_n_9_[5] ,\j_fu_88_reg_n_9_[4] ,\j_fu_88_reg_n_9_[3] ,\j_fu_88_reg_n_9_[2] ,\j_fu_88_reg_n_9_[1] ,\j_fu_88_reg_n_9_[0] }),
        .push(push),
        .s_axis_video2_TLAST_int_regslice(s_axis_video2_TLAST_int_regslice),
        .s_axis_video2_TREADY_int_regslice(s_axis_video2_TREADY_int_regslice),
        .srcLayer2_full_n(srcLayer2_full_n),
        .\state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_60));
  CARRY4 icmp_ln3105_fu_203_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln3105_fu_203_p2,icmp_ln3105_fu_203_p2_carry_n_10,icmp_ln3105_fu_203_p2_carry_n_11,icmp_ln3105_fu_203_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}));
  FDRE \icmp_ln3105_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\icmp_ln3105_reg_299_reg_n_9_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_4_fu_209_p2_carry
       (.CI(1'b0),
        .CO({j_4_fu_209_p2_carry_n_9,j_4_fu_209_p2_carry_n_10,j_4_fu_209_p2_carry_n_11,j_4_fu_209_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_j_3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_209_p2[4:1]),
        .S(ap_sig_allocacmp_j_3[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_4_fu_209_p2_carry__0
       (.CI(j_4_fu_209_p2_carry_n_9),
        .CO({j_4_fu_209_p2_carry__0_n_9,j_4_fu_209_p2_carry__0_n_10,j_4_fu_209_p2_carry__0_n_11,j_4_fu_209_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_209_p2[8:5]),
        .S(ap_sig_allocacmp_j_3[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_4_fu_209_p2_carry__1
       (.CI(j_4_fu_209_p2_carry__0_n_9),
        .CO({NLW_j_4_fu_209_p2_carry__1_CO_UNCONNECTED[3:2],j_4_fu_209_p2_carry__1_n_11,j_4_fu_209_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_4_fu_209_p2_carry__1_O_UNCONNECTED[3],j_4_fu_209_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_j_3[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[0]),
        .Q(\j_fu_88_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[10]),
        .Q(\j_fu_88_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[11]),
        .Q(\j_fu_88_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[1]),
        .Q(\j_fu_88_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[2]),
        .Q(\j_fu_88_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[3]),
        .Q(\j_fu_88_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[4]),
        .Q(\j_fu_88_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[5]),
        .Q(\j_fu_88_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[6]),
        .Q(\j_fu_88_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[7]),
        .Q(\j_fu_88_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[8]),
        .Q(\j_fu_88_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_88),
        .D(j_4_fu_209_p2[9]),
        .Q(\j_fu_88_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_57));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln3150_reg_420[0]_i_1__0 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I1(cmp10301_i_reg_393),
        .I2(axi_last_reg_170),
        .I3(Q[2]),
        .I4(select_ln3150_reg_420),
        .O(\eol_reg_163_reg[0]_0 ));
endmodule

module main_design_v_mix_0_0_CTRL_s_axi
   (\i7_fu_346_reg[1] ,
    ap_start,
    \i7_fu_346_reg[0] ,
    HwReg_layerEnableFlag_fu_796_p3,
    layerEnable,
    HwReg_layerEnableFlag_2_fu_740_p3,
    D,
    HwReg_layerEnableFlag_1_fu_788_p3,
    \i7_fu_346_reg[1]_0 ,
    \int_layerStartX_2_reg[15]_0 ,
    \i7_fu_346_reg[1]_1 ,
    \int_layerStartY_2_reg[15]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    width,
    background_Y_R,
    layerHeight_1,
    layerHeight_2,
    background_V_B,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    height,
    background_U_G,
    layerWidth_1,
    layerScaleFactor_1,
    layerWidth_2,
    layerScaleFactor_2,
    s_axi_CTRL_RDATA,
    interrupt,
    i7_fu_346,
    Q,
    HwReg_layerEnableFlag_reg_1156,
    HwReg_layerEnableFlag_3_fu_294,
    HwReg_layerEnableFlag_4_fu_298,
    \HwReg_layerStartX_reg_1181_reg[15] ,
    \HwReg_layerStartX_1_reg_1146_reg[15] ,
    \HwReg_layerStartY_reg_1176_reg[15] ,
    \HwReg_layerStartY_1_reg_1141_reg[15] ,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    SR,
    ap_clk,
    s_axi_CTRL_AWADDR,
    int_ap_start_reg_0,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY);
  output \i7_fu_346_reg[1] ;
  output ap_start;
  output \i7_fu_346_reg[0] ;
  output HwReg_layerEnableFlag_fu_796_p3;
  output [2:0]layerEnable;
  output HwReg_layerEnableFlag_2_fu_740_p3;
  output [0:0]D;
  output HwReg_layerEnableFlag_1_fu_788_p3;
  output [15:0]\i7_fu_346_reg[1]_0 ;
  output [15:0]\int_layerStartX_2_reg[15]_0 ;
  output [15:0]\i7_fu_346_reg[1]_1 ;
  output [15:0]\int_layerStartY_2_reg[15]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [11:0]width;
  output [7:0]background_Y_R;
  output [15:0]layerHeight_1;
  output [15:0]layerHeight_2;
  output [7:0]background_V_B;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output [11:0]height;
  output [7:0]background_U_G;
  output [15:0]layerWidth_1;
  output [7:0]layerScaleFactor_1;
  output [15:0]layerWidth_2;
  output [7:0]layerScaleFactor_2;
  output [31:0]s_axi_CTRL_RDATA;
  output interrupt;
  input [1:0]i7_fu_346;
  input [1:0]Q;
  input HwReg_layerEnableFlag_reg_1156;
  input HwReg_layerEnableFlag_3_fu_294;
  input HwReg_layerEnableFlag_4_fu_298;
  input [15:0]\HwReg_layerStartX_reg_1181_reg[15] ;
  input [15:0]\HwReg_layerStartX_1_reg_1146_reg[15] ;
  input [15:0]\HwReg_layerStartY_reg_1176_reg[15] ;
  input [15:0]\HwReg_layerStartY_1_reg_1141_reg[15] ;
  input s_axi_CTRL_ARVALID;
  input [11:0]s_axi_CTRL_ARADDR;
  input [0:0]SR;
  input ap_clk;
  input [9:0]s_axi_CTRL_AWADDR;
  input int_ap_start_reg_0;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_9 ;
  wire \FSM_onehot_rstate[2]_i_1_n_9 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_9 ;
  wire \FSM_onehot_wstate[2]_i_1_n_9 ;
  wire \FSM_onehot_wstate[3]_i_1_n_9 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire HwReg_layerEnableFlag_1_fu_788_p3;
  wire HwReg_layerEnableFlag_2_fu_740_p3;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire HwReg_layerEnableFlag_4_fu_298;
  wire HwReg_layerEnableFlag_fu_796_p3;
  wire HwReg_layerEnableFlag_reg_1156;
  wire [15:0]\HwReg_layerStartX_1_reg_1146_reg[15] ;
  wire [15:0]\HwReg_layerStartX_reg_1181_reg[15] ;
  wire [15:0]\HwReg_layerStartY_1_reg_1141_reg[15] ;
  wire [15:0]\HwReg_layerStartY_reg_1176_reg[15] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_idle;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_9;
  wire auto_restart_status_reg_n_9;
  wire [7:0]background_U_G;
  wire [7:0]background_V_B;
  wire [7:0]background_Y_R;
  wire [11:0]height;
  wire [1:0]i7_fu_346;
  wire \i7_fu_346_reg[0] ;
  wire \i7_fu_346_reg[1] ;
  wire [15:0]\i7_fu_346_reg[1]_0 ;
  wire [15:0]\i7_fu_346_reg[1]_1 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_9;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_9;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_9;
  wire [15:0]int_background_U_G0;
  wire \int_background_U_G[15]_i_1_n_9 ;
  wire \int_background_U_G_reg_n_9_[10] ;
  wire \int_background_U_G_reg_n_9_[11] ;
  wire \int_background_U_G_reg_n_9_[12] ;
  wire \int_background_U_G_reg_n_9_[13] ;
  wire \int_background_U_G_reg_n_9_[14] ;
  wire \int_background_U_G_reg_n_9_[15] ;
  wire \int_background_U_G_reg_n_9_[8] ;
  wire \int_background_U_G_reg_n_9_[9] ;
  wire [15:0]int_background_V_B0;
  wire \int_background_V_B[15]_i_1_n_9 ;
  wire \int_background_V_B_reg_n_9_[10] ;
  wire \int_background_V_B_reg_n_9_[11] ;
  wire \int_background_V_B_reg_n_9_[12] ;
  wire \int_background_V_B_reg_n_9_[13] ;
  wire \int_background_V_B_reg_n_9_[14] ;
  wire \int_background_V_B_reg_n_9_[15] ;
  wire \int_background_V_B_reg_n_9_[8] ;
  wire \int_background_V_B_reg_n_9_[9] ;
  wire [15:0]int_background_Y_R0;
  wire \int_background_Y_R[15]_i_1_n_9 ;
  wire \int_background_Y_R_reg_n_9_[10] ;
  wire \int_background_Y_R_reg_n_9_[11] ;
  wire \int_background_Y_R_reg_n_9_[12] ;
  wire \int_background_Y_R_reg_n_9_[13] ;
  wire \int_background_Y_R_reg_n_9_[14] ;
  wire \int_background_Y_R_reg_n_9_[15] ;
  wire \int_background_Y_R_reg_n_9_[8] ;
  wire \int_background_Y_R_reg_n_9_[9] ;
  wire int_gie_i_1_n_9;
  wire int_gie_i_2_n_9;
  wire int_gie_i_3_n_9;
  wire int_gie_reg_n_9;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_9 ;
  wire \int_height_reg_n_9_[12] ;
  wire \int_height_reg_n_9_[13] ;
  wire \int_height_reg_n_9_[14] ;
  wire \int_height_reg_n_9_[15] ;
  wire \int_ier[0]_i_1_n_9 ;
  wire \int_ier[1]_i_1_n_9 ;
  wire \int_ier[1]_i_2_n_9 ;
  wire \int_ier[1]_i_3_n_9 ;
  wire \int_ier_reg_n_9_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_9 ;
  wire \int_isr[1]_i_1_n_9 ;
  wire \int_isr_reg_n_9_[0] ;
  wire \int_isr_reg_n_9_[1] ;
  wire [15:0]int_layerAlpha_10;
  wire \int_layerAlpha_1[15]_i_1_n_9 ;
  wire \int_layerAlpha_1[15]_i_3_n_9 ;
  wire \int_layerAlpha_1[15]_i_4_n_9 ;
  wire \int_layerAlpha_1_reg_n_9_[0] ;
  wire \int_layerAlpha_1_reg_n_9_[10] ;
  wire \int_layerAlpha_1_reg_n_9_[11] ;
  wire \int_layerAlpha_1_reg_n_9_[12] ;
  wire \int_layerAlpha_1_reg_n_9_[13] ;
  wire \int_layerAlpha_1_reg_n_9_[14] ;
  wire \int_layerAlpha_1_reg_n_9_[15] ;
  wire \int_layerAlpha_1_reg_n_9_[1] ;
  wire \int_layerAlpha_1_reg_n_9_[2] ;
  wire \int_layerAlpha_1_reg_n_9_[3] ;
  wire \int_layerAlpha_1_reg_n_9_[4] ;
  wire \int_layerAlpha_1_reg_n_9_[5] ;
  wire \int_layerAlpha_1_reg_n_9_[6] ;
  wire \int_layerAlpha_1_reg_n_9_[7] ;
  wire \int_layerAlpha_1_reg_n_9_[8] ;
  wire \int_layerAlpha_1_reg_n_9_[9] ;
  wire [15:0]int_layerAlpha_20;
  wire \int_layerAlpha_2[15]_i_1_n_9 ;
  wire \int_layerAlpha_2[15]_i_3_n_9 ;
  wire \int_layerAlpha_2_reg_n_9_[0] ;
  wire \int_layerAlpha_2_reg_n_9_[10] ;
  wire \int_layerAlpha_2_reg_n_9_[11] ;
  wire \int_layerAlpha_2_reg_n_9_[12] ;
  wire \int_layerAlpha_2_reg_n_9_[13] ;
  wire \int_layerAlpha_2_reg_n_9_[14] ;
  wire \int_layerAlpha_2_reg_n_9_[15] ;
  wire \int_layerAlpha_2_reg_n_9_[1] ;
  wire \int_layerAlpha_2_reg_n_9_[2] ;
  wire \int_layerAlpha_2_reg_n_9_[3] ;
  wire \int_layerAlpha_2_reg_n_9_[4] ;
  wire \int_layerAlpha_2_reg_n_9_[5] ;
  wire \int_layerAlpha_2_reg_n_9_[6] ;
  wire \int_layerAlpha_2_reg_n_9_[7] ;
  wire \int_layerAlpha_2_reg_n_9_[8] ;
  wire \int_layerAlpha_2_reg_n_9_[9] ;
  wire \int_layerEnable[0]_i_1_n_9 ;
  wire \int_layerEnable[10]_i_1_n_9 ;
  wire \int_layerEnable[11]_i_1_n_9 ;
  wire \int_layerEnable[12]_i_1_n_9 ;
  wire \int_layerEnable[13]_i_1_n_9 ;
  wire \int_layerEnable[14]_i_1_n_9 ;
  wire \int_layerEnable[15]_i_1_n_9 ;
  wire \int_layerEnable[16]_i_1_n_9 ;
  wire \int_layerEnable[17]_i_1_n_9 ;
  wire \int_layerEnable[18]_i_1_n_9 ;
  wire \int_layerEnable[19]_i_1_n_9 ;
  wire \int_layerEnable[1]_i_1_n_9 ;
  wire \int_layerEnable[20]_i_1_n_9 ;
  wire \int_layerEnable[21]_i_1_n_9 ;
  wire \int_layerEnable[22]_i_1_n_9 ;
  wire \int_layerEnable[23]_i_1_n_9 ;
  wire \int_layerEnable[24]_i_1_n_9 ;
  wire \int_layerEnable[25]_i_1_n_9 ;
  wire \int_layerEnable[26]_i_1_n_9 ;
  wire \int_layerEnable[27]_i_1_n_9 ;
  wire \int_layerEnable[28]_i_1_n_9 ;
  wire \int_layerEnable[29]_i_1_n_9 ;
  wire \int_layerEnable[2]_i_1_n_9 ;
  wire \int_layerEnable[30]_i_1_n_9 ;
  wire \int_layerEnable[31]_i_1_n_9 ;
  wire \int_layerEnable[31]_i_2_n_9 ;
  wire \int_layerEnable[31]_i_3_n_9 ;
  wire \int_layerEnable[3]_i_1_n_9 ;
  wire \int_layerEnable[4]_i_1_n_9 ;
  wire \int_layerEnable[5]_i_1_n_9 ;
  wire \int_layerEnable[6]_i_1_n_9 ;
  wire \int_layerEnable[7]_i_1_n_9 ;
  wire \int_layerEnable[8]_i_1_n_9 ;
  wire \int_layerEnable[9]_i_1_n_9 ;
  wire \int_layerEnable_reg_n_9_[10] ;
  wire \int_layerEnable_reg_n_9_[11] ;
  wire \int_layerEnable_reg_n_9_[12] ;
  wire \int_layerEnable_reg_n_9_[13] ;
  wire \int_layerEnable_reg_n_9_[14] ;
  wire \int_layerEnable_reg_n_9_[15] ;
  wire \int_layerEnable_reg_n_9_[16] ;
  wire \int_layerEnable_reg_n_9_[17] ;
  wire \int_layerEnable_reg_n_9_[18] ;
  wire \int_layerEnable_reg_n_9_[19] ;
  wire \int_layerEnable_reg_n_9_[20] ;
  wire \int_layerEnable_reg_n_9_[21] ;
  wire \int_layerEnable_reg_n_9_[22] ;
  wire \int_layerEnable_reg_n_9_[23] ;
  wire \int_layerEnable_reg_n_9_[24] ;
  wire \int_layerEnable_reg_n_9_[25] ;
  wire \int_layerEnable_reg_n_9_[26] ;
  wire \int_layerEnable_reg_n_9_[27] ;
  wire \int_layerEnable_reg_n_9_[28] ;
  wire \int_layerEnable_reg_n_9_[29] ;
  wire \int_layerEnable_reg_n_9_[30] ;
  wire \int_layerEnable_reg_n_9_[31] ;
  wire \int_layerEnable_reg_n_9_[3] ;
  wire \int_layerEnable_reg_n_9_[4] ;
  wire \int_layerEnable_reg_n_9_[5] ;
  wire \int_layerEnable_reg_n_9_[6] ;
  wire \int_layerEnable_reg_n_9_[7] ;
  wire \int_layerEnable_reg_n_9_[8] ;
  wire \int_layerEnable_reg_n_9_[9] ;
  wire [15:0]int_layerHeight_10;
  wire \int_layerHeight_1[15]_i_1_n_9 ;
  wire \int_layerHeight_1[15]_i_3_n_9 ;
  wire [15:0]int_layerHeight_20;
  wire \int_layerHeight_2[15]_i_1_n_9 ;
  wire \int_layerHeight_2[15]_i_3_n_9 ;
  wire [7:0]int_layerScaleFactor_10;
  wire \int_layerScaleFactor_1[7]_i_1_n_9 ;
  wire [7:0]int_layerScaleFactor_20;
  wire \int_layerScaleFactor_2[7]_i_1_n_9 ;
  wire [15:0]int_layerStartX_10;
  wire \int_layerStartX_1[15]_i_1_n_9 ;
  wire \int_layerStartX_1[15]_i_3_n_9 ;
  wire [15:0]int_layerStartX_20;
  wire \int_layerStartX_2[15]_i_1_n_9 ;
  wire \int_layerStartX_2[15]_i_3_n_9 ;
  wire [15:0]\int_layerStartX_2_reg[15]_0 ;
  wire [15:0]int_layerStartY_10;
  wire \int_layerStartY_1[15]_i_1_n_9 ;
  wire [15:0]int_layerStartY_20;
  wire \int_layerStartY_2[15]_i_1_n_9 ;
  wire [15:0]\int_layerStartY_2_reg[15]_0 ;
  wire [15:0]int_layerStride_10;
  wire \int_layerStride_1[15]_i_1_n_9 ;
  wire \int_layerStride_1[15]_i_3_n_9 ;
  wire \int_layerStride_1_reg_n_9_[0] ;
  wire \int_layerStride_1_reg_n_9_[10] ;
  wire \int_layerStride_1_reg_n_9_[11] ;
  wire \int_layerStride_1_reg_n_9_[12] ;
  wire \int_layerStride_1_reg_n_9_[13] ;
  wire \int_layerStride_1_reg_n_9_[14] ;
  wire \int_layerStride_1_reg_n_9_[15] ;
  wire \int_layerStride_1_reg_n_9_[1] ;
  wire \int_layerStride_1_reg_n_9_[2] ;
  wire \int_layerStride_1_reg_n_9_[3] ;
  wire \int_layerStride_1_reg_n_9_[4] ;
  wire \int_layerStride_1_reg_n_9_[5] ;
  wire \int_layerStride_1_reg_n_9_[6] ;
  wire \int_layerStride_1_reg_n_9_[7] ;
  wire \int_layerStride_1_reg_n_9_[8] ;
  wire \int_layerStride_1_reg_n_9_[9] ;
  wire [15:0]int_layerStride_20;
  wire \int_layerStride_2[15]_i_1_n_9 ;
  wire \int_layerStride_2[15]_i_3_n_9 ;
  wire \int_layerStride_2_reg_n_9_[0] ;
  wire \int_layerStride_2_reg_n_9_[10] ;
  wire \int_layerStride_2_reg_n_9_[11] ;
  wire \int_layerStride_2_reg_n_9_[12] ;
  wire \int_layerStride_2_reg_n_9_[13] ;
  wire \int_layerStride_2_reg_n_9_[14] ;
  wire \int_layerStride_2_reg_n_9_[15] ;
  wire \int_layerStride_2_reg_n_9_[1] ;
  wire \int_layerStride_2_reg_n_9_[2] ;
  wire \int_layerStride_2_reg_n_9_[3] ;
  wire \int_layerStride_2_reg_n_9_[4] ;
  wire \int_layerStride_2_reg_n_9_[5] ;
  wire \int_layerStride_2_reg_n_9_[6] ;
  wire \int_layerStride_2_reg_n_9_[7] ;
  wire \int_layerStride_2_reg_n_9_[8] ;
  wire \int_layerStride_2_reg_n_9_[9] ;
  wire [15:0]int_layerWidth_10;
  wire \int_layerWidth_1[15]_i_1_n_9 ;
  wire [15:0]int_layerWidth_20;
  wire \int_layerWidth_2[15]_i_1_n_9 ;
  wire [15:0]int_reserve0;
  wire \int_reserve[15]_i_1_n_9 ;
  wire \int_reserve[15]_i_4_n_9 ;
  wire \int_reserve_reg_n_9_[0] ;
  wire \int_reserve_reg_n_9_[10] ;
  wire \int_reserve_reg_n_9_[11] ;
  wire \int_reserve_reg_n_9_[12] ;
  wire \int_reserve_reg_n_9_[13] ;
  wire \int_reserve_reg_n_9_[14] ;
  wire \int_reserve_reg_n_9_[15] ;
  wire \int_reserve_reg_n_9_[1] ;
  wire \int_reserve_reg_n_9_[2] ;
  wire \int_reserve_reg_n_9_[3] ;
  wire \int_reserve_reg_n_9_[4] ;
  wire \int_reserve_reg_n_9_[5] ;
  wire \int_reserve_reg_n_9_[6] ;
  wire \int_reserve_reg_n_9_[7] ;
  wire \int_reserve_reg_n_9_[8] ;
  wire \int_reserve_reg_n_9_[9] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_9;
  wire int_task_ap_done_i_3_n_9;
  wire int_task_ap_done_i_4_n_9;
  wire int_task_ap_done_i_5_n_9;
  wire [15:0]int_video_format0;
  wire \int_video_format[15]_i_1_n_9 ;
  wire \int_video_format_reg_n_9_[0] ;
  wire \int_video_format_reg_n_9_[10] ;
  wire \int_video_format_reg_n_9_[11] ;
  wire \int_video_format_reg_n_9_[12] ;
  wire \int_video_format_reg_n_9_[13] ;
  wire \int_video_format_reg_n_9_[14] ;
  wire \int_video_format_reg_n_9_[15] ;
  wire \int_video_format_reg_n_9_[1] ;
  wire \int_video_format_reg_n_9_[2] ;
  wire \int_video_format_reg_n_9_[3] ;
  wire \int_video_format_reg_n_9_[4] ;
  wire \int_video_format_reg_n_9_[5] ;
  wire \int_video_format_reg_n_9_[6] ;
  wire \int_video_format_reg_n_9_[7] ;
  wire \int_video_format_reg_n_9_[8] ;
  wire \int_video_format_reg_n_9_[9] ;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_9 ;
  wire \int_width[15]_i_3_n_9 ;
  wire \int_width_reg_n_9_[12] ;
  wire \int_width_reg_n_9_[13] ;
  wire \int_width_reg_n_9_[14] ;
  wire \int_width_reg_n_9_[15] ;
  wire interrupt;
  wire [2:0]layerEnable;
  wire [15:0]layerHeight_1;
  wire [15:0]layerHeight_2;
  wire [7:0]layerScaleFactor_1;
  wire [7:0]layerScaleFactor_2;
  wire [15:0]layerStartX_1;
  wire [15:0]layerStartX_2;
  wire [15:0]layerStartY_1;
  wire [15:0]layerStartY_2;
  wire [15:0]layerWidth_1;
  wire [15:0]layerWidth_2;
  wire p_0_in;
  wire [12:12]p_0_out;
  wire [7:2]p_22_in;
  wire \rdata[0]_i_11_n_9 ;
  wire \rdata[0]_i_12_n_9 ;
  wire \rdata[0]_i_13_n_9 ;
  wire \rdata[0]_i_14_n_9 ;
  wire \rdata[0]_i_15_n_9 ;
  wire \rdata[0]_i_16_n_9 ;
  wire \rdata[0]_i_17_n_9 ;
  wire \rdata[0]_i_18_n_9 ;
  wire \rdata[0]_i_1_n_9 ;
  wire \rdata[0]_i_2_n_9 ;
  wire \rdata[0]_i_3_n_9 ;
  wire \rdata[0]_i_4_n_9 ;
  wire \rdata[0]_i_5_n_9 ;
  wire \rdata[0]_i_6_n_9 ;
  wire \rdata[0]_i_7_n_9 ;
  wire \rdata[0]_i_8_n_9 ;
  wire \rdata[0]_i_9_n_9 ;
  wire \rdata[10]_i_11_n_9 ;
  wire \rdata[10]_i_12_n_9 ;
  wire \rdata[10]_i_1_n_9 ;
  wire \rdata[10]_i_3_n_9 ;
  wire \rdata[10]_i_4_n_9 ;
  wire \rdata[10]_i_5_n_9 ;
  wire \rdata[10]_i_6_n_9 ;
  wire \rdata[10]_i_7_n_9 ;
  wire \rdata[10]_i_8_n_9 ;
  wire \rdata[10]_i_9_n_9 ;
  wire \rdata[11]_i_11_n_9 ;
  wire \rdata[11]_i_12_n_9 ;
  wire \rdata[11]_i_1_n_9 ;
  wire \rdata[11]_i_3_n_9 ;
  wire \rdata[11]_i_4_n_9 ;
  wire \rdata[11]_i_5_n_9 ;
  wire \rdata[11]_i_6_n_9 ;
  wire \rdata[11]_i_7_n_9 ;
  wire \rdata[11]_i_8_n_9 ;
  wire \rdata[11]_i_9_n_9 ;
  wire \rdata[12]_i_11_n_9 ;
  wire \rdata[12]_i_12_n_9 ;
  wire \rdata[12]_i_1_n_9 ;
  wire \rdata[12]_i_3_n_9 ;
  wire \rdata[12]_i_4_n_9 ;
  wire \rdata[12]_i_5_n_9 ;
  wire \rdata[12]_i_6_n_9 ;
  wire \rdata[12]_i_7_n_9 ;
  wire \rdata[12]_i_8_n_9 ;
  wire \rdata[12]_i_9_n_9 ;
  wire \rdata[13]_i_11_n_9 ;
  wire \rdata[13]_i_12_n_9 ;
  wire \rdata[13]_i_1_n_9 ;
  wire \rdata[13]_i_3_n_9 ;
  wire \rdata[13]_i_4_n_9 ;
  wire \rdata[13]_i_5_n_9 ;
  wire \rdata[13]_i_6_n_9 ;
  wire \rdata[13]_i_7_n_9 ;
  wire \rdata[13]_i_8_n_9 ;
  wire \rdata[13]_i_9_n_9 ;
  wire \rdata[14]_i_11_n_9 ;
  wire \rdata[14]_i_12_n_9 ;
  wire \rdata[14]_i_1_n_9 ;
  wire \rdata[14]_i_3_n_9 ;
  wire \rdata[14]_i_4_n_9 ;
  wire \rdata[14]_i_5_n_9 ;
  wire \rdata[14]_i_6_n_9 ;
  wire \rdata[14]_i_7_n_9 ;
  wire \rdata[14]_i_8_n_9 ;
  wire \rdata[14]_i_9_n_9 ;
  wire \rdata[15]_i_10_n_9 ;
  wire \rdata[15]_i_11_n_9 ;
  wire \rdata[15]_i_13_n_9 ;
  wire \rdata[15]_i_14_n_9 ;
  wire \rdata[15]_i_15_n_9 ;
  wire \rdata[15]_i_1_n_9 ;
  wire \rdata[15]_i_2_n_9 ;
  wire \rdata[15]_i_3_n_9 ;
  wire \rdata[15]_i_5_n_9 ;
  wire \rdata[15]_i_6_n_9 ;
  wire \rdata[15]_i_7_n_9 ;
  wire \rdata[15]_i_8_n_9 ;
  wire \rdata[15]_i_9_n_9 ;
  wire \rdata[16]_i_1_n_9 ;
  wire \rdata[17]_i_1_n_9 ;
  wire \rdata[18]_i_1_n_9 ;
  wire \rdata[19]_i_1_n_9 ;
  wire \rdata[1]_i_10_n_9 ;
  wire \rdata[1]_i_11_n_9 ;
  wire \rdata[1]_i_12_n_9 ;
  wire \rdata[1]_i_13_n_9 ;
  wire \rdata[1]_i_14_n_9 ;
  wire \rdata[1]_i_15_n_9 ;
  wire \rdata[1]_i_16_n_9 ;
  wire \rdata[1]_i_17_n_9 ;
  wire \rdata[1]_i_18_n_9 ;
  wire \rdata[1]_i_1_n_9 ;
  wire \rdata[1]_i_2_n_9 ;
  wire \rdata[1]_i_3_n_9 ;
  wire \rdata[1]_i_4_n_9 ;
  wire \rdata[1]_i_5_n_9 ;
  wire \rdata[1]_i_6_n_9 ;
  wire \rdata[1]_i_7_n_9 ;
  wire \rdata[1]_i_9_n_9 ;
  wire \rdata[20]_i_1_n_9 ;
  wire \rdata[21]_i_1_n_9 ;
  wire \rdata[22]_i_1_n_9 ;
  wire \rdata[23]_i_1_n_9 ;
  wire \rdata[24]_i_1_n_9 ;
  wire \rdata[25]_i_1_n_9 ;
  wire \rdata[26]_i_1_n_9 ;
  wire \rdata[27]_i_1_n_9 ;
  wire \rdata[28]_i_1_n_9 ;
  wire \rdata[29]_i_1_n_9 ;
  wire \rdata[2]_i_10_n_9 ;
  wire \rdata[2]_i_11_n_9 ;
  wire \rdata[2]_i_12_n_9 ;
  wire \rdata[2]_i_13_n_9 ;
  wire \rdata[2]_i_14_n_9 ;
  wire \rdata[2]_i_2_n_9 ;
  wire \rdata[2]_i_3_n_9 ;
  wire \rdata[2]_i_4_n_9 ;
  wire \rdata[2]_i_6_n_9 ;
  wire \rdata[2]_i_8_n_9 ;
  wire \rdata[2]_i_9_n_9 ;
  wire \rdata[30]_i_1_n_9 ;
  wire \rdata[31]_i_1_n_9 ;
  wire \rdata[31]_i_3_n_9 ;
  wire \rdata[31]_i_4_n_9 ;
  wire \rdata[3]_i_10_n_9 ;
  wire \rdata[3]_i_11_n_9 ;
  wire \rdata[3]_i_12_n_9 ;
  wire \rdata[3]_i_13_n_9 ;
  wire \rdata[3]_i_14_n_9 ;
  wire \rdata[3]_i_2_n_9 ;
  wire \rdata[3]_i_3_n_9 ;
  wire \rdata[3]_i_4_n_9 ;
  wire \rdata[3]_i_6_n_9 ;
  wire \rdata[3]_i_8_n_9 ;
  wire \rdata[3]_i_9_n_9 ;
  wire \rdata[4]_i_10_n_9 ;
  wire \rdata[4]_i_11_n_9 ;
  wire \rdata[4]_i_12_n_9 ;
  wire \rdata[4]_i_13_n_9 ;
  wire \rdata[4]_i_2_n_9 ;
  wire \rdata[4]_i_3_n_9 ;
  wire \rdata[4]_i_4_n_9 ;
  wire \rdata[4]_i_7_n_9 ;
  wire \rdata[4]_i_8_n_9 ;
  wire \rdata[4]_i_9_n_9 ;
  wire \rdata[5]_i_10_n_9 ;
  wire \rdata[5]_i_11_n_9 ;
  wire \rdata[5]_i_12_n_9 ;
  wire \rdata[5]_i_13_n_9 ;
  wire \rdata[5]_i_2_n_9 ;
  wire \rdata[5]_i_3_n_9 ;
  wire \rdata[5]_i_4_n_9 ;
  wire \rdata[5]_i_7_n_9 ;
  wire \rdata[5]_i_8_n_9 ;
  wire \rdata[5]_i_9_n_9 ;
  wire \rdata[6]_i_10_n_9 ;
  wire \rdata[6]_i_11_n_9 ;
  wire \rdata[6]_i_12_n_9 ;
  wire \rdata[6]_i_13_n_9 ;
  wire \rdata[6]_i_14_n_9 ;
  wire \rdata[6]_i_2_n_9 ;
  wire \rdata[6]_i_3_n_9 ;
  wire \rdata[6]_i_4_n_9 ;
  wire \rdata[6]_i_6_n_9 ;
  wire \rdata[6]_i_8_n_9 ;
  wire \rdata[6]_i_9_n_9 ;
  wire \rdata[7]_i_10_n_9 ;
  wire \rdata[7]_i_11_n_9 ;
  wire \rdata[7]_i_12_n_9 ;
  wire \rdata[7]_i_13_n_9 ;
  wire \rdata[7]_i_14_n_9 ;
  wire \rdata[7]_i_15_n_9 ;
  wire \rdata[7]_i_16_n_9 ;
  wire \rdata[7]_i_2_n_9 ;
  wire \rdata[7]_i_3_n_9 ;
  wire \rdata[7]_i_4_n_9 ;
  wire \rdata[7]_i_6_n_9 ;
  wire \rdata[7]_i_8_n_9 ;
  wire \rdata[7]_i_9_n_9 ;
  wire \rdata[8]_i_11_n_9 ;
  wire \rdata[8]_i_12_n_9 ;
  wire \rdata[8]_i_1_n_9 ;
  wire \rdata[8]_i_3_n_9 ;
  wire \rdata[8]_i_4_n_9 ;
  wire \rdata[8]_i_5_n_9 ;
  wire \rdata[8]_i_6_n_9 ;
  wire \rdata[8]_i_7_n_9 ;
  wire \rdata[8]_i_8_n_9 ;
  wire \rdata[8]_i_9_n_9 ;
  wire \rdata[9]_i_12_n_9 ;
  wire \rdata[9]_i_13_n_9 ;
  wire \rdata[9]_i_14_n_9 ;
  wire \rdata[9]_i_15_n_9 ;
  wire \rdata[9]_i_1_n_9 ;
  wire \rdata[9]_i_2_n_9 ;
  wire \rdata[9]_i_4_n_9 ;
  wire \rdata[9]_i_6_n_9 ;
  wire \rdata[9]_i_7_n_9 ;
  wire \rdata[9]_i_8_n_9 ;
  wire \rdata[9]_i_9_n_9 ;
  wire \rdata_reg[0]_i_10_n_9 ;
  wire \rdata_reg[10]_i_10_n_9 ;
  wire \rdata_reg[10]_i_2_n_9 ;
  wire \rdata_reg[11]_i_10_n_9 ;
  wire \rdata_reg[11]_i_2_n_9 ;
  wire \rdata_reg[12]_i_10_n_9 ;
  wire \rdata_reg[12]_i_2_n_9 ;
  wire \rdata_reg[13]_i_10_n_9 ;
  wire \rdata_reg[13]_i_2_n_9 ;
  wire \rdata_reg[14]_i_10_n_9 ;
  wire \rdata_reg[14]_i_2_n_9 ;
  wire \rdata_reg[15]_i_12_n_9 ;
  wire \rdata_reg[15]_i_4_n_9 ;
  wire \rdata_reg[1]_i_8_n_9 ;
  wire \rdata_reg[2]_i_1_n_9 ;
  wire \rdata_reg[2]_i_5_n_9 ;
  wire \rdata_reg[2]_i_7_n_9 ;
  wire \rdata_reg[3]_i_1_n_9 ;
  wire \rdata_reg[3]_i_5_n_9 ;
  wire \rdata_reg[3]_i_7_n_9 ;
  wire \rdata_reg[4]_i_1_n_9 ;
  wire \rdata_reg[4]_i_5_n_9 ;
  wire \rdata_reg[4]_i_6_n_9 ;
  wire \rdata_reg[5]_i_1_n_9 ;
  wire \rdata_reg[5]_i_5_n_9 ;
  wire \rdata_reg[5]_i_6_n_9 ;
  wire \rdata_reg[6]_i_1_n_9 ;
  wire \rdata_reg[6]_i_5_n_9 ;
  wire \rdata_reg[6]_i_7_n_9 ;
  wire \rdata_reg[7]_i_1_n_9 ;
  wire \rdata_reg[7]_i_5_n_9 ;
  wire \rdata_reg[7]_i_7_n_9 ;
  wire \rdata_reg[8]_i_10_n_9 ;
  wire \rdata_reg[8]_i_2_n_9 ;
  wire \rdata_reg[9]_i_10_n_9 ;
  wire \rdata_reg[9]_i_11_n_9 ;
  wire \rdata_reg[9]_i_3_n_9 ;
  wire \rdata_reg[9]_i_5_n_9 ;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [9:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_9_[10] ;
  wire \waddr_reg_n_9_[11] ;
  wire \waddr_reg_n_9_[2] ;
  wire \waddr_reg_n_9_[3] ;
  wire \waddr_reg_n_9_[4] ;
  wire \waddr_reg_n_9_[5] ;
  wire \waddr_reg_n_9_[6] ;
  wire \waddr_reg_n_9_[7] ;
  wire \waddr_reg_n_9_[8] ;
  wire \waddr_reg_n_9_[9] ;
  wire [11:0]width;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_9 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_9 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_CTRL_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_9 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_9 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_9 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SR));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \HwReg_layerEnableFlag_1_reg_1151[0]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(HwReg_layerEnableFlag_4_fu_298),
        .I2(i7_fu_346[0]),
        .I3(layerEnable[0]),
        .O(HwReg_layerEnableFlag_1_fu_788_p3));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \HwReg_layerEnableFlag_2_reg_1121[0]_i_1 
       (.I0(\int_layerEnable_reg_n_9_[3] ),
        .I1(i7_fu_346[0]),
        .I2(layerEnable[2]),
        .I3(i7_fu_346[1]),
        .I4(HwReg_layerEnableFlag_3_fu_294),
        .O(HwReg_layerEnableFlag_2_fu_740_p3));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerEnableFlag_5_fu_302[0]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerEnable[1]),
        .I2(i7_fu_346[0]),
        .I3(HwReg_layerEnableFlag_reg_1156),
        .O(HwReg_layerEnableFlag_fu_796_p3));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[0]_i_1 
       (.I0(layerStartX_2[0]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [0]),
        .O(\int_layerStartX_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[10]_i_1 
       (.I0(layerStartX_2[10]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [10]),
        .O(\int_layerStartX_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[11]_i_1 
       (.I0(layerStartX_2[11]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [11]),
        .O(\int_layerStartX_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[12]_i_1 
       (.I0(layerStartX_2[12]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [12]),
        .O(\int_layerStartX_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[13]_i_1 
       (.I0(layerStartX_2[13]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [13]),
        .O(\int_layerStartX_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[14]_i_1 
       (.I0(layerStartX_2[14]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [14]),
        .O(\int_layerStartX_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[15]_i_1 
       (.I0(layerStartX_2[15]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [15]),
        .O(\int_layerStartX_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[1]_i_1 
       (.I0(layerStartX_2[1]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [1]),
        .O(\int_layerStartX_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[2]_i_1 
       (.I0(layerStartX_2[2]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [2]),
        .O(\int_layerStartX_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[3]_i_1 
       (.I0(layerStartX_2[3]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [3]),
        .O(\int_layerStartX_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[4]_i_1 
       (.I0(layerStartX_2[4]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [4]),
        .O(\int_layerStartX_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[5]_i_1 
       (.I0(layerStartX_2[5]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [5]),
        .O(\int_layerStartX_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[6]_i_1 
       (.I0(layerStartX_2[6]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [6]),
        .O(\int_layerStartX_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[7]_i_1 
       (.I0(layerStartX_2[7]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [7]),
        .O(\int_layerStartX_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[8]_i_1 
       (.I0(layerStartX_2[8]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [8]),
        .O(\int_layerStartX_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartX_1_reg_1146[9]_i_1 
       (.I0(layerStartX_2[9]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartX_1_reg_1146_reg[15] [9]),
        .O(\int_layerStartX_2_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[0]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[0]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [0]),
        .O(\i7_fu_346_reg[1]_0 [0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[10]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[10]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [10]),
        .O(\i7_fu_346_reg[1]_0 [10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[11]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[11]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [11]),
        .O(\i7_fu_346_reg[1]_0 [11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[12]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[12]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [12]),
        .O(\i7_fu_346_reg[1]_0 [12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[13]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[13]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [13]),
        .O(\i7_fu_346_reg[1]_0 [13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[14]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[14]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [14]),
        .O(\i7_fu_346_reg[1]_0 [14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[15]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[15]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [15]),
        .O(\i7_fu_346_reg[1]_0 [15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[1]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[1]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [1]),
        .O(\i7_fu_346_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[2]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[2]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [2]),
        .O(\i7_fu_346_reg[1]_0 [2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[3]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[3]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [3]),
        .O(\i7_fu_346_reg[1]_0 [3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[4]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[4]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [4]),
        .O(\i7_fu_346_reg[1]_0 [4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[5]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[5]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [5]),
        .O(\i7_fu_346_reg[1]_0 [5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[6]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[6]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [6]),
        .O(\i7_fu_346_reg[1]_0 [6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[7]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[7]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [7]),
        .O(\i7_fu_346_reg[1]_0 [7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[8]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[8]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [8]),
        .O(\i7_fu_346_reg[1]_0 [8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartX_reg_1181[9]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartX_1[9]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartX_reg_1181_reg[15] [9]),
        .O(\i7_fu_346_reg[1]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[0]_i_1 
       (.I0(layerStartY_2[0]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [0]),
        .O(\int_layerStartY_2_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[10]_i_1 
       (.I0(layerStartY_2[10]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [10]),
        .O(\int_layerStartY_2_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[11]_i_1 
       (.I0(layerStartY_2[11]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [11]),
        .O(\int_layerStartY_2_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[12]_i_1 
       (.I0(layerStartY_2[12]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [12]),
        .O(\int_layerStartY_2_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[13]_i_1 
       (.I0(layerStartY_2[13]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [13]),
        .O(\int_layerStartY_2_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[14]_i_1 
       (.I0(layerStartY_2[14]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [14]),
        .O(\int_layerStartY_2_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[15]_i_1 
       (.I0(layerStartY_2[15]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [15]),
        .O(\int_layerStartY_2_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[1]_i_1 
       (.I0(layerStartY_2[1]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [1]),
        .O(\int_layerStartY_2_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[2]_i_1 
       (.I0(layerStartY_2[2]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [2]),
        .O(\int_layerStartY_2_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[3]_i_1 
       (.I0(layerStartY_2[3]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [3]),
        .O(\int_layerStartY_2_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[4]_i_1 
       (.I0(layerStartY_2[4]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [4]),
        .O(\int_layerStartY_2_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[5]_i_1 
       (.I0(layerStartY_2[5]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [5]),
        .O(\int_layerStartY_2_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[6]_i_1 
       (.I0(layerStartY_2[6]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [6]),
        .O(\int_layerStartY_2_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[7]_i_1 
       (.I0(layerStartY_2[7]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [7]),
        .O(\int_layerStartY_2_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[8]_i_1 
       (.I0(layerStartY_2[8]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [8]),
        .O(\int_layerStartY_2_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerStartY_1_reg_1141[9]_i_1 
       (.I0(layerStartY_2[9]),
        .I1(i7_fu_346[1]),
        .I2(\HwReg_layerStartY_1_reg_1141_reg[15] [9]),
        .O(\int_layerStartY_2_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[0]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[0]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [0]),
        .O(\i7_fu_346_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[10]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[10]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [10]),
        .O(\i7_fu_346_reg[1]_1 [10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[11]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[11]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [11]),
        .O(\i7_fu_346_reg[1]_1 [11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[12]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[12]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [12]),
        .O(\i7_fu_346_reg[1]_1 [12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[13]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[13]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [13]),
        .O(\i7_fu_346_reg[1]_1 [13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[14]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[14]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [14]),
        .O(\i7_fu_346_reg[1]_1 [14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[15]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[15]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [15]),
        .O(\i7_fu_346_reg[1]_1 [15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[1]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[1]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [1]),
        .O(\i7_fu_346_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[2]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[2]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [2]),
        .O(\i7_fu_346_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[3]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[3]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [3]),
        .O(\i7_fu_346_reg[1]_1 [3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[4]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[4]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [4]),
        .O(\i7_fu_346_reg[1]_1 [4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[5]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[5]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [5]),
        .O(\i7_fu_346_reg[1]_1 [5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[6]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[6]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [6]),
        .O(\i7_fu_346_reg[1]_1 [6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[7]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[7]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [7]),
        .O(\i7_fu_346_reg[1]_1 [7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[8]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[8]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [8]),
        .O(\i7_fu_346_reg[1]_1 [8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerStartY_reg_1176[9]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerStartY_1[9]),
        .I2(i7_fu_346[0]),
        .I3(\HwReg_layerStartY_reg_1176_reg[15] [9]),
        .O(\i7_fu_346_reg[1]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[1]_i_1__18 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(i7_fu_346[1]),
        .I3(i7_fu_346[0]),
        .I4(Q[1]),
        .O(D));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_22_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_9),
        .O(auto_restart_status_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_9),
        .Q(auto_restart_status_reg_n_9),
        .R(SR));
  LUT4 #(
    .INIT(16'h0666)) 
    \i7_fu_346[0]_i_1 
       (.I0(i7_fu_346[0]),
        .I1(Q[1]),
        .I2(ap_start),
        .I3(Q[0]),
        .O(\i7_fu_346_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h006A6A6A)) 
    \i7_fu_346[1]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(Q[1]),
        .I2(i7_fu_346[0]),
        .I3(ap_start),
        .I4(Q[0]),
        .O(\i7_fu_346_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_22_in[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_22_in[7]),
        .I1(int_ap_start_reg_0),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_9),
        .Q(int_ap_ready__0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_22_in[7]),
        .I1(int_ap_start_reg_0),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_9));
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width[15]_i_3_n_9 ),
        .I3(\waddr_reg_n_9_[5] ),
        .I4(\waddr_reg_n_9_[4] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_9),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_9_[4] ),
        .I2(\waddr_reg_n_9_[5] ),
        .I3(\int_width[15]_i_3_n_9 ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(p_22_in[7]),
        .O(int_auto_restart_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_9),
        .Q(p_22_in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_U_G[0]),
        .O(int_background_U_G0[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_9_[10] ),
        .O(int_background_U_G0[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_9_[11] ),
        .O(int_background_U_G0[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_9_[12] ),
        .O(int_background_U_G0[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_9_[13] ),
        .O(int_background_U_G0[13]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_9_[14] ),
        .O(int_background_U_G0[14]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_background_U_G[15]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\int_width[15]_i_3_n_9 ),
        .O(\int_background_U_G[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_9_[15] ),
        .O(int_background_U_G0[15]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_U_G[1]),
        .O(int_background_U_G0[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_U_G[2]),
        .O(int_background_U_G0[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_U_G[3]),
        .O(int_background_U_G0[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_U_G[4]),
        .O(int_background_U_G0[4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_U_G[5]),
        .O(int_background_U_G0[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_U_G[6]),
        .O(int_background_U_G0[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_U_G[7]),
        .O(int_background_U_G0[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_9_[8] ),
        .O(int_background_U_G0[8]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_9_[9] ),
        .O(int_background_U_G0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[0] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[0]),
        .Q(background_U_G[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[10] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[10]),
        .Q(\int_background_U_G_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[11] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[11]),
        .Q(\int_background_U_G_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[12] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[12]),
        .Q(\int_background_U_G_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[13] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[13]),
        .Q(\int_background_U_G_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[14] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[14]),
        .Q(\int_background_U_G_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[15] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[15]),
        .Q(\int_background_U_G_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[1] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[1]),
        .Q(background_U_G[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[2] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[2]),
        .Q(background_U_G[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[3] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[3]),
        .Q(background_U_G[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[4] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[4]),
        .Q(background_U_G[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[5] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[5]),
        .Q(background_U_G[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[6] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[6]),
        .Q(background_U_G[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[7] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[7]),
        .Q(background_U_G[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[8] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[8]),
        .Q(\int_background_U_G_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[9] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_9 ),
        .D(int_background_U_G0[9]),
        .Q(\int_background_U_G_reg_n_9_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_V_B[0]),
        .O(int_background_V_B0[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_9_[10] ),
        .O(int_background_V_B0[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_9_[11] ),
        .O(int_background_V_B0[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_9_[12] ),
        .O(int_background_V_B0[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_9_[13] ),
        .O(int_background_V_B0[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_9_[14] ),
        .O(int_background_V_B0[14]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_background_V_B[15]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[5] ),
        .O(\int_background_V_B[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_9_[15] ),
        .O(int_background_V_B0[15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_V_B[1]),
        .O(int_background_V_B0[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_V_B[2]),
        .O(int_background_V_B0[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_V_B[3]),
        .O(int_background_V_B0[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_V_B[4]),
        .O(int_background_V_B0[4]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_V_B[5]),
        .O(int_background_V_B0[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_V_B[6]),
        .O(int_background_V_B0[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_V_B[7]),
        .O(int_background_V_B0[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_9_[8] ),
        .O(int_background_V_B0[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_9_[9] ),
        .O(int_background_V_B0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[0] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[0]),
        .Q(background_V_B[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[10] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[10]),
        .Q(\int_background_V_B_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[11] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[11]),
        .Q(\int_background_V_B_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[12] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[12]),
        .Q(\int_background_V_B_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[13] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[13]),
        .Q(\int_background_V_B_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[14] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[14]),
        .Q(\int_background_V_B_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[15] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[15]),
        .Q(\int_background_V_B_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[1] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[1]),
        .Q(background_V_B[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[2] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[2]),
        .Q(background_V_B[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[3] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[3]),
        .Q(background_V_B[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[4] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[4]),
        .Q(background_V_B[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[5] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[5]),
        .Q(background_V_B[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[6] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[6]),
        .Q(background_V_B[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[7] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[7]),
        .Q(background_V_B[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[8] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[8]),
        .Q(\int_background_V_B_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[9] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_9 ),
        .D(int_background_V_B0[9]),
        .Q(\int_background_V_B_reg_n_9_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_Y_R[0]),
        .O(int_background_Y_R0[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_9_[10] ),
        .O(int_background_Y_R0[10]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_9_[11] ),
        .O(int_background_Y_R0[11]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_9_[12] ),
        .O(int_background_Y_R0[12]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_9_[13] ),
        .O(int_background_Y_R0[13]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_9_[14] ),
        .O(int_background_Y_R0[14]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_background_Y_R[15]_i_1 
       (.I0(\int_ier[1]_i_2_n_9 ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[4] ),
        .O(\int_background_Y_R[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_9_[15] ),
        .O(int_background_Y_R0[15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_Y_R[1]),
        .O(int_background_Y_R0[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_Y_R[2]),
        .O(int_background_Y_R0[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_Y_R[3]),
        .O(int_background_Y_R0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_Y_R[4]),
        .O(int_background_Y_R0[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_Y_R[5]),
        .O(int_background_Y_R0[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_Y_R[6]),
        .O(int_background_Y_R0[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(background_Y_R[7]),
        .O(int_background_Y_R0[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_9_[8] ),
        .O(int_background_Y_R0[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_9_[9] ),
        .O(int_background_Y_R0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[0] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[0]),
        .Q(background_Y_R[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[10] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[10]),
        .Q(\int_background_Y_R_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[11] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[11]),
        .Q(\int_background_Y_R_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[12] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[12]),
        .Q(\int_background_Y_R_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[13] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[13]),
        .Q(\int_background_Y_R_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[14] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[14]),
        .Q(\int_background_Y_R_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[15] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[15]),
        .Q(\int_background_Y_R_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[1] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[1]),
        .Q(background_Y_R[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[2] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[2]),
        .Q(background_Y_R[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[3] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[3]),
        .Q(background_Y_R[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[4] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[4]),
        .Q(background_Y_R[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[5] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[5]),
        .Q(background_Y_R[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[6] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[6]),
        .Q(background_Y_R[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[7] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[7]),
        .Q(background_Y_R[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[8] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[8]),
        .Q(\int_background_Y_R_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[9] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_9 ),
        .D(int_background_Y_R0[9]),
        .Q(\int_background_Y_R_reg_n_9_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_gie_i_2_n_9),
        .I3(int_gie_i_3_n_9),
        .I4(int_gie_reg_n_9),
        .O(int_gie_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[4] ),
        .O(int_gie_i_2_n_9));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_9_[8] ),
        .I1(\waddr_reg_n_9_[9] ),
        .I2(\int_ier[1]_i_3_n_9 ),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\waddr_reg_n_9_[6] ),
        .O(int_gie_i_3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_9),
        .Q(int_gie_reg_n_9),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_9_[12] ),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_9_[13] ),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_9_[14] ),
        .O(int_height0[14]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[5] ),
        .O(\int_height[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_9_[15] ),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[0]),
        .Q(height[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[10]),
        .Q(height[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[11]),
        .Q(height[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[12]),
        .Q(\int_height_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[13]),
        .Q(\int_height_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[14]),
        .Q(\int_height_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[15]),
        .Q(\int_height_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[1]),
        .Q(height[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[2]),
        .Q(height[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[3]),
        .Q(height[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[4]),
        .Q(height[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[5]),
        .Q(height[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[6]),
        .Q(height[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[7]),
        .Q(height[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[8]),
        .Q(height[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_9 ),
        .D(int_height0[9]),
        .Q(height[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\waddr_reg_n_9_[5] ),
        .I4(\int_ier[1]_i_2_n_9 ),
        .I5(\int_ier_reg_n_9_[0] ),
        .O(\int_ier[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\waddr_reg_n_9_[5] ),
        .I4(\int_ier[1]_i_2_n_9 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[6] ),
        .I2(\waddr_reg_n_9_[8] ),
        .I3(\waddr_reg_n_9_[9] ),
        .I4(\int_ier[1]_i_3_n_9 ),
        .I5(\waddr_reg_n_9_[2] ),
        .O(\int_ier[1]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_ier[1]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\waddr_reg_n_9_[7] ),
        .I3(\waddr_reg_n_9_[10] ),
        .I4(\waddr_reg_n_9_[11] ),
        .O(\int_ier[1]_i_3_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_9 ),
        .Q(\int_ier_reg_n_9_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_9 ),
        .Q(p_0_in),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_9),
        .I1(\int_isr_reg_n_9_[1] ),
        .I2(\int_isr_reg_n_9_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_9_[0] ),
        .I3(int_ap_start_reg_0),
        .I4(\int_isr_reg_n_9_[0] ),
        .O(\int_isr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(int_gie_i_3_n_9),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(int_ap_start_reg_0),
        .I4(\int_isr_reg_n_9_[1] ),
        .O(\int_isr[1]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg_n_9_[0] ),
        .O(int_layerAlpha_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_1_reg_n_9_[10] ),
        .O(int_layerAlpha_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_1_reg_n_9_[11] ),
        .O(int_layerAlpha_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_1_reg_n_9_[12] ),
        .O(int_layerAlpha_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_1_reg_n_9_[13] ),
        .O(int_layerAlpha_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_1_reg_n_9_[14] ),
        .O(int_layerAlpha_10[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_layerAlpha_1[15]_i_1 
       (.I0(\int_layerAlpha_1[15]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[4] ),
        .O(\int_layerAlpha_1[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_1_reg_n_9_[15] ),
        .O(int_layerAlpha_10[15]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \int_layerAlpha_1[15]_i_3 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\int_layerAlpha_1[15]_i_4_n_9 ),
        .I2(\waddr_reg_n_9_[6] ),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\waddr_reg_n_9_[8] ),
        .I5(\waddr_reg_n_9_[5] ),
        .O(\int_layerAlpha_1[15]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_layerAlpha_1[15]_i_4 
       (.I0(\waddr_reg_n_9_[9] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_9_[7] ),
        .I4(\waddr_reg_n_9_[10] ),
        .I5(\waddr_reg_n_9_[11] ),
        .O(\int_layerAlpha_1[15]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg_n_9_[1] ),
        .O(int_layerAlpha_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg_n_9_[2] ),
        .O(int_layerAlpha_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg_n_9_[3] ),
        .O(int_layerAlpha_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg_n_9_[4] ),
        .O(int_layerAlpha_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg_n_9_[5] ),
        .O(int_layerAlpha_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg_n_9_[6] ),
        .O(int_layerAlpha_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg_n_9_[7] ),
        .O(int_layerAlpha_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_1_reg_n_9_[8] ),
        .O(int_layerAlpha_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_1_reg_n_9_[9] ),
        .O(int_layerAlpha_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[0]),
        .Q(\int_layerAlpha_1_reg_n_9_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[10]),
        .Q(\int_layerAlpha_1_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[11]),
        .Q(\int_layerAlpha_1_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[12]),
        .Q(\int_layerAlpha_1_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[13]),
        .Q(\int_layerAlpha_1_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[14]),
        .Q(\int_layerAlpha_1_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[15]),
        .Q(\int_layerAlpha_1_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[1]),
        .Q(\int_layerAlpha_1_reg_n_9_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[2]),
        .Q(\int_layerAlpha_1_reg_n_9_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[3]),
        .Q(\int_layerAlpha_1_reg_n_9_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[4]),
        .Q(\int_layerAlpha_1_reg_n_9_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[5]),
        .Q(\int_layerAlpha_1_reg_n_9_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[6]),
        .Q(\int_layerAlpha_1_reg_n_9_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[7]),
        .Q(\int_layerAlpha_1_reg_n_9_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[8]),
        .Q(\int_layerAlpha_1_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_9 ),
        .D(int_layerAlpha_10[9]),
        .Q(\int_layerAlpha_1_reg_n_9_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_2_reg_n_9_[0] ),
        .O(int_layerAlpha_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_2_reg_n_9_[10] ),
        .O(int_layerAlpha_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_2_reg_n_9_[11] ),
        .O(int_layerAlpha_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_2_reg_n_9_[12] ),
        .O(int_layerAlpha_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_2_reg_n_9_[13] ),
        .O(int_layerAlpha_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_2_reg_n_9_[14] ),
        .O(int_layerAlpha_20[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_layerAlpha_2[15]_i_1 
       (.I0(\int_layerAlpha_2[15]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[4] ),
        .O(\int_layerAlpha_2[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_2_reg_n_9_[15] ),
        .O(int_layerAlpha_20[15]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_layerAlpha_2[15]_i_3 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\int_layerAlpha_1[15]_i_4_n_9 ),
        .I2(\waddr_reg_n_9_[8] ),
        .I3(\waddr_reg_n_9_[6] ),
        .I4(\waddr_reg_n_9_[2] ),
        .I5(\waddr_reg_n_9_[5] ),
        .O(\int_layerAlpha_2[15]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_2_reg_n_9_[1] ),
        .O(int_layerAlpha_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_2_reg_n_9_[2] ),
        .O(int_layerAlpha_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_2_reg_n_9_[3] ),
        .O(int_layerAlpha_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_2_reg_n_9_[4] ),
        .O(int_layerAlpha_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_2_reg_n_9_[5] ),
        .O(int_layerAlpha_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_2_reg_n_9_[6] ),
        .O(int_layerAlpha_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_2_reg_n_9_[7] ),
        .O(int_layerAlpha_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_2_reg_n_9_[8] ),
        .O(int_layerAlpha_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_2_reg_n_9_[9] ),
        .O(int_layerAlpha_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[0]),
        .Q(\int_layerAlpha_2_reg_n_9_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[10]),
        .Q(\int_layerAlpha_2_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[11]),
        .Q(\int_layerAlpha_2_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[12]),
        .Q(\int_layerAlpha_2_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[13]),
        .Q(\int_layerAlpha_2_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[14]),
        .Q(\int_layerAlpha_2_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[15]),
        .Q(\int_layerAlpha_2_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[1]),
        .Q(\int_layerAlpha_2_reg_n_9_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[2]),
        .Q(\int_layerAlpha_2_reg_n_9_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[3]),
        .Q(\int_layerAlpha_2_reg_n_9_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[4]),
        .Q(\int_layerAlpha_2_reg_n_9_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[5]),
        .Q(\int_layerAlpha_2_reg_n_9_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[6]),
        .Q(\int_layerAlpha_2_reg_n_9_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[7]),
        .Q(\int_layerAlpha_2_reg_n_9_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[8]),
        .Q(\int_layerAlpha_2_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_2[15]_i_1_n_9 ),
        .D(int_layerAlpha_20[9]),
        .Q(\int_layerAlpha_2_reg_n_9_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerEnable[0]),
        .O(\int_layerEnable[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_9_[10] ),
        .O(\int_layerEnable[10]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_9_[11] ),
        .O(\int_layerEnable[11]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_9_[12] ),
        .O(\int_layerEnable[12]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_9_[13] ),
        .O(\int_layerEnable[13]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_9_[14] ),
        .O(\int_layerEnable[14]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_9_[15] ),
        .O(\int_layerEnable[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_9_[16] ),
        .O(\int_layerEnable[16]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_9_[17] ),
        .O(\int_layerEnable[17]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_9_[18] ),
        .O(\int_layerEnable[18]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_9_[19] ),
        .O(\int_layerEnable[19]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerEnable[1]),
        .O(\int_layerEnable[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_9_[20] ),
        .O(\int_layerEnable[20]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_9_[21] ),
        .O(\int_layerEnable[21]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_9_[22] ),
        .O(\int_layerEnable[22]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_9_[23] ),
        .O(\int_layerEnable[23]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_9_[24] ),
        .O(\int_layerEnable[24]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_9_[25] ),
        .O(\int_layerEnable[25]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_9_[26] ),
        .O(\int_layerEnable[26]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_9_[27] ),
        .O(\int_layerEnable[27]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_9_[28] ),
        .O(\int_layerEnable[28]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_9_[29] ),
        .O(\int_layerEnable[29]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerEnable[2]),
        .O(\int_layerEnable[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_9_[30] ),
        .O(\int_layerEnable[30]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \int_layerEnable[31]_i_1 
       (.I0(\int_layerEnable[31]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\waddr_reg_n_9_[6] ),
        .I4(\waddr_reg_n_9_[4] ),
        .O(\int_layerEnable[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_9_[31] ),
        .O(\int_layerEnable[31]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \int_layerEnable[31]_i_3 
       (.I0(\waddr_reg_n_9_[8] ),
        .I1(\waddr_reg_n_9_[9] ),
        .I2(\int_ier[1]_i_3_n_9 ),
        .I3(\waddr_reg_n_9_[2] ),
        .O(\int_layerEnable[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_9_[3] ),
        .O(\int_layerEnable[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_9_[4] ),
        .O(\int_layerEnable[4]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_9_[5] ),
        .O(\int_layerEnable[5]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_9_[6] ),
        .O(\int_layerEnable[6]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_9_[7] ),
        .O(\int_layerEnable[7]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_9_[8] ),
        .O(\int_layerEnable[8]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_9_[9] ),
        .O(\int_layerEnable[9]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[0]_i_1_n_9 ),
        .Q(layerEnable[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[10]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[11]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[12]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[13]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[14]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[15]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[16] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[16]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[17] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[17]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[18] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[18]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[19] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[19]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[1]_i_1_n_9 ),
        .Q(layerEnable[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[20] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[20]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[21] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[21]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[22] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[22]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[23] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[23]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[24] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[24]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[25] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[25]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[26] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[26]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[27] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[27]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[28] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[28]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[29] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[29]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[2]_i_1_n_9 ),
        .Q(layerEnable[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[30] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[30]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[31] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[31]_i_2_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[3]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[4]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[5]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[6]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[7]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[8]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_9 ),
        .D(\int_layerEnable[9]_i_1_n_9 ),
        .Q(\int_layerEnable_reg_n_9_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_1[0]),
        .O(int_layerHeight_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[10]),
        .O(int_layerHeight_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[11]),
        .O(int_layerHeight_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[12]),
        .O(int_layerHeight_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[13]),
        .O(int_layerHeight_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[14]),
        .O(int_layerHeight_10[14]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_layerHeight_1[15]_i_1 
       (.I0(\int_layerHeight_1[15]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[4] ),
        .O(\int_layerHeight_1[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[15]),
        .O(int_layerHeight_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_layerHeight_1[15]_i_3 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\int_layerAlpha_1[15]_i_4_n_9 ),
        .I2(\waddr_reg_n_9_[6] ),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\waddr_reg_n_9_[8] ),
        .O(\int_layerHeight_1[15]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_1[1]),
        .O(int_layerHeight_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_1[2]),
        .O(int_layerHeight_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_1[3]),
        .O(int_layerHeight_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_1[4]),
        .O(int_layerHeight_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_1[5]),
        .O(int_layerHeight_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_1[6]),
        .O(int_layerHeight_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_1[7]),
        .O(int_layerHeight_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[8]),
        .O(int_layerHeight_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[9]),
        .O(int_layerHeight_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[0]),
        .Q(layerHeight_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[10]),
        .Q(layerHeight_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[11]),
        .Q(layerHeight_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[12]),
        .Q(layerHeight_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[13]),
        .Q(layerHeight_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[14]),
        .Q(layerHeight_1[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[15]),
        .Q(layerHeight_1[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[1]),
        .Q(layerHeight_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[2]),
        .Q(layerHeight_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[3]),
        .Q(layerHeight_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[4]),
        .Q(layerHeight_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[5]),
        .Q(layerHeight_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[6]),
        .Q(layerHeight_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[7]),
        .Q(layerHeight_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[8]),
        .Q(layerHeight_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_9 ),
        .D(int_layerHeight_10[9]),
        .Q(layerHeight_1[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_2[0]),
        .O(int_layerHeight_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_2[10]),
        .O(int_layerHeight_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_2[11]),
        .O(int_layerHeight_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_2[12]),
        .O(int_layerHeight_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_2[13]),
        .O(int_layerHeight_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_2[14]),
        .O(int_layerHeight_20[14]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_layerHeight_2[15]_i_1 
       (.I0(\int_layerHeight_2[15]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[4] ),
        .O(\int_layerHeight_2[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_2[15]),
        .O(int_layerHeight_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_layerHeight_2[15]_i_3 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\int_layerAlpha_1[15]_i_4_n_9 ),
        .I2(\waddr_reg_n_9_[8] ),
        .I3(\waddr_reg_n_9_[6] ),
        .I4(\waddr_reg_n_9_[2] ),
        .O(\int_layerHeight_2[15]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_2[1]),
        .O(int_layerHeight_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_2[2]),
        .O(int_layerHeight_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_2[3]),
        .O(int_layerHeight_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_2[4]),
        .O(int_layerHeight_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_2[5]),
        .O(int_layerHeight_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_2[6]),
        .O(int_layerHeight_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerHeight_2[7]),
        .O(int_layerHeight_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_2[8]),
        .O(int_layerHeight_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_2[9]),
        .O(int_layerHeight_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[0]),
        .Q(layerHeight_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[10]),
        .Q(layerHeight_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[11]),
        .Q(layerHeight_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[12]),
        .Q(layerHeight_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[13]),
        .Q(layerHeight_2[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[14]),
        .Q(layerHeight_2[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[15]),
        .Q(layerHeight_2[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[1]),
        .Q(layerHeight_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[2]),
        .Q(layerHeight_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[3]),
        .Q(layerHeight_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[4]),
        .Q(layerHeight_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[5]),
        .Q(layerHeight_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[6]),
        .Q(layerHeight_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[7]),
        .Q(layerHeight_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[8]),
        .Q(layerHeight_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerHeight_2[15]_i_1_n_9 ),
        .D(int_layerHeight_20[9]),
        .Q(layerHeight_2[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_1[0]),
        .O(int_layerScaleFactor_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_1[1]),
        .O(int_layerScaleFactor_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_1[2]),
        .O(int_layerScaleFactor_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_1[3]),
        .O(int_layerScaleFactor_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_1[4]),
        .O(int_layerScaleFactor_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_1[5]),
        .O(int_layerScaleFactor_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_1[6]),
        .O(int_layerScaleFactor_10[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_layerScaleFactor_1[7]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\int_layerStride_1[15]_i_3_n_9 ),
        .O(\int_layerScaleFactor_1[7]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_1[7]),
        .O(int_layerScaleFactor_10[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_10[0]),
        .Q(layerScaleFactor_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_10[1]),
        .Q(layerScaleFactor_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_10[2]),
        .Q(layerScaleFactor_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_10[3]),
        .Q(layerScaleFactor_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_10[4]),
        .Q(layerScaleFactor_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_10[5]),
        .Q(layerScaleFactor_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_10[6]),
        .Q(layerScaleFactor_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_10[7]),
        .Q(layerScaleFactor_1[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_2[0]),
        .O(int_layerScaleFactor_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_2[1]),
        .O(int_layerScaleFactor_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_2[2]),
        .O(int_layerScaleFactor_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_2[3]),
        .O(int_layerScaleFactor_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_2[4]),
        .O(int_layerScaleFactor_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_2[5]),
        .O(int_layerScaleFactor_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_2[6]),
        .O(int_layerScaleFactor_20[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_layerScaleFactor_2[7]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\int_layerStride_2[15]_i_3_n_9 ),
        .O(\int_layerScaleFactor_2[7]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_2[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerScaleFactor_2[7]),
        .O(int_layerScaleFactor_20[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_2[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_20[0]),
        .Q(layerScaleFactor_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_2[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_20[1]),
        .Q(layerScaleFactor_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_2[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_20[2]),
        .Q(layerScaleFactor_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_2[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_20[3]),
        .Q(layerScaleFactor_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_2[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_20[4]),
        .Q(layerScaleFactor_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_2[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_20[5]),
        .Q(layerScaleFactor_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_2[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_20[6]),
        .Q(layerScaleFactor_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_2[7]_i_1_n_9 ),
        .D(int_layerScaleFactor_20[7]),
        .Q(layerScaleFactor_2[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_1[0]),
        .O(int_layerStartX_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_1[10]),
        .O(int_layerStartX_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_1[11]),
        .O(int_layerStartX_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_1[12]),
        .O(int_layerStartX_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_1[13]),
        .O(int_layerStartX_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_1[14]),
        .O(int_layerStartX_10[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_layerStartX_1[15]_i_1 
       (.I0(\int_layerStartX_1[15]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[4] ),
        .O(\int_layerStartX_1[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_1[15]),
        .O(int_layerStartX_10[15]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_layerStartX_1[15]_i_3 
       (.I0(\waddr_reg_n_9_[8] ),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\waddr_reg_n_9_[6] ),
        .I3(\int_layerAlpha_1[15]_i_4_n_9 ),
        .I4(\waddr_reg_n_9_[3] ),
        .I5(\waddr_reg_n_9_[5] ),
        .O(\int_layerStartX_1[15]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_1[1]),
        .O(int_layerStartX_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_1[2]),
        .O(int_layerStartX_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_1[3]),
        .O(int_layerStartX_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_1[4]),
        .O(int_layerStartX_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_1[5]),
        .O(int_layerStartX_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_1[6]),
        .O(int_layerStartX_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_1[7]),
        .O(int_layerStartX_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_1[8]),
        .O(int_layerStartX_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_1[9]),
        .O(int_layerStartX_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[0]),
        .Q(layerStartX_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[10]),
        .Q(layerStartX_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[11]),
        .Q(layerStartX_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[12]),
        .Q(layerStartX_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[13]),
        .Q(layerStartX_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[14]),
        .Q(layerStartX_1[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[15]),
        .Q(layerStartX_1[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[1]),
        .Q(layerStartX_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[2]),
        .Q(layerStartX_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[3]),
        .Q(layerStartX_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[4]),
        .Q(layerStartX_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[5]),
        .Q(layerStartX_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[6]),
        .Q(layerStartX_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[7]),
        .Q(layerStartX_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[8]),
        .Q(layerStartX_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_9 ),
        .D(int_layerStartX_10[9]),
        .Q(layerStartX_1[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_2[0]),
        .O(int_layerStartX_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_2[10]),
        .O(int_layerStartX_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_2[11]),
        .O(int_layerStartX_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_2[12]),
        .O(int_layerStartX_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_2[13]),
        .O(int_layerStartX_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_2[14]),
        .O(int_layerStartX_20[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_layerStartX_2[15]_i_1 
       (.I0(\int_layerStartX_2[15]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[4] ),
        .O(\int_layerStartX_2[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_2[15]),
        .O(int_layerStartX_20[15]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_layerStartX_2[15]_i_3 
       (.I0(\waddr_reg_n_9_[2] ),
        .I1(\waddr_reg_n_9_[6] ),
        .I2(\waddr_reg_n_9_[8] ),
        .I3(\int_layerAlpha_1[15]_i_4_n_9 ),
        .I4(\waddr_reg_n_9_[3] ),
        .I5(\waddr_reg_n_9_[5] ),
        .O(\int_layerStartX_2[15]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_2[1]),
        .O(int_layerStartX_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_2[2]),
        .O(int_layerStartX_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_2[3]),
        .O(int_layerStartX_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_2[4]),
        .O(int_layerStartX_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_2[5]),
        .O(int_layerStartX_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_2[6]),
        .O(int_layerStartX_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartX_2[7]),
        .O(int_layerStartX_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_2[8]),
        .O(int_layerStartX_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartX_2[9]),
        .O(int_layerStartX_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[0]),
        .Q(layerStartX_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[10]),
        .Q(layerStartX_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[11]),
        .Q(layerStartX_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[12]),
        .Q(layerStartX_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[13]),
        .Q(layerStartX_2[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[14]),
        .Q(layerStartX_2[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[15]),
        .Q(layerStartX_2[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[1]),
        .Q(layerStartX_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[2]),
        .Q(layerStartX_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[3]),
        .Q(layerStartX_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[4]),
        .Q(layerStartX_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[5]),
        .Q(layerStartX_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[6]),
        .Q(layerStartX_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[7]),
        .Q(layerStartX_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[8]),
        .Q(layerStartX_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerStartX_2[15]_i_1_n_9 ),
        .D(int_layerStartX_20[9]),
        .Q(layerStartX_2[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_1[0]),
        .O(int_layerStartY_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_1[10]),
        .O(int_layerStartY_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_1[11]),
        .O(int_layerStartY_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_1[12]),
        .O(int_layerStartY_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_1[13]),
        .O(int_layerStartY_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_1[14]),
        .O(int_layerStartY_10[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_layerStartY_1[15]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\int_layerAlpha_1[15]_i_3_n_9 ),
        .O(\int_layerStartY_1[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_1[15]),
        .O(int_layerStartY_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_1[1]),
        .O(int_layerStartY_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_1[2]),
        .O(int_layerStartY_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_1[3]),
        .O(int_layerStartY_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_1[4]),
        .O(int_layerStartY_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_1[5]),
        .O(int_layerStartY_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_1[6]),
        .O(int_layerStartY_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_1[7]),
        .O(int_layerStartY_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_1[8]),
        .O(int_layerStartY_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_1[9]),
        .O(int_layerStartY_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[0]),
        .Q(layerStartY_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[10]),
        .Q(layerStartY_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[11]),
        .Q(layerStartY_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[12]),
        .Q(layerStartY_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[13]),
        .Q(layerStartY_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[14]),
        .Q(layerStartY_1[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[15]),
        .Q(layerStartY_1[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[1]),
        .Q(layerStartY_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[2]),
        .Q(layerStartY_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[3]),
        .Q(layerStartY_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[4]),
        .Q(layerStartY_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[5]),
        .Q(layerStartY_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[6]),
        .Q(layerStartY_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[7]),
        .Q(layerStartY_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[8]),
        .Q(layerStartY_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_9 ),
        .D(int_layerStartY_10[9]),
        .Q(layerStartY_1[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_2[0]),
        .O(int_layerStartY_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_2[10]),
        .O(int_layerStartY_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_2[11]),
        .O(int_layerStartY_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_2[12]),
        .O(int_layerStartY_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_2[13]),
        .O(int_layerStartY_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_2[14]),
        .O(int_layerStartY_20[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_layerStartY_2[15]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\int_layerAlpha_2[15]_i_3_n_9 ),
        .O(\int_layerStartY_2[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_2[15]),
        .O(int_layerStartY_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_2[1]),
        .O(int_layerStartY_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_2[2]),
        .O(int_layerStartY_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_2[3]),
        .O(int_layerStartY_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_2[4]),
        .O(int_layerStartY_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_2[5]),
        .O(int_layerStartY_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_2[6]),
        .O(int_layerStartY_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerStartY_2[7]),
        .O(int_layerStartY_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_2[8]),
        .O(int_layerStartY_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerStartY_2[9]),
        .O(int_layerStartY_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[0]),
        .Q(layerStartY_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[10]),
        .Q(layerStartY_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[11]),
        .Q(layerStartY_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[12]),
        .Q(layerStartY_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[13]),
        .Q(layerStartY_2[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[14]),
        .Q(layerStartY_2[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[15]),
        .Q(layerStartY_2[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[1]),
        .Q(layerStartY_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[2]),
        .Q(layerStartY_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[3]),
        .Q(layerStartY_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[4]),
        .Q(layerStartY_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[5]),
        .Q(layerStartY_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[6]),
        .Q(layerStartY_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[7]),
        .Q(layerStartY_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[8]),
        .Q(layerStartY_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerStartY_2[15]_i_1_n_9 ),
        .D(int_layerStartY_20[9]),
        .Q(layerStartY_2[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_9_[0] ),
        .O(int_layerStride_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_9_[10] ),
        .O(int_layerStride_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_9_[11] ),
        .O(int_layerStride_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_9_[12] ),
        .O(int_layerStride_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_9_[13] ),
        .O(int_layerStride_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_9_[14] ),
        .O(int_layerStride_10[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_layerStride_1[15]_i_1 
       (.I0(\int_layerStride_1[15]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[4] ),
        .O(\int_layerStride_1[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_9_[15] ),
        .O(int_layerStride_10[15]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_layerStride_1[15]_i_3 
       (.I0(\waddr_reg_n_9_[5] ),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\int_layerAlpha_1[15]_i_4_n_9 ),
        .I3(\waddr_reg_n_9_[6] ),
        .I4(\waddr_reg_n_9_[2] ),
        .I5(\waddr_reg_n_9_[8] ),
        .O(\int_layerStride_1[15]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_9_[1] ),
        .O(int_layerStride_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_9_[2] ),
        .O(int_layerStride_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_9_[3] ),
        .O(int_layerStride_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_9_[4] ),
        .O(int_layerStride_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_9_[5] ),
        .O(int_layerStride_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_9_[6] ),
        .O(int_layerStride_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_9_[7] ),
        .O(int_layerStride_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_9_[8] ),
        .O(int_layerStride_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_9_[9] ),
        .O(int_layerStride_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[0]),
        .Q(\int_layerStride_1_reg_n_9_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[10]),
        .Q(\int_layerStride_1_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[11]),
        .Q(\int_layerStride_1_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[12]),
        .Q(\int_layerStride_1_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[13]),
        .Q(\int_layerStride_1_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[14]),
        .Q(\int_layerStride_1_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[15]),
        .Q(\int_layerStride_1_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[1]),
        .Q(\int_layerStride_1_reg_n_9_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[2]),
        .Q(\int_layerStride_1_reg_n_9_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[3]),
        .Q(\int_layerStride_1_reg_n_9_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[4]),
        .Q(\int_layerStride_1_reg_n_9_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[5]),
        .Q(\int_layerStride_1_reg_n_9_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[6]),
        .Q(\int_layerStride_1_reg_n_9_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[7]),
        .Q(\int_layerStride_1_reg_n_9_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[8]),
        .Q(\int_layerStride_1_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_9 ),
        .D(int_layerStride_10[9]),
        .Q(\int_layerStride_1_reg_n_9_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_2_reg_n_9_[0] ),
        .O(int_layerStride_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_2_reg_n_9_[10] ),
        .O(int_layerStride_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_2_reg_n_9_[11] ),
        .O(int_layerStride_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_2_reg_n_9_[12] ),
        .O(int_layerStride_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_2_reg_n_9_[13] ),
        .O(int_layerStride_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_2_reg_n_9_[14] ),
        .O(int_layerStride_20[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_layerStride_2[15]_i_1 
       (.I0(\int_layerStride_2[15]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[4] ),
        .O(\int_layerStride_2[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_2_reg_n_9_[15] ),
        .O(int_layerStride_20[15]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_layerStride_2[15]_i_3 
       (.I0(\waddr_reg_n_9_[5] ),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(\int_layerAlpha_1[15]_i_4_n_9 ),
        .I3(\waddr_reg_n_9_[8] ),
        .I4(\waddr_reg_n_9_[6] ),
        .I5(\waddr_reg_n_9_[2] ),
        .O(\int_layerStride_2[15]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_2_reg_n_9_[1] ),
        .O(int_layerStride_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_2_reg_n_9_[2] ),
        .O(int_layerStride_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_2_reg_n_9_[3] ),
        .O(int_layerStride_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_2_reg_n_9_[4] ),
        .O(int_layerStride_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_2_reg_n_9_[5] ),
        .O(int_layerStride_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_2_reg_n_9_[6] ),
        .O(int_layerStride_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_2_reg_n_9_[7] ),
        .O(int_layerStride_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_2_reg_n_9_[8] ),
        .O(int_layerStride_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_2_reg_n_9_[9] ),
        .O(int_layerStride_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[0]),
        .Q(\int_layerStride_2_reg_n_9_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[10]),
        .Q(\int_layerStride_2_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[11]),
        .Q(\int_layerStride_2_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[12]),
        .Q(\int_layerStride_2_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[13]),
        .Q(\int_layerStride_2_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[14]),
        .Q(\int_layerStride_2_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[15]),
        .Q(\int_layerStride_2_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[1]),
        .Q(\int_layerStride_2_reg_n_9_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[2]),
        .Q(\int_layerStride_2_reg_n_9_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[3]),
        .Q(\int_layerStride_2_reg_n_9_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[4]),
        .Q(\int_layerStride_2_reg_n_9_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[5]),
        .Q(\int_layerStride_2_reg_n_9_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[6]),
        .Q(\int_layerStride_2_reg_n_9_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[7]),
        .Q(\int_layerStride_2_reg_n_9_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[8]),
        .Q(\int_layerStride_2_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerStride_2[15]_i_1_n_9 ),
        .D(int_layerStride_20[9]),
        .Q(\int_layerStride_2_reg_n_9_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_1[0]),
        .O(int_layerWidth_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[10]),
        .O(int_layerWidth_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[11]),
        .O(int_layerWidth_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[12]),
        .O(int_layerWidth_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[13]),
        .O(int_layerWidth_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[14]),
        .O(int_layerWidth_10[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_layerWidth_1[15]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\int_layerStartX_1[15]_i_3_n_9 ),
        .O(\int_layerWidth_1[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[15]),
        .O(int_layerWidth_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_1[1]),
        .O(int_layerWidth_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_1[2]),
        .O(int_layerWidth_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_1[3]),
        .O(int_layerWidth_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_1[4]),
        .O(int_layerWidth_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_1[5]),
        .O(int_layerWidth_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_1[6]),
        .O(int_layerWidth_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_1[7]),
        .O(int_layerWidth_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[8]),
        .O(int_layerWidth_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[9]),
        .O(int_layerWidth_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[0]),
        .Q(layerWidth_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[10]),
        .Q(layerWidth_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[11]),
        .Q(layerWidth_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[12]),
        .Q(layerWidth_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[13]),
        .Q(layerWidth_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[14]),
        .Q(layerWidth_1[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[15]),
        .Q(layerWidth_1[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[1]),
        .Q(layerWidth_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[2]),
        .Q(layerWidth_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[3]),
        .Q(layerWidth_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[4]),
        .Q(layerWidth_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[5]),
        .Q(layerWidth_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[6]),
        .Q(layerWidth_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[7]),
        .Q(layerWidth_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[8]),
        .Q(layerWidth_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_9 ),
        .D(int_layerWidth_10[9]),
        .Q(layerWidth_1[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_2[0]),
        .O(int_layerWidth_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_2[10]),
        .O(int_layerWidth_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_2[11]),
        .O(int_layerWidth_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_2[12]),
        .O(int_layerWidth_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_2[13]),
        .O(int_layerWidth_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_2[14]),
        .O(int_layerWidth_20[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_layerWidth_2[15]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\int_layerStartX_2[15]_i_3_n_9 ),
        .O(\int_layerWidth_2[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_2[15]),
        .O(int_layerWidth_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_2[1]),
        .O(int_layerWidth_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_2[2]),
        .O(int_layerWidth_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_2[3]),
        .O(int_layerWidth_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_2[4]),
        .O(int_layerWidth_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_2[5]),
        .O(int_layerWidth_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_2[6]),
        .O(int_layerWidth_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(layerWidth_2[7]),
        .O(int_layerWidth_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_2[8]),
        .O(int_layerWidth_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_2[9]),
        .O(int_layerWidth_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[0]),
        .Q(layerWidth_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[10]),
        .Q(layerWidth_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[11]),
        .Q(layerWidth_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[12]),
        .Q(layerWidth_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[13]),
        .Q(layerWidth_2[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[14]),
        .Q(layerWidth_2[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[15]),
        .Q(layerWidth_2[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[1]),
        .Q(layerWidth_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[2]),
        .Q(layerWidth_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[3]),
        .Q(layerWidth_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[4]),
        .Q(layerWidth_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[5]),
        .Q(layerWidth_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[6]),
        .Q(layerWidth_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[7]),
        .Q(layerWidth_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[8]),
        .Q(layerWidth_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerWidth_2[15]_i_1_n_9 ),
        .D(int_layerWidth_20[9]),
        .Q(layerWidth_2[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_9_[0] ),
        .O(int_reserve0[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_9_[10] ),
        .O(int_reserve0[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_9_[11] ),
        .O(int_reserve0[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_9_[12] ),
        .O(int_reserve0[12]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_9_[13] ),
        .O(int_reserve0[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_9_[14] ),
        .O(int_reserve0[14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_reserve[15]_i_1 
       (.I0(\waddr_reg_n_9_[11] ),
        .I1(\waddr_reg_n_9_[10] ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(p_0_out),
        .I5(\int_reserve[15]_i_4_n_9 ),
        .O(\int_reserve[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_9_[15] ),
        .O(int_reserve0[15]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_reserve[15]_i_3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \int_reserve[15]_i_4 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[6] ),
        .I3(\waddr_reg_n_9_[8] ),
        .I4(\waddr_reg_n_9_[9] ),
        .I5(\waddr_reg_n_9_[7] ),
        .O(\int_reserve[15]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_9_[1] ),
        .O(int_reserve0[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_9_[2] ),
        .O(int_reserve0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_9_[3] ),
        .O(int_reserve0[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_9_[4] ),
        .O(int_reserve0[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_9_[5] ),
        .O(int_reserve0[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_9_[6] ),
        .O(int_reserve0[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_9_[7] ),
        .O(int_reserve0[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_9_[8] ),
        .O(int_reserve0[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_9_[9] ),
        .O(int_reserve0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[0] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[0]),
        .Q(\int_reserve_reg_n_9_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[10] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[10]),
        .Q(\int_reserve_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[11] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[11]),
        .Q(\int_reserve_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[12] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[12]),
        .Q(\int_reserve_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[13] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[13]),
        .Q(\int_reserve_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[14] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[14]),
        .Q(\int_reserve_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[15] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[15]),
        .Q(\int_reserve_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[1] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[1]),
        .Q(\int_reserve_reg_n_9_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[2] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[2]),
        .Q(\int_reserve_reg_n_9_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[3] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[3]),
        .Q(\int_reserve_reg_n_9_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[4] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[4]),
        .Q(\int_reserve_reg_n_9_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[5] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[5]),
        .Q(\int_reserve_reg_n_9_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[6] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[6]),
        .Q(\int_reserve_reg_n_9_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[7] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[7]),
        .Q(\int_reserve_reg_n_9_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[8] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[8]),
        .Q(\int_reserve_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[9] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_9 ),
        .D(int_reserve0[9]),
        .Q(\int_reserve_reg_n_9_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_9),
        .I1(p_22_in[2]),
        .I2(ap_idle),
        .I3(int_ap_start_reg_0),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_9));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    int_task_ap_done_i_2
       (.I0(\rdata[0]_i_8_n_9 ),
        .I1(int_task_ap_done_i_3_n_9),
        .I2(int_task_ap_done_i_4_n_9),
        .I3(\rdata[6]_i_6_n_9 ),
        .I4(int_task_ap_done_i_5_n_9),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[2]),
        .O(int_task_ap_done_i_3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(int_task_ap_done_i_4_n_9));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_5
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .O(int_task_ap_done_i_5_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_9),
        .Q(int_task_ap_done__0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_9_[0] ),
        .O(int_video_format0[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_9_[10] ),
        .O(int_video_format0[10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_9_[11] ),
        .O(int_video_format0[11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_9_[12] ),
        .O(int_video_format0[12]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_9_[13] ),
        .O(int_video_format0[13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_9_[14] ),
        .O(int_video_format0[14]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_video_format[15]_i_1 
       (.I0(\int_width[15]_i_3_n_9 ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[4] ),
        .O(\int_video_format[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_9_[15] ),
        .O(int_video_format0[15]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_9_[1] ),
        .O(int_video_format0[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_9_[2] ),
        .O(int_video_format0[2]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_9_[3] ),
        .O(int_video_format0[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_9_[4] ),
        .O(int_video_format0[4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_9_[5] ),
        .O(int_video_format0[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_9_[6] ),
        .O(int_video_format0[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_9_[7] ),
        .O(int_video_format0[7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_9_[8] ),
        .O(int_video_format0[8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_9_[9] ),
        .O(int_video_format0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[0] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[0]),
        .Q(\int_video_format_reg_n_9_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[10] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[10]),
        .Q(\int_video_format_reg_n_9_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[11] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[11]),
        .Q(\int_video_format_reg_n_9_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[12] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[12]),
        .Q(\int_video_format_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[13] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[13]),
        .Q(\int_video_format_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[14] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[14]),
        .Q(\int_video_format_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[15] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[15]),
        .Q(\int_video_format_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[1] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[1]),
        .Q(\int_video_format_reg_n_9_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[2] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[2]),
        .Q(\int_video_format_reg_n_9_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[3] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[3]),
        .Q(\int_video_format_reg_n_9_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[4] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[4]),
        .Q(\int_video_format_reg_n_9_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[5] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[5]),
        .Q(\int_video_format_reg_n_9_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[6] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[6]),
        .Q(\int_video_format_reg_n_9_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[7] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[7]),
        .Q(\int_video_format_reg_n_9_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[8] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[8]),
        .Q(\int_video_format_reg_n_9_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[9] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_9 ),
        .D(int_video_format0[9]),
        .Q(\int_video_format_reg_n_9_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_9_[12] ),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_9_[13] ),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_9_[14] ),
        .O(int_width0[14]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(\int_width[15]_i_3_n_9 ),
        .I2(\waddr_reg_n_9_[5] ),
        .O(\int_width[15]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_9_[15] ),
        .O(int_width0[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \int_width[15]_i_3 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[6] ),
        .I2(\waddr_reg_n_9_[8] ),
        .I3(\waddr_reg_n_9_[9] ),
        .I4(\int_ier[1]_i_3_n_9 ),
        .I5(\waddr_reg_n_9_[2] ),
        .O(\int_width[15]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[0]),
        .Q(width[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[10]),
        .Q(width[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[11]),
        .Q(width[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[12]),
        .Q(\int_width_reg_n_9_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[13]),
        .Q(\int_width_reg_n_9_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[14]),
        .Q(\int_width_reg_n_9_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[15]),
        .Q(\int_width_reg_n_9_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[1]),
        .Q(width[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[2]),
        .Q(width[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[3]),
        .Q(width[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[4]),
        .Q(width[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[5]),
        .Q(width[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[6]),
        .Q(width[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[7]),
        .Q(width[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[8]),
        .Q(width[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_9 ),
        .D(int_width0[9]),
        .Q(width[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hA888FFFFA8880000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_9 ),
        .I1(\rdata[0]_i_3_n_9 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata[0]_i_4_n_9 ),
        .I4(ar_hs),
        .I5(s_axi_CTRL_RDATA[0]),
        .O(\rdata[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hF4A40000)) 
    \rdata[0]_i_11 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(background_U_G[0]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerScaleFactor_1[0]),
        .I4(\rdata[0]_i_17_n_9 ),
        .O(\rdata[0]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[0]_i_12 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(width[0]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerStartY_1[0]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerStartY_2[0]),
        .O(\rdata[0]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[0]_i_13 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(\int_video_format_reg_n_9_[0] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerStride_1_reg_n_9_[0] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerStride_2_reg_n_9_[0] ),
        .O(\rdata[0]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \rdata[0]_i_14 
       (.I0(\rdata[0]_i_18_n_9 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerEnable[0]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[0]_i_14_n_9 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[0]_i_15 
       (.I0(layerStartX_2[0]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerStartX_1[0]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_ier_reg_n_9_[0] ),
        .O(\rdata[0]_i_15_n_9 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[0]_i_16 
       (.I0(layerHeight_2[0]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_1[0]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(background_Y_R[0]),
        .O(\rdata[0]_i_16_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h9811)) 
    \rdata[0]_i_17 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(layerScaleFactor_2[0]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[0]_i_17_n_9 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[0]_i_18 
       (.I0(\int_layerAlpha_2_reg_n_9_[0] ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(\int_layerAlpha_1_reg_n_9_[0] ),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(ap_start),
        .O(\rdata[0]_i_18_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000008101)) 
    \rdata[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\int_reserve_reg_n_9_[0] ),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[0]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_5_n_9 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[0]_i_6_n_9 ),
        .I3(\rdata[0]_i_7_n_9 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[0]_i_4 
       (.I0(\rdata[0]_i_8_n_9 ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(int_gie_reg_n_9),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_isr_reg_n_9_[0] ),
        .O(\rdata[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h1110001000100010)) 
    \rdata[0]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[0]_i_9_n_9 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(int_task_ap_done_i_5_n_9),
        .I5(background_V_B[0]),
        .O(\rdata[0]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    \rdata[0]_i_6 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata_reg[0]_i_10_n_9 ),
        .O(\rdata[0]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(\rdata[0]_i_11_n_9 ),
        .I1(\rdata[0]_i_12_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[0]_i_13_n_9 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[0]_i_14_n_9 ),
        .O(\rdata[0]_i_7_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[0]_i_8 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[0]_i_8_n_9 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[0]_i_9 
       (.I0(layerWidth_2[0]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerWidth_1[0]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(height[0]),
        .O(\rdata[0]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \rdata[10]_i_1 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata_reg[10]_i_2_n_9 ),
        .I2(\rdata[10]_i_3_n_9 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[10]_i_4_n_9 ),
        .I5(\rdata[10]_i_5_n_9 ),
        .O(\rdata[10]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFCFC7F7FFFFC7F7)) 
    \rdata[10]_i_11 
       (.I0(\int_layerEnable_reg_n_9_[10] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[10] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[10] ),
        .O(\rdata[10]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \rdata[10]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_video_format_reg_n_9_[10] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerStride_1_reg_n_9_[10] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerStride_2_reg_n_9_[10] ),
        .O(\rdata[10]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[10]_i_3 
       (.I0(layerHeight_1[10]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[10]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[10]),
        .O(\rdata[10]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h8003)) 
    \rdata[10]_i_4 
       (.I0(\int_reserve_reg_n_9_[10] ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[10]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \rdata[10]_i_5 
       (.I0(\rdata[10]_i_8_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[10]_i_9_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[10]_i_10_n_9 ),
        .O(\rdata[10]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[10]_i_6 
       (.I0(\int_background_Y_R_reg_n_9_[10] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[10]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[10]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[10]_i_7 
       (.I0(\int_background_V_B_reg_n_9_[10] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[10]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[10]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'h80800100)) 
    \rdata[10]_i_8 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_background_U_G_reg_n_9_[10] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[10]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[10]_i_9 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(width[10]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerStartY_1[10]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerStartY_2[10]),
        .O(\rdata[10]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \rdata[11]_i_1 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata_reg[11]_i_2_n_9 ),
        .I2(\rdata[11]_i_3_n_9 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[11]_i_4_n_9 ),
        .I5(\rdata[11]_i_5_n_9 ),
        .O(\rdata[11]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFCFC7F7FFFFC7F7)) 
    \rdata[11]_i_11 
       (.I0(\int_layerEnable_reg_n_9_[11] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[11] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[11] ),
        .O(\rdata[11]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \rdata[11]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_video_format_reg_n_9_[11] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerStride_1_reg_n_9_[11] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerStride_2_reg_n_9_[11] ),
        .O(\rdata[11]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[11]_i_3 
       (.I0(layerHeight_1[11]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[11]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[11]),
        .O(\rdata[11]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h8003)) 
    \rdata[11]_i_4 
       (.I0(\int_reserve_reg_n_9_[11] ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[11]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \rdata[11]_i_5 
       (.I0(\rdata[11]_i_8_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[11]_i_9_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[11]_i_10_n_9 ),
        .O(\rdata[11]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[11]_i_6 
       (.I0(\int_background_Y_R_reg_n_9_[11] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[11]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[11]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[11]_i_7 
       (.I0(\int_background_V_B_reg_n_9_[11] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[11]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[11]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'h80800100)) 
    \rdata[11]_i_8 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_background_U_G_reg_n_9_[11] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[11]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[11]_i_9 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(width[11]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerStartY_1[11]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerStartY_2[11]),
        .O(\rdata[11]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \rdata[12]_i_1 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata_reg[12]_i_2_n_9 ),
        .I2(\rdata[12]_i_3_n_9 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[12]_i_4_n_9 ),
        .I5(\rdata[12]_i_5_n_9 ),
        .O(\rdata[12]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFCFC7F7FFFFC7F7)) 
    \rdata[12]_i_11 
       (.I0(\int_layerEnable_reg_n_9_[12] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[12] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[12] ),
        .O(\rdata[12]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \rdata[12]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_video_format_reg_n_9_[12] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerStride_1_reg_n_9_[12] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerStride_2_reg_n_9_[12] ),
        .O(\rdata[12]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[12]_i_3 
       (.I0(layerHeight_1[12]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[12]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(\int_height_reg_n_9_[12] ),
        .O(\rdata[12]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h8003)) 
    \rdata[12]_i_4 
       (.I0(\int_reserve_reg_n_9_[12] ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[12]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \rdata[12]_i_5 
       (.I0(\rdata[12]_i_8_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[12]_i_9_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[12]_i_10_n_9 ),
        .O(\rdata[12]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[12]_i_6 
       (.I0(\int_background_Y_R_reg_n_9_[12] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[12]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[12]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[12]_i_7 
       (.I0(\int_background_V_B_reg_n_9_[12] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[12]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[12]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'h80800100)) 
    \rdata[12]_i_8 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_background_U_G_reg_n_9_[12] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[12]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[12]_i_9 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(\int_width_reg_n_9_[12] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerStartY_1[12]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerStartY_2[12]),
        .O(\rdata[12]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \rdata[13]_i_1 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata_reg[13]_i_2_n_9 ),
        .I2(\rdata[13]_i_3_n_9 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[13]_i_4_n_9 ),
        .I5(\rdata[13]_i_5_n_9 ),
        .O(\rdata[13]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFCFC7F7FFFFC7F7)) 
    \rdata[13]_i_11 
       (.I0(\int_layerEnable_reg_n_9_[13] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[13] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[13] ),
        .O(\rdata[13]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \rdata[13]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_video_format_reg_n_9_[13] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerStride_1_reg_n_9_[13] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerStride_2_reg_n_9_[13] ),
        .O(\rdata[13]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[13]_i_3 
       (.I0(layerHeight_1[13]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[13]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(\int_height_reg_n_9_[13] ),
        .O(\rdata[13]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8003)) 
    \rdata[13]_i_4 
       (.I0(\int_reserve_reg_n_9_[13] ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[13]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \rdata[13]_i_5 
       (.I0(\rdata[13]_i_8_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[13]_i_9_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[13]_i_10_n_9 ),
        .O(\rdata[13]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[13]_i_6 
       (.I0(\int_background_Y_R_reg_n_9_[13] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[13]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[13]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[13]_i_7 
       (.I0(\int_background_V_B_reg_n_9_[13] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[13]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[13]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'h80800100)) 
    \rdata[13]_i_8 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_background_U_G_reg_n_9_[13] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[13]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[13]_i_9 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(\int_width_reg_n_9_[13] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerStartY_1[13]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerStartY_2[13]),
        .O(\rdata[13]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \rdata[14]_i_1 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata_reg[14]_i_2_n_9 ),
        .I2(\rdata[14]_i_3_n_9 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[14]_i_4_n_9 ),
        .I5(\rdata[14]_i_5_n_9 ),
        .O(\rdata[14]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFCFC7F7FFFFC7F7)) 
    \rdata[14]_i_11 
       (.I0(\int_layerEnable_reg_n_9_[14] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[14] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[14] ),
        .O(\rdata[14]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \rdata[14]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_video_format_reg_n_9_[14] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerStride_1_reg_n_9_[14] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerStride_2_reg_n_9_[14] ),
        .O(\rdata[14]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[14]_i_3 
       (.I0(layerHeight_1[14]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[14]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(\int_height_reg_n_9_[14] ),
        .O(\rdata[14]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8003)) 
    \rdata[14]_i_4 
       (.I0(\int_reserve_reg_n_9_[14] ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[14]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \rdata[14]_i_5 
       (.I0(\rdata[14]_i_8_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[14]_i_9_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[14]_i_10_n_9 ),
        .O(\rdata[14]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[14]_i_6 
       (.I0(\int_background_Y_R_reg_n_9_[14] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[14]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[14]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[14]_i_7 
       (.I0(\int_background_V_B_reg_n_9_[14] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[14]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[14]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'h80800100)) 
    \rdata[14]_i_8 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_background_U_G_reg_n_9_[14] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[14]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[14]_i_9 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(\int_width_reg_n_9_[14] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerStartY_1[14]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerStartY_2[14]),
        .O(\rdata[14]_i_9_n_9 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h80800100)) 
    \rdata[15]_i_10 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_background_U_G_reg_n_9_[15] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[15]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[15]_i_11 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(\int_width_reg_n_9_[15] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerStartY_1[15]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerStartY_2[15]),
        .O(\rdata[15]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[15]_i_13 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'hCFCFC7F7FFFFC7F7)) 
    \rdata[15]_i_14 
       (.I0(\int_layerEnable_reg_n_9_[15] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[15] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[15] ),
        .O(\rdata[15]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \rdata[15]_i_15 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_video_format_reg_n_9_[15] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerStride_1_reg_n_9_[15] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerStride_2_reg_n_9_[15] ),
        .O(\rdata[15]_i_15_n_9 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata_reg[15]_i_4_n_9 ),
        .I2(\rdata[15]_i_5_n_9 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[15]_i_6_n_9 ),
        .I5(\rdata[15]_i_7_n_9 ),
        .O(\rdata[15]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    \rdata[15]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[15]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[15]_i_5 
       (.I0(layerHeight_1[15]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[15]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(\int_height_reg_n_9_[15] ),
        .O(\rdata[15]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h8003)) 
    \rdata[15]_i_6 
       (.I0(\int_reserve_reg_n_9_[15] ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[15]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \rdata[15]_i_7 
       (.I0(\rdata[15]_i_10_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[15]_i_11_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[15]_i_12_n_9 ),
        .O(\rdata[15]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[15]_i_8 
       (.I0(\int_background_Y_R_reg_n_9_[15] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[15]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[15]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[15]_i_9 
       (.I0(\int_background_V_B_reg_n_9_[15] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[15]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[15]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_9_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[16] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[16]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[17] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[17]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[18] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[18]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[19] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[19]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hA8FFFFFFA8000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_9 ),
        .I1(\rdata[1]_i_3_n_9 ),
        .I2(\rdata[1]_i_4_n_9 ),
        .I3(s_axi_CTRL_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_CTRL_RDATA[1]),
        .O(\rdata[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hF5450000)) 
    \rdata[1]_i_10 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(layerScaleFactor_2[1]),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[1]_i_16_n_9 ),
        .O(\rdata[1]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_11 
       (.I0(width[1]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartY_1[1]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartY_2[1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h888B)) 
    \rdata[1]_i_12 
       (.I0(\rdata[1]_i_17_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[1]_i_18_n_9 ),
        .O(\rdata[1]_i_12_n_9 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_13 
       (.I0(layerWidth_2[1]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerWidth_1[1]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(height[1]),
        .O(\rdata[1]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_14 
       (.I0(p_0_in),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[1]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_15 
       (.I0(background_Y_R[1]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerHeight_1[1]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerHeight_2[1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \rdata[1]_i_16 
       (.I0(layerScaleFactor_1[1]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(background_U_G[1]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[1]_i_16_n_9 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_17 
       (.I0(\int_video_format_reg_n_9_[1] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerStride_1_reg_n_9_[1] ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\int_layerStride_2_reg_n_9_[1] ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_17_n_9 ));
  LUT6 #(
    .INIT(64'hFFCC47CCFFCC47FF)) 
    \rdata[1]_i_18 
       (.I0(\int_layerAlpha_2_reg_n_9_[1] ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(\int_layerAlpha_1_reg_n_9_[1] ),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(int_task_ap_done__0),
        .O(\rdata[1]_i_18_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h01000001)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(\rdata[1]_i_5_n_9 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00000000CFC0AAAA)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_6_n_9 ),
        .I1(\rdata[1]_i_7_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata_reg[1]_i_8_n_9 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(\rdata[1]_i_9_n_9 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[1]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h46FFFF46FFFFFF46)) 
    \rdata[1]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(layerEnable[1]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(\int_reserve_reg_n_9_[1] ),
        .O(\rdata[1]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[1]_i_6 
       (.I0(\rdata[1]_i_10_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[1]_i_11_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[1]_i_12_n_9 ),
        .O(\rdata[1]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \rdata[1]_i_7 
       (.I0(\rdata[1]_i_13_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(background_V_B[1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_7_n_9 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \rdata[1]_i_9 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\int_isr_reg_n_9_[1] ),
        .O(\rdata[1]_i_9_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[20] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[20]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[21] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[21]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[22] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[22]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[23] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[23]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[24] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[24]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[25] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[25]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[26] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[26]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[27] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[27]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[28] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[28]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[29] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[29]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[2]_i_10 
       (.I0(layerHeight_1[2]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[2]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[2]),
        .O(\rdata[2]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[2]_i_11 
       (.I0(width[2]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartY_1[2]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartY_2[2]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[2]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(background_U_G[2]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerScaleFactor_1[2]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerScaleFactor_2[2]),
        .O(\rdata[2]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[2]_i_13 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(p_22_in[2]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[2] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[2] ),
        .O(\rdata[2]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[2]_i_14 
       (.I0(\int_video_format_reg_n_9_[2] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerStride_1_reg_n_9_[2] ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\int_layerStride_2_reg_n_9_[2] ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_14_n_9 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \rdata[2]_i_2 
       (.I0(\rdata[2]_i_4_n_9 ),
        .I1(\rdata_reg[2]_i_5_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[2]_i_6_n_9 ),
        .I4(\rdata_reg[2]_i_7_n_9 ),
        .O(\rdata[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \rdata[2]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[7]_i_8_n_9 ),
        .I2(\rdata[2]_i_8_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[2]_i_9_n_9 ),
        .I5(\rdata[2]_i_10_n_9 ),
        .O(\rdata[2]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h800000A2000000A2)) 
    \rdata[2]_i_4 
       (.I0(\rdata[7]_i_12_n_9 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(\int_reserve_reg_n_9_[2] ),
        .O(\rdata[2]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0300030B00000000)) 
    \rdata[2]_i_6 
       (.I0(layerEnable[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\rdata[6]_i_6_n_9 ),
        .O(\rdata[2]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[2]_i_8 
       (.I0(background_V_B[2]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[2]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[2]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[2]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[2]_i_9 
       (.I0(background_Y_R[2]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[2]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[2]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[2]_i_9_n_9 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[30] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[30]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[11]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(ar_hs),
        .O(\rdata[31]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_9 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_9_[31] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[31]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[31]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[3]_i_10 
       (.I0(layerHeight_1[3]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[3]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[3]),
        .O(\rdata[3]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[3]_i_11 
       (.I0(width[3]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartY_1[3]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartY_2[3]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[3]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(background_U_G[3]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerScaleFactor_1[3]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerScaleFactor_2[3]),
        .O(\rdata[3]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[3]_i_13 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(int_ap_ready__0),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[3] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[3] ),
        .O(\rdata[3]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[3]_i_14 
       (.I0(\int_video_format_reg_n_9_[3] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerStride_1_reg_n_9_[3] ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\int_layerStride_2_reg_n_9_[3] ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_14_n_9 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \rdata[3]_i_2 
       (.I0(\rdata[3]_i_4_n_9 ),
        .I1(\rdata_reg[3]_i_5_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[3]_i_6_n_9 ),
        .I4(\rdata_reg[3]_i_7_n_9 ),
        .O(\rdata[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \rdata[3]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[7]_i_8_n_9 ),
        .I2(\rdata[3]_i_8_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[3]_i_9_n_9 ),
        .I5(\rdata[3]_i_10_n_9 ),
        .O(\rdata[3]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h800000A2000000A2)) 
    \rdata[3]_i_4 
       (.I0(\rdata[7]_i_12_n_9 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(\int_reserve_reg_n_9_[3] ),
        .O(\rdata[3]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0300030B00000000)) 
    \rdata[3]_i_6 
       (.I0(\int_layerEnable_reg_n_9_[3] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\rdata[6]_i_6_n_9 ),
        .O(\rdata[3]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[3]_i_8 
       (.I0(background_V_B[3]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[3]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[3]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[3]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[3]_i_9 
       (.I0(background_Y_R[3]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[3]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[3]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[3]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[4]_i_10 
       (.I0(width[4]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartY_1[4]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartY_2[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[4]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[4]_i_11 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(background_U_G[4]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerScaleFactor_1[4]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerScaleFactor_2[4]),
        .O(\rdata[4]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'h3030380800003808)) 
    \rdata[4]_i_12 
       (.I0(\int_layerEnable_reg_n_9_[4] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[4] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[4] ),
        .O(\rdata[4]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[4]_i_13 
       (.I0(\int_video_format_reg_n_9_[4] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerStride_1_reg_n_9_[4] ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\int_layerStride_2_reg_n_9_[4] ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[4]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'h808F808080808080)) 
    \rdata[4]_i_2 
       (.I0(\rdata[4]_i_4_n_9 ),
        .I1(\rdata_reg[4]_i_5_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[6]_i_6_n_9 ),
        .I5(\rdata_reg[4]_i_6_n_9 ),
        .O(\rdata[4]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \rdata[4]_i_3 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata[4]_i_7_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[4]_i_8_n_9 ),
        .I4(\rdata[4]_i_9_n_9 ),
        .O(\rdata[4]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h800000A2000000A2)) 
    \rdata[4]_i_4 
       (.I0(\rdata[7]_i_12_n_9 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(\int_reserve_reg_n_9_[4] ),
        .O(\rdata[4]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[4]_i_7 
       (.I0(background_V_B[4]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[4]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[4]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[4]_i_8 
       (.I0(background_Y_R[4]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[4]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[4]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[4]_i_9 
       (.I0(layerHeight_1[4]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[4]),
        .O(\rdata[4]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[5]_i_10 
       (.I0(width[5]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartY_1[5]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartY_2[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[5]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[5]_i_11 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(background_U_G[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerScaleFactor_1[5]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerScaleFactor_2[5]),
        .O(\rdata[5]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'h3030380800003808)) 
    \rdata[5]_i_12 
       (.I0(\int_layerEnable_reg_n_9_[5] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[5] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[5] ),
        .O(\rdata[5]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[5]_i_13 
       (.I0(\int_video_format_reg_n_9_[5] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerStride_1_reg_n_9_[5] ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\int_layerStride_2_reg_n_9_[5] ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[5]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'h808F808080808080)) 
    \rdata[5]_i_2 
       (.I0(\rdata[5]_i_4_n_9 ),
        .I1(\rdata_reg[5]_i_5_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[6]_i_6_n_9 ),
        .I5(\rdata_reg[5]_i_6_n_9 ),
        .O(\rdata[5]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \rdata[5]_i_3 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata[5]_i_7_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[5]_i_8_n_9 ),
        .I4(\rdata[5]_i_9_n_9 ),
        .O(\rdata[5]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h800000A2000000A2)) 
    \rdata[5]_i_4 
       (.I0(\rdata[7]_i_12_n_9 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(\int_reserve_reg_n_9_[5] ),
        .O(\rdata[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[5]_i_7 
       (.I0(background_V_B[5]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[5]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[5]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[5]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[5]_i_8 
       (.I0(background_Y_R[5]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[5]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[5]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[5]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[5]_i_9 
       (.I0(layerHeight_1[5]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[5]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[5]),
        .O(\rdata[5]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[6]_i_10 
       (.I0(layerHeight_1[6]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[6]),
        .O(\rdata[6]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[6]_i_11 
       (.I0(width[6]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartY_1[6]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartY_2[6]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[6]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[6]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(background_U_G[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerScaleFactor_1[6]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerScaleFactor_2[6]),
        .O(\rdata[6]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'h3030380800003808)) 
    \rdata[6]_i_13 
       (.I0(\int_layerEnable_reg_n_9_[6] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[6] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[6] ),
        .O(\rdata[6]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[6]_i_14 
       (.I0(\int_video_format_reg_n_9_[6] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerStride_1_reg_n_9_[6] ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\int_layerStride_2_reg_n_9_[6] ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[6]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'h808F808080808080)) 
    \rdata[6]_i_2 
       (.I0(\rdata[6]_i_4_n_9 ),
        .I1(\rdata_reg[6]_i_5_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[6]_i_6_n_9 ),
        .I5(\rdata_reg[6]_i_7_n_9 ),
        .O(\rdata[6]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \rdata[6]_i_3 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata[6]_i_8_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[6]_i_9_n_9 ),
        .I4(\rdata[6]_i_10_n_9 ),
        .O(\rdata[6]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h800000A2000000A2)) 
    \rdata[6]_i_4 
       (.I0(\rdata[7]_i_12_n_9 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(\int_reserve_reg_n_9_[6] ),
        .O(\rdata[6]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[6]_i_6 
       (.I0(s_axi_CTRL_ARADDR[10]),
        .I1(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[6]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[6]_i_8 
       (.I0(background_V_B[6]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[6]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[6]_i_9 
       (.I0(background_Y_R[6]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[6]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[7]_i_10 
       (.I0(background_Y_R[7]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[7]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[7]_i_11 
       (.I0(layerHeight_1[7]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[7]),
        .O(\rdata[7]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8111)) 
    \rdata[7]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[7]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[7]_i_13 
       (.I0(width[7]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartY_1[7]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartY_2[7]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[7]_i_14 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(background_U_G[7]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerScaleFactor_1[7]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerScaleFactor_2[7]),
        .O(\rdata[7]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[7]_i_15 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(p_22_in[7]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[7] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[7] ),
        .O(\rdata[7]_i_15_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[7]_i_16 
       (.I0(\int_video_format_reg_n_9_[7] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerStride_1_reg_n_9_[7] ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\int_layerStride_2_reg_n_9_[7] ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_16_n_9 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_4_n_9 ),
        .I1(\rdata_reg[7]_i_5_n_9 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[7]_i_6_n_9 ),
        .I4(\rdata_reg[7]_i_7_n_9 ),
        .O(\rdata[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \rdata[7]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[7]_i_8_n_9 ),
        .I2(\rdata[7]_i_9_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[7]_i_10_n_9 ),
        .I5(\rdata[7]_i_11_n_9 ),
        .O(\rdata[7]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h800000A2000000A2)) 
    \rdata[7]_i_4 
       (.I0(\rdata[7]_i_12_n_9 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(\int_reserve_reg_n_9_[7] ),
        .O(\rdata[7]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0300030B00000000)) 
    \rdata[7]_i_6 
       (.I0(\int_layerEnable_reg_n_9_[7] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\rdata[6]_i_6_n_9 ),
        .O(\rdata[7]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00001101)) 
    \rdata[7]_i_8 
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[7]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[7]_i_9 
       (.I0(background_V_B[7]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[7]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \rdata[8]_i_1 
       (.I0(\rdata[15]_i_3_n_9 ),
        .I1(\rdata_reg[8]_i_2_n_9 ),
        .I2(\rdata[8]_i_3_n_9 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[8]_i_4_n_9 ),
        .I5(\rdata[8]_i_5_n_9 ),
        .O(\rdata[8]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFCFC7F7FFFFC7F7)) 
    \rdata[8]_i_11 
       (.I0(\int_layerEnable_reg_n_9_[8] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[8] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[8] ),
        .O(\rdata[8]_i_11_n_9 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \rdata[8]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_video_format_reg_n_9_[8] ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerStride_1_reg_n_9_[8] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerStride_2_reg_n_9_[8] ),
        .O(\rdata[8]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[8]_i_3 
       (.I0(layerHeight_1[8]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[8]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[8]),
        .O(\rdata[8]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h8003)) 
    \rdata[8]_i_4 
       (.I0(\int_reserve_reg_n_9_[8] ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[8]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \rdata[8]_i_5 
       (.I0(\rdata[8]_i_8_n_9 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[8]_i_9_n_9 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[8]_i_10_n_9 ),
        .O(\rdata[8]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[8]_i_6 
       (.I0(\int_background_Y_R_reg_n_9_[8] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[8]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[8]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[8]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[8]_i_7 
       (.I0(\int_background_V_B_reg_n_9_[8] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[8]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[8]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[8]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'h80800100)) 
    \rdata[8]_i_8 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_background_U_G_reg_n_9_[8] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[8]_i_8_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[8]_i_9 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(width[8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerStartY_1[8]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerStartY_2[8]),
        .O(\rdata[8]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[9]_i_2_n_9 ),
        .I2(\rdata_reg[9]_i_3_n_9 ),
        .I3(\rdata[9]_i_4_n_9 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata_reg[9]_i_5_n_9 ),
        .O(\rdata[9]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \rdata[9]_i_12 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(interrupt),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerAlpha_1_reg_n_9_[9] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(\int_layerAlpha_2_reg_n_9_[9] ),
        .O(\rdata[9]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[9]_i_13 
       (.I0(\int_video_format_reg_n_9_[9] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerStride_1_reg_n_9_[9] ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\int_layerStride_2_reg_n_9_[9] ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_13_n_9 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[9]_i_14 
       (.I0(\rdata[15]_i_13_n_9 ),
        .I1(width[9]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(layerStartY_1[9]),
        .I4(s_axi_CTRL_ARADDR[8]),
        .I5(layerStartY_2[9]),
        .O(\rdata[9]_i_14_n_9 ));
  LUT5 #(
    .INIT(32'h80800100)) 
    \rdata[9]_i_15 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_background_U_G_reg_n_9_[9] ),
        .I4(s_axi_CTRL_ARADDR[8]),
        .O(\rdata[9]_i_15_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h01010001)) 
    \rdata[9]_i_2 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(s_axi_CTRL_ARADDR[11]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[9]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FFFF00)) 
    \rdata[9]_i_4 
       (.I0(layerHeight_1[9]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(layerHeight_2[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(height[9]),
        .O(\rdata[9]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECCC000C0)) 
    \rdata[9]_i_6 
       (.I0(\int_background_Y_R_reg_n_9_[9] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerStartX_1[9]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerStartX_2[9]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h22222222FFF333F3)) 
    \rdata[9]_i_7 
       (.I0(\int_background_V_B_reg_n_9_[9] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerWidth_1[9]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(layerWidth_2[9]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'h22A20000)) 
    \rdata[9]_i_8 
       (.I0(\rdata[9]_i_2_n_9 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_layerEnable_reg_n_9_[9] ),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\rdata_reg[9]_i_10_n_9 ),
        .O(\rdata[9]_i_8_n_9 ));
  LUT5 #(
    .INIT(32'h81010000)) 
    \rdata[9]_i_9 
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\int_reserve_reg_n_9_[9] ),
        .I4(\rdata_reg[9]_i_11_n_9 ),
        .O(\rdata[9]_i_9_n_9 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_10 
       (.I0(\rdata[0]_i_15_n_9 ),
        .I1(\rdata[0]_i_16_n_9 ),
        .O(\rdata_reg[0]_i_10_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[10]_i_10 
       (.I0(\rdata[10]_i_11_n_9 ),
        .I1(\rdata[10]_i_12_n_9 ),
        .O(\rdata_reg[10]_i_10_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[10]_i_2 
       (.I0(\rdata[10]_i_6_n_9 ),
        .I1(\rdata[10]_i_7_n_9 ),
        .O(\rdata_reg[10]_i_2_n_9 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[11]_i_10 
       (.I0(\rdata[11]_i_11_n_9 ),
        .I1(\rdata[11]_i_12_n_9 ),
        .O(\rdata_reg[11]_i_10_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[11]_i_2 
       (.I0(\rdata[11]_i_6_n_9 ),
        .I1(\rdata[11]_i_7_n_9 ),
        .O(\rdata_reg[11]_i_2_n_9 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[12]_i_10 
       (.I0(\rdata[12]_i_11_n_9 ),
        .I1(\rdata[12]_i_12_n_9 ),
        .O(\rdata_reg[12]_i_10_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[12]_i_2 
       (.I0(\rdata[12]_i_6_n_9 ),
        .I1(\rdata[12]_i_7_n_9 ),
        .O(\rdata_reg[12]_i_2_n_9 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[13]_i_10 
       (.I0(\rdata[13]_i_11_n_9 ),
        .I1(\rdata[13]_i_12_n_9 ),
        .O(\rdata_reg[13]_i_10_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[13]_i_2 
       (.I0(\rdata[13]_i_6_n_9 ),
        .I1(\rdata[13]_i_7_n_9 ),
        .O(\rdata_reg[13]_i_2_n_9 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[14]_i_10 
       (.I0(\rdata[14]_i_11_n_9 ),
        .I1(\rdata[14]_i_12_n_9 ),
        .O(\rdata_reg[14]_i_10_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[14]_i_2 
       (.I0(\rdata[14]_i_6_n_9 ),
        .I1(\rdata[14]_i_7_n_9 ),
        .O(\rdata_reg[14]_i_2_n_9 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_2_n_9 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[15]_i_12 
       (.I0(\rdata[15]_i_14_n_9 ),
        .I1(\rdata[15]_i_15_n_9 ),
        .O(\rdata_reg[15]_i_12_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[15]_i_4 
       (.I0(\rdata[15]_i_8_n_9 ),
        .I1(\rdata[15]_i_9_n_9 ),
        .O(\rdata_reg[15]_i_4_n_9 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_8 
       (.I0(\rdata[1]_i_14_n_9 ),
        .I1(\rdata[1]_i_15_n_9 ),
        .O(\rdata_reg[1]_i_8_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[2]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_2_n_9 ),
        .I1(\rdata[2]_i_3_n_9 ),
        .O(\rdata_reg[2]_i_1_n_9 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[2]_i_5 
       (.I0(\rdata[2]_i_11_n_9 ),
        .I1(\rdata[2]_i_12_n_9 ),
        .O(\rdata_reg[2]_i_5_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_7 
       (.I0(\rdata[2]_i_13_n_9 ),
        .I1(\rdata[2]_i_14_n_9 ),
        .O(\rdata_reg[2]_i_7_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_9 ),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[3]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[3]_i_1 
       (.I0(\rdata[3]_i_2_n_9 ),
        .I1(\rdata[3]_i_3_n_9 ),
        .O(\rdata_reg[3]_i_1_n_9 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[3]_i_5 
       (.I0(\rdata[3]_i_11_n_9 ),
        .I1(\rdata[3]_i_12_n_9 ),
        .O(\rdata_reg[3]_i_5_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_7 
       (.I0(\rdata[3]_i_13_n_9 ),
        .I1(\rdata[3]_i_14_n_9 ),
        .O(\rdata_reg[3]_i_7_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[4]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_9 ),
        .I1(\rdata[4]_i_3_n_9 ),
        .O(\rdata_reg[4]_i_1_n_9 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[4]_i_5 
       (.I0(\rdata[4]_i_10_n_9 ),
        .I1(\rdata[4]_i_11_n_9 ),
        .O(\rdata_reg[4]_i_5_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[4]_i_6 
       (.I0(\rdata[4]_i_12_n_9 ),
        .I1(\rdata[4]_i_13_n_9 ),
        .O(\rdata_reg[4]_i_6_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[5]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[5]_i_1 
       (.I0(\rdata[5]_i_2_n_9 ),
        .I1(\rdata[5]_i_3_n_9 ),
        .O(\rdata_reg[5]_i_1_n_9 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[5]_i_5 
       (.I0(\rdata[5]_i_10_n_9 ),
        .I1(\rdata[5]_i_11_n_9 ),
        .O(\rdata_reg[5]_i_5_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[5]_i_6 
       (.I0(\rdata[5]_i_12_n_9 ),
        .I1(\rdata[5]_i_13_n_9 ),
        .O(\rdata_reg[5]_i_6_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[6]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[6]_i_1 
       (.I0(\rdata[6]_i_2_n_9 ),
        .I1(\rdata[6]_i_3_n_9 ),
        .O(\rdata_reg[6]_i_1_n_9 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[6]_i_5 
       (.I0(\rdata[6]_i_11_n_9 ),
        .I1(\rdata[6]_i_12_n_9 ),
        .O(\rdata_reg[6]_i_5_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[6]_i_7 
       (.I0(\rdata[6]_i_13_n_9 ),
        .I1(\rdata[6]_i_14_n_9 ),
        .O(\rdata_reg[6]_i_7_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[7]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[7]_i_1 
       (.I0(\rdata[7]_i_2_n_9 ),
        .I1(\rdata[7]_i_3_n_9 ),
        .O(\rdata_reg[7]_i_1_n_9 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[7]_i_5 
       (.I0(\rdata[7]_i_13_n_9 ),
        .I1(\rdata[7]_i_14_n_9 ),
        .O(\rdata_reg[7]_i_5_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_7 
       (.I0(\rdata[7]_i_15_n_9 ),
        .I1(\rdata[7]_i_16_n_9 ),
        .O(\rdata_reg[7]_i_7_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[8]_i_10 
       (.I0(\rdata[8]_i_11_n_9 ),
        .I1(\rdata[8]_i_12_n_9 ),
        .O(\rdata_reg[8]_i_10_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[8]_i_2 
       (.I0(\rdata[8]_i_6_n_9 ),
        .I1(\rdata[8]_i_7_n_9 ),
        .O(\rdata_reg[8]_i_2_n_9 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_9 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_9 ));
  MUXF7 \rdata_reg[9]_i_10 
       (.I0(\rdata[9]_i_12_n_9 ),
        .I1(\rdata[9]_i_13_n_9 ),
        .O(\rdata_reg[9]_i_10_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[9]_i_11 
       (.I0(\rdata[9]_i_14_n_9 ),
        .I1(\rdata[9]_i_15_n_9 ),
        .O(\rdata_reg[9]_i_11_n_9 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[9]_i_3 
       (.I0(\rdata[9]_i_6_n_9 ),
        .I1(\rdata[9]_i_7_n_9 ),
        .O(\rdata_reg[9]_i_3_n_9 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[9]_i_5 
       (.I0(\rdata[9]_i_8_n_9 ),
        .I1(\rdata[9]_i_9_n_9 ),
        .O(\rdata_reg[9]_i_5_n_9 ),
        .S(s_axi_CTRL_ARADDR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[9]),
        .Q(\waddr_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_9_[9] ),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_MultiPixStream2AXIvideo
   (D,
    E,
    \FSM_sequential_state_reg[0] ,
    load_p1,
    \sof_2_reg_141_reg[0] ,
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
    \FSM_sequential_state_reg[0]_0 ,
    load_p1_0,
    \axi_last_reg_227_reg[0] ,
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg,
    CO,
    \ap_CS_fsm_reg[3]_0 ,
    m_axis_video_TREADY_0,
    empty_n_reg,
    \ap_CS_fsm_reg[3]_1 ,
    \icmp_ln3233_reg_223_reg[0] ,
    p_9_in,
    p_6_in,
    p_6_in_0,
    MultiPixStream2AXIvideo_U0_ap_ready,
    Q,
    m_axis_video_TREADY,
    \FSM_sequential_state_reg[0]_1 ,
    \data_p2_reg[0] ,
    data_p2,
    \FSM_sequential_state_reg[0]_2 ,
    \data_p2_reg[0]_0 ,
    data_p2_1,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
    \data_p2_reg[0]_1 ,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg_0,
    ap_rst_n,
    \state_reg[1] ,
    out420_empty_n,
    m_axis_video_TREADY_int_regslice,
    push,
    \mOutPtr_reg[0] ,
    MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    v_mix_422_to_420_false_U0_ap_start,
    start_once_reg,
    ap_clk,
    ap_done_cache_reg,
    \d_read_reg_26_reg[11] ,
    \d_read_reg_26_reg[11]_0 );
  output [0:0]D;
  output [0:0]E;
  output [0:0]\FSM_sequential_state_reg[0] ;
  output load_p1;
  output \sof_2_reg_141_reg[0] ;
  output grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  output [0:0]\FSM_sequential_state_reg[0]_0 ;
  output load_p1_0;
  output \axi_last_reg_227_reg[0] ;
  output grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST;
  output ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg;
  output [0:0]CO;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]m_axis_video_TREADY_0;
  output [0:0]empty_n_reg;
  output \ap_CS_fsm_reg[3]_1 ;
  output \icmp_ln3233_reg_223_reg[0] ;
  output p_9_in;
  output p_6_in;
  output p_6_in_0;
  output MultiPixStream2AXIvideo_U0_ap_ready;
  input [1:0]Q;
  input m_axis_video_TREADY;
  input [1:0]\FSM_sequential_state_reg[0]_1 ;
  input \data_p2_reg[0] ;
  input data_p2;
  input [1:0]\FSM_sequential_state_reg[0]_2 ;
  input \data_p2_reg[0]_0 ;
  input data_p2_1;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done;
  input [0:0]\data_p2_reg[0]_1 ;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg_0;
  input ap_rst_n;
  input [1:0]\state_reg[1] ;
  input out420_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input push;
  input \mOutPtr_reg[0] ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input v_mix_422_to_420_false_U0_ap_start;
  input start_once_reg;
  input ap_clk;
  input ap_done_cache_reg;
  input [11:0]\d_read_reg_26_reg[11] ;
  input [11:0]\d_read_reg_26_reg[11]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_state_reg[0] ;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire [1:0]\FSM_sequential_state_reg[0]_1 ;
  wire [1:0]\FSM_sequential_state_reg[0]_2 ;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire and_ln3231_reg_209;
  wire \and_ln3231_reg_209[0]_i_1_n_9 ;
  wire \ap_CS_fsm[0]_i_3__1_n_9 ;
  wire \ap_CS_fsm[0]_i_4__2_n_9 ;
  wire \ap_CS_fsm[0]_i_5__2_n_9 ;
  wire \ap_CS_fsm[0]_i_6__2_n_9 ;
  wire \ap_CS_fsm_reg[0]_i_2__1_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_2__1_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_2__1_n_12 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_9;
  wire ap_rst_n;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg_0;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready;
  wire \axi_last_reg_227_reg[0] ;
  wire [11:0]cols_reg_191;
  wire [11:0]d_read_reg_26;
  wire [11:0]\d_read_reg_26_reg[11] ;
  wire [11:0]\d_read_reg_26_reg[11]_0 ;
  wire data_p2;
  wire data_p2_1;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire [0:0]\data_p2_reg[0]_1 ;
  wire [0:0]empty_n_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_25;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_28;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  wire grp_reg_unsigned_short_1_fu_122_ap_ce;
  wire grp_reg_unsigned_short_1_fu_128_n_22;
  wire grp_reg_unsigned_short_1_fu_128_n_23;
  wire grp_reg_unsigned_short_1_fu_128_n_24;
  wire grp_reg_unsigned_short_1_fu_128_n_25;
  wire grp_reg_unsigned_short_1_fu_128_n_26;
  wire grp_reg_unsigned_short_1_fu_128_n_27;
  wire grp_reg_unsigned_short_1_fu_128_n_28;
  wire grp_reg_unsigned_short_1_fu_128_n_29;
  wire grp_reg_unsigned_short_1_fu_128_n_30;
  wire grp_reg_unsigned_short_1_fu_128_n_31;
  wire grp_reg_unsigned_short_1_fu_128_n_32;
  wire grp_reg_unsigned_short_1_fu_128_n_33;
  wire grp_reg_unsigned_short_1_fu_128_n_34;
  wire \i_fu_70[0]_i_3_n_9 ;
  wire [11:0]i_fu_70_reg;
  wire \i_fu_70_reg[0]_i_2_n_10 ;
  wire \i_fu_70_reg[0]_i_2_n_11 ;
  wire \i_fu_70_reg[0]_i_2_n_12 ;
  wire \i_fu_70_reg[0]_i_2_n_13 ;
  wire \i_fu_70_reg[0]_i_2_n_14 ;
  wire \i_fu_70_reg[0]_i_2_n_15 ;
  wire \i_fu_70_reg[0]_i_2_n_16 ;
  wire \i_fu_70_reg[0]_i_2_n_9 ;
  wire \i_fu_70_reg[4]_i_1_n_10 ;
  wire \i_fu_70_reg[4]_i_1_n_11 ;
  wire \i_fu_70_reg[4]_i_1_n_12 ;
  wire \i_fu_70_reg[4]_i_1_n_13 ;
  wire \i_fu_70_reg[4]_i_1_n_14 ;
  wire \i_fu_70_reg[4]_i_1_n_15 ;
  wire \i_fu_70_reg[4]_i_1_n_16 ;
  wire \i_fu_70_reg[4]_i_1_n_9 ;
  wire \i_fu_70_reg[8]_i_1_n_10 ;
  wire \i_fu_70_reg[8]_i_1_n_11 ;
  wire \i_fu_70_reg[8]_i_1_n_12 ;
  wire \i_fu_70_reg[8]_i_1_n_13 ;
  wire \i_fu_70_reg[8]_i_1_n_14 ;
  wire \i_fu_70_reg[8]_i_1_n_15 ;
  wire \i_fu_70_reg[8]_i_1_n_16 ;
  wire \icmp_ln3231_reg_201_reg_n_9_[0] ;
  wire \icmp_ln3233_reg_223_reg[0] ;
  wire load_p1;
  wire load_p1_0;
  wire \mOutPtr_reg[0] ;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TREADY_0;
  wire m_axis_video_TREADY_int_regslice;
  wire out420_empty_n;
  wire p_6_in;
  wire p_6_in_0;
  wire p_9_in;
  wire push;
  wire [11:0]rows_reg_186;
  wire \sof_2_reg_141_reg[0] ;
  wire \sof_reg_86_reg_n_9_[0] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire [1:0]\state_reg[1] ;
  wire [12:0]sub_fu_143_p2;
  wire [12:0]sub_reg_196;
  wire v_mix_422_to_420_false_U0_ap_start;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2__1_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_70_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln3231_reg_209[0]_i_1 
       (.I0(\icmp_ln3231_reg_201_reg_n_9_[0] ),
        .I1(\sof_reg_86_reg_n_9_[0] ),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .I3(and_ln3231_reg_209),
        .O(\and_ln3231_reg_209[0]_i_1_n_9 ));
  FDRE \and_ln3231_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln3231_reg_209[0]_i_1_n_9 ),
        .Q(and_ln3231_reg_209),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \ap_CS_fsm[0]_i_1__18 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\ap_CS_fsm_reg_n_9_[0] ),
        .I3(ap_done_reg),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_3__1 
       (.I0(i_fu_70_reg[9]),
        .I1(rows_reg_186[9]),
        .I2(i_fu_70_reg[10]),
        .I3(rows_reg_186[10]),
        .I4(rows_reg_186[11]),
        .I5(i_fu_70_reg[11]),
        .O(\ap_CS_fsm[0]_i_3__1_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_4__2 
       (.I0(i_fu_70_reg[6]),
        .I1(rows_reg_186[6]),
        .I2(i_fu_70_reg[7]),
        .I3(rows_reg_186[7]),
        .I4(rows_reg_186[8]),
        .I5(i_fu_70_reg[8]),
        .O(\ap_CS_fsm[0]_i_4__2_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_5__2 
       (.I0(i_fu_70_reg[3]),
        .I1(rows_reg_186[3]),
        .I2(i_fu_70_reg[4]),
        .I3(rows_reg_186[4]),
        .I4(rows_reg_186[5]),
        .I5(i_fu_70_reg[5]),
        .O(\ap_CS_fsm[0]_i_5__2_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_6__2 
       (.I0(i_fu_70_reg[0]),
        .I1(rows_reg_186[0]),
        .I2(i_fu_70_reg[1]),
        .I3(rows_reg_186[1]),
        .I4(rows_reg_186[2]),
        .I5(i_fu_70_reg[2]),
        .O(\ap_CS_fsm[0]_i_6__2_n_9 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[1]_i_1__16 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(ap_done_reg),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[0]_i_2__1_n_10 ,\ap_CS_fsm_reg[0]_i_2__1_n_11 ,\ap_CS_fsm_reg[0]_i_2__1_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_3__1_n_9 ,\ap_CS_fsm[0]_i_4__2_n_9 ,\ap_CS_fsm[0]_i_5__2_n_9 ,\ap_CS_fsm[0]_i_6__2_n_9 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    ap_done_reg_i_1
       (.I0(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .I3(CO),
        .O(ap_done_reg_i_1_n_9));
  LUT4 #(
    .INIT(16'h80FF)) 
    ap_done_reg_i_2
       (.I0(\data_p2_reg[0]_1 ),
        .I1(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg_0),
        .I2(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .I3(ap_rst_n),
        .O(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_9),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT5 #(
    .INIT(32'h0000FFEA)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_i_1
       (.I0(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready),
        .O(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg));
  FDRE \cols_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_33),
        .Q(cols_reg_191[0]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_23),
        .Q(cols_reg_191[10]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_22),
        .Q(cols_reg_191[11]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_32),
        .Q(cols_reg_191[1]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_31),
        .Q(cols_reg_191[2]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_30),
        .Q(cols_reg_191[3]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_29),
        .Q(cols_reg_191[4]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_28),
        .Q(cols_reg_191[5]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_27),
        .Q(cols_reg_191[6]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_26),
        .Q(cols_reg_191[7]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_25),
        .Q(cols_reg_191[8]),
        .R(1'b0));
  FDRE \cols_reg_191_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_1_fu_128_n_24),
        .Q(cols_reg_191[9]),
        .R(1'b0));
  main_design_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98
       (.CO(CO),
        .D(D),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_1 ),
        .\FSM_sequential_state_reg[0]_2 (\FSM_sequential_state_reg[0]_2 ),
        .Q(Q),
        .and_ln3231_reg_209(and_ln3231_reg_209),
        .\ap_CS_fsm_reg[1] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_25),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_0 ({\ap_CS_fsm_reg[3]_0 ,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_NS_fsm[3:2]),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .axi_last_fu_177_p2_carry__0_0(sub_reg_196),
        .\axi_last_reg_227_reg[0]_0 (\axi_last_reg_227_reg[0] ),
        .data_p2(data_p2),
        .data_p2_1(data_p2_1),
        .\data_p2_reg[0] (\data_p2_reg[0] ),
        .\data_p2_reg[0]_0 (\data_p2_reg[0]_0 ),
        .\data_p2_reg[0]_1 (\data_p2_reg[0]_1 ),
        .empty_n_reg(empty_n_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_28),
        .grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST),
        .grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER),
        .icmp_ln3233_fu_161_p2_carry_0(cols_reg_191),
        .\icmp_ln3233_reg_223_reg[0]_0 (\icmp_ln3233_reg_223_reg[0] ),
        .load_p1(load_p1),
        .load_p1_0(load_p1_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_0(m_axis_video_TREADY_0),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out420_empty_n(out420_empty_n),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .\sof_2_reg_141_reg[0]_0 (\sof_2_reg_141_reg[0] ),
        .\sof_2_reg_141_reg[0]_1 (\sof_reg_86_reg_n_9_[0] ),
        .\state_reg[1] (\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_28),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .R(ap_done_cache_reg));
  main_design_v_mix_0_0_reg_unsigned_short_1 grp_reg_unsigned_short_1_fu_122
       (.E(grp_reg_unsigned_short_1_fu_122_ap_ce),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\d_read_reg_26_reg[11]_0 (d_read_reg_26),
        .\d_read_reg_26_reg[11]_1 (\d_read_reg_26_reg[11]_0 ));
  main_design_v_mix_0_0_reg_unsigned_short_1_91 grp_reg_unsigned_short_1_fu_128
       (.D(sub_fu_143_p2),
        .E(grp_reg_unsigned_short_1_fu_122_ap_ce),
        .Q({grp_reg_unsigned_short_1_fu_128_n_22,grp_reg_unsigned_short_1_fu_128_n_23,grp_reg_unsigned_short_1_fu_128_n_24,grp_reg_unsigned_short_1_fu_128_n_25,grp_reg_unsigned_short_1_fu_128_n_26,grp_reg_unsigned_short_1_fu_128_n_27,grp_reg_unsigned_short_1_fu_128_n_28,grp_reg_unsigned_short_1_fu_128_n_29,grp_reg_unsigned_short_1_fu_128_n_30,grp_reg_unsigned_short_1_fu_128_n_31,grp_reg_unsigned_short_1_fu_128_n_32,grp_reg_unsigned_short_1_fu_128_n_33}),
        .\ap_CS_fsm_reg[1] (grp_reg_unsigned_short_1_fu_128_n_34),
        .ap_clk(ap_clk),
        .\d_read_reg_26_reg[11]_0 (\d_read_reg_26_reg[11] ),
        .\icmp_ln3231_reg_201_reg[0] (ap_CS_fsm_state2),
        .\icmp_ln3231_reg_201_reg[0]_0 (\icmp_ln3231_reg_201_reg_n_9_[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_70[0]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(CO),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_70[0]_i_3 
       (.I0(i_fu_70_reg[0]),
        .O(\i_fu_70[0]_i_3_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[0]_i_2_n_16 ),
        .Q(i_fu_70_reg[0]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_70_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_70_reg[0]_i_2_n_9 ,\i_fu_70_reg[0]_i_2_n_10 ,\i_fu_70_reg[0]_i_2_n_11 ,\i_fu_70_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_70_reg[0]_i_2_n_13 ,\i_fu_70_reg[0]_i_2_n_14 ,\i_fu_70_reg[0]_i_2_n_15 ,\i_fu_70_reg[0]_i_2_n_16 }),
        .S({i_fu_70_reg[3:1],\i_fu_70[0]_i_3_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[8]_i_1_n_14 ),
        .Q(i_fu_70_reg[10]),
        .R(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[8]_i_1_n_13 ),
        .Q(i_fu_70_reg[11]),
        .R(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[0]_i_2_n_15 ),
        .Q(i_fu_70_reg[1]),
        .R(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[0]_i_2_n_14 ),
        .Q(i_fu_70_reg[2]),
        .R(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[0]_i_2_n_13 ),
        .Q(i_fu_70_reg[3]),
        .R(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[4]_i_1_n_16 ),
        .Q(i_fu_70_reg[4]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_70_reg[4]_i_1 
       (.CI(\i_fu_70_reg[0]_i_2_n_9 ),
        .CO({\i_fu_70_reg[4]_i_1_n_9 ,\i_fu_70_reg[4]_i_1_n_10 ,\i_fu_70_reg[4]_i_1_n_11 ,\i_fu_70_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_70_reg[4]_i_1_n_13 ,\i_fu_70_reg[4]_i_1_n_14 ,\i_fu_70_reg[4]_i_1_n_15 ,\i_fu_70_reg[4]_i_1_n_16 }),
        .S(i_fu_70_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[4]_i_1_n_15 ),
        .Q(i_fu_70_reg[5]),
        .R(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[4]_i_1_n_14 ),
        .Q(i_fu_70_reg[6]),
        .R(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[4]_i_1_n_13 ),
        .Q(i_fu_70_reg[7]),
        .R(ap_NS_fsm[1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[8]_i_1_n_16 ),
        .Q(i_fu_70_reg[8]),
        .R(ap_NS_fsm[1]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_70_reg[8]_i_1 
       (.CI(\i_fu_70_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_70_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_70_reg[8]_i_1_n_10 ,\i_fu_70_reg[8]_i_1_n_11 ,\i_fu_70_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_70_reg[8]_i_1_n_13 ,\i_fu_70_reg[8]_i_1_n_14 ,\i_fu_70_reg[8]_i_1_n_15 ,\i_fu_70_reg[8]_i_1_n_16 }),
        .S(i_fu_70_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .D(\i_fu_70_reg[8]_i_1_n_15 ),
        .Q(i_fu_70_reg[9]),
        .R(ap_NS_fsm[1]));
  FDRE \icmp_ln3231_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_1_fu_128_n_34),
        .Q(\icmp_ln3231_reg_201_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2__12 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(CO),
        .O(MultiPixStream2AXIvideo_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    \mOutPtr[1]_i_3__5 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(CO),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(v_mix_422_to_420_false_U0_ap_start),
        .I5(start_once_reg),
        .O(p_6_in_0));
  FDRE \rows_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[0]),
        .Q(rows_reg_186[0]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[10]),
        .Q(rows_reg_186[10]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[11]),
        .Q(rows_reg_186[11]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[1]),
        .Q(rows_reg_186[1]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[2]),
        .Q(rows_reg_186[2]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[3]),
        .Q(rows_reg_186[3]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[4]),
        .Q(rows_reg_186[4]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[5]),
        .Q(rows_reg_186[5]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[6]),
        .Q(rows_reg_186[6]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[7]),
        .Q(rows_reg_186[7]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[8]),
        .Q(rows_reg_186[8]),
        .R(1'b0));
  FDRE \rows_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_26[9]),
        .Q(rows_reg_186[9]),
        .R(1'b0));
  FDRE \sof_reg_86_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_25),
        .Q(\sof_reg_86_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \sub_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[0]),
        .Q(sub_reg_196[0]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[10]),
        .Q(sub_reg_196[10]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[11]),
        .Q(sub_reg_196[11]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[12]),
        .Q(sub_reg_196[12]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[1]),
        .Q(sub_reg_196[1]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[2]),
        .Q(sub_reg_196[2]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[3]),
        .Q(sub_reg_196[3]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[4]),
        .Q(sub_reg_196[4]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[5]),
        .Q(sub_reg_196[5]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[6]),
        .Q(sub_reg_196[6]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[7]),
        .Q(sub_reg_196[7]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[8]),
        .Q(sub_reg_196[8]),
        .R(1'b0));
  FDRE \sub_reg_196_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_143_p2[9]),
        .Q(sub_reg_196[9]),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3
   (grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST,
    D,
    E,
    \FSM_sequential_state_reg[0] ,
    load_p1,
    \sof_2_reg_141_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_0 ,
    load_p1_0,
    \axi_last_reg_227_reg[0]_0 ,
    m_axis_video_TREADY_0,
    empty_n_reg,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln3233_reg_223_reg[0]_0 ,
    p_9_in,
    p_6_in,
    \ap_CS_fsm_reg[1] ,
    ap_done_cache_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    m_axis_video_TREADY,
    \FSM_sequential_state_reg[0]_1 ,
    \data_p2_reg[0] ,
    data_p2,
    \FSM_sequential_state_reg[0]_2 ,
    \data_p2_reg[0]_0 ,
    data_p2_1,
    \state_reg[1] ,
    out420_empty_n,
    \data_p2_reg[0]_1 ,
    m_axis_video_TREADY_int_regslice,
    \ap_CS_fsm_reg[3]_0 ,
    push,
    \mOutPtr_reg[0] ,
    \sof_2_reg_141_reg[0]_1 ,
    and_ln3231_reg_209,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
    ap_rst_n,
    axi_last_fu_177_p2_carry__0_0,
    icmp_ln3233_fu_161_p2_carry_0,
    CO);
  output grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  output grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST;
  output [0:0]D;
  output [0:0]E;
  output [0:0]\FSM_sequential_state_reg[0] ;
  output load_p1;
  output \sof_2_reg_141_reg[0]_0 ;
  output [0:0]\FSM_sequential_state_reg[0]_0 ;
  output load_p1_0;
  output \axi_last_reg_227_reg[0]_0 ;
  output [0:0]m_axis_video_TREADY_0;
  output [0:0]empty_n_reg;
  output \ap_CS_fsm_reg[3] ;
  output \icmp_ln3233_reg_223_reg[0]_0 ;
  output p_9_in;
  output p_6_in;
  output \ap_CS_fsm_reg[1] ;
  output [1:0]ap_done_cache_reg;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [1:0]Q;
  input m_axis_video_TREADY;
  input [1:0]\FSM_sequential_state_reg[0]_1 ;
  input \data_p2_reg[0] ;
  input data_p2;
  input [1:0]\FSM_sequential_state_reg[0]_2 ;
  input \data_p2_reg[0]_0 ;
  input data_p2_1;
  input [1:0]\state_reg[1] ;
  input out420_empty_n;
  input [0:0]\data_p2_reg[0]_1 ;
  input m_axis_video_TREADY_int_regslice;
  input [2:0]\ap_CS_fsm_reg[3]_0 ;
  input push;
  input \mOutPtr_reg[0] ;
  input \sof_2_reg_141_reg[0]_1 ;
  input and_ln3231_reg_209;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0;
  input ap_rst_n;
  input [12:0]axi_last_fu_177_p2_carry__0_0;
  input [11:0]icmp_ln3233_fu_161_p2_carry_0;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_state_reg[0] ;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire [1:0]\FSM_sequential_state_reg[0]_1 ;
  wire [1:0]\FSM_sequential_state_reg[0]_2 ;
  wire [1:0]Q;
  wire and_ln3231_reg_209;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire [2:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [1:0]ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__18_n_9;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_j_1;
  wire axi_last_fu_177_p2;
  wire [12:0]axi_last_fu_177_p2_carry__0_0;
  wire axi_last_fu_177_p2_carry__0_i_1_n_9;
  wire axi_last_fu_177_p2_carry_n_10;
  wire axi_last_fu_177_p2_carry_n_11;
  wire axi_last_fu_177_p2_carry_n_12;
  wire axi_last_fu_177_p2_carry_n_9;
  wire \axi_last_reg_227[0]_i_1_n_9 ;
  wire \axi_last_reg_227_reg[0]_0 ;
  wire data_p2;
  wire data_p2_1;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire [0:0]\data_p2_reg[0]_1 ;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  wire icmp_ln3233_fu_161_p2;
  wire [11:0]icmp_ln3233_fu_161_p2_carry_0;
  wire icmp_ln3233_fu_161_p2_carry_n_10;
  wire icmp_ln3233_fu_161_p2_carry_n_11;
  wire icmp_ln3233_fu_161_p2_carry_n_12;
  wire \icmp_ln3233_reg_223_reg[0]_0 ;
  wire \icmp_ln3233_reg_223_reg_n_9_[0] ;
  wire [11:0]j_2_fu_167_p2;
  wire j_2_fu_167_p2_carry__0_n_10;
  wire j_2_fu_167_p2_carry__0_n_11;
  wire j_2_fu_167_p2_carry__0_n_12;
  wire j_2_fu_167_p2_carry__0_n_9;
  wire j_2_fu_167_p2_carry__1_n_11;
  wire j_2_fu_167_p2_carry__1_n_12;
  wire j_2_fu_167_p2_carry_n_10;
  wire j_2_fu_167_p2_carry_n_11;
  wire j_2_fu_167_p2_carry_n_12;
  wire j_2_fu_167_p2_carry_n_9;
  wire j_fu_84;
  wire \j_fu_84_reg_n_9_[0] ;
  wire \j_fu_84_reg_n_9_[10] ;
  wire \j_fu_84_reg_n_9_[11] ;
  wire \j_fu_84_reg_n_9_[1] ;
  wire \j_fu_84_reg_n_9_[2] ;
  wire \j_fu_84_reg_n_9_[3] ;
  wire \j_fu_84_reg_n_9_[4] ;
  wire \j_fu_84_reg_n_9_[5] ;
  wire \j_fu_84_reg_n_9_[6] ;
  wire \j_fu_84_reg_n_9_[7] ;
  wire \j_fu_84_reg_n_9_[8] ;
  wire \j_fu_84_reg_n_9_[9] ;
  wire load_p1;
  wire load_p1_0;
  wire \mOutPtr_reg[0] ;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TREADY_0;
  wire m_axis_video_TREADY_int_regslice;
  wire out420_empty_n;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire \sof_2_reg_141_reg[0]_0 ;
  wire \sof_2_reg_141_reg[0]_1 ;
  wire [1:0]\state_reg[1] ;
  wire [3:0]NLW_axi_last_fu_177_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_axi_last_fu_177_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_fu_177_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln3233_fu_161_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_j_2_fu_167_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_j_2_fu_167_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0202060202020202)) 
    \FSM_sequential_state[0]_i_1__10 
       (.I0(\FSM_sequential_state_reg[0]_2 [0]),
        .I1(\FSM_sequential_state_reg[0]_2 [1]),
        .I2(m_axis_video_TREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0202060202020202)) 
    \FSM_sequential_state[0]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(m_axis_video_TREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I5(ap_block_pp0_stage0_subdone),
        .O(D));
  LUT6 #(
    .INIT(64'h0202060202020202)) 
    \FSM_sequential_state[0]_i_1__9 
       (.I0(\FSM_sequential_state_reg[0]_1 [0]),
        .I1(\FSM_sequential_state_reg[0]_1 [1]),
        .I2(m_axis_video_TREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\FSM_sequential_state_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__18
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__18_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__18_n_9),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  CARRY4 axi_last_fu_177_p2_carry
       (.CI(1'b0),
        .CO({axi_last_fu_177_p2_carry_n_9,axi_last_fu_177_p2_carry_n_10,axi_last_fu_177_p2_carry_n_11,axi_last_fu_177_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_fu_177_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}));
  CARRY4 axi_last_fu_177_p2_carry__0
       (.CI(axi_last_fu_177_p2_carry_n_9),
        .CO({NLW_axi_last_fu_177_p2_carry__0_CO_UNCONNECTED[3:1],axi_last_fu_177_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_fu_177_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,axi_last_fu_177_p2_carry__0_i_1_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    axi_last_fu_177_p2_carry__0_i_1
       (.I0(axi_last_fu_177_p2_carry__0_0[12]),
        .O(axi_last_fu_177_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_reg_227[0]_i_1 
       (.I0(axi_last_fu_177_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST),
        .O(\axi_last_reg_227[0]_i_1_n_9 ));
  FDRE \axi_last_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_227[0]_i_1_n_9 ),
        .Q(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2272222200100000)) 
    \data_p1[0]_i_2__5 
       (.I0(\FSM_sequential_state_reg[0]_1 [0]),
        .I1(\FSM_sequential_state_reg[0]_1 [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(m_axis_video_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'h2272222200100000)) 
    \data_p1[0]_i_2__6 
       (.I0(\FSM_sequential_state_reg[0]_2 [0]),
        .I1(\FSM_sequential_state_reg[0]_2 [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(m_axis_video_TREADY),
        .O(load_p1_0));
  LUT6 #(
    .INIT(64'h2272222200100000)) 
    \data_p1[23]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(m_axis_video_TREADY),
        .O(E));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[0]_i_1__5 
       (.I0(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER),
        .I1(\data_p2_reg[0] ),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(data_p2),
        .O(\sof_2_reg_141_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \data_p2[0]_i_1__6 
       (.I0(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST),
        .I1(\data_p2_reg[0]_0 ),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(data_p2_1),
        .O(\axi_last_reg_227_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \data_p2[23]_i_1__2 
       (.I0(out420_empty_n),
        .I1(\data_p2_reg[0]_1 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(\ap_CS_fsm_reg[3]_0 [2]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .O(empty_n_reg));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_92 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln3233_fu_161_p2),
        .D(j_2_fu_167_p2[0]),
        .E(j_fu_84),
        .Q({\j_fu_84_reg_n_9_[11] ,\j_fu_84_reg_n_9_[10] ,\j_fu_84_reg_n_9_[9] ,\j_fu_84_reg_n_9_[8] ,\j_fu_84_reg_n_9_[7] ,\j_fu_84_reg_n_9_[6] ,\j_fu_84_reg_n_9_[5] ,\j_fu_84_reg_n_9_[4] ,\j_fu_84_reg_n_9_[3] ,\j_fu_84_reg_n_9_[2] ,\j_fu_84_reg_n_9_[1] ,\j_fu_84_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .and_ln3231_reg_209(and_ln3231_reg_209),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_done_cache_reg_2(\data_p2_reg[0]_1 ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_j_1(ap_sig_allocacmp_j_1),
        .axi_last_fu_177_p2_carry(axi_last_fu_177_p2_carry__0_0[11:0]),
        .\cols_reg_191_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_1(CO),
        .grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER),
        .icmp_ln3233_fu_161_p2_carry(icmp_ln3233_fu_161_p2_carry_0),
        .\icmp_ln3233_reg_223_reg[0] (flow_control_loop_pipe_sequential_init_U_n_10),
        .\icmp_ln3233_reg_223_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_39),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out420_empty_n(out420_empty_n),
        .\sof_2_reg_141_reg[0] (\sof_2_reg_141_reg[0]_1 ),
        .\sof_2_reg_141_reg[0]_0 (\icmp_ln3233_reg_223_reg_n_9_[0] ));
  CARRY4 icmp_ln3233_fu_161_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln3233_fu_161_p2,icmp_ln3233_fu_161_p2_carry_n_10,icmp_ln3233_fu_161_p2_carry_n_11,icmp_ln3233_fu_161_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln3233_fu_161_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}));
  FDRE \icmp_ln3233_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_2_fu_167_p2_carry
       (.CI(1'b0),
        .CO({j_2_fu_167_p2_carry_n_9,j_2_fu_167_p2_carry_n_10,j_2_fu_167_p2_carry_n_11,j_2_fu_167_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_j_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_167_p2[4:1]),
        .S(ap_sig_allocacmp_j_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_2_fu_167_p2_carry__0
       (.CI(j_2_fu_167_p2_carry_n_9),
        .CO({j_2_fu_167_p2_carry__0_n_9,j_2_fu_167_p2_carry__0_n_10,j_2_fu_167_p2_carry__0_n_11,j_2_fu_167_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_167_p2[8:5]),
        .S(ap_sig_allocacmp_j_1[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_2_fu_167_p2_carry__1
       (.CI(j_2_fu_167_p2_carry__0_n_9),
        .CO({NLW_j_2_fu_167_p2_carry__1_CO_UNCONNECTED[3:2],j_2_fu_167_p2_carry__1_n_11,j_2_fu_167_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_2_fu_167_p2_carry__1_O_UNCONNECTED[3],j_2_fu_167_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_j_1[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[0]),
        .Q(\j_fu_84_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[10]),
        .Q(\j_fu_84_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[11]),
        .Q(\j_fu_84_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[1]),
        .Q(\j_fu_84_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[2]),
        .Q(\j_fu_84_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[3]),
        .Q(\j_fu_84_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[4]),
        .Q(\j_fu_84_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[5]),
        .Q(\j_fu_84_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[6]),
        .Q(\j_fu_84_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[7]),
        .Q(\j_fu_84_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[8]),
        .Q(\j_fu_84_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_84),
        .D(j_2_fu_167_p2[9]),
        .Q(\j_fu_84_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__35 
       (.I0(\ap_CS_fsm_reg[3]_0 [2]),
        .I1(\icmp_ln3233_reg_223_reg[0]_0 ),
        .I2(out420_empty_n),
        .I3(push),
        .I4(\mOutPtr_reg[0] ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__14 
       (.I0(push),
        .I1(\ap_CS_fsm_reg[3]_0 [2]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out420_empty_n),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \mOutPtr[2]_i_3__14 
       (.I0(\ap_CS_fsm_reg[3]_0 [2]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out420_empty_n),
        .I5(push),
        .O(p_6_in));
  FDRE \sof_2_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \state[0]_i_2 
       (.I0(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[3]_0 [2]),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(\data_p2_reg[0]_1 ),
        .I5(out420_empty_n),
        .O(\icmp_ln3233_reg_223_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEAEEEEEFFFFFFFF)) 
    \state[1]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(\state_reg[1] [1]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\icmp_ln3233_reg_223_reg_n_9_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\state_reg[1] [0]),
        .O(m_axis_video_TREADY_0));
endmodule

module main_design_v_mix_0_0_VMixHlsDataFlowFunction
   (D,
    E,
    \FSM_sequential_state_reg[0] ,
    load_p1,
    \sof_2_reg_141_reg[0] ,
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
    \FSM_sequential_state_reg[0]_0 ,
    load_p1_0,
    \axi_last_reg_227_reg[0] ,
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg,
    ap_rst_n_0,
    s_axis_video_TREADY_int_regslice,
    s_axis_video1_TREADY_int_regslice,
    s_axis_video2_TREADY_int_regslice,
    SR,
    \ap_CS_fsm_reg[3] ,
    m_axis_video_TREADY_0,
    empty_n_reg,
    \icmp_ln3233_reg_223_reg[0] ,
    \addr_reg[0] ,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[1][23] ,
    \SRL_SIG_reg[1][7] ,
    Q,
    m_axis_video_TREADY,
    \FSM_sequential_state_reg[0]_1 ,
    \data_p2_reg[0] ,
    data_p2,
    \FSM_sequential_state_reg[0]_2 ,
    \data_p2_reg[0]_0 ,
    data_p2_1,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
    ap_rst_n,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg,
    \data_p2_reg[0]_1 ,
    \SRL_SIG_reg[1][0] ,
    \sof_reg_83_reg[0] ,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
    \state_reg[1] ,
    m_axis_video_TREADY_int_regslice,
    \axi_data_fu_92_reg[23] ,
    ap_clk,
    \d_read_reg_26_reg[11] ,
    \d_read_reg_26_reg[11]_0 ,
    HwReg_layerEnableFlag_4_fu_298,
    \axi_data_fu_92_reg[23]_0 ,
    s_axis_video_TLAST_int_regslice,
    s_axis_video_TUSER_int_regslice,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 ,
    \axi_data_3_fu_92_reg[23] ,
    s_axis_video1_TLAST_int_regslice,
    HwReg_layerEnableFlag_reg_1156,
    s_axis_video1_TUSER_int_regslice,
    \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] ,
    \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] ,
    \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] ,
    \SRL_SIG_reg[0][15]_1 ,
    \SRL_SIG_reg[0][15]_2 ,
    \SRL_SIG_reg[1][0]_0 ,
    s_axis_video2_TLAST_int_regslice,
    HwReg_layerEnableFlag_3_fu_294,
    s_axis_video2_TUSER_int_regslice,
    \SRL_SIG_reg[0][2] ,
    \layerStartX_reg_309_reg[15] ,
    \layerStartX_reg_263_reg[15] ,
    \layerStartY_reg_303_reg[15] ,
    \layerStartY_reg_257_reg[15] ,
    \shl_ln450_reg_325[15]_i_2 ,
    \shl_ln450_reg_274[15]_i_2 );
  output [0:0]D;
  output [0:0]E;
  output [0:0]\FSM_sequential_state_reg[0] ;
  output load_p1;
  output \sof_2_reg_141_reg[0] ;
  output grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  output [0:0]\FSM_sequential_state_reg[0]_0 ;
  output load_p1_0;
  output \axi_last_reg_227_reg[0] ;
  output grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST;
  output ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg;
  output ap_rst_n_0;
  output s_axis_video_TREADY_int_regslice;
  output s_axis_video1_TREADY_int_regslice;
  output s_axis_video2_TREADY_int_regslice;
  output [0:0]SR;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]m_axis_video_TREADY_0;
  output [0:0]empty_n_reg;
  output \icmp_ln3233_reg_223_reg[0] ;
  output \addr_reg[0] ;
  output [23:0]\SRL_SIG_reg[0][23] ;
  output [23:0]\SRL_SIG_reg[1][23] ;
  output [23:0]\SRL_SIG_reg[1][7] ;
  input [1:0]Q;
  input m_axis_video_TREADY;
  input [1:0]\FSM_sequential_state_reg[0]_1 ;
  input \data_p2_reg[0] ;
  input data_p2;
  input [1:0]\FSM_sequential_state_reg[0]_2 ;
  input \data_p2_reg[0]_0 ;
  input data_p2_1;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done;
  input ap_rst_n;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg;
  input [1:0]\data_p2_reg[0]_1 ;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [0:0]\sof_reg_83_reg[0] ;
  input grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  input [1:0]\state_reg[1] ;
  input m_axis_video_TREADY_int_regslice;
  input [23:0]\axi_data_fu_92_reg[23] ;
  input ap_clk;
  input [11:0]\d_read_reg_26_reg[11] ;
  input [11:0]\d_read_reg_26_reg[11]_0 ;
  input HwReg_layerEnableFlag_4_fu_298;
  input [23:0]\axi_data_fu_92_reg[23]_0 ;
  input s_axis_video_TLAST_int_regslice;
  input s_axis_video_TUSER_int_regslice;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input [23:0]\axi_data_3_fu_92_reg[23] ;
  input s_axis_video1_TLAST_int_regslice;
  input HwReg_layerEnableFlag_reg_1156;
  input s_axis_video1_TUSER_int_regslice;
  input [7:0]\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] ;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;
  input [15:0]\SRL_SIG_reg[0][15]_2 ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input s_axis_video2_TLAST_int_regslice;
  input HwReg_layerEnableFlag_3_fu_294;
  input s_axis_video2_TUSER_int_regslice;
  input [2:0]\SRL_SIG_reg[0][2] ;
  input [15:0]\layerStartX_reg_309_reg[15] ;
  input [15:0]\layerStartX_reg_263_reg[15] ;
  input [15:0]\layerStartY_reg_303_reg[15] ;
  input [15:0]\layerStartY_reg_257_reg[15] ;
  input [7:0]\shl_ln450_reg_325[15]_i_2 ;
  input [7:0]\shl_ln450_reg_274[15]_i_2 ;

  wire AXIvideo2MultiPixStream_1_U0_n_11;
  wire AXIvideo2MultiPixStream_1_U0_n_19;
  wire [23:0]AXIvideo2MultiPixStream_1_U0_srcLayer0_din;
  wire AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  wire AXIvideo2MultiPixStream_5_U0_n_36;
  wire [23:0]AXIvideo2MultiPixStream_5_U0_srcLayer1_din;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_n_35;
  wire AXIvideo2MultiPixStream_U0_n_38;
  wire [23:0]AXIvideo2MultiPixStream_U0_srcLayer2_din;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_state_reg[0] ;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire [1:0]\FSM_sequential_state_reg[0]_1 ;
  wire [1:0]\FSM_sequential_state_reg[0]_2 ;
  wire HwReg_layerEnableFlag_0_val_c13_U_n_13;
  wire HwReg_layerEnableFlag_0_val_c13_U_n_14;
  wire HwReg_layerEnableFlag_0_val_c13_U_n_9;
  wire HwReg_layerEnableFlag_0_val_c13_empty_n;
  wire HwReg_layerEnableFlag_0_val_c13_full_n;
  wire HwReg_layerEnableFlag_0_val_c14_U_n_13;
  wire HwReg_layerEnableFlag_0_val_c14_U_n_14;
  wire HwReg_layerEnableFlag_0_val_c14_U_n_9;
  wire HwReg_layerEnableFlag_0_val_c14_empty_n;
  wire HwReg_layerEnableFlag_0_val_c14_full_n;
  wire HwReg_layerEnableFlag_0_val_c_U_n_13;
  wire HwReg_layerEnableFlag_0_val_c_U_n_9;
  wire HwReg_layerEnableFlag_0_val_c_empty_n;
  wire HwReg_layerEnableFlag_0_val_c_full_n;
  wire HwReg_layerEnableFlag_1_val_c15_U_n_13;
  wire HwReg_layerEnableFlag_1_val_c15_U_n_9;
  wire HwReg_layerEnableFlag_1_val_c15_dout;
  wire HwReg_layerEnableFlag_1_val_c15_empty_n;
  wire HwReg_layerEnableFlag_1_val_c15_full_n;
  wire HwReg_layerEnableFlag_1_val_c16_U_n_13;
  wire HwReg_layerEnableFlag_1_val_c16_U_n_9;
  wire HwReg_layerEnableFlag_1_val_c16_dout;
  wire HwReg_layerEnableFlag_1_val_c16_empty_n;
  wire HwReg_layerEnableFlag_1_val_c16_full_n;
  wire HwReg_layerEnableFlag_1_val_c17_U_n_12;
  wire HwReg_layerEnableFlag_1_val_c17_dout;
  wire HwReg_layerEnableFlag_1_val_c17_empty_n;
  wire HwReg_layerEnableFlag_1_val_c17_full_n;
  wire HwReg_layerEnableFlag_1_val_c_U_n_9;
  wire HwReg_layerEnableFlag_1_val_c_dout;
  wire HwReg_layerEnableFlag_1_val_c_empty_n;
  wire HwReg_layerEnableFlag_1_val_c_full_n;
  wire HwReg_layerEnableFlag_2_val_c18_U_n_13;
  wire HwReg_layerEnableFlag_2_val_c18_U_n_9;
  wire HwReg_layerEnableFlag_2_val_c18_dout;
  wire HwReg_layerEnableFlag_2_val_c18_empty_n;
  wire HwReg_layerEnableFlag_2_val_c18_full_n;
  wire HwReg_layerEnableFlag_2_val_c19_U_n_13;
  wire HwReg_layerEnableFlag_2_val_c19_U_n_9;
  wire HwReg_layerEnableFlag_2_val_c19_dout;
  wire HwReg_layerEnableFlag_2_val_c19_empty_n;
  wire HwReg_layerEnableFlag_2_val_c19_full_n;
  wire HwReg_layerEnableFlag_2_val_c20_U_n_12;
  wire HwReg_layerEnableFlag_2_val_c20_dout;
  wire HwReg_layerEnableFlag_2_val_c20_empty_n;
  wire HwReg_layerEnableFlag_2_val_c20_full_n;
  wire HwReg_layerEnableFlag_2_val_c_U_n_9;
  wire HwReg_layerEnableFlag_2_val_c_dout;
  wire HwReg_layerEnableFlag_2_val_c_empty_n;
  wire HwReg_layerEnableFlag_2_val_c_full_n;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire HwReg_layerEnableFlag_4_fu_298;
  wire HwReg_layerEnableFlag_reg_1156;
  wire HwReg_layerEnable_val16_c12_U_n_10;
  wire [2:0]HwReg_layerEnable_val16_c12_dout;
  wire HwReg_layerEnable_val16_c12_empty_n;
  wire [2:2]HwReg_layerEnable_val16_c_dout;
  wire HwReg_layerEnable_val16_c_empty_n;
  wire HwReg_layerEnable_val16_c_full_n;
  wire [15:0]HwReg_layerHeight_1_val_c29_dout;
  wire HwReg_layerHeight_1_val_c29_full_n;
  wire [15:0]HwReg_layerHeight_1_val_c30_dout;
  wire HwReg_layerHeight_1_val_c30_empty_n;
  wire HwReg_layerHeight_1_val_c30_full_n;
  wire [15:0]HwReg_layerHeight_1_val_c31_dout;
  wire HwReg_layerHeight_1_val_c31_empty_n;
  wire HwReg_layerHeight_1_val_c31_full_n;
  wire [15:0]HwReg_layerHeight_1_val_c32_dout;
  wire HwReg_layerHeight_1_val_c32_empty_n;
  wire HwReg_layerHeight_1_val_c32_full_n;
  wire HwReg_layerHeight_1_val_c_U_n_15;
  wire HwReg_layerHeight_1_val_c_U_n_16;
  wire HwReg_layerHeight_1_val_c_U_n_17;
  wire HwReg_layerHeight_1_val_c_U_n_24;
  wire HwReg_layerHeight_1_val_c_U_n_25;
  wire HwReg_layerHeight_1_val_c_U_n_26;
  wire HwReg_layerHeight_1_val_c_U_n_27;
  wire HwReg_layerHeight_1_val_c_U_n_28;
  wire HwReg_layerHeight_1_val_c_U_n_29;
  wire HwReg_layerHeight_1_val_c_U_n_30;
  wire HwReg_layerHeight_1_val_c_U_n_33;
  wire HwReg_layerHeight_1_val_c_U_n_34;
  wire HwReg_layerHeight_1_val_c_U_n_35;
  wire HwReg_layerHeight_1_val_c_U_n_36;
  wire HwReg_layerHeight_1_val_c_U_n_9;
  wire [10:0]HwReg_layerHeight_1_val_c_dout;
  wire HwReg_layerHeight_1_val_c_full_n;
  wire [15:0]HwReg_layerHeight_2_val_c33_dout;
  wire HwReg_layerHeight_2_val_c33_full_n;
  wire [15:0]HwReg_layerHeight_2_val_c34_dout;
  wire HwReg_layerHeight_2_val_c34_empty_n;
  wire HwReg_layerHeight_2_val_c34_full_n;
  wire [15:0]HwReg_layerHeight_2_val_c35_dout;
  wire HwReg_layerHeight_2_val_c35_empty_n;
  wire HwReg_layerHeight_2_val_c35_full_n;
  wire [15:0]HwReg_layerHeight_2_val_c36_dout;
  wire HwReg_layerHeight_2_val_c36_empty_n;
  wire HwReg_layerHeight_2_val_c36_full_n;
  wire HwReg_layerHeight_2_val_c_U_n_13;
  wire HwReg_layerHeight_2_val_c_U_n_14;
  wire HwReg_layerHeight_2_val_c_U_n_15;
  wire HwReg_layerHeight_2_val_c_U_n_26;
  wire HwReg_layerHeight_2_val_c_U_n_27;
  wire HwReg_layerHeight_2_val_c_U_n_28;
  wire HwReg_layerHeight_2_val_c_U_n_29;
  wire HwReg_layerHeight_2_val_c_U_n_30;
  wire HwReg_layerHeight_2_val_c_U_n_31;
  wire HwReg_layerHeight_2_val_c_U_n_32;
  wire HwReg_layerHeight_2_val_c_U_n_33;
  wire [14:0]HwReg_layerHeight_2_val_c_dout;
  wire HwReg_layerHeight_2_val_c_empty_n;
  wire HwReg_layerHeight_2_val_c_full_n;
  wire HwReg_layerScaleFactor_1_val25_c_U_n_22;
  wire HwReg_layerScaleFactor_1_val25_c_U_n_23;
  wire HwReg_layerScaleFactor_1_val25_c_U_n_38;
  wire HwReg_layerScaleFactor_1_val25_c_U_n_39;
  wire [3:1]HwReg_layerScaleFactor_1_val25_c_dout;
  wire HwReg_layerScaleFactor_1_val25_c_empty_n;
  wire HwReg_layerScaleFactor_1_val25_c_full_n;
  wire HwReg_layerScaleFactor_2_val26_c_U_n_25;
  wire HwReg_layerScaleFactor_2_val26_c_U_n_26;
  wire [3:1]HwReg_layerScaleFactor_2_val26_c_dout;
  wire HwReg_layerScaleFactor_2_val26_c_empty_n;
  wire HwReg_layerScaleFactor_2_val26_c_full_n;
  wire [15:0]HwReg_layerStartX_1_val17_c_dout;
  wire HwReg_layerStartX_1_val17_c_empty_n;
  wire HwReg_layerStartX_1_val17_c_full_n;
  wire [15:0]HwReg_layerStartX_2_val18_c_dout;
  wire HwReg_layerStartX_2_val18_c_full_n;
  wire [15:0]HwReg_layerStartY_1_val19_c_dout;
  wire HwReg_layerStartY_1_val19_c_empty_n;
  wire HwReg_layerStartY_1_val19_c_full_n;
  wire [15:0]HwReg_layerStartY_2_val20_c_dout;
  wire HwReg_layerStartY_2_val20_c_empty_n;
  wire [15:0]HwReg_layerWidth_1_val_c21_dout;
  wire HwReg_layerWidth_1_val_c21_empty_n;
  wire HwReg_layerWidth_1_val_c21_full_n;
  wire HwReg_layerWidth_1_val_c22_U_n_9;
  wire [15:0]HwReg_layerWidth_1_val_c22_dout;
  wire HwReg_layerWidth_1_val_c22_full_n;
  wire HwReg_layerWidth_1_val_c23_U_n_9;
  wire [15:0]HwReg_layerWidth_1_val_c23_dout;
  wire HwReg_layerWidth_1_val_c23_full_n;
  wire HwReg_layerWidth_1_val_c24_U_n_9;
  wire [15:0]HwReg_layerWidth_1_val_c24_dout;
  wire HwReg_layerWidth_1_val_c24_full_n;
  wire HwReg_layerWidth_1_val_c_U_n_14;
  wire HwReg_layerWidth_1_val_c_U_n_15;
  wire HwReg_layerWidth_1_val_c_U_n_16;
  wire HwReg_layerWidth_1_val_c_U_n_23;
  wire HwReg_layerWidth_1_val_c_U_n_24;
  wire HwReg_layerWidth_1_val_c_U_n_25;
  wire HwReg_layerWidth_1_val_c_U_n_26;
  wire HwReg_layerWidth_1_val_c_U_n_27;
  wire HwReg_layerWidth_1_val_c_U_n_28;
  wire HwReg_layerWidth_1_val_c_U_n_29;
  wire HwReg_layerWidth_1_val_c_U_n_32;
  wire HwReg_layerWidth_1_val_c_U_n_33;
  wire HwReg_layerWidth_1_val_c_U_n_34;
  wire HwReg_layerWidth_1_val_c_U_n_35;
  wire [10:0]HwReg_layerWidth_1_val_c_dout;
  wire HwReg_layerWidth_1_val_c_empty_n;
  wire HwReg_layerWidth_1_val_c_full_n;
  wire [15:0]HwReg_layerWidth_2_val_c25_dout;
  wire HwReg_layerWidth_2_val_c25_empty_n;
  wire HwReg_layerWidth_2_val_c25_full_n;
  wire HwReg_layerWidth_2_val_c26_U_n_9;
  wire [15:0]HwReg_layerWidth_2_val_c26_dout;
  wire HwReg_layerWidth_2_val_c26_full_n;
  wire HwReg_layerWidth_2_val_c27_U_n_9;
  wire [15:0]HwReg_layerWidth_2_val_c27_dout;
  wire HwReg_layerWidth_2_val_c27_full_n;
  wire HwReg_layerWidth_2_val_c28_U_n_9;
  wire [15:0]HwReg_layerWidth_2_val_c28_dout;
  wire HwReg_layerWidth_2_val_c28_full_n;
  wire HwReg_layerWidth_2_val_c_U_n_13;
  wire HwReg_layerWidth_2_val_c_U_n_14;
  wire HwReg_layerWidth_2_val_c_U_n_15;
  wire HwReg_layerWidth_2_val_c_U_n_26;
  wire HwReg_layerWidth_2_val_c_U_n_27;
  wire HwReg_layerWidth_2_val_c_U_n_28;
  wire HwReg_layerWidth_2_val_c_U_n_29;
  wire HwReg_layerWidth_2_val_c_U_n_30;
  wire HwReg_layerWidth_2_val_c_U_n_31;
  wire HwReg_layerWidth_2_val_c_U_n_32;
  wire HwReg_layerWidth_2_val_c_U_n_33;
  wire [14:0]HwReg_layerWidth_2_val_c_dout;
  wire HwReg_layerWidth_2_val_c_empty_n;
  wire HwReg_layerWidth_2_val_c_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_25;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0][15]_2 ;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire [2:0]\SRL_SIG_reg[0][2] ;
  wire [14:14]\SRL_SIG_reg[0]_34 ;
  wire [14:14]\SRL_SIG_reg[0]_36 ;
  wire [23:0]\SRL_SIG_reg[0]_6 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire [23:0]\SRL_SIG_reg[1][7] ;
  wire [14:14]\SRL_SIG_reg[1]_35 ;
  wire [14:14]\SRL_SIG_reg[1]_37 ;
  wire [23:0]\SRL_SIG_reg[1]_7 ;
  wire addr110_out;
  wire addr110_out_102;
  wire addr110_out_108;
  wire addr110_out_33;
  wire addr110_out_40;
  wire addr110_out_46;
  wire addr110_out_55;
  wire addr110_out_67;
  wire addr110_out_72;
  wire addr110_out_79;
  wire addr110_out_85;
  wire addr110_out_92;
  wire addr110_out_97;
  wire \addr_reg[0] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_21;
  wire ap_CS_fsm_state2_25;
  wire ap_CS_fsm_state2_50;
  wire ap_CS_fsm_state2_74;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_63;
  wire ap_CS_fsm_state3_73;
  wire ap_CS_fsm_state4;
  wire [1:1]ap_NS_fsm;
  wire [1:1]ap_NS_fsm_17;
  wire ap_clk;
  wire [7:0]\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready;
  wire ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready;
  wire ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg;
  wire [23:0]\axi_data_3_fu_92_reg[23] ;
  wire [23:0]\axi_data_fu_92_reg[23] ;
  wire [23:0]\axi_data_fu_92_reg[23]_0 ;
  wire \axi_last_reg_227_reg[0] ;
  wire [11:0]\d_read_reg_26_reg[11] ;
  wire [11:0]\d_read_reg_26_reg[11]_0 ;
  wire data_p2;
  wire data_p2_1;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire [1:0]\data_p2_reg[0]_1 ;
  wire [0:0]empty_n_reg;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire entry_proc_U0_n_10;
  wire entry_proc_U0_n_11;
  wire entry_proc_U0_n_12;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  wire \grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132/and_ln476_4_reg_221 ;
  wire \grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170/and_ln476_3_reg_392 ;
  wire icmp_ln1040_fu_79_p2;
  wire icmp_ln3231_1_fu_158_p2;
  wire \icmp_ln3233_reg_223_reg[0] ;
  wire icmp_ln463_fu_208_p2;
  wire icmp_ln463_fu_254_p2;
  wire icmp_ln506_fu_79_p2;
  wire icmp_ln716_fu_79_p2;
  wire icmp_ln74_fu_111_p2;
  wire icmp_ln74_fu_135_p2;
  wire [15:0]\layerStartX_reg_263_reg[15] ;
  wire [15:0]\layerStartX_reg_309_reg[15] ;
  wire [15:0]\layerStartY_reg_257_reg[15] ;
  wire [15:0]\layerStartY_reg_303_reg[15] ;
  wire load_p1;
  wire load_p1_0;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TREADY_0;
  wire m_axis_video_TREADY_int_regslice;
  wire out420_U_n_9;
  wire out420_empty_n;
  wire out420_full_n;
  wire out422_U_n_9;
  wire [23:0]out422_dout;
  wire out422_empty_n;
  wire out422_full_n;
  wire outLayer0_U_n_12;
  wire outLayer0_U_n_9;
  wire outLayer0_empty_n;
  wire outLayer0_full_n;
  wire outLayer1_U_n_12;
  wire outLayer1_U_n_13;
  wire outLayer1_U_n_14;
  wire outLayer1_U_n_15;
  wire outLayer1_U_n_16;
  wire outLayer1_U_n_17;
  wire outLayer1_U_n_18;
  wire outLayer1_U_n_19;
  wire outLayer1_U_n_20;
  wire outLayer1_U_n_21;
  wire outLayer1_U_n_22;
  wire outLayer1_U_n_23;
  wire outLayer1_U_n_24;
  wire outLayer1_U_n_25;
  wire outLayer1_U_n_26;
  wire outLayer1_U_n_27;
  wire outLayer1_U_n_28;
  wire outLayer1_U_n_29;
  wire outLayer1_U_n_30;
  wire outLayer1_U_n_31;
  wire outLayer1_U_n_32;
  wire outLayer1_U_n_33;
  wire outLayer1_U_n_34;
  wire outLayer1_U_n_35;
  wire outLayer1_U_n_9;
  wire outLayer1_empty_n;
  wire outLayer1_full_n;
  wire outLayer2_U_n_9;
  wire [23:0]outLayer2_dout;
  wire outLayer2_empty_n;
  wire outLayer2_full_n;
  wire outYuv_U_n_9;
  wire [23:0]outYuv_dout;
  wire outYuv_empty_n;
  wire outYuv_full_n;
  wire [0:0]p_1_out;
  wire [0:0]p_1_out_14;
  wire p_6_in;
  wire p_6_in_100;
  wire p_6_in_106;
  wire p_6_in_15;
  wire p_6_in_18;
  wire p_6_in_26;
  wire p_6_in_28;
  wire p_6_in_31;
  wire p_6_in_38;
  wire p_6_in_44;
  wire p_6_in_51;
  wire p_6_in_53;
  wire p_6_in_59;
  wire p_6_in_61;
  wire p_6_in_69;
  wire p_6_in_70;
  wire p_6_in_75;
  wire p_6_in_77;
  wire p_6_in_83;
  wire p_6_in_90;
  wire p_6_in_95;
  wire p_9_in;
  wire p_9_in_101;
  wire p_9_in_107;
  wire p_9_in_16;
  wire p_9_in_29;
  wire p_9_in_32;
  wire p_9_in_39;
  wire p_9_in_45;
  wire p_9_in_54;
  wire p_9_in_58;
  wire p_9_in_60;
  wire p_9_in_64;
  wire p_9_in_68;
  wire p_9_in_71;
  wire p_9_in_78;
  wire p_9_in_84;
  wire p_9_in_91;
  wire p_9_in_96;
  wire pop;
  wire pop_104;
  wire pop_20;
  wire pop_23;
  wire pop_34;
  wire pop_41;
  wire pop_47;
  wire pop_81;
  wire pop_86;
  wire pop_93;
  wire pop_98;
  wire push;
  wire push_1;
  wire push_105;
  wire push_2;
  wire push_27;
  wire push_35;
  wire push_36;
  wire push_4;
  wire push_42;
  wire push_48;
  wire push_52;
  wire push_57;
  wire push_65;
  wire push_66;
  wire push_76;
  wire push_82;
  wire push_87;
  wire push_88;
  wire push_89;
  wire push_94;
  wire push_99;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TUSER_int_regslice;
  wire s_axis_video2_TLAST_int_regslice;
  wire s_axis_video2_TREADY_int_regslice;
  wire s_axis_video2_TUSER_int_regslice;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TUSER_int_regslice;
  wire [15:0]shl_ln449_fu_152_p2;
  wire [15:0]shl_ln449_fu_198_p2;
  wire [15:0]shl_ln450_fu_162_p2;
  wire [15:0]shl_ln450_fu_208_p2;
  wire [7:0]\shl_ln450_reg_274[15]_i_2 ;
  wire [7:0]\shl_ln450_reg_325[15]_i_2 ;
  wire \sof_2_reg_141_reg[0] ;
  wire [0:0]\sof_reg_83_reg[0] ;
  wire srcLayer0Yuv422_U_n_9;
  wire [23:0]srcLayer0Yuv422_dout;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv422_full_n;
  wire srcLayer0Yuv_U_n_9;
  wire [23:0]srcLayer0Yuv_dout;
  wire srcLayer0Yuv_empty_n;
  wire srcLayer0Yuv_full_n;
  wire srcLayer0_U_n_9;
  wire [23:0]srcLayer0_dout;
  wire srcLayer0_empty_n;
  wire srcLayer0_full_n;
  wire srcLayer1Rgb_U_n_9;
  wire [23:0]srcLayer1Rgb_dout;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1Rgb_full_n;
  wire srcLayer1Yuv422_U_n_9;
  wire [23:0]srcLayer1Yuv422_dout;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv422_full_n;
  wire srcLayer1Yuv_U_n_9;
  wire [23:0]srcLayer1Yuv_dout;
  wire srcLayer1Yuv_empty_n;
  wire srcLayer1Yuv_full_n;
  wire srcLayer1_U_n_9;
  wire [23:0]srcLayer1_dout;
  wire srcLayer1_empty_n;
  wire srcLayer1_full_n;
  wire srcLayer1x_U_n_12;
  wire srcLayer1x_U_n_13;
  wire srcLayer1x_U_n_14;
  wire srcLayer1x_U_n_15;
  wire srcLayer1x_U_n_16;
  wire srcLayer1x_U_n_17;
  wire srcLayer1x_U_n_18;
  wire srcLayer1x_U_n_19;
  wire srcLayer1x_U_n_20;
  wire srcLayer1x_U_n_21;
  wire srcLayer1x_U_n_22;
  wire srcLayer1x_U_n_23;
  wire srcLayer1x_U_n_24;
  wire srcLayer1x_U_n_25;
  wire srcLayer1x_U_n_26;
  wire srcLayer1x_U_n_27;
  wire srcLayer1x_U_n_28;
  wire srcLayer1x_U_n_29;
  wire srcLayer1x_U_n_30;
  wire srcLayer1x_U_n_31;
  wire srcLayer1x_U_n_32;
  wire srcLayer1x_U_n_33;
  wire srcLayer1x_U_n_34;
  wire srcLayer1x_U_n_35;
  wire srcLayer1x_U_n_9;
  wire srcLayer1x_empty_n;
  wire srcLayer1x_full_n;
  wire srcLayer2Rgb_U_n_9;
  wire [23:0]srcLayer2Rgb_dout;
  wire srcLayer2Rgb_empty_n;
  wire srcLayer2Rgb_full_n;
  wire srcLayer2Yuv422_U_n_9;
  wire [23:0]srcLayer2Yuv422_dout;
  wire srcLayer2Yuv422_empty_n;
  wire srcLayer2Yuv422_full_n;
  wire srcLayer2Yuv_U_n_9;
  wire [23:0]srcLayer2Yuv_dout;
  wire srcLayer2Yuv_empty_n;
  wire srcLayer2Yuv_full_n;
  wire srcLayer2_U_n_9;
  wire [23:0]srcLayer2_dout;
  wire srcLayer2_empty_n;
  wire srcLayer2_full_n;
  wire srcLayer2x_U_n_12;
  wire srcLayer2x_U_n_13;
  wire srcLayer2x_U_n_14;
  wire srcLayer2x_U_n_15;
  wire srcLayer2x_U_n_16;
  wire srcLayer2x_U_n_17;
  wire srcLayer2x_U_n_18;
  wire srcLayer2x_U_n_19;
  wire srcLayer2x_U_n_20;
  wire srcLayer2x_U_n_21;
  wire srcLayer2x_U_n_22;
  wire srcLayer2x_U_n_23;
  wire srcLayer2x_U_n_24;
  wire srcLayer2x_U_n_25;
  wire srcLayer2x_U_n_26;
  wire srcLayer2x_U_n_27;
  wire srcLayer2x_U_n_28;
  wire srcLayer2x_U_n_29;
  wire srcLayer2x_U_n_30;
  wire srcLayer2x_U_n_31;
  wire srcLayer2x_U_n_32;
  wire srcLayer2x_U_n_33;
  wire srcLayer2x_U_n_34;
  wire srcLayer2x_U_n_35;
  wire srcLayer2x_U_n_9;
  wire srcLayer2x_empty_n;
  wire srcLayer2x_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_mix_420_to_422_false_2_U0_full_n;
  wire start_for_v_mix_420_to_422_false_6_U0_U_n_11;
  wire start_for_v_mix_420_to_422_false_6_U0_full_n;
  wire start_for_v_mix_420_to_422_false_U0_U_n_11;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire start_for_v_mix_422_to_444_false_3_U0_full_n;
  wire start_for_v_mix_422_to_444_false_7_U0_full_n;
  wire start_for_v_mix_422_to_444_false_U0_full_n;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire start_for_v_mix_core_alpha_false_false_10_U0_U_n_11;
  wire start_for_v_mix_core_alpha_false_false_10_U0_full_n;
  wire start_for_v_mix_core_alpha_false_false_U0_U_n_11;
  wire start_for_v_mix_core_alpha_false_false_U0_full_n;
  wire start_for_v_mix_rgb2yuv_false_U0_U_n_11;
  wire start_for_v_mix_rgb2yuv_false_U0_full_n;
  wire start_for_v_mix_upsample_false_9_U0_full_n;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_for_v_mix_yuv2rgb_false_4_U0_full_n;
  wire start_for_v_mix_yuv2rgb_false_8_U0_full_n;
  wire start_for_v_mix_yuv2rgb_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_103;
  wire start_once_reg_109;
  wire start_once_reg_19;
  wire start_once_reg_22;
  wire start_once_reg_24;
  wire start_once_reg_3;
  wire start_once_reg_30;
  wire start_once_reg_37;
  wire start_once_reg_43;
  wire start_once_reg_49;
  wire start_once_reg_5;
  wire start_once_reg_56;
  wire start_once_reg_62;
  wire start_once_reg_80;
  wire [1:0]\state_reg[1] ;
  wire v_mix_420_to_422_false_2_U0_ap_ready;
  wire v_mix_420_to_422_false_2_U0_ap_start;
  wire v_mix_420_to_422_false_2_U0_n_10;
  wire v_mix_420_to_422_false_2_U0_n_11;
  wire v_mix_420_to_422_false_2_U0_n_15;
  wire v_mix_420_to_422_false_6_U0_ap_ready;
  wire v_mix_420_to_422_false_6_U0_ap_start;
  wire v_mix_420_to_422_false_6_U0_n_10;
  wire v_mix_420_to_422_false_6_U0_n_15;
  wire v_mix_420_to_422_false_6_U0_n_9;
  wire v_mix_420_to_422_false_U0_ap_ready;
  wire v_mix_420_to_422_false_U0_ap_start;
  wire v_mix_420_to_422_false_U0_n_12;
  wire v_mix_420_to_422_false_U0_n_9;
  wire v_mix_422_to_420_false_U0_ap_ready;
  wire v_mix_422_to_420_false_U0_ap_start;
  wire v_mix_422_to_420_false_U0_n_10;
  wire v_mix_422_to_444_false_3_U0_ap_ready;
  wire v_mix_422_to_444_false_3_U0_ap_start;
  wire v_mix_422_to_444_false_3_U0_n_10;
  wire v_mix_422_to_444_false_3_U0_n_11;
  wire v_mix_422_to_444_false_3_U0_n_13;
  wire v_mix_422_to_444_false_7_U0_ap_ready;
  wire v_mix_422_to_444_false_7_U0_ap_start;
  wire v_mix_422_to_444_false_7_U0_n_12;
  wire v_mix_422_to_444_false_7_U0_n_9;
  wire v_mix_422_to_444_false_U0_ap_ready;
  wire v_mix_422_to_444_false_U0_ap_start;
  wire v_mix_422_to_444_false_U0_n_12;
  wire v_mix_422_to_444_false_U0_n_9;
  wire v_mix_444_to_422_false_U0_ap_ready;
  wire v_mix_444_to_422_false_U0_ap_start;
  wire v_mix_444_to_422_false_U0_n_10;
  wire v_mix_core_alpha_false_false_10_U0_ap_start;
  wire v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;
  wire v_mix_core_alpha_false_false_10_U0_n_10;
  wire v_mix_core_alpha_false_false_10_U0_n_14;
  wire v_mix_core_alpha_false_false_10_U0_n_15;
  wire v_mix_core_alpha_false_false_10_U0_n_18;
  wire [23:0]v_mix_core_alpha_false_false_10_U0_outLayer2_din;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  wire v_mix_core_alpha_false_false_U0_ap_start;
  wire v_mix_core_alpha_false_false_U0_n_14;
  wire v_mix_core_alpha_false_false_U0_n_18;
  wire v_mix_core_alpha_false_false_U0_n_24;
  wire v_mix_core_alpha_false_false_U0_n_9;
  wire [23:0]v_mix_core_alpha_false_false_U0_outLayer1_din;
  wire v_mix_rgb2yuv_false_U0_ap_ready;
  wire v_mix_rgb2yuv_false_U0_ap_start;
  wire v_mix_rgb2yuv_false_U0_n_10;
  wire v_mix_upsample_false_9_U0_ap_ready;
  wire v_mix_upsample_false_9_U0_ap_start;
  wire v_mix_upsample_false_9_U0_n_11;
  wire v_mix_upsample_false_9_U0_n_9;
  wire v_mix_upsample_false_U0_ap_ready;
  wire v_mix_upsample_false_U0_ap_start;
  wire v_mix_upsample_false_U0_n_11;
  wire v_mix_upsample_false_U0_n_9;
  wire v_mix_yuv2rgb_false_4_U0_ap_ready;
  wire v_mix_yuv2rgb_false_4_U0_ap_start;
  wire v_mix_yuv2rgb_false_4_U0_n_10;
  wire v_mix_yuv2rgb_false_4_U0_n_11;
  wire v_mix_yuv2rgb_false_4_U0_n_13;
  wire v_mix_yuv2rgb_false_4_U0_n_9;
  wire v_mix_yuv2rgb_false_8_U0_ap_ready;
  wire v_mix_yuv2rgb_false_8_U0_ap_start;
  wire v_mix_yuv2rgb_false_8_U0_n_12;
  wire v_mix_yuv2rgb_false_8_U0_n_9;
  wire v_mix_yuv2rgb_false_U0_ap_ready;
  wire v_mix_yuv2rgb_false_U0_ap_start;
  wire v_mix_yuv2rgb_false_U0_n_12;
  wire v_mix_yuv2rgb_false_U0_n_9;
  wire y_07_fu_640;
  wire y_07_fu_640_6;
  wire y_fu_600;
  wire y_fu_600_13;
  wire y_fu_600_9;
  wire y_fu_640;
  wire y_fu_640_10;
  wire y_fu_640_11;
  wire y_fu_640_12;
  wire y_fu_640_7;
  wire y_fu_640_8;

  main_design_v_mix_0_0_AXIvideo2MultiPixStream_1 AXIvideo2MultiPixStream_1_U0
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .HwReg_layerEnableFlag_0_val_c14_empty_n(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .HwReg_layerEnableFlag_0_val_c14_full_n(HwReg_layerEnableFlag_0_val_c14_full_n),
        .\HwReg_layerEnableFlag_1_reg_1151_reg[0] (AXIvideo2MultiPixStream_1_U0_n_19),
        .HwReg_layerEnableFlag_4_fu_298(HwReg_layerEnableFlag_4_fu_298),
        .Q({AXIvideo2MultiPixStream_1_U0_srcLayer0_din[7:0],AXIvideo2MultiPixStream_1_U0_srcLayer0_din[23:8]}),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_0_val_c14_U_n_9),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready(ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg(AXIvideo2MultiPixStream_U0_n_38),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0(\data_p2_reg[0]_1 ),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_1(AXIvideo2MultiPixStream_5_U0_n_36),
        .\axi_data_fu_92_reg[23] (\axi_data_fu_92_reg[23]_0 ),
        .\d_read_reg_26_reg[11] (\d_read_reg_26_reg[11] ),
        .\d_read_reg_26_reg[11]_0 (\d_read_reg_26_reg[11]_0 ),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .full_n_reg(v_mix_420_to_422_false_2_U0_n_11),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg(AXIvideo2MultiPixStream_1_U0_n_11),
        .p_9_in(p_9_in),
        .push(push_1),
        .push_0(push),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER_int_regslice(s_axis_video_TUSER_int_regslice),
        .\sof_reg_83_reg[0] (\sof_reg_83_reg[0] ),
        .srcLayer0_full_n(srcLayer0_full_n),
        .start_for_v_mix_420_to_422_false_2_U0_full_n(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg_0(ap_NS_fsm));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream_5 AXIvideo2MultiPixStream_5_U0
       (.AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .\FSM_sequential_state_reg[0] (\data_p2_reg[0]_1 [1]),
        .HwReg_layerEnableFlag_1_val_c17_full_n(HwReg_layerEnableFlag_1_val_c17_full_n),
        .\HwReg_layerEnableFlag_5_fu_302_reg[0] (AXIvideo2MultiPixStream_5_U0_n_36),
        .HwReg_layerEnableFlag_reg_1156(HwReg_layerEnableFlag_reg_1156),
        .HwReg_layerHeight_1_val_c32_full_n(HwReg_layerHeight_1_val_c32_full_n),
        .HwReg_layerWidth_1_val_c24_full_n(HwReg_layerWidth_1_val_c24_full_n),
        .Q({AXIvideo2MultiPixStream_5_U0_srcLayer1_din[7:0],AXIvideo2MultiPixStream_5_U0_srcLayer1_din[23:8]}),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0]_0 (start_for_v_mix_420_to_422_false_6_U0_U_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready(ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .\axi_data_3_fu_92_reg[23] (\axi_data_3_fu_92_reg[23] ),
        .\d_read_reg_22_reg[11] (\SRL_SIG_reg[0][15] [11:0]),
        .\d_read_reg_22_reg[11]_0 (\SRL_SIG_reg[0][15]_0 [11:0]),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .push(push_2),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TUSER_int_regslice(s_axis_video1_TUSER_int_regslice),
        .srcLayer1_full_n(srcLayer1_full_n),
        .start_for_v_mix_420_to_422_false_6_U0_full_n(start_for_v_mix_420_to_422_false_6_U0_full_n),
        .start_once_reg(start_once_reg_3));
  main_design_v_mix_0_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .\FSM_sequential_state_reg[0] (\data_p2_reg[0]_1 [1]),
        .HwReg_layerEnableFlag_3_fu_294(HwReg_layerEnableFlag_3_fu_294),
        .Q({AXIvideo2MultiPixStream_U0_srcLayer2_din[7:0],AXIvideo2MultiPixStream_U0_srcLayer2_din[23:8]}),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0]_0 ),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_35),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm_17),
        .\ap_CS_fsm_reg[4]_0 (AXIvideo2MultiPixStream_U0_n_38),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .ap_sync_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg(AXIvideo2MultiPixStream_5_U0_n_36),
        .\axi_data_fu_92_reg[23] (\axi_data_fu_92_reg[23] ),
        .\d_read_reg_22_reg[11] (\SRL_SIG_reg[0][15]_1 [11:0]),
        .\d_read_reg_22_reg[11]_0 (\SRL_SIG_reg[0][15]_2 [11:0]),
        .push(push_4),
        .s_axis_video2_TLAST_int_regslice(s_axis_video2_TLAST_int_regslice),
        .s_axis_video2_TREADY_int_regslice(s_axis_video2_TREADY_int_regslice),
        .s_axis_video2_TUSER_int_regslice(s_axis_video2_TUSER_int_regslice),
        .srcLayer2_full_n(srcLayer2_full_n),
        .start_once_reg(start_once_reg_5),
        .start_once_reg_reg_0(start_for_v_mix_420_to_422_false_U0_U_n_11));
  main_design_v_mix_0_0_fifo_w1_d2_S HwReg_layerEnableFlag_0_val_c13_U
       (.HwReg_layerEnableFlag_0_val_c13_empty_n(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .HwReg_layerEnableFlag_0_val_c13_full_n(HwReg_layerEnableFlag_0_val_c13_full_n),
        .HwReg_layerEnableFlag_0_val_c_full_n(HwReg_layerEnableFlag_0_val_c_full_n),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_0_val_c13_U_n_9),
        .\SRL_SIG_reg[0][0]_0 (HwReg_layerEnableFlag_0_val_c14_U_n_14),
        .\SRL_SIG_reg[0][0]_1 (v_mix_422_to_444_false_3_U0_n_11),
        .\SRL_SIG_reg[0][0]_2 (HwReg_layerEnableFlag_0_val_c_U_n_9),
        .\SRL_SIG_reg[1][0] (HwReg_layerEnableFlag_0_val_c13_U_n_13),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerEnableFlag_0_val_c13_U_n_14),
        .\SRL_SIG_reg[1][0]_1 (v_mix_420_to_422_false_2_U0_n_11),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .\layerEnableFlag_2_reg_137_reg[0] (v_mix_422_to_444_false_3_U0_n_10),
        .y_07_fu_640(y_07_fu_640));
  main_design_v_mix_0_0_fifo_w1_d2_S_10 HwReg_layerEnableFlag_0_val_c14_U
       (.HwReg_layerEnableFlag_0_val_c13_full_n(HwReg_layerEnableFlag_0_val_c13_full_n),
        .HwReg_layerEnableFlag_0_val_c14_empty_n(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .HwReg_layerEnableFlag_0_val_c14_full_n(HwReg_layerEnableFlag_0_val_c14_full_n),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_0_val_c14_U_n_9),
        .\SRL_SIG_reg[0][0]_0 (AXIvideo2MultiPixStream_1_U0_n_19),
        .\SRL_SIG_reg[0][0]_1 (v_mix_420_to_422_false_2_U0_n_11),
        .\SRL_SIG_reg[0][0]_2 (HwReg_layerEnableFlag_0_val_c13_U_n_9),
        .\SRL_SIG_reg[1][0] (HwReg_layerEnableFlag_0_val_c14_U_n_13),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerEnableFlag_0_val_c14_U_n_14),
        .\SRL_SIG_reg[1][0]_1 (ap_NS_fsm),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .\layerEnableFlag_3_reg_137_reg[0] (v_mix_420_to_422_false_2_U0_n_10),
        .p_6_in(p_6_in_18),
        .p_9_in(p_9_in),
        .y_07_fu_640(y_07_fu_640_6));
  main_design_v_mix_0_0_fifo_w1_d2_S_11 HwReg_layerEnableFlag_0_val_c_U
       (.HwReg_layerEnableFlag_0_val_c_empty_n(HwReg_layerEnableFlag_0_val_c_empty_n),
        .HwReg_layerEnableFlag_0_val_c_full_n(HwReg_layerEnableFlag_0_val_c_full_n),
        .Q(v_mix_yuv2rgb_false_4_U0_n_11),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_0_val_c_U_n_9),
        .\SRL_SIG_reg[0][0]_0 (HwReg_layerEnableFlag_0_val_c13_U_n_14),
        .\SRL_SIG_reg[1][0] (HwReg_layerEnableFlag_0_val_c_U_n_13),
        .\SRL_SIG_reg[1][0]_0 (v_mix_422_to_444_false_3_U0_n_11),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .\layerEnableFlag_1_reg_125_reg[0] (v_mix_yuv2rgb_false_4_U0_n_10),
        .\layerEnableFlag_1_reg_125_reg[0]_0 (v_mix_yuv2rgb_false_4_U0_n_9),
        .push(push_35),
        .v_mix_yuv2rgb_false_4_U0_ap_start(v_mix_yuv2rgb_false_4_U0_ap_start),
        .y_fu_600(y_fu_600));
  main_design_v_mix_0_0_fifo_w1_d2_S_12 HwReg_layerEnableFlag_1_val_c15_U
       (.HwReg_layerEnableFlag_1_val_c15_dout(HwReg_layerEnableFlag_1_val_c15_dout),
        .HwReg_layerEnableFlag_1_val_c15_empty_n(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .HwReg_layerEnableFlag_1_val_c15_full_n(HwReg_layerEnableFlag_1_val_c15_full_n),
        .HwReg_layerEnableFlag_1_val_c_full_n(HwReg_layerEnableFlag_1_val_c_full_n),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_1_val_c15_U_n_9),
        .\SRL_SIG_reg[0][0]_0 (HwReg_layerEnableFlag_1_val_c16_U_n_13),
        .\SRL_SIG_reg[0][0]_1 (v_mix_yuv2rgb_false_8_U0_n_9),
        .\SRL_SIG_reg[0][0]_2 (HwReg_layerEnableFlag_1_val_c_U_n_9),
        .\SRL_SIG_reg[1][0] (HwReg_layerEnableFlag_1_val_c15_U_n_13),
        .\SRL_SIG_reg[1][0]_0 (v_mix_422_to_444_false_7_U0_n_9),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .y_fu_640(y_fu_640));
  main_design_v_mix_0_0_fifo_w1_d2_S_13 HwReg_layerEnableFlag_1_val_c16_U
       (.HwReg_layerEnableFlag_1_val_c15_full_n(HwReg_layerEnableFlag_1_val_c15_full_n),
        .HwReg_layerEnableFlag_1_val_c16_dout(HwReg_layerEnableFlag_1_val_c16_dout),
        .HwReg_layerEnableFlag_1_val_c16_empty_n(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .HwReg_layerEnableFlag_1_val_c16_full_n(HwReg_layerEnableFlag_1_val_c16_full_n),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_1_val_c16_U_n_9),
        .\SRL_SIG_reg[0][0]_0 (HwReg_layerEnableFlag_1_val_c17_U_n_12),
        .\SRL_SIG_reg[0][0]_1 (v_mix_422_to_444_false_7_U0_n_9),
        .\SRL_SIG_reg[0][0]_2 (HwReg_layerEnableFlag_1_val_c15_U_n_9),
        .\SRL_SIG_reg[1][0] (HwReg_layerEnableFlag_1_val_c16_U_n_13),
        .\SRL_SIG_reg[1][0]_0 (v_mix_420_to_422_false_6_U0_n_10),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .y_fu_640(y_fu_640_7));
  main_design_v_mix_0_0_fifo_w1_d2_S_14 HwReg_layerEnableFlag_1_val_c17_U
       (.AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .HwReg_layerEnableFlag_1_val_c16_full_n(HwReg_layerEnableFlag_1_val_c16_full_n),
        .HwReg_layerEnableFlag_1_val_c17_dout(HwReg_layerEnableFlag_1_val_c17_dout),
        .HwReg_layerEnableFlag_1_val_c17_empty_n(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .HwReg_layerEnableFlag_1_val_c17_full_n(HwReg_layerEnableFlag_1_val_c17_full_n),
        .HwReg_layerEnableFlag_reg_1156(HwReg_layerEnableFlag_reg_1156),
        .\SRL_SIG_reg[0][0] (v_mix_420_to_422_false_6_U0_n_10),
        .\SRL_SIG_reg[0][0]_0 (HwReg_layerEnableFlag_1_val_c16_U_n_9),
        .\SRL_SIG_reg[1][0] (HwReg_layerEnableFlag_1_val_c17_U_n_12),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .y_fu_640(y_fu_640_8));
  main_design_v_mix_0_0_fifo_w1_d2_S_15 HwReg_layerEnableFlag_1_val_c_U
       (.HwReg_layerEnableFlag_1_val_c_dout(HwReg_layerEnableFlag_1_val_c_dout),
        .HwReg_layerEnableFlag_1_val_c_empty_n(HwReg_layerEnableFlag_1_val_c_empty_n),
        .HwReg_layerEnableFlag_1_val_c_full_n(HwReg_layerEnableFlag_1_val_c_full_n),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_1_val_c_U_n_9),
        .\SRL_SIG_reg[0][0]_0 (HwReg_layerEnableFlag_1_val_c15_U_n_13),
        .\SRL_SIG_reg[1][0] (v_mix_yuv2rgb_false_8_U0_n_9),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .y_fu_600(y_fu_600_9),
        .\y_fu_60_reg[11] (v_mix_upsample_false_9_U0_n_9));
  main_design_v_mix_0_0_fifo_w1_d2_S_16 HwReg_layerEnableFlag_2_val_c18_U
       (.HwReg_layerEnableFlag_2_val_c18_dout(HwReg_layerEnableFlag_2_val_c18_dout),
        .HwReg_layerEnableFlag_2_val_c18_empty_n(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .HwReg_layerEnableFlag_2_val_c18_full_n(HwReg_layerEnableFlag_2_val_c18_full_n),
        .HwReg_layerEnableFlag_2_val_c_full_n(HwReg_layerEnableFlag_2_val_c_full_n),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_2_val_c18_U_n_9),
        .\SRL_SIG_reg[0][0]_0 (HwReg_layerEnableFlag_2_val_c19_U_n_13),
        .\SRL_SIG_reg[0][0]_1 (v_mix_yuv2rgb_false_U0_n_9),
        .\SRL_SIG_reg[0][0]_2 (HwReg_layerEnableFlag_2_val_c_U_n_9),
        .\SRL_SIG_reg[1][0] (HwReg_layerEnableFlag_2_val_c18_U_n_13),
        .\SRL_SIG_reg[1][0]_0 (v_mix_422_to_444_false_U0_n_9),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .y_fu_640(y_fu_640_10));
  main_design_v_mix_0_0_fifo_w1_d2_S_17 HwReg_layerEnableFlag_2_val_c19_U
       (.HwReg_layerEnableFlag_2_val_c18_full_n(HwReg_layerEnableFlag_2_val_c18_full_n),
        .HwReg_layerEnableFlag_2_val_c19_dout(HwReg_layerEnableFlag_2_val_c19_dout),
        .HwReg_layerEnableFlag_2_val_c19_empty_n(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .HwReg_layerEnableFlag_2_val_c19_full_n(HwReg_layerEnableFlag_2_val_c19_full_n),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_2_val_c19_U_n_9),
        .\SRL_SIG_reg[0][0]_0 (HwReg_layerEnableFlag_2_val_c20_U_n_12),
        .\SRL_SIG_reg[0][0]_1 (v_mix_422_to_444_false_U0_n_9),
        .\SRL_SIG_reg[0][0]_2 (HwReg_layerEnableFlag_2_val_c18_U_n_9),
        .\SRL_SIG_reg[1][0] (HwReg_layerEnableFlag_2_val_c19_U_n_13),
        .\SRL_SIG_reg[1][0]_0 (v_mix_420_to_422_false_U0_n_9),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .y_fu_640(y_fu_640_11));
  main_design_v_mix_0_0_fifo_w1_d2_S_18 HwReg_layerEnableFlag_2_val_c20_U
       (.HwReg_layerEnableFlag_2_val_c19_full_n(HwReg_layerEnableFlag_2_val_c19_full_n),
        .HwReg_layerEnableFlag_2_val_c20_dout(HwReg_layerEnableFlag_2_val_c20_dout),
        .HwReg_layerEnableFlag_2_val_c20_empty_n(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .HwReg_layerEnableFlag_2_val_c20_full_n(HwReg_layerEnableFlag_2_val_c20_full_n),
        .HwReg_layerEnableFlag_3_fu_294(HwReg_layerEnableFlag_3_fu_294),
        .\SRL_SIG_reg[0][0] (v_mix_420_to_422_false_U0_n_9),
        .\SRL_SIG_reg[0][0]_0 (ap_NS_fsm_17),
        .\SRL_SIG_reg[0][0]_1 (HwReg_layerEnableFlag_2_val_c19_U_n_9),
        .\SRL_SIG_reg[1][0] (HwReg_layerEnableFlag_2_val_c20_U_n_12),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .y_fu_640(y_fu_640_12));
  main_design_v_mix_0_0_fifo_w1_d2_S_19 HwReg_layerEnableFlag_2_val_c_U
       (.HwReg_layerEnableFlag_2_val_c_dout(HwReg_layerEnableFlag_2_val_c_dout),
        .HwReg_layerEnableFlag_2_val_c_empty_n(HwReg_layerEnableFlag_2_val_c_empty_n),
        .HwReg_layerEnableFlag_2_val_c_full_n(HwReg_layerEnableFlag_2_val_c_full_n),
        .\SRL_SIG_reg[0][0] (HwReg_layerEnableFlag_2_val_c_U_n_9),
        .\SRL_SIG_reg[0][0]_0 (HwReg_layerEnableFlag_2_val_c18_U_n_13),
        .\SRL_SIG_reg[1][0] (v_mix_yuv2rgb_false_U0_n_9),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .y_fu_600(y_fu_600_13),
        .\y_fu_60_reg[11] (v_mix_upsample_false_U0_n_9));
  main_design_v_mix_0_0_fifo_w3_d7_S HwReg_layerEnable_val16_c12_U
       (.HwReg_layerEnable_val16_c12_empty_n(HwReg_layerEnable_val16_c12_empty_n),
        .HwReg_layerStartX_1_val17_c_full_n(HwReg_layerStartX_1_val17_c_full_n),
        .HwReg_layerStartX_2_val18_c_full_n(HwReg_layerStartX_2_val18_c_full_n),
        .HwReg_layerStartY_1_val19_c_full_n(HwReg_layerStartY_1_val19_c_full_n),
        .\SRL_SIG_reg[0][2] (\SRL_SIG_reg[0][2] ),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .full_n_reg_0(HwReg_layerEnable_val16_c12_U_n_10),
        .\mOutPtr_reg[3]_0 (SR),
        .out(HwReg_layerEnable_val16_c12_dout),
        .v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  main_design_v_mix_0_0_fifo_w3_d2_S HwReg_layerEnable_val16_c_U
       (.HwReg_layerEnable_val16_c_empty_n(HwReg_layerEnable_val16_c_empty_n),
        .HwReg_layerEnable_val16_c_full_n(HwReg_layerEnable_val16_c_full_n),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .hwReg_6_val_dout(HwReg_layerEnable_val16_c_dout),
        .out(HwReg_layerEnable_val16_c12_dout[2]),
        .push(push_65),
        .v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  main_design_v_mix_0_0_fifo_w16_d2_S HwReg_layerHeight_1_val_c29_U
       (.D(HwReg_layerHeight_1_val_c30_dout),
        .HwReg_layerEnableFlag_1_val_c_empty_n(HwReg_layerEnableFlag_1_val_c_empty_n),
        .HwReg_layerHeight_1_val_c29_full_n(HwReg_layerHeight_1_val_c29_full_n),
        .HwReg_layerHeight_1_val_c_full_n(HwReg_layerHeight_1_val_c_full_n),
        .HwReg_layerWidth_1_val_c21_empty_n(HwReg_layerWidth_1_val_c21_empty_n),
        .HwReg_layerWidth_1_val_c_full_n(HwReg_layerWidth_1_val_c_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_yuv2rgb_false_8_U0_n_9),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .if_din(HwReg_layerHeight_1_val_c29_dout),
        .\mOutPtr_reg[2]_0 (v_mix_upsample_false_9_U0_n_9),
        .p_1_out(p_1_out),
        .v_mix_upsample_false_9_U0_ap_start(v_mix_upsample_false_9_U0_ap_start));
  main_design_v_mix_0_0_fifo_w16_d2_S_20 HwReg_layerHeight_1_val_c30_U
       (.D(HwReg_layerHeight_1_val_c31_dout),
        .HwReg_layerHeight_1_val_c30_empty_n(HwReg_layerHeight_1_val_c30_empty_n),
        .HwReg_layerHeight_1_val_c30_full_n(HwReg_layerHeight_1_val_c30_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_422_to_444_false_7_U0_n_9),
        .\SRL_SIG_reg[1][15] (HwReg_layerHeight_1_val_c30_dout),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[2]_0 (v_mix_yuv2rgb_false_8_U0_n_9));
  main_design_v_mix_0_0_fifo_w16_d2_S_21 HwReg_layerHeight_1_val_c31_U
       (.D(HwReg_layerHeight_1_val_c32_dout),
        .HwReg_layerHeight_1_val_c31_empty_n(HwReg_layerHeight_1_val_c31_empty_n),
        .HwReg_layerHeight_1_val_c31_full_n(HwReg_layerHeight_1_val_c31_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_420_to_422_false_6_U0_n_10),
        .\SRL_SIG_reg[1][15] (HwReg_layerHeight_1_val_c31_dout),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .\mOutPtr_reg[2]_0 (v_mix_422_to_444_false_7_U0_n_9));
  main_design_v_mix_0_0_fifo_w16_d2_S_22 HwReg_layerHeight_1_val_c32_U
       (.AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .D(HwReg_layerHeight_1_val_c32_dout),
        .HwReg_layerHeight_1_val_c32_empty_n(HwReg_layerHeight_1_val_c32_empty_n),
        .HwReg_layerHeight_1_val_c32_full_n(HwReg_layerHeight_1_val_c32_full_n),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0][15]_0 ),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[2]_0 (v_mix_420_to_422_false_6_U0_n_10));
  main_design_v_mix_0_0_fifo_w16_d2_S_23 HwReg_layerHeight_1_val_c_U
       (.D({shl_ln449_fu_198_p2[9],shl_ln449_fu_198_p2[5:3],shl_ln449_fu_198_p2[0]}),
        .HwReg_layerEnable_val16_c12_empty_n(HwReg_layerEnable_val16_c12_empty_n),
        .HwReg_layerEnable_val16_c_full_n(HwReg_layerEnable_val16_c_full_n),
        .HwReg_layerHeight_1_val_c_full_n(HwReg_layerHeight_1_val_c_full_n),
        .HwReg_layerWidth_1_val_c_empty_n(HwReg_layerWidth_1_val_c_empty_n),
        .Q(\SRL_SIG_reg[0]_36 ),
        .\SRL_SIG_reg[0][15] (HwReg_layerHeight_1_val_c29_dout),
        .\SRL_SIG_reg[0][15]_0 (v_mix_upsample_false_9_U0_n_9),
        .\SRL_SIG_reg[1][10] ({HwReg_layerHeight_1_val_c_dout[10],HwReg_layerHeight_1_val_c_dout[6],HwReg_layerHeight_1_val_c_dout[3:0]}),
        .\SRL_SIG_reg[1][10]_0 (HwReg_layerHeight_1_val_c_U_n_25),
        .\SRL_SIG_reg[1][11] (HwReg_layerHeight_1_val_c_U_n_26),
        .\SRL_SIG_reg[1][14] (\SRL_SIG_reg[1]_37 ),
        .\SRL_SIG_reg[1][2] (HwReg_layerHeight_1_val_c_U_n_33),
        .\SRL_SIG_reg[1][4] (HwReg_layerHeight_1_val_c_U_n_29),
        .\SRL_SIG_reg[1][4]_0 (HwReg_layerHeight_1_val_c_U_n_35),
        .\SRL_SIG_reg[1][5] (HwReg_layerHeight_1_val_c_U_n_27),
        .\SRL_SIG_reg[1][5]_0 (HwReg_layerHeight_1_val_c_U_n_34),
        .\SRL_SIG_reg[1][5]_1 (HwReg_layerHeight_1_val_c_U_n_36),
        .\SRL_SIG_reg[1][6] (HwReg_layerHeight_1_val_c_U_n_15),
        .\SRL_SIG_reg[1][7] (HwReg_layerHeight_1_val_c_U_n_16),
        .\SRL_SIG_reg[1][7]_0 (HwReg_layerHeight_1_val_c_U_n_28),
        .\SRL_SIG_reg[1][8] (HwReg_layerHeight_1_val_c_U_n_17),
        .\SRL_SIG_reg[1][9] (HwReg_layerHeight_1_val_c_U_n_24),
        .\addr_reg[0]_0 (HwReg_layerHeight_1_val_c_U_n_30),
        .\addr_reg[0]_1 (SR),
        .ap_clk(ap_clk),
        .empty_n_reg_0(HwReg_layerHeight_1_val_c_U_n_9),
        .out(HwReg_layerScaleFactor_1_val25_c_dout),
        .\shl_ln449_reg_320_reg[0] (HwReg_layerScaleFactor_1_val25_c_U_n_23),
        .\shl_ln449_reg_320_reg[0]_0 (HwReg_layerScaleFactor_1_val25_c_U_n_38),
        .\shl_ln449_reg_320_reg[4] (HwReg_layerScaleFactor_1_val25_c_U_n_39),
        .\shl_ln449_reg_320_reg[5] (HwReg_layerScaleFactor_1_val25_c_U_n_22),
        .v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  main_design_v_mix_0_0_fifo_w16_d2_S_24 HwReg_layerHeight_2_val_c33_U
       (.D(HwReg_layerHeight_2_val_c34_dout),
        .HwReg_layerEnableFlag_2_val_c_empty_n(HwReg_layerEnableFlag_2_val_c_empty_n),
        .HwReg_layerHeight_2_val_c33_full_n(HwReg_layerHeight_2_val_c33_full_n),
        .HwReg_layerHeight_2_val_c_full_n(HwReg_layerHeight_2_val_c_full_n),
        .HwReg_layerWidth_2_val_c25_empty_n(HwReg_layerWidth_2_val_c25_empty_n),
        .HwReg_layerWidth_2_val_c_full_n(HwReg_layerWidth_2_val_c_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_yuv2rgb_false_U0_n_9),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .in(HwReg_layerHeight_2_val_c33_dout),
        .\mOutPtr_reg[2]_0 (v_mix_upsample_false_U0_n_9),
        .p_1_out(p_1_out_14),
        .v_mix_upsample_false_U0_ap_start(v_mix_upsample_false_U0_ap_start));
  main_design_v_mix_0_0_fifo_w16_d2_S_25 HwReg_layerHeight_2_val_c34_U
       (.D(HwReg_layerHeight_2_val_c35_dout),
        .HwReg_layerHeight_2_val_c34_empty_n(HwReg_layerHeight_2_val_c34_empty_n),
        .HwReg_layerHeight_2_val_c34_full_n(HwReg_layerHeight_2_val_c34_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_422_to_444_false_U0_n_9),
        .\SRL_SIG_reg[1][15] (HwReg_layerHeight_2_val_c34_dout),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[2]_0 (v_mix_yuv2rgb_false_U0_n_9));
  main_design_v_mix_0_0_fifo_w16_d2_S_26 HwReg_layerHeight_2_val_c35_U
       (.D(HwReg_layerHeight_2_val_c36_dout),
        .HwReg_layerHeight_2_val_c35_empty_n(HwReg_layerHeight_2_val_c35_empty_n),
        .HwReg_layerHeight_2_val_c35_full_n(HwReg_layerHeight_2_val_c35_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_420_to_422_false_U0_n_9),
        .\SRL_SIG_reg[1][15] (HwReg_layerHeight_2_val_c35_dout),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .\mOutPtr_reg[2]_0 (v_mix_422_to_444_false_U0_n_9));
  main_design_v_mix_0_0_fifo_w16_d2_S_27 HwReg_layerHeight_2_val_c36_U
       (.D(HwReg_layerHeight_2_val_c36_dout),
        .HwReg_layerHeight_2_val_c36_empty_n(HwReg_layerHeight_2_val_c36_empty_n),
        .HwReg_layerHeight_2_val_c36_full_n(HwReg_layerHeight_2_val_c36_full_n),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0][15]_2 ),
        .\SRL_SIG_reg[0][15]_0 (ap_NS_fsm_17),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[2]_0 (v_mix_420_to_422_false_U0_n_9));
  main_design_v_mix_0_0_fifo_w16_d3_S HwReg_layerHeight_2_val_c_U
       (.D({shl_ln449_fu_152_p2[9],shl_ln449_fu_152_p2[5]}),
        .HwReg_layerHeight_2_val_c_empty_n(HwReg_layerHeight_2_val_c_empty_n),
        .HwReg_layerHeight_2_val_c_full_n(HwReg_layerHeight_2_val_c_full_n),
        .\addr_reg[0]_0 (HwReg_layerHeight_2_val_c_U_n_13),
        .\addr_reg[0]_1 (HwReg_layerHeight_2_val_c_U_n_14),
        .\addr_reg[0]_10 (HwReg_layerHeight_2_val_c_U_n_33),
        .\addr_reg[0]_11 (v_mix_upsample_false_U0_n_9),
        .\addr_reg[0]_2 (HwReg_layerHeight_2_val_c_U_n_15),
        .\addr_reg[0]_3 (HwReg_layerHeight_2_val_c_U_n_26),
        .\addr_reg[0]_4 (HwReg_layerHeight_2_val_c_U_n_27),
        .\addr_reg[0]_5 (HwReg_layerHeight_2_val_c_U_n_28),
        .\addr_reg[0]_6 (HwReg_layerHeight_2_val_c_U_n_29),
        .\addr_reg[0]_7 (HwReg_layerHeight_2_val_c_U_n_30),
        .\addr_reg[0]_8 (HwReg_layerHeight_2_val_c_U_n_31),
        .\addr_reg[0]_9 (HwReg_layerHeight_2_val_c_U_n_32),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .in(HwReg_layerHeight_2_val_c33_dout),
        .out({HwReg_layerHeight_2_val_c_dout[14],HwReg_layerHeight_2_val_c_dout[10],HwReg_layerHeight_2_val_c_dout[7:0]}),
        .push(push_88),
        .\shl_ln449_reg_269_reg[5] (HwReg_layerScaleFactor_2_val26_c_U_n_25),
        .\shl_ln449_reg_269_reg[5]_0 (HwReg_layerScaleFactor_2_val26_c_U_n_26),
        .\shl_ln449_reg_269_reg[5]_1 (HwReg_layerScaleFactor_2_val26_c_dout),
        .v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  main_design_v_mix_0_0_fifo_w8_d7_S HwReg_layerScaleFactor_1_val25_c_U
       (.D({shl_ln449_fu_198_p2[15:10],shl_ln449_fu_198_p2[8:6],shl_ln449_fu_198_p2[2:1]}),
        .HwReg_layerScaleFactor_1_val25_c_empty_n(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .HwReg_layerScaleFactor_1_val25_c_full_n(HwReg_layerScaleFactor_1_val25_c_full_n),
        .\HwReg_layerScaleFactor_reg_1161_reg[1] ({shl_ln450_fu_208_p2[15:10],shl_ln450_fu_208_p2[8:6],shl_ln450_fu_208_p2[2:1]}),
        .\HwReg_layerScaleFactor_reg_1161_reg[2] (HwReg_layerScaleFactor_1_val25_c_U_n_39),
        .\HwReg_layerScaleFactor_reg_1161_reg[3] (HwReg_layerScaleFactor_1_val25_c_U_n_38),
        .\HwReg_layerScaleFactor_reg_1161_reg[6] (HwReg_layerScaleFactor_1_val25_c_U_n_22),
        .\HwReg_layerScaleFactor_reg_1161_reg[6]_0 (HwReg_layerScaleFactor_1_val25_c_U_n_23),
        .HwReg_layerWidth_1_val_c_dout({HwReg_layerWidth_1_val_c_dout[10],HwReg_layerWidth_1_val_c_dout[6],HwReg_layerWidth_1_val_c_dout[3:0]}),
        .Q(\SRL_SIG_reg[0]_36 ),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\mOutPtr_reg[0]_0 (SR),
        .out(HwReg_layerScaleFactor_1_val25_c_dout),
        .\shl_ln449_reg_320[15]_i_12 (HwReg_layerHeight_1_val_c_U_n_30),
        .\shl_ln449_reg_320[15]_i_12_0 (\SRL_SIG_reg[1]_37 ),
        .\shl_ln449_reg_320[15]_i_4 ({HwReg_layerHeight_1_val_c_dout[10],HwReg_layerHeight_1_val_c_dout[6],HwReg_layerHeight_1_val_c_dout[3:0]}),
        .\shl_ln449_reg_320_reg[10] (HwReg_layerHeight_1_val_c_U_n_16),
        .\shl_ln449_reg_320_reg[11] (HwReg_layerHeight_1_val_c_U_n_17),
        .\shl_ln449_reg_320_reg[12] (HwReg_layerHeight_1_val_c_U_n_24),
        .\shl_ln449_reg_320_reg[13] (HwReg_layerHeight_1_val_c_U_n_25),
        .\shl_ln449_reg_320_reg[13]_0 (HwReg_layerHeight_1_val_c_U_n_29),
        .\shl_ln449_reg_320_reg[14] (HwReg_layerHeight_1_val_c_U_n_26),
        .\shl_ln449_reg_320_reg[15] (HwReg_layerHeight_1_val_c_U_n_27),
        .\shl_ln449_reg_320_reg[15]_0 (HwReg_layerHeight_1_val_c_U_n_28),
        .\shl_ln449_reg_320_reg[2] (HwReg_layerHeight_1_val_c_U_n_33),
        .\shl_ln449_reg_320_reg[6] (HwReg_layerHeight_1_val_c_U_n_34),
        .\shl_ln449_reg_320_reg[7] (HwReg_layerHeight_1_val_c_U_n_35),
        .\shl_ln449_reg_320_reg[7]_0 (HwReg_layerHeight_1_val_c_U_n_36),
        .\shl_ln449_reg_320_reg[8] (HwReg_layerHeight_1_val_c_U_n_15),
        .\shl_ln450_reg_325[15]_i_14 (HwReg_layerWidth_1_val_c_U_n_32),
        .\shl_ln450_reg_325[15]_i_14_0 (\SRL_SIG_reg[0]_34 ),
        .\shl_ln450_reg_325[15]_i_14_1 (\SRL_SIG_reg[1]_35 ),
        .\shl_ln450_reg_325[15]_i_2 (\shl_ln450_reg_325[15]_i_2 ),
        .\shl_ln450_reg_325_reg[10] (HwReg_layerWidth_1_val_c_U_n_15),
        .\shl_ln450_reg_325_reg[11] (HwReg_layerWidth_1_val_c_U_n_16),
        .\shl_ln450_reg_325_reg[12] (HwReg_layerWidth_1_val_c_U_n_23),
        .\shl_ln450_reg_325_reg[13] (HwReg_layerWidth_1_val_c_U_n_24),
        .\shl_ln450_reg_325_reg[13]_0 (HwReg_layerWidth_1_val_c_U_n_28),
        .\shl_ln450_reg_325_reg[14] (HwReg_layerWidth_1_val_c_U_n_25),
        .\shl_ln450_reg_325_reg[15] (HwReg_layerWidth_1_val_c_U_n_26),
        .\shl_ln450_reg_325_reg[15]_0 (HwReg_layerWidth_1_val_c_U_n_27),
        .\shl_ln450_reg_325_reg[2] (HwReg_layerWidth_1_val_c_U_n_29),
        .\shl_ln450_reg_325_reg[6] (HwReg_layerWidth_1_val_c_U_n_33),
        .\shl_ln450_reg_325_reg[7] (HwReg_layerWidth_1_val_c_U_n_34),
        .\shl_ln450_reg_325_reg[7]_0 (HwReg_layerWidth_1_val_c_U_n_35),
        .\shl_ln450_reg_325_reg[8] (HwReg_layerWidth_1_val_c_U_n_14),
        .v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  main_design_v_mix_0_0_fifo_w8_d8_S HwReg_layerScaleFactor_2_val26_c_U
       (.D({shl_ln449_fu_152_p2[15:10],shl_ln449_fu_152_p2[8:6],shl_ln449_fu_152_p2[4:0]}),
        .\HwReg_layerScaleFactor_1_reg_1126_reg[1] ({shl_ln450_fu_162_p2[15:10],shl_ln450_fu_162_p2[8:6],shl_ln450_fu_162_p2[4:0]}),
        .\HwReg_layerScaleFactor_1_reg_1126_reg[6] (HwReg_layerScaleFactor_2_val26_c_U_n_25),
        .\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 (HwReg_layerScaleFactor_2_val26_c_U_n_26),
        .HwReg_layerScaleFactor_2_val26_c_empty_n(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .HwReg_layerScaleFactor_2_val26_c_full_n(HwReg_layerScaleFactor_2_val26_c_full_n),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\mOutPtr_reg[3]_0 (SR),
        .out(HwReg_layerScaleFactor_2_val26_c_dout),
        .\shl_ln449_reg_269[15]_i_4 ({HwReg_layerHeight_2_val_c_dout[14],HwReg_layerHeight_2_val_c_dout[10],HwReg_layerHeight_2_val_c_dout[7:0]}),
        .\shl_ln449_reg_269_reg[10] (HwReg_layerHeight_2_val_c_U_n_14),
        .\shl_ln449_reg_269_reg[11] (HwReg_layerHeight_2_val_c_U_n_15),
        .\shl_ln449_reg_269_reg[12] (HwReg_layerHeight_2_val_c_U_n_26),
        .\shl_ln449_reg_269_reg[13] (HwReg_layerHeight_2_val_c_U_n_27),
        .\shl_ln449_reg_269_reg[13]_0 (HwReg_layerHeight_2_val_c_U_n_31),
        .\shl_ln449_reg_269_reg[14] (HwReg_layerHeight_2_val_c_U_n_28),
        .\shl_ln449_reg_269_reg[15] (HwReg_layerHeight_2_val_c_U_n_29),
        .\shl_ln449_reg_269_reg[15]_0 (HwReg_layerHeight_2_val_c_U_n_30),
        .\shl_ln449_reg_269_reg[4] (HwReg_layerHeight_2_val_c_U_n_32),
        .\shl_ln449_reg_269_reg[6] (HwReg_layerHeight_2_val_c_U_n_33),
        .\shl_ln449_reg_269_reg[8] (HwReg_layerHeight_2_val_c_U_n_13),
        .\shl_ln450_reg_274[15]_i_2 (\shl_ln450_reg_274[15]_i_2 ),
        .\shl_ln450_reg_274[15]_i_5 ({HwReg_layerWidth_2_val_c_dout[14],HwReg_layerWidth_2_val_c_dout[10],HwReg_layerWidth_2_val_c_dout[7:0]}),
        .\shl_ln450_reg_274_reg[10] (HwReg_layerWidth_2_val_c_U_n_14),
        .\shl_ln450_reg_274_reg[11] (HwReg_layerWidth_2_val_c_U_n_15),
        .\shl_ln450_reg_274_reg[12] (HwReg_layerWidth_2_val_c_U_n_26),
        .\shl_ln450_reg_274_reg[13] (HwReg_layerWidth_2_val_c_U_n_27),
        .\shl_ln450_reg_274_reg[13]_0 (HwReg_layerWidth_2_val_c_U_n_31),
        .\shl_ln450_reg_274_reg[14] (HwReg_layerWidth_2_val_c_U_n_28),
        .\shl_ln450_reg_274_reg[15] (HwReg_layerWidth_2_val_c_U_n_29),
        .\shl_ln450_reg_274_reg[15]_0 (HwReg_layerWidth_2_val_c_U_n_30),
        .\shl_ln450_reg_274_reg[4] (HwReg_layerWidth_2_val_c_U_n_32),
        .\shl_ln450_reg_274_reg[6] (HwReg_layerWidth_2_val_c_U_n_33),
        .\shl_ln450_reg_274_reg[8] (HwReg_layerWidth_2_val_c_U_n_13),
        .v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  main_design_v_mix_0_0_fifo_w16_d7_S HwReg_layerStartX_1_val17_c_U
       (.HwReg_layerStartX_1_val17_c_empty_n(HwReg_layerStartX_1_val17_c_empty_n),
        .HwReg_layerStartX_1_val17_c_full_n(HwReg_layerStartX_1_val17_c_full_n),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\layerStartX_reg_309_reg[15] (\layerStartX_reg_309_reg[15] ),
        .\mOutPtr_reg[0]_0 (SR),
        .out(HwReg_layerStartX_1_val17_c_dout),
        .v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  main_design_v_mix_0_0_fifo_w16_d8_S HwReg_layerStartX_2_val18_c_U
       (.HwReg_layerEnable_val16_c_empty_n(HwReg_layerEnable_val16_c_empty_n),
        .HwReg_layerScaleFactor_2_val26_c_empty_n(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .HwReg_layerStartX_2_val18_c_full_n(HwReg_layerStartX_2_val18_c_full_n),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\layerStartX_reg_263_reg[15] (\layerStartX_reg_263_reg[15] ),
        .\mOutPtr_reg[3]_0 (SR),
        .out(HwReg_layerStartX_2_val18_c_dout),
        .\tmp_5_reg_279_reg[0] (v_mix_core_alpha_false_false_10_U0_n_14),
        .\tmp_5_reg_279_reg[0]_0 (start_for_v_mix_rgb2yuv_false_U0_U_n_11),
        .v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  main_design_v_mix_0_0_fifo_w16_d7_S_28 HwReg_layerStartY_1_val19_c_U
       (.HwReg_layerStartY_1_val19_c_empty_n(HwReg_layerStartY_1_val19_c_empty_n),
        .HwReg_layerStartY_1_val19_c_full_n(HwReg_layerStartY_1_val19_c_full_n),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\layerStartY_reg_303_reg[15] (\layerStartY_reg_303_reg[15] ),
        .\mOutPtr_reg[0]_0 (SR),
        .out(HwReg_layerStartY_1_val19_c_dout),
        .v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  main_design_v_mix_0_0_fifo_w16_d8_S_29 HwReg_layerStartY_2_val20_c_U
       (.HwReg_layerScaleFactor_1_val25_c_full_n(HwReg_layerScaleFactor_1_val25_c_full_n),
        .HwReg_layerScaleFactor_2_val26_c_full_n(HwReg_layerScaleFactor_2_val26_c_full_n),
        .HwReg_layerStartY_2_val20_c_empty_n(HwReg_layerStartY_2_val20_c_empty_n),
        .ap_clk(ap_clk),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\layerStartY_reg_257_reg[15] (\layerStartY_reg_257_reg[15] ),
        .\mOutPtr_reg[0]_0 (HwReg_layerEnable_val16_c12_U_n_10),
        .\mOutPtr_reg[0]_1 (entry_proc_U0_n_11),
        .\mOutPtr_reg[3]_0 (SR),
        .out(HwReg_layerStartY_2_val20_c_dout),
        .v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  main_design_v_mix_0_0_fifo_w16_d2_S_30 HwReg_layerWidth_1_val_c21_U
       (.D(HwReg_layerWidth_1_val_c22_dout),
        .HwReg_layerWidth_1_val_c21_empty_n(HwReg_layerWidth_1_val_c21_empty_n),
        .HwReg_layerWidth_1_val_c21_full_n(HwReg_layerWidth_1_val_c21_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_yuv2rgb_false_8_U0_n_9),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .if_din(HwReg_layerWidth_1_val_c21_dout),
        .\mOutPtr_reg[2]_0 (v_mix_upsample_false_9_U0_n_9));
  main_design_v_mix_0_0_fifo_w16_d2_S_31 HwReg_layerWidth_1_val_c22_U
       (.D(HwReg_layerWidth_1_val_c23_dout),
        .HwReg_layerHeight_1_val_c30_empty_n(HwReg_layerHeight_1_val_c30_empty_n),
        .HwReg_layerWidth_1_val_c22_full_n(HwReg_layerWidth_1_val_c22_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_422_to_444_false_7_U0_n_9),
        .\SRL_SIG_reg[1][15] (HwReg_layerWidth_1_val_c22_dout),
        .ap_clk(ap_clk),
        .empty_n_reg_0(HwReg_layerWidth_1_val_c22_U_n_9),
        .full_n_reg_0(SR),
        .\mOutPtr_reg[2]_0 (v_mix_yuv2rgb_false_8_U0_n_9),
        .start_for_v_mix_upsample_false_9_U0_full_n(start_for_v_mix_upsample_false_9_U0_full_n),
        .start_once_reg(start_once_reg_103),
        .v_mix_yuv2rgb_false_8_U0_ap_start(v_mix_yuv2rgb_false_8_U0_ap_start));
  main_design_v_mix_0_0_fifo_w16_d2_S_32 HwReg_layerWidth_1_val_c23_U
       (.D(HwReg_layerWidth_1_val_c24_dout),
        .HwReg_layerHeight_1_val_c31_empty_n(HwReg_layerHeight_1_val_c31_empty_n),
        .HwReg_layerWidth_1_val_c23_full_n(HwReg_layerWidth_1_val_c23_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_420_to_422_false_6_U0_n_10),
        .\SRL_SIG_reg[1][15] (HwReg_layerWidth_1_val_c23_dout),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .empty_n_reg_0(HwReg_layerWidth_1_val_c23_U_n_9),
        .\mOutPtr_reg[2]_0 (v_mix_422_to_444_false_7_U0_n_9),
        .start_for_v_mix_yuv2rgb_false_8_U0_full_n(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .start_once_reg(start_once_reg_43),
        .v_mix_422_to_444_false_7_U0_ap_start(v_mix_422_to_444_false_7_U0_ap_start));
  main_design_v_mix_0_0_fifo_w16_d2_S_33 HwReg_layerWidth_1_val_c24_U
       (.AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .D(HwReg_layerWidth_1_val_c24_dout),
        .HwReg_layerHeight_1_val_c32_empty_n(HwReg_layerHeight_1_val_c32_empty_n),
        .HwReg_layerWidth_1_val_c24_full_n(HwReg_layerWidth_1_val_c24_full_n),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .empty_n_reg_0(HwReg_layerWidth_1_val_c24_U_n_9),
        .full_n_reg_0(SR),
        .\mOutPtr_reg[2]_0 (v_mix_420_to_422_false_6_U0_n_10),
        .start_for_v_mix_422_to_444_false_7_U0_full_n(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .start_once_reg(start_once_reg_22),
        .v_mix_420_to_422_false_6_U0_ap_start(v_mix_420_to_422_false_6_U0_ap_start));
  main_design_v_mix_0_0_fifo_w16_d2_S_34 HwReg_layerWidth_1_val_c_U
       (.D({shl_ln450_fu_208_p2[9],shl_ln450_fu_208_p2[5:3],shl_ln450_fu_208_p2[0]}),
        .HwReg_layerWidth_1_val_c_empty_n(HwReg_layerWidth_1_val_c_empty_n),
        .HwReg_layerWidth_1_val_c_full_n(HwReg_layerWidth_1_val_c_full_n),
        .Q(\SRL_SIG_reg[1]_35 ),
        .\SRL_SIG_reg[0][14] (\SRL_SIG_reg[0]_34 ),
        .\SRL_SIG_reg[0][15] (HwReg_layerWidth_1_val_c21_dout),
        .\SRL_SIG_reg[0][15]_0 (v_mix_upsample_false_9_U0_n_9),
        .\SRL_SIG_reg[1][10] ({HwReg_layerWidth_1_val_c_dout[10],HwReg_layerWidth_1_val_c_dout[6],HwReg_layerWidth_1_val_c_dout[3:0]}),
        .\SRL_SIG_reg[1][10]_0 (HwReg_layerWidth_1_val_c_U_n_24),
        .\SRL_SIG_reg[1][11] (HwReg_layerWidth_1_val_c_U_n_25),
        .\SRL_SIG_reg[1][2] (HwReg_layerWidth_1_val_c_U_n_29),
        .\SRL_SIG_reg[1][4] (HwReg_layerWidth_1_val_c_U_n_28),
        .\SRL_SIG_reg[1][4]_0 (HwReg_layerWidth_1_val_c_U_n_34),
        .\SRL_SIG_reg[1][5] (HwReg_layerWidth_1_val_c_U_n_26),
        .\SRL_SIG_reg[1][5]_0 (HwReg_layerWidth_1_val_c_U_n_33),
        .\SRL_SIG_reg[1][5]_1 (HwReg_layerWidth_1_val_c_U_n_35),
        .\SRL_SIG_reg[1][6] (HwReg_layerWidth_1_val_c_U_n_14),
        .\SRL_SIG_reg[1][7] (HwReg_layerWidth_1_val_c_U_n_15),
        .\SRL_SIG_reg[1][7]_0 (HwReg_layerWidth_1_val_c_U_n_27),
        .\SRL_SIG_reg[1][8] (HwReg_layerWidth_1_val_c_U_n_16),
        .\SRL_SIG_reg[1][9] (HwReg_layerWidth_1_val_c_U_n_23),
        .\addr_reg[0]_0 (HwReg_layerWidth_1_val_c_U_n_32),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .out(HwReg_layerScaleFactor_1_val25_c_dout),
        .\shl_ln450_reg_325_reg[0] (HwReg_layerScaleFactor_1_val25_c_U_n_23),
        .\shl_ln450_reg_325_reg[0]_0 (HwReg_layerScaleFactor_1_val25_c_U_n_38),
        .\shl_ln450_reg_325_reg[4] (HwReg_layerScaleFactor_1_val25_c_U_n_39),
        .\shl_ln450_reg_325_reg[5] (HwReg_layerScaleFactor_1_val25_c_U_n_22),
        .v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  main_design_v_mix_0_0_fifo_w16_d2_S_35 HwReg_layerWidth_2_val_c25_U
       (.D(HwReg_layerWidth_2_val_c26_dout),
        .HwReg_layerWidth_2_val_c25_empty_n(HwReg_layerWidth_2_val_c25_empty_n),
        .HwReg_layerWidth_2_val_c25_full_n(HwReg_layerWidth_2_val_c25_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_yuv2rgb_false_U0_n_9),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .in(HwReg_layerWidth_2_val_c25_dout),
        .\mOutPtr_reg[2]_0 (v_mix_upsample_false_U0_n_9));
  main_design_v_mix_0_0_fifo_w16_d2_S_36 HwReg_layerWidth_2_val_c26_U
       (.D(HwReg_layerWidth_2_val_c27_dout),
        .HwReg_layerHeight_2_val_c34_empty_n(HwReg_layerHeight_2_val_c34_empty_n),
        .HwReg_layerWidth_2_val_c26_full_n(HwReg_layerWidth_2_val_c26_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_422_to_444_false_U0_n_9),
        .\SRL_SIG_reg[1][15] (HwReg_layerWidth_2_val_c26_dout),
        .ap_clk(ap_clk),
        .empty_n_reg_0(HwReg_layerWidth_2_val_c26_U_n_9),
        .full_n_reg_0(SR),
        .\mOutPtr_reg[2]_0 (v_mix_yuv2rgb_false_U0_n_9),
        .start_for_v_mix_upsample_false_U0_full_n(start_for_v_mix_upsample_false_U0_full_n),
        .start_once_reg(start_once_reg_109),
        .v_mix_yuv2rgb_false_U0_ap_start(v_mix_yuv2rgb_false_U0_ap_start));
  main_design_v_mix_0_0_fifo_w16_d2_S_37 HwReg_layerWidth_2_val_c27_U
       (.D(HwReg_layerWidth_2_val_c28_dout),
        .HwReg_layerHeight_2_val_c35_empty_n(HwReg_layerHeight_2_val_c35_empty_n),
        .HwReg_layerWidth_2_val_c27_full_n(HwReg_layerWidth_2_val_c27_full_n),
        .\SRL_SIG_reg[0][15] (v_mix_420_to_422_false_U0_n_9),
        .\SRL_SIG_reg[1][15] (HwReg_layerWidth_2_val_c27_dout),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .empty_n_reg_0(HwReg_layerWidth_2_val_c27_U_n_9),
        .\mOutPtr_reg[2]_0 (v_mix_422_to_444_false_U0_n_9),
        .start_for_v_mix_yuv2rgb_false_U0_full_n(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .start_once_reg(start_once_reg_49),
        .v_mix_422_to_444_false_U0_ap_start(v_mix_422_to_444_false_U0_ap_start));
  main_design_v_mix_0_0_fifo_w16_d2_S_38 HwReg_layerWidth_2_val_c28_U
       (.D(HwReg_layerWidth_2_val_c28_dout),
        .HwReg_layerHeight_2_val_c36_empty_n(HwReg_layerHeight_2_val_c36_empty_n),
        .HwReg_layerWidth_2_val_c28_full_n(HwReg_layerWidth_2_val_c28_full_n),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0][15]_1 ),
        .\SRL_SIG_reg[0][15]_0 (ap_NS_fsm_17),
        .ap_clk(ap_clk),
        .empty_n_reg_0(HwReg_layerWidth_2_val_c28_U_n_9),
        .full_n_reg_0(SR),
        .\mOutPtr_reg[2]_0 (v_mix_420_to_422_false_U0_n_9),
        .start_for_v_mix_422_to_444_false_U0_full_n(start_for_v_mix_422_to_444_false_U0_full_n),
        .start_once_reg(start_once_reg_24),
        .v_mix_420_to_422_false_U0_ap_start(v_mix_420_to_422_false_U0_ap_start));
  main_design_v_mix_0_0_fifo_w16_d3_S_39 HwReg_layerWidth_2_val_c_U
       (.D({shl_ln450_fu_162_p2[9],shl_ln450_fu_162_p2[5]}),
        .HwReg_layerWidth_2_val_c_empty_n(HwReg_layerWidth_2_val_c_empty_n),
        .HwReg_layerWidth_2_val_c_full_n(HwReg_layerWidth_2_val_c_full_n),
        .\addr_reg[0]_0 (HwReg_layerWidth_2_val_c_U_n_13),
        .\addr_reg[0]_1 (HwReg_layerWidth_2_val_c_U_n_14),
        .\addr_reg[0]_10 (HwReg_layerWidth_2_val_c_U_n_33),
        .\addr_reg[0]_11 (v_mix_upsample_false_U0_n_9),
        .\addr_reg[0]_2 (HwReg_layerWidth_2_val_c_U_n_15),
        .\addr_reg[0]_3 (HwReg_layerWidth_2_val_c_U_n_26),
        .\addr_reg[0]_4 (HwReg_layerWidth_2_val_c_U_n_27),
        .\addr_reg[0]_5 (HwReg_layerWidth_2_val_c_U_n_28),
        .\addr_reg[0]_6 (HwReg_layerWidth_2_val_c_U_n_29),
        .\addr_reg[0]_7 (HwReg_layerWidth_2_val_c_U_n_30),
        .\addr_reg[0]_8 (HwReg_layerWidth_2_val_c_U_n_31),
        .\addr_reg[0]_9 (HwReg_layerWidth_2_val_c_U_n_32),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .in(HwReg_layerWidth_2_val_c25_dout),
        .out({HwReg_layerWidth_2_val_c_dout[14],HwReg_layerWidth_2_val_c_dout[10],HwReg_layerWidth_2_val_c_dout[7:0]}),
        .push(push_87),
        .\shl_ln450_reg_274_reg[5] (HwReg_layerScaleFactor_2_val26_c_U_n_25),
        .\shl_ln450_reg_274_reg[5]_0 (HwReg_layerScaleFactor_2_val26_c_U_n_26),
        .\shl_ln450_reg_274_reg[5]_1 (HwReg_layerScaleFactor_2_val26_c_dout),
        .v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  main_design_v_mix_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.CO(icmp_ln3231_1_fu_158_p2),
        .D(D),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_1 ),
        .\FSM_sequential_state_reg[0]_2 (\FSM_sequential_state_reg[0]_2 ),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(Q),
        .\ap_CS_fsm_reg[3]_0 ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[3]_1 (MultiPixStream2AXIvideo_U0_n_25),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg_0(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg),
        .\axi_last_reg_227_reg[0] (\axi_last_reg_227_reg[0] ),
        .\d_read_reg_26_reg[11] (\d_read_reg_26_reg[11] ),
        .\d_read_reg_26_reg[11]_0 (\d_read_reg_26_reg[11]_0 ),
        .data_p2(data_p2),
        .data_p2_1(data_p2_1),
        .\data_p2_reg[0] (\data_p2_reg[0] ),
        .\data_p2_reg[0]_0 (\data_p2_reg[0]_0 ),
        .\data_p2_reg[0]_1 (\data_p2_reg[0]_1 [1]),
        .empty_n_reg(empty_n_reg),
        .grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST),
        .grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER),
        .\icmp_ln3233_reg_223_reg[0] (\icmp_ln3233_reg_223_reg[0] ),
        .load_p1(load_p1),
        .load_p1_0(load_p1_0),
        .\mOutPtr_reg[0] (out420_U_n_9),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_0(m_axis_video_TREADY_0),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out420_empty_n(out420_empty_n),
        .p_6_in(p_6_in_15),
        .p_6_in_0(p_6_in),
        .p_9_in(p_9_in_16),
        .push(push_27),
        .\sof_2_reg_141_reg[0] (\sof_2_reg_141_reg[0] ),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_30),
        .\state_reg[1] (\state_reg[1] ),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .Q(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .R(AXIvideo2MultiPixStream_1_U0_n_11));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .Q(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .R(AXIvideo2MultiPixStream_1_U0_n_11));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready),
        .Q(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .R(AXIvideo2MultiPixStream_1_U0_n_11));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_entry_proc_U0_ap_ready),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .R(AXIvideo2MultiPixStream_1_U0_n_11));
  main_design_v_mix_0_0_entry_proc entry_proc_U0
       (.CO(icmp_ln463_fu_254_p2),
        .E(entry_proc_U0_n_10),
        .Q(ap_CS_fsm_state3_73),
        .ap_clk(ap_clk),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(entry_proc_U0_n_11),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .\mOutPtr_reg[3] (icmp_ln463_fu_208_p2),
        .\mOutPtr_reg[3]_0 (ap_CS_fsm_state3_63),
        .\mOutPtr_reg[3]_1 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .start_for_v_mix_core_alpha_false_false_10_U0_full_n(start_for_v_mix_core_alpha_false_false_10_U0_full_n),
        .start_for_v_mix_core_alpha_false_false_U0_full_n(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(entry_proc_U0_n_12),
        .start_once_reg_reg_1(SR),
        .start_once_reg_reg_2(start_for_v_mix_core_alpha_false_false_10_U0_U_n_11),
        .v_mix_core_alpha_false_false_10_U0_ap_start(v_mix_core_alpha_false_false_10_U0_ap_start),
        .v_mix_core_alpha_false_false_U0_ap_start(v_mix_core_alpha_false_false_U0_ap_start));
  main_design_v_mix_0_0_fifo_w24_d2_S out420_U
       (.D(out422_dout),
        .\SRL_SIG_reg[0][23] (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[1][23] (\SRL_SIG_reg[1][23] ),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .\addr_reg[0]_0 (\addr_reg[0] ),
        .\addr_reg[0]_1 (SR),
        .\addr_reg[0]_2 (\icmp_ln3233_reg_223_reg[0] ),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0]_0 (out420_U_n_9),
        .\mOutPtr_reg[0]_1 (MultiPixStream2AXIvideo_U0_n_25),
        .\mOutPtr_reg[1]_0 (ap_CS_fsm_state4),
        .out420_empty_n(out420_empty_n),
        .out420_full_n(out420_full_n),
        .p_6_in(p_6_in_15),
        .p_9_in(p_9_in_16),
        .push(push_27));
  main_design_v_mix_0_0_fifo_w24_d2_S_40 out422_U
       (.D(outYuv_dout),
        .\SRL_SIG_reg[1][23] (out422_dout),
        .addr110_out(addr110_out),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .\mOutPtr_reg[0]_0 (out422_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_422_to_420_false_U0_n_10),
        .out422_empty_n(out422_empty_n),
        .out422_full_n(out422_full_n),
        .p_6_in(p_6_in_28),
        .p_9_in(p_9_in_29),
        .push(push_52));
  main_design_v_mix_0_0_fifo_w24_d2_S_41 outLayer0_U
       (.D(srcLayer0Yuv_dout),
        .Q(\SRL_SIG_reg[0]_6 ),
        .\SRL_SIG_reg[1][23] (\SRL_SIG_reg[1]_7 ),
        .addr110_out(addr110_out_72),
        .\addr_reg[0]_0 (outLayer0_U_n_12),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .\mOutPtr_reg[0]_0 (outLayer0_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_core_alpha_false_false_U0_n_14),
        .outLayer0_empty_n(outLayer0_empty_n),
        .outLayer0_full_n(outLayer0_full_n),
        .p_6_in(p_6_in_70),
        .p_9_in(p_9_in_71),
        .push(push_94));
  main_design_v_mix_0_0_fifo_w24_d2_S_42 outLayer1_U
       (.D({outLayer1_U_n_12,outLayer1_U_n_13,outLayer1_U_n_14,outLayer1_U_n_15,outLayer1_U_n_16,outLayer1_U_n_17,outLayer1_U_n_18,outLayer1_U_n_19,outLayer1_U_n_20,outLayer1_U_n_21,outLayer1_U_n_22,outLayer1_U_n_23,outLayer1_U_n_24,outLayer1_U_n_25,outLayer1_U_n_26,outLayer1_U_n_27,outLayer1_U_n_28,outLayer1_U_n_29,outLayer1_U_n_30,outLayer1_U_n_31,outLayer1_U_n_32,outLayer1_U_n_33,outLayer1_U_n_34,outLayer1_U_n_35}),
        .E(push_66),
        .\SRL_SIG_reg[0][23] (v_mix_core_alpha_false_false_U0_outLayer1_din),
        .and_ln476_4_reg_221(\grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132/and_ln476_4_reg_221 ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] (srcLayer2x_U_n_12),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] (srcLayer2x_U_n_22),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] (srcLayer2x_U_n_23),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] (srcLayer2x_U_n_24),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] (srcLayer2x_U_n_25),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] (srcLayer2x_U_n_26),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] (srcLayer2x_U_n_27),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] (srcLayer2x_U_n_28),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] (srcLayer2x_U_n_29),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] (srcLayer2x_U_n_30),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] (srcLayer2x_U_n_31),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] (srcLayer2x_U_n_13),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] (srcLayer2x_U_n_32),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] (srcLayer2x_U_n_33),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] (srcLayer2x_U_n_34),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] (v_mix_core_alpha_false_false_10_U0_n_10),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 (srcLayer2x_U_n_35),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] (srcLayer2x_U_n_14),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] (srcLayer2x_U_n_15),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] (srcLayer2x_U_n_16),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] (srcLayer2x_U_n_17),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] (srcLayer2x_U_n_18),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] (srcLayer2x_U_n_19),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] (srcLayer2x_U_n_20),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] (srcLayer2x_U_n_21),
        .full_n_reg_0(SR),
        .\mOutPtr_reg[0]_0 (outLayer1_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_core_alpha_false_false_10_U0_n_15),
        .outLayer1_empty_n(outLayer1_empty_n),
        .outLayer1_full_n(outLayer1_full_n),
        .p_6_in(p_6_in_61),
        .p_9_in(p_9_in_60));
  main_design_v_mix_0_0_fifo_w24_d2_S_43 outLayer2_U
       (.Q(v_mix_core_alpha_false_false_10_U0_outLayer2_din),
        .addr110_out(addr110_out_79),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .if_din(outLayer2_dout),
        .\mOutPtr_reg[0]_0 (outLayer2_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_rgb2yuv_false_U0_n_10),
        .outLayer2_empty_n(outLayer2_empty_n),
        .outLayer2_full_n(outLayer2_full_n),
        .p_6_in(p_6_in_77),
        .p_9_in(p_9_in_78),
        .push(push_57));
  main_design_v_mix_0_0_fifo_w24_d2_S_44 outYuv_U
       (.D(outLayer2_dout),
        .addr110_out(addr110_out_55),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .if_din(outYuv_dout),
        .\mOutPtr_reg[0]_0 (outYuv_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_444_to_422_false_U0_n_10),
        .outYuv_empty_n(outYuv_empty_n),
        .outYuv_full_n(outYuv_full_n),
        .p_6_in(p_6_in_53),
        .p_9_in(p_9_in_54),
        .push(push_76));
  main_design_v_mix_0_0_fifo_w24_d2_S_45 srcLayer0Yuv422_U
       (.D(srcLayer0_dout),
        .E(pop),
        .addr110_out(addr110_out_33),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .if_din(srcLayer0Yuv422_dout),
        .\mOutPtr_reg[0]_0 (srcLayer0Yuv422_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_422_to_444_false_3_U0_n_13),
        .p_6_in(p_6_in_31),
        .p_9_in(p_9_in_32),
        .srcLayer0Yuv422_empty_n(srcLayer0Yuv422_empty_n),
        .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_46 srcLayer0Yuv_U
       (.D(srcLayer0Yuv422_dout),
        .addr110_out(addr110_out_97),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .if_din(srcLayer0Yuv_dout),
        .\mOutPtr_reg[0]_0 (srcLayer0Yuv_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_yuv2rgb_false_4_U0_n_13),
        .p_6_in(p_6_in_95),
        .p_9_in(p_9_in_96),
        .push(push_36),
        .srcLayer0Yuv_empty_n(srcLayer0Yuv_empty_n),
        .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_47 srcLayer0_U
       (.D(AXIvideo2MultiPixStream_1_U0_srcLayer0_din),
        .E(pop),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .if_din(srcLayer0_dout),
        .\mOutPtr_reg[0]_0 (srcLayer0_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_420_to_422_false_2_U0_n_15),
        .push(push_1),
        .srcLayer0_empty_n(srcLayer0_empty_n),
        .srcLayer0_full_n(srcLayer0_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_48 srcLayer1Rgb_U
       (.D(srcLayer1Yuv_dout),
        .addr110_out(addr110_out_85),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .if_din(srcLayer1Rgb_dout),
        .\mOutPtr_reg[0]_0 (srcLayer1Rgb_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_upsample_false_9_U0_n_11),
        .p_6_in(p_6_in_83),
        .p_9_in(p_9_in_84),
        .push(push_99),
        .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
        .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_49 srcLayer1Yuv422_U
       (.D(srcLayer1_dout),
        .E(pop_20),
        .addr110_out(addr110_out_40),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .if_din(srcLayer1Yuv422_dout),
        .\mOutPtr_reg[0]_0 (srcLayer1Yuv422_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_422_to_444_false_7_U0_n_12),
        .p_6_in(p_6_in_38),
        .p_9_in(p_9_in_39),
        .srcLayer1Yuv422_empty_n(srcLayer1Yuv422_empty_n),
        .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_50 srcLayer1Yuv_U
       (.D(srcLayer1Yuv422_dout),
        .addr110_out(addr110_out_102),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .if_din(srcLayer1Yuv_dout),
        .\mOutPtr_reg[0]_0 (srcLayer1Yuv_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_yuv2rgb_false_8_U0_n_12),
        .p_6_in(p_6_in_100),
        .p_9_in(p_9_in_101),
        .push(push_42),
        .srcLayer1Yuv_empty_n(srcLayer1Yuv_empty_n),
        .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_51 srcLayer1_U
       (.D(AXIvideo2MultiPixStream_5_U0_srcLayer1_din),
        .E(pop_20),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .if_din(srcLayer1_dout),
        .\mOutPtr_reg[0]_0 (srcLayer1_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_420_to_422_false_6_U0_n_15),
        .push(push_2),
        .srcLayer1_empty_n(srcLayer1_empty_n),
        .srcLayer1_full_n(srcLayer1_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_52 srcLayer1x_U
       (.D(srcLayer1Rgb_dout),
        .addr110_out(addr110_out_67),
        .\addr_reg[0]_0 (SR),
        .and_ln476_3_reg_392(\grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170/and_ln476_3_reg_392 ),
        .\and_ln476_3_reg_392_reg[0] (srcLayer1x_U_n_12),
        .\and_ln476_3_reg_392_reg[0]_0 (srcLayer1x_U_n_13),
        .\and_ln476_3_reg_392_reg[0]_1 (srcLayer1x_U_n_14),
        .\and_ln476_3_reg_392_reg[0]_10 (srcLayer1x_U_n_23),
        .\and_ln476_3_reg_392_reg[0]_11 (srcLayer1x_U_n_24),
        .\and_ln476_3_reg_392_reg[0]_12 (srcLayer1x_U_n_25),
        .\and_ln476_3_reg_392_reg[0]_13 (srcLayer1x_U_n_26),
        .\and_ln476_3_reg_392_reg[0]_14 (srcLayer1x_U_n_27),
        .\and_ln476_3_reg_392_reg[0]_15 (srcLayer1x_U_n_28),
        .\and_ln476_3_reg_392_reg[0]_16 (srcLayer1x_U_n_29),
        .\and_ln476_3_reg_392_reg[0]_17 (srcLayer1x_U_n_30),
        .\and_ln476_3_reg_392_reg[0]_18 (srcLayer1x_U_n_31),
        .\and_ln476_3_reg_392_reg[0]_19 (srcLayer1x_U_n_32),
        .\and_ln476_3_reg_392_reg[0]_2 (srcLayer1x_U_n_15),
        .\and_ln476_3_reg_392_reg[0]_20 (srcLayer1x_U_n_33),
        .\and_ln476_3_reg_392_reg[0]_21 (srcLayer1x_U_n_34),
        .\and_ln476_3_reg_392_reg[0]_22 (srcLayer1x_U_n_35),
        .\and_ln476_3_reg_392_reg[0]_3 (srcLayer1x_U_n_16),
        .\and_ln476_3_reg_392_reg[0]_4 (srcLayer1x_U_n_17),
        .\and_ln476_3_reg_392_reg[0]_5 (srcLayer1x_U_n_18),
        .\and_ln476_3_reg_392_reg[0]_6 (srcLayer1x_U_n_19),
        .\and_ln476_3_reg_392_reg[0]_7 (srcLayer1x_U_n_20),
        .\and_ln476_3_reg_392_reg[0]_8 (srcLayer1x_U_n_21),
        .\and_ln476_3_reg_392_reg[0]_9 (srcLayer1x_U_n_22),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] (v_mix_core_alpha_false_false_U0_n_9),
        .\mOutPtr_reg[0]_0 (srcLayer1x_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_core_alpha_false_false_U0_n_18),
        .p_6_in(p_6_in_69),
        .p_9_in(p_9_in_68),
        .push(push_82),
        .srcLayer1x_empty_n(srcLayer1x_empty_n),
        .srcLayer1x_full_n(srcLayer1x_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_53 srcLayer2Rgb_U
       (.D(srcLayer2Yuv_dout),
        .addr110_out(addr110_out_92),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .if_din(srcLayer2Rgb_dout),
        .\mOutPtr_reg[0]_0 (srcLayer2Rgb_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_upsample_false_U0_n_11),
        .p_6_in(p_6_in_90),
        .p_9_in(p_9_in_91),
        .push(push_105),
        .srcLayer2Rgb_empty_n(srcLayer2Rgb_empty_n),
        .srcLayer2Rgb_full_n(srcLayer2Rgb_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_54 srcLayer2Yuv422_U
       (.D(srcLayer2_dout),
        .E(pop_23),
        .addr110_out(addr110_out_46),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .if_din(srcLayer2Yuv422_dout),
        .\mOutPtr_reg[0]_0 (srcLayer2Yuv422_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_422_to_444_false_U0_n_12),
        .p_6_in(p_6_in_44),
        .p_9_in(p_9_in_45),
        .srcLayer2Yuv422_empty_n(srcLayer2Yuv422_empty_n),
        .srcLayer2Yuv422_full_n(srcLayer2Yuv422_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_55 srcLayer2Yuv_U
       (.D(srcLayer2Yuv422_dout),
        .addr110_out(addr110_out_108),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .if_din(srcLayer2Yuv_dout),
        .\mOutPtr_reg[0]_0 (srcLayer2Yuv_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_yuv2rgb_false_U0_n_12),
        .p_6_in(p_6_in_106),
        .p_9_in(p_9_in_107),
        .push(push_48),
        .srcLayer2Yuv_empty_n(srcLayer2Yuv_empty_n),
        .srcLayer2Yuv_full_n(srcLayer2Yuv_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_56 srcLayer2_U
       (.D(AXIvideo2MultiPixStream_U0_srcLayer2_din),
        .E(pop_23),
        .\addr_reg[0]_0 (SR),
        .ap_clk(ap_clk),
        .if_din(srcLayer2_dout),
        .\mOutPtr_reg[0]_0 (srcLayer2_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_420_to_422_false_U0_n_12),
        .push(push_4),
        .srcLayer2_empty_n(srcLayer2_empty_n),
        .srcLayer2_full_n(srcLayer2_full_n));
  main_design_v_mix_0_0_fifo_w24_d2_S_57 srcLayer2x_U
       (.D(srcLayer2Rgb_dout),
        .E(push_89),
        .\addr_reg[0]_0 (SR),
        .and_ln476_4_reg_221(\grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132/and_ln476_4_reg_221 ),
        .\and_ln476_4_reg_221_reg[0] (srcLayer2x_U_n_12),
        .\and_ln476_4_reg_221_reg[0]_0 (srcLayer2x_U_n_13),
        .\and_ln476_4_reg_221_reg[0]_1 (srcLayer2x_U_n_14),
        .\and_ln476_4_reg_221_reg[0]_10 (srcLayer2x_U_n_23),
        .\and_ln476_4_reg_221_reg[0]_11 (srcLayer2x_U_n_24),
        .\and_ln476_4_reg_221_reg[0]_12 (srcLayer2x_U_n_25),
        .\and_ln476_4_reg_221_reg[0]_13 (srcLayer2x_U_n_26),
        .\and_ln476_4_reg_221_reg[0]_14 (srcLayer2x_U_n_27),
        .\and_ln476_4_reg_221_reg[0]_15 (srcLayer2x_U_n_28),
        .\and_ln476_4_reg_221_reg[0]_16 (srcLayer2x_U_n_29),
        .\and_ln476_4_reg_221_reg[0]_17 (srcLayer2x_U_n_30),
        .\and_ln476_4_reg_221_reg[0]_18 (srcLayer2x_U_n_31),
        .\and_ln476_4_reg_221_reg[0]_19 (srcLayer2x_U_n_32),
        .\and_ln476_4_reg_221_reg[0]_2 (srcLayer2x_U_n_15),
        .\and_ln476_4_reg_221_reg[0]_20 (srcLayer2x_U_n_33),
        .\and_ln476_4_reg_221_reg[0]_21 (srcLayer2x_U_n_34),
        .\and_ln476_4_reg_221_reg[0]_22 (srcLayer2x_U_n_35),
        .\and_ln476_4_reg_221_reg[0]_3 (srcLayer2x_U_n_16),
        .\and_ln476_4_reg_221_reg[0]_4 (srcLayer2x_U_n_17),
        .\and_ln476_4_reg_221_reg[0]_5 (srcLayer2x_U_n_18),
        .\and_ln476_4_reg_221_reg[0]_6 (srcLayer2x_U_n_19),
        .\and_ln476_4_reg_221_reg[0]_7 (srcLayer2x_U_n_20),
        .\and_ln476_4_reg_221_reg[0]_8 (srcLayer2x_U_n_21),
        .\and_ln476_4_reg_221_reg[0]_9 (srcLayer2x_U_n_22),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] (v_mix_core_alpha_false_false_10_U0_n_10),
        .\mOutPtr_reg[0]_0 (srcLayer2x_U_n_9),
        .\mOutPtr_reg[0]_1 (v_mix_core_alpha_false_false_10_U0_n_18),
        .p_6_in(p_6_in_59),
        .p_9_in(p_9_in_58),
        .srcLayer2x_empty_n(srcLayer2x_empty_n),
        .srcLayer2x_full_n(srcLayer2x_full_n));
  main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.CO(icmp_ln3231_1_fu_158_p2),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .ap_clk(ap_clk),
        .empty_n_reg_0(ap_CS_fsm_state3),
        .full_n_reg_0(SR),
        .p_6_in(p_6_in),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_30),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0 start_for_v_mix_420_to_422_false_2_U0_U
       (.CO(icmp_ln74_fu_111_p2),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .full_n_reg_0(SR),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .\mOutPtr_reg[0]_0 (v_mix_420_to_422_false_2_U0_n_10),
        .push(push),
        .start_for_v_mix_420_to_422_false_2_U0_full_n(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .v_mix_420_to_422_false_2_U0_ap_ready(v_mix_420_to_422_false_2_U0_ap_ready),
        .v_mix_420_to_422_false_2_U0_ap_start(v_mix_420_to_422_false_2_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0 start_for_v_mix_420_to_422_false_6_U0_U
       (.CO(icmp_ln74_fu_135_p2),
        .Q(ap_CS_fsm_state2_21),
        .ap_clk(ap_clk),
        .ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .full_n_reg_0(start_for_v_mix_420_to_422_false_6_U0_U_n_11),
        .full_n_reg_1(SR),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .\mOutPtr_reg[0]_0 (v_mix_420_to_422_false_6_U0_n_9),
        .start_for_v_mix_420_to_422_false_6_U0_full_n(start_for_v_mix_420_to_422_false_6_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .v_mix_420_to_422_false_6_U0_ap_ready(v_mix_420_to_422_false_6_U0_ap_ready),
        .v_mix_420_to_422_false_6_U0_ap_start(v_mix_420_to_422_false_6_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 start_for_v_mix_420_to_422_false_U0_U
       (.HwReg_layerEnableFlag_2_val_c20_full_n(HwReg_layerEnableFlag_2_val_c20_full_n),
        .HwReg_layerHeight_2_val_c36_full_n(HwReg_layerHeight_2_val_c36_full_n),
        .HwReg_layerWidth_2_val_c28_full_n(HwReg_layerWidth_2_val_c28_full_n),
        .\ap_CS_fsm_reg[1] (AXIvideo2MultiPixStream_U0_n_35),
        .ap_clk(ap_clk),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg(start_for_v_mix_420_to_422_false_U0_U_n_11),
        .full_n_reg_0(ap_NS_fsm_17),
        .full_n_reg_1(SR),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .start_once_reg(start_once_reg_5),
        .v_mix_420_to_422_false_U0_ap_ready(v_mix_420_to_422_false_U0_ap_ready),
        .v_mix_420_to_422_false_U0_ap_start(v_mix_420_to_422_false_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 start_for_v_mix_422_to_420_false_U0_U
       (.CO(icmp_ln506_fu_79_p2),
        .Q(ap_CS_fsm_state2_25),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .p_6_in(p_6_in_26),
        .start_for_v_mix_422_to_420_false_U0_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
        .start_once_reg(start_once_reg_56),
        .v_mix_422_to_420_false_U0_ap_ready(v_mix_422_to_420_false_U0_ap_ready),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start),
        .v_mix_444_to_422_false_U0_ap_start(v_mix_444_to_422_false_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0 start_for_v_mix_422_to_444_false_3_U0_U
       (.ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .pop(pop_34),
        .start_for_v_mix_422_to_444_false_3_U0_full_n(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .start_once_reg(start_once_reg_19),
        .v_mix_420_to_422_false_2_U0_ap_start(v_mix_420_to_422_false_2_U0_ap_start),
        .v_mix_422_to_444_false_3_U0_ap_ready(v_mix_422_to_444_false_3_U0_ap_ready),
        .v_mix_422_to_444_false_3_U0_ap_start(v_mix_422_to_444_false_3_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0 start_for_v_mix_422_to_444_false_7_U0_U
       (.ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .pop(pop_41),
        .start_for_v_mix_422_to_444_false_7_U0_full_n(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .start_once_reg(start_once_reg_22),
        .v_mix_420_to_422_false_6_U0_ap_start(v_mix_420_to_422_false_6_U0_ap_start),
        .v_mix_422_to_444_false_7_U0_ap_ready(v_mix_422_to_444_false_7_U0_ap_ready),
        .v_mix_422_to_444_false_7_U0_ap_start(v_mix_422_to_444_false_7_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 start_for_v_mix_422_to_444_false_U0_U
       (.ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .pop(pop_47),
        .start_for_v_mix_422_to_444_false_U0_full_n(start_for_v_mix_422_to_444_false_U0_full_n),
        .start_once_reg(start_once_reg_24),
        .v_mix_420_to_422_false_U0_ap_start(v_mix_420_to_422_false_U0_ap_start),
        .v_mix_422_to_444_false_U0_ap_ready(v_mix_422_to_444_false_U0_ap_ready),
        .v_mix_422_to_444_false_U0_ap_start(v_mix_422_to_444_false_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 start_for_v_mix_444_to_422_false_U0_U
       (.CO(icmp_ln716_fu_79_p2),
        .Q(ap_CS_fsm_state2_50),
        .ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .p_6_in(p_6_in_51),
        .start_for_v_mix_444_to_422_false_U0_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
        .start_once_reg(start_once_reg_80),
        .v_mix_444_to_422_false_U0_ap_ready(v_mix_444_to_422_false_U0_ap_ready),
        .v_mix_444_to_422_false_U0_ap_start(v_mix_444_to_422_false_U0_ap_start),
        .v_mix_rgb2yuv_false_U0_ap_start(v_mix_rgb2yuv_false_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0 start_for_v_mix_core_alpha_false_false_10_U0_U
       (.E(entry_proc_U0_n_12),
        .Q(ap_CS_fsm_state3_63),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .full_n_reg_0(start_for_v_mix_core_alpha_false_false_10_U0_U_n_11),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .\mOutPtr_reg[1]_0 (icmp_ln463_fu_208_p2),
        .\mOutPtr_reg[1]_1 (entry_proc_U0_n_11),
        .\mOutPtr_reg[3]_0 (SR),
        .start_for_v_mix_core_alpha_false_false_10_U0_full_n(start_for_v_mix_core_alpha_false_false_10_U0_full_n),
        .start_for_v_mix_core_alpha_false_false_U0_full_n(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .v_mix_core_alpha_false_false_10_U0_ap_start(v_mix_core_alpha_false_false_10_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0 start_for_v_mix_core_alpha_false_false_U0_U
       (.E(entry_proc_U0_n_10),
        .HwReg_layerScaleFactor_1_val25_c_empty_n(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .HwReg_layerStartX_1_val17_c_empty_n(HwReg_layerStartX_1_val17_c_empty_n),
        .HwReg_layerStartY_1_val19_c_empty_n(HwReg_layerStartY_1_val19_c_empty_n),
        .\ap_CS_fsm_reg[0] (HwReg_layerHeight_1_val_c_U_n_9),
        .ap_clk(ap_clk),
        .empty_n_reg_0(start_for_v_mix_core_alpha_false_false_U0_U_n_11),
        .full_n_reg_0(v_mix_core_alpha_false_false_U0_n_24),
        .\mOutPtr_reg[0]_0 (SR),
        .p_9_in(p_9_in_64),
        .start_for_v_mix_core_alpha_false_false_U0_full_n(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .v_mix_core_alpha_false_false_U0_ap_start(v_mix_core_alpha_false_false_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 start_for_v_mix_rgb2yuv_false_U0_U
       (.CO(icmp_ln1040_fu_79_p2),
        .Q(ap_CS_fsm_state2_74),
        .ap_clk(ap_clk),
        .full_n_reg_0(start_for_v_mix_rgb2yuv_false_U0_U_n_11),
        .full_n_reg_1(SR),
        .p_6_in(p_6_in_75),
        .start_for_v_mix_rgb2yuv_false_U0_full_n(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .start_once_reg(start_once_reg_62),
        .v_mix_core_alpha_false_false_10_U0_ap_start(v_mix_core_alpha_false_false_10_U0_ap_start),
        .v_mix_rgb2yuv_false_U0_ap_ready(v_mix_rgb2yuv_false_U0_ap_ready),
        .v_mix_rgb2yuv_false_U0_ap_start(v_mix_rgb2yuv_false_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0 start_for_v_mix_upsample_false_9_U0_U
       (.ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .pop(pop_81),
        .start_for_v_mix_upsample_false_9_U0_full_n(start_for_v_mix_upsample_false_9_U0_full_n),
        .start_once_reg(start_once_reg_103),
        .v_mix_upsample_false_9_U0_ap_ready(v_mix_upsample_false_9_U0_ap_ready),
        .v_mix_upsample_false_9_U0_ap_start(v_mix_upsample_false_9_U0_ap_start),
        .v_mix_yuv2rgb_false_8_U0_ap_start(v_mix_yuv2rgb_false_8_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0 start_for_v_mix_upsample_false_U0_U
       (.ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .pop(pop_86),
        .start_for_v_mix_upsample_false_U0_full_n(start_for_v_mix_upsample_false_U0_full_n),
        .start_once_reg(start_once_reg_109),
        .v_mix_upsample_false_U0_ap_ready(v_mix_upsample_false_U0_ap_ready),
        .v_mix_upsample_false_U0_ap_start(v_mix_upsample_false_U0_ap_start),
        .v_mix_yuv2rgb_false_U0_ap_start(v_mix_yuv2rgb_false_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0 start_for_v_mix_yuv2rgb_false_4_U0_U
       (.ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .pop(pop_93),
        .start_for_v_mix_yuv2rgb_false_4_U0_full_n(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .start_once_reg(start_once_reg_37),
        .v_mix_422_to_444_false_3_U0_ap_start(v_mix_422_to_444_false_3_U0_ap_start),
        .v_mix_yuv2rgb_false_4_U0_ap_ready(v_mix_yuv2rgb_false_4_U0_ap_ready),
        .v_mix_yuv2rgb_false_4_U0_ap_start(v_mix_yuv2rgb_false_4_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0 start_for_v_mix_yuv2rgb_false_8_U0_U
       (.ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .pop(pop_98),
        .start_for_v_mix_yuv2rgb_false_8_U0_full_n(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .start_once_reg(start_once_reg_43),
        .v_mix_422_to_444_false_7_U0_ap_start(v_mix_422_to_444_false_7_U0_ap_start),
        .v_mix_yuv2rgb_false_8_U0_ap_ready(v_mix_yuv2rgb_false_8_U0_ap_ready),
        .v_mix_yuv2rgb_false_8_U0_ap_start(v_mix_yuv2rgb_false_8_U0_ap_start));
  main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 start_for_v_mix_yuv2rgb_false_U0_U
       (.ap_clk(ap_clk),
        .full_n_reg_0(SR),
        .pop(pop_104),
        .start_for_v_mix_yuv2rgb_false_U0_full_n(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .start_once_reg(start_once_reg_49),
        .v_mix_422_to_444_false_U0_ap_start(v_mix_422_to_444_false_U0_ap_start),
        .v_mix_yuv2rgb_false_U0_ap_ready(v_mix_yuv2rgb_false_U0_ap_ready),
        .v_mix_yuv2rgb_false_U0_ap_start(v_mix_yuv2rgb_false_U0_ap_start));
  main_design_v_mix_0_0_v_mix_420_to_422_false_2 v_mix_420_to_422_false_2_U0
       (.CO(icmp_ln74_fu_111_p2),
        .E(pop),
        .HwReg_layerEnableFlag_0_val_c13_full_n(HwReg_layerEnableFlag_0_val_c13_full_n),
        .HwReg_layerEnableFlag_0_val_c14_empty_n(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[0]_0 (v_mix_420_to_422_false_2_U0_n_11),
        .\ap_CS_fsm_reg[2]_i_2_0 (\d_read_reg_26_reg[11]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_enable_reg_pp0_iter1_reg(v_mix_420_to_422_false_2_U0_n_15),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(ap_NS_fsm),
        .icmp_ln76_fu_78_p2_carry_i_1(\d_read_reg_26_reg[11] ),
        .\layerEnableFlag_3_reg_137_reg[0]_0 (v_mix_420_to_422_false_2_U0_n_10),
        .\layerEnableFlag_3_reg_137_reg[0]_1 (HwReg_layerEnableFlag_0_val_c14_U_n_13),
        .\mOutPtr_reg[0] (srcLayer0_U_n_9),
        .p_6_in(p_6_in_18),
        .push(push_1),
        .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n),
        .srcLayer0_empty_n(srcLayer0_empty_n),
        .start_for_v_mix_422_to_444_false_3_U0_full_n(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .start_once_reg(start_once_reg_19),
        .v_mix_420_to_422_false_2_U0_ap_ready(v_mix_420_to_422_false_2_U0_ap_ready),
        .v_mix_420_to_422_false_2_U0_ap_start(v_mix_420_to_422_false_2_U0_ap_start),
        .y_07_fu_640(y_07_fu_640_6));
  main_design_v_mix_0_0_v_mix_420_to_422_false_6 v_mix_420_to_422_false_6_U0
       (.CO(icmp_ln74_fu_135_p2),
        .D(HwReg_layerWidth_1_val_c24_dout[11:0]),
        .E(pop_20),
        .HwReg_layerEnableFlag_1_val_c16_full_n(HwReg_layerEnableFlag_1_val_c16_full_n),
        .HwReg_layerEnableFlag_1_val_c17_dout(HwReg_layerEnableFlag_1_val_c17_dout),
        .HwReg_layerEnableFlag_1_val_c17_empty_n(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .HwReg_layerHeight_1_val_c31_full_n(HwReg_layerHeight_1_val_c31_full_n),
        .HwReg_layerWidth_1_val_c23_full_n(HwReg_layerWidth_1_val_c23_full_n),
        .Q(ap_CS_fsm_state2_21),
        .\ap_CS_fsm_reg[0]_0 (v_mix_420_to_422_false_6_U0_n_10),
        .\ap_CS_fsm_reg[2]_0 (v_mix_420_to_422_false_6_U0_n_15),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .\height_reg_155_reg[0]_0 (HwReg_layerWidth_1_val_c24_U_n_9),
        .\height_reg_155_reg[11]_0 (HwReg_layerHeight_1_val_c32_dout[11:0]),
        .\layerEnableFlag_reg_151_reg[0]_0 (v_mix_420_to_422_false_6_U0_n_9),
        .\mOutPtr_reg[0] (srcLayer1_U_n_9),
        .push(push_2),
        .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n),
        .start_for_v_mix_422_to_444_false_7_U0_full_n(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .start_once_reg(start_once_reg_22),
        .v_mix_420_to_422_false_6_U0_ap_ready(v_mix_420_to_422_false_6_U0_ap_ready),
        .v_mix_420_to_422_false_6_U0_ap_start(v_mix_420_to_422_false_6_U0_ap_start),
        .y_fu_640(y_fu_640_8));
  main_design_v_mix_0_0_v_mix_420_to_422_false_s v_mix_420_to_422_false_U0
       (.D(HwReg_layerWidth_2_val_c28_dout[11:0]),
        .E(pop_23),
        .HwReg_layerEnableFlag_2_val_c19_full_n(HwReg_layerEnableFlag_2_val_c19_full_n),
        .HwReg_layerEnableFlag_2_val_c20_dout(HwReg_layerEnableFlag_2_val_c20_dout),
        .HwReg_layerEnableFlag_2_val_c20_empty_n(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .HwReg_layerHeight_2_val_c35_full_n(HwReg_layerHeight_2_val_c35_full_n),
        .HwReg_layerWidth_2_val_c27_full_n(HwReg_layerWidth_2_val_c27_full_n),
        .\ap_CS_fsm_reg[0]_0 (v_mix_420_to_422_false_U0_n_9),
        .\ap_CS_fsm_reg[2]_0 (v_mix_420_to_422_false_U0_n_12),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .\height_reg_155_reg[0]_0 (HwReg_layerWidth_2_val_c28_U_n_9),
        .\height_reg_155_reg[11]_0 (HwReg_layerHeight_2_val_c36_dout[11:0]),
        .\mOutPtr_reg[0] (srcLayer2_U_n_9),
        .push(push_4),
        .srcLayer2Yuv422_full_n(srcLayer2Yuv422_full_n),
        .srcLayer2_empty_n(srcLayer2_empty_n),
        .start_for_v_mix_422_to_444_false_U0_full_n(start_for_v_mix_422_to_444_false_U0_full_n),
        .start_once_reg(start_once_reg_24),
        .v_mix_420_to_422_false_U0_ap_ready(v_mix_420_to_422_false_U0_ap_ready),
        .v_mix_420_to_422_false_U0_ap_start(v_mix_420_to_422_false_U0_ap_start),
        .y_fu_640(y_fu_640_12));
  main_design_v_mix_0_0_v_mix_422_to_420_false_s v_mix_422_to_420_false_U0
       (.CO(icmp_ln506_fu_79_p2),
        .Q(ap_CS_fsm_state2_25),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[2]_0 (v_mix_422_to_420_false_U0_n_10),
        .\ap_CS_fsm_reg[2]_i_2__12_0 (\d_read_reg_26_reg[11]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .icmp_ln508_fu_78_p2_carry_i_1(\d_read_reg_26_reg[11] ),
        .\mOutPtr_reg[0] (out422_U_n_9),
        .out420_full_n(out420_full_n),
        .out422_empty_n(out422_empty_n),
        .p_6_in(p_6_in_28),
        .p_6_in_0(p_6_in_26),
        .p_9_in(p_9_in_29),
        .push(push_27),
        .push_1(push_52),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_v_mix_422_to_420_false_U0_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
        .start_once_reg(start_once_reg_30),
        .start_once_reg_2(start_once_reg_56),
        .v_mix_422_to_420_false_U0_ap_ready(v_mix_422_to_420_false_U0_ap_ready),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start),
        .v_mix_444_to_422_false_U0_ap_start(v_mix_444_to_422_false_U0_ap_start));
  main_design_v_mix_0_0_v_mix_422_to_444_false_3 v_mix_422_to_444_false_3_U0
       (.E(pop),
        .HwReg_layerEnableFlag_0_val_c13_empty_n(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .HwReg_layerEnableFlag_0_val_c_full_n(HwReg_layerEnableFlag_0_val_c_full_n),
        .addr110_out(addr110_out_33),
        .\ap_CS_fsm_reg[0]_0 (v_mix_422_to_444_false_3_U0_n_11),
        .\ap_CS_fsm_reg[2]_i_2__0_0 (\d_read_reg_26_reg[11]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_enable_reg_pp0_iter1_reg(v_mix_422_to_444_false_3_U0_n_13),
        .ap_rst_n(ap_rst_n),
        .icmp_ln105_fu_78_p2_carry_i_1(\d_read_reg_26_reg[11] ),
        .\layerEnableFlag_2_reg_137_reg[0]_0 (v_mix_422_to_444_false_3_U0_n_10),
        .\layerEnableFlag_2_reg_137_reg[0]_1 (HwReg_layerEnableFlag_0_val_c13_U_n_13),
        .\mOutPtr_reg[0] (srcLayer0Yuv422_U_n_9),
        .p_6_in(p_6_in_31),
        .p_9_in(p_9_in_32),
        .pop(pop_34),
        .push(push_36),
        .push_0(push_35),
        .srcLayer0Yuv422_empty_n(srcLayer0Yuv422_empty_n),
        .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n),
        .start_for_v_mix_yuv2rgb_false_4_U0_full_n(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .start_once_reg(start_once_reg_37),
        .v_mix_422_to_444_false_3_U0_ap_ready(v_mix_422_to_444_false_3_U0_ap_ready),
        .v_mix_422_to_444_false_3_U0_ap_start(v_mix_422_to_444_false_3_U0_ap_start),
        .y_07_fu_640(y_07_fu_640));
  main_design_v_mix_0_0_v_mix_422_to_444_false_7 v_mix_422_to_444_false_7_U0
       (.D(HwReg_layerWidth_1_val_c23_dout[11:0]),
        .E(pop_20),
        .HwReg_layerEnableFlag_1_val_c15_full_n(HwReg_layerEnableFlag_1_val_c15_full_n),
        .HwReg_layerEnableFlag_1_val_c16_dout(HwReg_layerEnableFlag_1_val_c16_dout),
        .HwReg_layerEnableFlag_1_val_c16_empty_n(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .HwReg_layerHeight_1_val_c30_full_n(HwReg_layerHeight_1_val_c30_full_n),
        .HwReg_layerWidth_1_val_c22_full_n(HwReg_layerWidth_1_val_c22_full_n),
        .addr110_out(addr110_out_40),
        .\ap_CS_fsm_reg[0]_0 (v_mix_422_to_444_false_7_U0_n_9),
        .\ap_CS_fsm_reg[2]_0 (v_mix_422_to_444_false_7_U0_n_12),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .\height_reg_155_reg[0]_0 (HwReg_layerWidth_1_val_c23_U_n_9),
        .\height_reg_155_reg[11]_0 (HwReg_layerHeight_1_val_c31_dout[11:0]),
        .\mOutPtr_reg[0] (srcLayer1Yuv422_U_n_9),
        .p_6_in(p_6_in_38),
        .p_9_in(p_9_in_39),
        .pop(pop_41),
        .push(push_42),
        .srcLayer1Yuv422_empty_n(srcLayer1Yuv422_empty_n),
        .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n),
        .start_for_v_mix_yuv2rgb_false_8_U0_full_n(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .start_once_reg(start_once_reg_43),
        .v_mix_422_to_444_false_7_U0_ap_ready(v_mix_422_to_444_false_7_U0_ap_ready),
        .v_mix_422_to_444_false_7_U0_ap_start(v_mix_422_to_444_false_7_U0_ap_start),
        .y_fu_640(y_fu_640_7));
  main_design_v_mix_0_0_v_mix_422_to_444_false_s v_mix_422_to_444_false_U0
       (.D(HwReg_layerWidth_2_val_c27_dout[11:0]),
        .E(pop_23),
        .HwReg_layerEnableFlag_2_val_c18_full_n(HwReg_layerEnableFlag_2_val_c18_full_n),
        .HwReg_layerEnableFlag_2_val_c19_dout(HwReg_layerEnableFlag_2_val_c19_dout),
        .HwReg_layerEnableFlag_2_val_c19_empty_n(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .HwReg_layerHeight_2_val_c34_full_n(HwReg_layerHeight_2_val_c34_full_n),
        .HwReg_layerWidth_2_val_c26_full_n(HwReg_layerWidth_2_val_c26_full_n),
        .addr110_out(addr110_out_46),
        .\ap_CS_fsm_reg[0]_0 (v_mix_422_to_444_false_U0_n_9),
        .\ap_CS_fsm_reg[2]_0 (v_mix_422_to_444_false_U0_n_12),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .\height_reg_155_reg[0]_0 (HwReg_layerWidth_2_val_c27_U_n_9),
        .\height_reg_155_reg[11]_0 (HwReg_layerHeight_2_val_c35_dout[11:0]),
        .\mOutPtr_reg[0] (srcLayer2Yuv422_U_n_9),
        .p_6_in(p_6_in_44),
        .p_9_in(p_9_in_45),
        .pop(pop_47),
        .push(push_48),
        .srcLayer2Yuv422_empty_n(srcLayer2Yuv422_empty_n),
        .srcLayer2Yuv_full_n(srcLayer2Yuv_full_n),
        .start_for_v_mix_yuv2rgb_false_U0_full_n(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .start_once_reg(start_once_reg_49),
        .v_mix_422_to_444_false_U0_ap_ready(v_mix_422_to_444_false_U0_ap_ready),
        .v_mix_422_to_444_false_U0_ap_start(v_mix_422_to_444_false_U0_ap_start),
        .y_fu_640(y_fu_640_11));
  main_design_v_mix_0_0_v_mix_444_to_422_false_s v_mix_444_to_422_false_U0
       (.CO(icmp_ln716_fu_79_p2),
        .Q(ap_CS_fsm_state2_50),
        .addr110_out(addr110_out_55),
        .\ap_CS_fsm_reg[2]_0 (v_mix_444_to_422_false_U0_n_10),
        .\ap_CS_fsm_reg[2]_i_2__11_0 (\d_read_reg_26_reg[11]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .icmp_ln718_fu_78_p2_carry_i_1(\d_read_reg_26_reg[11] ),
        .\mOutPtr_reg[0] (outYuv_U_n_9),
        .out422_full_n(out422_full_n),
        .outYuv_empty_n(outYuv_empty_n),
        .p_6_in(p_6_in_53),
        .p_6_in_0(p_6_in_51),
        .p_9_in(p_9_in_54),
        .push(push_52),
        .push_1(push_76),
        .start_for_v_mix_422_to_420_false_U0_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
        .start_for_v_mix_444_to_422_false_U0_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
        .start_once_reg(start_once_reg_56),
        .start_once_reg_2(start_once_reg_80),
        .v_mix_444_to_422_false_U0_ap_ready(v_mix_444_to_422_false_U0_ap_ready),
        .v_mix_444_to_422_false_U0_ap_start(v_mix_444_to_422_false_U0_ap_start),
        .v_mix_rgb2yuv_false_U0_ap_start(v_mix_rgb2yuv_false_U0_ap_start));
  main_design_v_mix_0_0_v_mix_core_alpha_false_false_10 v_mix_core_alpha_false_false_10_U0
       (.D(HwReg_layerStartX_2_val18_c_dout),
        .E(push_66),
        .HwReg_layerHeight_2_val_c_empty_n(HwReg_layerHeight_2_val_c_empty_n),
        .HwReg_layerStartY_2_val20_c_empty_n(HwReg_layerStartY_2_val20_c_empty_n),
        .HwReg_layerWidth_2_val_c_empty_n(HwReg_layerWidth_2_val_c_empty_n),
        .Q(ap_CS_fsm_state3_63),
        .and_ln476_4_reg_221(\grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132/and_ln476_4_reg_221 ),
        .\ap_CS_fsm_reg[0]_0 (v_mix_core_alpha_false_false_10_U0_n_14),
        .\ap_CS_fsm_reg[0]_i_2__0_0 (\d_read_reg_26_reg[11]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] (v_mix_core_alpha_false_false_10_U0_outLayer2_din),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ({outLayer1_U_n_12,outLayer1_U_n_13,outLayer1_U_n_14,outLayer1_U_n_15,outLayer1_U_n_16,outLayer1_U_n_17,outLayer1_U_n_18,outLayer1_U_n_19,outLayer1_U_n_20,outLayer1_U_n_21,outLayer1_U_n_22,outLayer1_U_n_23,outLayer1_U_n_24,outLayer1_U_n_25,outLayer1_U_n_26,outLayer1_U_n_27,outLayer1_U_n_28,outLayer1_U_n_29,outLayer1_U_n_30,outLayer1_U_n_31,outLayer1_U_n_32,outLayer1_U_n_33,outLayer1_U_n_34,outLayer1_U_n_35}),
        .ap_rst_n(ap_rst_n),
        .hwReg_6_val_dout(HwReg_layerEnable_val16_c_dout),
        .icmp_ln465_fu_143_p2_carry(\d_read_reg_26_reg[11] ),
        .\icmp_ln465_reg_217_reg[0] (v_mix_core_alpha_false_false_10_U0_n_10),
        .\layerStartY_reg_257_reg[15]_0 (HwReg_layerStartY_2_val20_c_dout),
        .\mOutPtr_reg[0] (v_mix_core_alpha_false_false_10_U0_n_15),
        .\mOutPtr_reg[0]_0 (v_mix_core_alpha_false_false_10_U0_n_18),
        .\mOutPtr_reg[0]_1 (outLayer1_U_n_9),
        .\mOutPtr_reg[0]_2 (srcLayer2x_U_n_9),
        .\mOutPtr_reg[0]_3 (push_89),
        .outLayer1_empty_n(outLayer1_empty_n),
        .outLayer2_full_n(outLayer2_full_n),
        .p_6_in(p_6_in_61),
        .p_6_in_0(p_6_in_59),
        .p_9_in(p_9_in_60),
        .p_9_in_1(p_9_in_58),
        .push(push_57),
        .\shl_ln449_reg_269_reg[15]_0 (shl_ln449_fu_152_p2),
        .\shl_ln450_reg_274_reg[15]_0 (shl_ln450_fu_162_p2),
        .srcLayer2x_empty_n(srcLayer2x_empty_n),
        .start_for_v_mix_rgb2yuv_false_U0_full_n(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .start_once_reg(start_once_reg_62),
        .v_mix_core_alpha_false_false_10_U0_ap_start(v_mix_core_alpha_false_false_10_U0_ap_start),
        .v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .\y_fu_80_reg[9]_0 (icmp_ln463_fu_208_p2));
  main_design_v_mix_0_0_v_mix_core_alpha_false_false_s v_mix_core_alpha_false_false_U0
       (.CO(icmp_ln463_fu_254_p2),
        .D(HwReg_layerStartX_1_val17_c_dout),
        .E(push_66),
        .HwReg_layerEnable_val16_c_full_n(HwReg_layerEnable_val16_c_full_n),
        .HwReg_layerScaleFactor_1_val25_c_empty_n(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .HwReg_layerStartX_1_val17_c_empty_n(HwReg_layerStartX_1_val17_c_empty_n),
        .HwReg_layerStartY_1_val19_c_empty_n(HwReg_layerStartY_1_val19_c_empty_n),
        .Q(ap_CS_fsm_state3_73),
        .addr110_out(addr110_out_72),
        .addr110_out_2(addr110_out_67),
        .and_ln476_3_reg_392(\grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170/and_ln476_3_reg_392 ),
        .\ap_CS_fsm_reg[0]_0 (start_for_v_mix_core_alpha_false_false_U0_U_n_11),
        .\ap_CS_fsm_reg[1]_0 (HwReg_layerHeight_1_val_c_U_n_9),
        .\ap_CS_fsm_reg[2]_0 (v_mix_core_alpha_false_false_U0_n_24),
        .\ap_CS_fsm_reg[3]_0 (v_mix_core_alpha_false_false_U0_n_14),
        .\ap_CS_fsm_reg[3]_i_2_0 (\d_read_reg_26_reg[11]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] (\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] ),
        .\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] (\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] ),
        .\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] (\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0] (srcLayer1x_U_n_19),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1] (srcLayer1x_U_n_18),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2] (srcLayer1x_U_n_17),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3] (srcLayer1x_U_n_16),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4] (srcLayer1x_U_n_15),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5] (srcLayer1x_U_n_14),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6] (srcLayer1x_U_n_13),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] (srcLayer1x_U_n_12),
        .\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7] (outLayer0_U_n_12),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0] (srcLayer1x_U_n_27),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1] (srcLayer1x_U_n_26),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2] (srcLayer1x_U_n_25),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3] (srcLayer1x_U_n_24),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4] (srcLayer1x_U_n_23),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5] (srcLayer1x_U_n_22),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6] (srcLayer1x_U_n_21),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7] (srcLayer1x_U_n_20),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] (srcLayer1x_U_n_35),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1] (srcLayer1x_U_n_34),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2] (srcLayer1x_U_n_33),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3] (srcLayer1x_U_n_32),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4] (srcLayer1x_U_n_31),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5] (srcLayer1x_U_n_30),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6] (srcLayer1x_U_n_29),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7] (srcLayer1x_U_n_28),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7] (v_mix_core_alpha_false_false_U0_outLayer1_din),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 (\SRL_SIG_reg[1]_7 ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 (\SRL_SIG_reg[0]_6 ),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(entry_proc_U0_n_11),
        .\icmp_ln465_reg_388_reg[0] (v_mix_core_alpha_false_false_U0_n_9),
        .\icmp_ln465_reg_388_reg[0]_0 (\d_read_reg_26_reg[11] ),
        .\layerStartY_reg_303_reg[15]_0 (HwReg_layerStartY_1_val19_c_dout),
        .\mOutPtr_reg[0] (v_mix_core_alpha_false_false_U0_n_18),
        .\mOutPtr_reg[0]_0 (outLayer0_U_n_9),
        .\mOutPtr_reg[0]_1 (srcLayer1x_U_n_9),
        .out(HwReg_layerEnable_val16_c12_dout[1:0]),
        .outLayer0_empty_n(outLayer0_empty_n),
        .outLayer1_full_n(outLayer1_full_n),
        .p_6_in(p_6_in_70),
        .p_6_in_0(p_6_in_69),
        .p_9_in(p_9_in_71),
        .p_9_in_1(p_9_in_68),
        .p_9_in_3(p_9_in_64),
        .push(push_65),
        .push_4(push_94),
        .push_5(push_82),
        .\shl_ln449_reg_320_reg[15]_0 (shl_ln449_fu_198_p2),
        .\shl_ln450_reg_325_reg[15]_0 (shl_ln450_fu_208_p2),
        .srcLayer1x_empty_n(srcLayer1x_empty_n),
        .start_for_v_mix_core_alpha_false_false_U0_full_n(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .start_once_reg(start_once_reg),
        .v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .v_mix_core_alpha_false_false_U0_ap_start(v_mix_core_alpha_false_false_U0_ap_start));
  main_design_v_mix_0_0_v_mix_rgb2yuv_false_s v_mix_rgb2yuv_false_U0
       (.CO(icmp_ln1040_fu_79_p2),
        .Q(ap_CS_fsm_state2_74),
        .addr110_out(addr110_out_79),
        .\ap_CS_fsm_reg[2]_0 (v_mix_rgb2yuv_false_U0_n_10),
        .\ap_CS_fsm_reg[2]_i_2__10_0 (\d_read_reg_26_reg[11]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .icmp_ln1042_fu_78_p2_carry_i_1(\d_read_reg_26_reg[11] ),
        .\mOutPtr_reg[0] (outLayer2_U_n_9),
        .outLayer2_empty_n(outLayer2_empty_n),
        .outYuv_full_n(outYuv_full_n),
        .p_6_in(p_6_in_77),
        .p_6_in_0(p_6_in_75),
        .p_9_in(p_9_in_78),
        .push(push_76),
        .push_1(push_57),
        .start_for_v_mix_444_to_422_false_U0_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
        .start_for_v_mix_rgb2yuv_false_U0_full_n(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .start_once_reg(start_once_reg_80),
        .start_once_reg_2(start_once_reg_62),
        .v_mix_core_alpha_false_false_10_U0_ap_start(v_mix_core_alpha_false_false_10_U0_ap_start),
        .v_mix_rgb2yuv_false_U0_ap_ready(v_mix_rgb2yuv_false_U0_ap_ready),
        .v_mix_rgb2yuv_false_U0_ap_start(v_mix_rgb2yuv_false_U0_ap_start));
  main_design_v_mix_0_0_v_mix_upsample_false_9 v_mix_upsample_false_9_U0
       (.D(HwReg_layerWidth_1_val_c21_dout[11:0]),
        .HwReg_layerEnableFlag_1_val_c_dout(HwReg_layerEnableFlag_1_val_c_dout),
        .addr110_out(addr110_out_85),
        .\ap_CS_fsm_reg[0]_0 (v_mix_upsample_false_9_U0_n_9),
        .\ap_CS_fsm_reg[2]_0 (v_mix_upsample_false_9_U0_n_11),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .\empty_reg_143_reg[11]_0 (HwReg_layerHeight_1_val_c29_dout[11:0]),
        .\mOutPtr_reg[0] (srcLayer1Rgb_U_n_9),
        .p_1_out(p_1_out),
        .p_6_in(p_6_in_83),
        .p_9_in(p_9_in_84),
        .pop(pop_81),
        .push(push_82),
        .push_0(push_99),
        .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
        .srcLayer1x_full_n(srcLayer1x_full_n),
        .v_mix_upsample_false_9_U0_ap_ready(v_mix_upsample_false_9_U0_ap_ready),
        .v_mix_upsample_false_9_U0_ap_start(v_mix_upsample_false_9_U0_ap_start),
        .y_fu_600(y_fu_600_9));
  main_design_v_mix_0_0_v_mix_upsample_false_s v_mix_upsample_false_U0
       (.D(HwReg_layerWidth_2_val_c25_dout[11:0]),
        .HwReg_layerEnableFlag_2_val_c_dout(HwReg_layerEnableFlag_2_val_c_dout),
        .HwReg_layerHeight_2_val_c_full_n(HwReg_layerHeight_2_val_c_full_n),
        .HwReg_layerWidth_2_val_c_full_n(HwReg_layerWidth_2_val_c_full_n),
        .addr110_out(addr110_out_92),
        .\ap_CS_fsm_reg[0]_0 (v_mix_upsample_false_U0_n_9),
        .\ap_CS_fsm_reg[2]_0 (v_mix_upsample_false_U0_n_11),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .\empty_reg_143_reg[11]_0 (HwReg_layerHeight_2_val_c33_dout[11:0]),
        .full_n_reg(push_89),
        .\mOutPtr_reg[0] (srcLayer2Rgb_U_n_9),
        .p_1_out(p_1_out_14),
        .p_6_in(p_6_in_90),
        .p_9_in(p_9_in_91),
        .pop(pop_86),
        .push(push_88),
        .push_0(push_87),
        .push_1(push_105),
        .srcLayer2Rgb_empty_n(srcLayer2Rgb_empty_n),
        .srcLayer2x_full_n(srcLayer2x_full_n),
        .v_mix_upsample_false_U0_ap_ready(v_mix_upsample_false_U0_ap_ready),
        .v_mix_upsample_false_U0_ap_start(v_mix_upsample_false_U0_ap_start),
        .y_fu_600(y_fu_600_13));
  main_design_v_mix_0_0_v_mix_yuv2rgb_false_4 v_mix_yuv2rgb_false_4_U0
       (.HwReg_layerEnableFlag_0_val_c_empty_n(HwReg_layerEnableFlag_0_val_c_empty_n),
        .Q(v_mix_yuv2rgb_false_4_U0_n_11),
        .addr110_out(addr110_out_97),
        .\ap_CS_fsm_reg[0]_0 (v_mix_yuv2rgb_false_4_U0_n_10),
        .\ap_CS_fsm_reg[2]_0 (v_mix_yuv2rgb_false_4_U0_n_13),
        .\ap_CS_fsm_reg[2]_i_2__1_0 (\d_read_reg_26_reg[11]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .icmp_ln897_fu_78_p2_carry_i_1(\d_read_reg_26_reg[11] ),
        .\layerEnableFlag_1_reg_125_reg[0]_0 (v_mix_yuv2rgb_false_4_U0_n_9),
        .\layerEnableFlag_1_reg_125_reg[0]_1 (HwReg_layerEnableFlag_0_val_c_U_n_13),
        .\mOutPtr_reg[0] (srcLayer0Yuv_U_n_9),
        .outLayer0_full_n(outLayer0_full_n),
        .p_6_in(p_6_in_95),
        .p_9_in(p_9_in_96),
        .pop(pop_93),
        .push(push_94),
        .push_0(push_36),
        .srcLayer0Yuv_empty_n(srcLayer0Yuv_empty_n),
        .v_mix_yuv2rgb_false_4_U0_ap_ready(v_mix_yuv2rgb_false_4_U0_ap_ready),
        .v_mix_yuv2rgb_false_4_U0_ap_start(v_mix_yuv2rgb_false_4_U0_ap_start),
        .y_fu_600(y_fu_600));
  main_design_v_mix_0_0_v_mix_yuv2rgb_false_8 v_mix_yuv2rgb_false_8_U0
       (.D(HwReg_layerWidth_1_val_c22_dout[11:0]),
        .HwReg_layerEnableFlag_1_val_c15_dout(HwReg_layerEnableFlag_1_val_c15_dout),
        .HwReg_layerEnableFlag_1_val_c15_empty_n(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .HwReg_layerEnableFlag_1_val_c_full_n(HwReg_layerEnableFlag_1_val_c_full_n),
        .HwReg_layerHeight_1_val_c29_full_n(HwReg_layerHeight_1_val_c29_full_n),
        .HwReg_layerWidth_1_val_c21_full_n(HwReg_layerWidth_1_val_c21_full_n),
        .addr110_out(addr110_out_102),
        .\ap_CS_fsm_reg[0]_0 (v_mix_yuv2rgb_false_8_U0_n_9),
        .\ap_CS_fsm_reg[2]_0 (v_mix_yuv2rgb_false_8_U0_n_12),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .\height_reg_155_reg[0]_0 (HwReg_layerWidth_1_val_c22_U_n_9),
        .\height_reg_155_reg[11]_0 (HwReg_layerHeight_1_val_c30_dout[11:0]),
        .\mOutPtr_reg[0] (srcLayer1Yuv_U_n_9),
        .p_6_in(p_6_in_100),
        .p_9_in(p_9_in_101),
        .pop(pop_98),
        .push(push_99),
        .push_0(push_42),
        .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n),
        .srcLayer1Yuv_empty_n(srcLayer1Yuv_empty_n),
        .start_for_v_mix_upsample_false_9_U0_full_n(start_for_v_mix_upsample_false_9_U0_full_n),
        .start_once_reg(start_once_reg_103),
        .v_mix_yuv2rgb_false_8_U0_ap_ready(v_mix_yuv2rgb_false_8_U0_ap_ready),
        .v_mix_yuv2rgb_false_8_U0_ap_start(v_mix_yuv2rgb_false_8_U0_ap_start),
        .y_fu_640(y_fu_640));
  main_design_v_mix_0_0_v_mix_yuv2rgb_false_s v_mix_yuv2rgb_false_U0
       (.D(HwReg_layerWidth_2_val_c26_dout[11:0]),
        .HwReg_layerEnableFlag_2_val_c18_dout(HwReg_layerEnableFlag_2_val_c18_dout),
        .HwReg_layerEnableFlag_2_val_c18_empty_n(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .HwReg_layerEnableFlag_2_val_c_full_n(HwReg_layerEnableFlag_2_val_c_full_n),
        .HwReg_layerHeight_2_val_c33_full_n(HwReg_layerHeight_2_val_c33_full_n),
        .HwReg_layerWidth_2_val_c25_full_n(HwReg_layerWidth_2_val_c25_full_n),
        .addr110_out(addr110_out_108),
        .\ap_CS_fsm_reg[0]_0 (v_mix_yuv2rgb_false_U0_n_9),
        .\ap_CS_fsm_reg[2]_0 (v_mix_yuv2rgb_false_U0_n_12),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SR),
        .ap_rst_n(ap_rst_n),
        .\height_reg_155_reg[0]_0 (HwReg_layerWidth_2_val_c26_U_n_9),
        .\height_reg_155_reg[11]_0 (HwReg_layerHeight_2_val_c34_dout[11:0]),
        .\mOutPtr_reg[0] (srcLayer2Yuv_U_n_9),
        .p_6_in(p_6_in_106),
        .p_9_in(p_9_in_107),
        .pop(pop_104),
        .push(push_105),
        .push_0(push_48),
        .srcLayer2Rgb_full_n(srcLayer2Rgb_full_n),
        .srcLayer2Yuv_empty_n(srcLayer2Yuv_empty_n),
        .start_for_v_mix_upsample_false_U0_full_n(start_for_v_mix_upsample_false_U0_full_n),
        .start_once_reg(start_once_reg_109),
        .v_mix_yuv2rgb_false_U0_ap_ready(v_mix_yuv2rgb_false_U0_ap_ready),
        .v_mix_yuv2rgb_false_U0_ap_start(v_mix_yuv2rgb_false_U0_ap_start),
        .y_fu_640(y_fu_640_10));
endmodule

module main_design_v_mix_0_0_entry_proc
   (start_once_reg,
    E,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    start_once_reg_reg_2,
    ap_clk,
    start_for_v_mix_core_alpha_false_false_U0_full_n,
    v_mix_core_alpha_false_false_U0_ap_start,
    Q,
    CO,
    start_for_v_mix_core_alpha_false_false_10_U0_full_n,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[3]_0 ,
    v_mix_core_alpha_false_false_10_U0_ap_start,
    \mOutPtr_reg[3]_1 ,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg);
  output start_once_reg;
  output [0:0]E;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output [0:0]start_once_reg_reg_0;
  input start_once_reg_reg_1;
  input start_once_reg_reg_2;
  input ap_clk;
  input start_for_v_mix_core_alpha_false_false_U0_full_n;
  input v_mix_core_alpha_false_false_U0_ap_start;
  input [0:0]Q;
  input [0:0]CO;
  input start_for_v_mix_core_alpha_false_false_10_U0_full_n;
  input [0:0]\mOutPtr_reg[3] ;
  input [0:0]\mOutPtr_reg[3]_0 ;
  input v_mix_core_alpha_false_false_10_U0_ap_start;
  input \mOutPtr_reg[3]_1 ;
  input grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire [0:0]\mOutPtr_reg[3] ;
  wire [0:0]\mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire start_for_v_mix_core_alpha_false_false_10_U0_full_n;
  wire start_for_v_mix_core_alpha_false_false_U0_full_n;
  wire start_once_reg;
  wire [0:0]start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;
  wire v_mix_core_alpha_false_false_10_U0_ap_start;
  wire v_mix_core_alpha_false_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hBF40404040404040)) 
    \mOutPtr[3]_i_1__3 
       (.I0(start_once_reg),
        .I1(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(v_mix_core_alpha_false_false_U0_ap_start),
        .I4(Q),
        .I5(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hBF40404040404040)) 
    \mOutPtr[3]_i_1__7 
       (.I0(start_once_reg),
        .I1(start_for_v_mix_core_alpha_false_false_10_U0_full_n),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(\mOutPtr_reg[3] ),
        .I4(\mOutPtr_reg[3]_0 ),
        .I5(v_mix_core_alpha_false_false_10_U0_ap_start),
        .O(start_once_reg_reg_0));
  LUT5 #(
    .INIT(32'h44404040)) 
    \mOutPtr[3]_i_3__0 
       (.I0(\mOutPtr_reg[3]_1 ),
        .I1(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .I4(start_for_v_mix_core_alpha_false_false_10_U0_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_2),
        .Q(start_once_reg),
        .R(start_once_reg_reg_1));
endmodule

module main_design_v_mix_0_0_fifo_w16_d2_S
   (p_1_out,
    HwReg_layerHeight_1_val_c29_full_n,
    if_din,
    v_mix_upsample_false_9_U0_ap_start,
    HwReg_layerWidth_1_val_c_full_n,
    HwReg_layerHeight_1_val_c_full_n,
    HwReg_layerWidth_1_val_c21_empty_n,
    HwReg_layerEnableFlag_1_val_c_empty_n,
    \mOutPtr_reg[2]_0 ,
    full_n_reg_0,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output [0:0]p_1_out;
  output HwReg_layerHeight_1_val_c29_full_n;
  output [15:0]if_din;
  input v_mix_upsample_false_9_U0_ap_start;
  input HwReg_layerWidth_1_val_c_full_n;
  input HwReg_layerHeight_1_val_c_full_n;
  input HwReg_layerWidth_1_val_c21_empty_n;
  input HwReg_layerEnableFlag_1_val_c_empty_n;
  input \mOutPtr_reg[2]_0 ;
  input full_n_reg_0;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerEnableFlag_1_val_c_empty_n;
  wire HwReg_layerHeight_1_val_c29_empty_n;
  wire HwReg_layerHeight_1_val_c29_full_n;
  wire HwReg_layerHeight_1_val_c_full_n;
  wire HwReg_layerWidth_1_val_c21_empty_n;
  wire HwReg_layerWidth_1_val_c_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__14_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__14_n_9;
  wire full_n_i_1__14_n_9;
  wire full_n_reg_0;
  wire [15:0]if_din;
  wire \mOutPtr[0]_i_1__14_n_9 ;
  wire \mOutPtr[1]_i_1__14_n_9 ;
  wire \mOutPtr[2]_i_1__14_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire [0:0]p_1_out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_mix_upsample_false_9_U0_ap_start;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_112 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerHeight_1_val_c29_full_n(HwReg_layerHeight_1_val_c29_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\empty_reg_143_reg[0] (\addr_reg_n_9_[0] ),
        .if_din(if_din),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__14 
       (.I0(push),
        .I1(HwReg_layerHeight_1_val_c29_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__14_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__14 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__14_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \empty_73_reg_148[11]_i_3 
       (.I0(HwReg_layerHeight_1_val_c29_empty_n),
        .I1(v_mix_upsample_false_9_U0_ap_start),
        .I2(HwReg_layerWidth_1_val_c_full_n),
        .I3(HwReg_layerHeight_1_val_c_full_n),
        .I4(HwReg_layerWidth_1_val_c21_empty_n),
        .I5(HwReg_layerEnableFlag_1_val_c_empty_n),
        .O(p_1_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerHeight_1_val_c29_empty_n),
        .I5(push),
        .O(empty_n_i_1__14_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_9),
        .Q(HwReg_layerHeight_1_val_c29_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__14
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerHeight_1_val_c29_full_n),
        .O(full_n_i_1__14_n_9));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__6
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerHeight_1_val_c29_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__6
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_1_val_c29_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_9),
        .Q(HwReg_layerHeight_1_val_c29_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_1_val_c29_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerHeight_1_val_c29_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__14 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerHeight_1_val_c29_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__14_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__14_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_20
   (HwReg_layerHeight_1_val_c30_empty_n,
    HwReg_layerHeight_1_val_c30_full_n,
    \SRL_SIG_reg[1][15] ,
    \mOutPtr_reg[2]_0 ,
    \addr_reg[0]_0 ,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output HwReg_layerHeight_1_val_c30_empty_n;
  output HwReg_layerHeight_1_val_c30_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input \mOutPtr_reg[2]_0 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c30_empty_n;
  wire HwReg_layerHeight_1_val_c30_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__11_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__11_n_9;
  wire full_n_i_1__11_n_9;
  wire \mOutPtr[0]_i_1__11_n_9 ;
  wire \mOutPtr[1]_i_1__11_n_9 ;
  wire \mOutPtr[2]_i_1__11_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_111 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerHeight_1_val_c30_full_n(HwReg_layerHeight_1_val_c30_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\height_reg_155_reg[0] (\addr_reg_n_9_[0] ),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__11 
       (.I0(push),
        .I1(HwReg_layerHeight_1_val_c30_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__11_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__11 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__11_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerHeight_1_val_c30_empty_n),
        .I5(push),
        .O(empty_n_i_1__11_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_9),
        .Q(HwReg_layerHeight_1_val_c30_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__11
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerHeight_1_val_c30_full_n),
        .O(full_n_i_1__11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__4
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerHeight_1_val_c30_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__4
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_1_val_c30_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_9),
        .Q(HwReg_layerHeight_1_val_c30_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_1_val_c30_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerHeight_1_val_c30_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerHeight_1_val_c30_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__11_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__11_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_21
   (HwReg_layerHeight_1_val_c31_empty_n,
    HwReg_layerHeight_1_val_c31_full_n,
    \SRL_SIG_reg[1][15] ,
    \mOutPtr_reg[2]_0 ,
    full_n_reg_0,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output HwReg_layerHeight_1_val_c31_empty_n;
  output HwReg_layerHeight_1_val_c31_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input \mOutPtr_reg[2]_0 ;
  input full_n_reg_0;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c31_empty_n;
  wire HwReg_layerHeight_1_val_c31_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__8_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__8_n_9;
  wire full_n_i_1__8_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__8_n_9 ;
  wire \mOutPtr[1]_i_1__8_n_9 ;
  wire \mOutPtr[2]_i_1__8_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_110 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerHeight_1_val_c31_full_n(HwReg_layerHeight_1_val_c31_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\height_reg_155_reg[0] (\addr_reg_n_9_[0] ),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__8 
       (.I0(push),
        .I1(HwReg_layerHeight_1_val_c31_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__8_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__8 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__8_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerHeight_1_val_c31_empty_n),
        .I5(push),
        .O(empty_n_i_1__8_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_9),
        .Q(HwReg_layerHeight_1_val_c31_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__8
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerHeight_1_val_c31_full_n),
        .O(full_n_i_1__8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__2
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerHeight_1_val_c31_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_1_val_c31_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_9),
        .Q(HwReg_layerHeight_1_val_c31_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_1_val_c31_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerHeight_1_val_c31_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerHeight_1_val_c31_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__8_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_22
   (HwReg_layerHeight_1_val_c32_empty_n,
    HwReg_layerHeight_1_val_c32_full_n,
    D,
    \mOutPtr_reg[2]_0 ,
    \addr_reg[0]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][15] ,
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write);
  output HwReg_layerHeight_1_val_c32_empty_n;
  output HwReg_layerHeight_1_val_c32_full_n;
  output [15:0]D;
  input \mOutPtr_reg[2]_0 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;

  wire AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c32_empty_n;
  wire HwReg_layerHeight_1_val_c32_full_n;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__5_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__5_n_9;
  wire full_n_i_1__5_n_9;
  wire \mOutPtr[0]_i_1__5_n_9 ;
  wire \mOutPtr[1]_i_1__5_n_9 ;
  wire \mOutPtr[2]_i_1__5_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_109 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .D(D),
        .HwReg_layerHeight_1_val_c32_full_n(HwReg_layerHeight_1_val_c32_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\height_reg_155_reg[0] (\addr_reg_n_9_[0] ),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__5 
       (.I0(push),
        .I1(HwReg_layerHeight_1_val_c32_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__5_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__5 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__5_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerHeight_1_val_c32_empty_n),
        .I5(push),
        .O(empty_n_i_1__5_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_9),
        .Q(HwReg_layerHeight_1_val_c32_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__5
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerHeight_1_val_c32_full_n),
        .O(full_n_i_1__5_n_9));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__0
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerHeight_1_val_c32_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_1_val_c32_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_9),
        .Q(HwReg_layerHeight_1_val_c32_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_1_val_c32_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerHeight_1_val_c32_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerHeight_1_val_c32_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__5_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_23
   (empty_n_reg_0,
    D,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][4] ,
    \addr_reg[0]_0 ,
    Q,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[1][2] ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][5]_1 ,
    HwReg_layerHeight_1_val_c_full_n,
    HwReg_layerEnable_val16_c_full_n,
    HwReg_layerEnable_val16_c12_empty_n,
    HwReg_layerWidth_1_val_c_empty_n,
    \shl_ln449_reg_320_reg[5] ,
    \shl_ln449_reg_320_reg[0] ,
    out,
    \shl_ln449_reg_320_reg[4] ,
    \shl_ln449_reg_320_reg[0]_0 ,
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
    \addr_reg[0]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 );
  output empty_n_reg_0;
  output [4:0]D;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][8] ;
  output [5:0]\SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][4] ;
  output \addr_reg[0]_0 ;
  output [0:0]Q;
  output [0:0]\SRL_SIG_reg[1][14] ;
  output \SRL_SIG_reg[1][2] ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][5]_1 ;
  output HwReg_layerHeight_1_val_c_full_n;
  input HwReg_layerEnable_val16_c_full_n;
  input HwReg_layerEnable_val16_c12_empty_n;
  input HwReg_layerWidth_1_val_c_empty_n;
  input \shl_ln449_reg_320_reg[5] ;
  input \shl_ln449_reg_320_reg[0] ;
  input [2:0]out;
  input \shl_ln449_reg_320_reg[4] ;
  input \shl_ln449_reg_320_reg[0]_0 ;
  input v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  input \addr_reg[0]_1 ;
  input ap_clk;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input \SRL_SIG_reg[0][15]_0 ;

  wire [4:0]D;
  wire HwReg_layerEnable_val16_c12_empty_n;
  wire HwReg_layerEnable_val16_c_full_n;
  wire HwReg_layerHeight_1_val_c_empty_n;
  wire HwReg_layerHeight_1_val_c_full_n;
  wire HwReg_layerWidth_1_val_c_empty_n;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [5:0]\SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11] ;
  wire [0:0]\SRL_SIG_reg[1][14] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][5]_1 ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire addr15_in;
  wire \addr[0]_i_1__17_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire ap_clk;
  wire empty_n_i_1__17_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__17_n_9;
  wire \mOutPtr[0]_i_1__17_n_9 ;
  wire \mOutPtr[1]_i_1__17_n_9 ;
  wire \mOutPtr[2]_i_1__17_n_9 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire [2:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire \shl_ln449_reg_320_reg[0] ;
  wire \shl_ln449_reg_320_reg[0]_0 ;
  wire \shl_ln449_reg_320_reg[4] ;
  wire \shl_ln449_reg_320_reg[5] ;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_108 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerHeight_1_val_c_full_n(HwReg_layerHeight_1_val_c_full_n),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][10] [0]),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10]_0 ),
        .\SRL_SIG_reg[1][10]_1 (\SRL_SIG_reg[1][10] [5]),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][10] [1]),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][10] [2]),
        .\SRL_SIG_reg[1][2]_1 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][10] [3]),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][4]_1 (\SRL_SIG_reg[1][4]_0 ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][5]_1 (\SRL_SIG_reg[1][5]_0 ),
        .\SRL_SIG_reg[1][5]_2 (\SRL_SIG_reg[1][5]_1 ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][6]_1 (\SRL_SIG_reg[1][10] [4]),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .out(out),
        .push(push),
        .\shl_ln449_reg_320_reg[0] (\shl_ln449_reg_320_reg[0] ),
        .\shl_ln449_reg_320_reg[0]_0 (\addr_reg[0]_0 ),
        .\shl_ln449_reg_320_reg[0]_1 (\shl_ln449_reg_320_reg[0]_0 ),
        .\shl_ln449_reg_320_reg[4] (\shl_ln449_reg_320_reg[4] ),
        .\shl_ln449_reg_320_reg[5] (\shl_ln449_reg_320_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__17 
       (.I0(push),
        .I1(HwReg_layerHeight_1_val_c_empty_n),
        .I2(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I3(addr15_in),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__17_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__17 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__17_n_9 ),
        .Q(\addr_reg[0]_0 ),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I4(HwReg_layerHeight_1_val_c_empty_n),
        .I5(push),
        .O(empty_n_i_1__17_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_9),
        .Q(HwReg_layerHeight_1_val_c_empty_n),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__17
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerHeight_1_val_c_full_n),
        .O(full_n_i_1__17_n_9));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__8
       (.I0(push),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(HwReg_layerHeight_1_val_c_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__8
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerHeight_1_val_c_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_9),
        .Q(HwReg_layerHeight_1_val_c_full_n),
        .S(\addr_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \layerStartX_reg_309[15]_i_2 
       (.I0(HwReg_layerHeight_1_val_c_empty_n),
        .I1(HwReg_layerEnable_val16_c_full_n),
        .I2(HwReg_layerEnable_val16_c12_empty_n),
        .I3(HwReg_layerWidth_1_val_c_empty_n),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__17 
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerHeight_1_val_c_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerHeight_1_val_c_empty_n),
        .I3(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__17 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerHeight_1_val_c_empty_n),
        .I4(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__17_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__17_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_24
   (p_1_out,
    HwReg_layerHeight_2_val_c33_full_n,
    in,
    v_mix_upsample_false_U0_ap_start,
    HwReg_layerWidth_2_val_c_full_n,
    HwReg_layerHeight_2_val_c_full_n,
    HwReg_layerWidth_2_val_c25_empty_n,
    HwReg_layerEnableFlag_2_val_c_empty_n,
    \mOutPtr_reg[2]_0 ,
    full_n_reg_0,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output [0:0]p_1_out;
  output HwReg_layerHeight_2_val_c33_full_n;
  output [15:0]in;
  input v_mix_upsample_false_U0_ap_start;
  input HwReg_layerWidth_2_val_c_full_n;
  input HwReg_layerHeight_2_val_c_full_n;
  input HwReg_layerWidth_2_val_c25_empty_n;
  input HwReg_layerEnableFlag_2_val_c_empty_n;
  input \mOutPtr_reg[2]_0 ;
  input full_n_reg_0;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerEnableFlag_2_val_c_empty_n;
  wire HwReg_layerHeight_2_val_c33_empty_n;
  wire HwReg_layerHeight_2_val_c33_full_n;
  wire HwReg_layerHeight_2_val_c_full_n;
  wire HwReg_layerWidth_2_val_c25_empty_n;
  wire HwReg_layerWidth_2_val_c_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__30_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__30_n_9;
  wire full_n_i_1__30_n_9;
  wire full_n_reg_0;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1__30_n_9 ;
  wire \mOutPtr[1]_i_1__30_n_9 ;
  wire \mOutPtr[2]_i_1__30_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire [0:0]p_1_out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_mix_upsample_false_U0_ap_start;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_107 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerHeight_2_val_c33_full_n(HwReg_layerHeight_2_val_c33_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\empty_reg_143_reg[0] (\addr_reg_n_9_[0] ),
        .in(in),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__30 
       (.I0(push),
        .I1(HwReg_layerHeight_2_val_c33_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__30_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__30 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__30_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \empty_75_reg_148[11]_i_3 
       (.I0(HwReg_layerHeight_2_val_c33_empty_n),
        .I1(v_mix_upsample_false_U0_ap_start),
        .I2(HwReg_layerWidth_2_val_c_full_n),
        .I3(HwReg_layerHeight_2_val_c_full_n),
        .I4(HwReg_layerWidth_2_val_c25_empty_n),
        .I5(HwReg_layerEnableFlag_2_val_c_empty_n),
        .O(p_1_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__30
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerHeight_2_val_c33_empty_n),
        .I5(push),
        .O(empty_n_i_1__30_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__30_n_9),
        .Q(HwReg_layerHeight_2_val_c33_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__30
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerHeight_2_val_c33_full_n),
        .O(full_n_i_1__30_n_9));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__16
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerHeight_2_val_c33_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__16
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_2_val_c33_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__30_n_9),
        .Q(HwReg_layerHeight_2_val_c33_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__30 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_2_val_c33_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__30_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__30 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerHeight_2_val_c33_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__30_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__30 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerHeight_2_val_c33_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__30_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__30_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__30_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__30_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_25
   (HwReg_layerHeight_2_val_c34_empty_n,
    HwReg_layerHeight_2_val_c34_full_n,
    \SRL_SIG_reg[1][15] ,
    \mOutPtr_reg[2]_0 ,
    \addr_reg[0]_0 ,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output HwReg_layerHeight_2_val_c34_empty_n;
  output HwReg_layerHeight_2_val_c34_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input \mOutPtr_reg[2]_0 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c34_empty_n;
  wire HwReg_layerHeight_2_val_c34_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__27_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__27_n_9;
  wire full_n_i_1__27_n_9;
  wire \mOutPtr[0]_i_1__27_n_9 ;
  wire \mOutPtr[1]_i_1__27_n_9 ;
  wire \mOutPtr[2]_i_1__27_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_106 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerHeight_2_val_c34_full_n(HwReg_layerHeight_2_val_c34_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\height_reg_155_reg[0] (\addr_reg_n_9_[0] ),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__27 
       (.I0(push),
        .I1(HwReg_layerHeight_2_val_c34_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__27_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__27 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__27_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__27
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerHeight_2_val_c34_empty_n),
        .I5(push),
        .O(empty_n_i_1__27_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__27_n_9),
        .Q(HwReg_layerHeight_2_val_c34_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__27
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerHeight_2_val_c34_full_n),
        .O(full_n_i_1__27_n_9));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__14
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerHeight_2_val_c34_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__14
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_2_val_c34_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__27_n_9),
        .Q(HwReg_layerHeight_2_val_c34_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__27 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_2_val_c34_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__27_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__27 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerHeight_2_val_c34_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__27_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__27 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerHeight_2_val_c34_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__27_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__27_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__27_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__27_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_26
   (HwReg_layerHeight_2_val_c35_empty_n,
    HwReg_layerHeight_2_val_c35_full_n,
    \SRL_SIG_reg[1][15] ,
    \mOutPtr_reg[2]_0 ,
    full_n_reg_0,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output HwReg_layerHeight_2_val_c35_empty_n;
  output HwReg_layerHeight_2_val_c35_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input \mOutPtr_reg[2]_0 ;
  input full_n_reg_0;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c35_empty_n;
  wire HwReg_layerHeight_2_val_c35_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__24_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__24_n_9;
  wire full_n_i_1__24_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__24_n_9 ;
  wire \mOutPtr[1]_i_1__24_n_9 ;
  wire \mOutPtr[2]_i_1__24_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_105 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerHeight_2_val_c35_full_n(HwReg_layerHeight_2_val_c35_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\height_reg_155_reg[0] (\addr_reg_n_9_[0] ),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__24 
       (.I0(push),
        .I1(HwReg_layerHeight_2_val_c35_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__24_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__24 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__24_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__24
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerHeight_2_val_c35_empty_n),
        .I5(push),
        .O(empty_n_i_1__24_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__24_n_9),
        .Q(HwReg_layerHeight_2_val_c35_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__24
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerHeight_2_val_c35_full_n),
        .O(full_n_i_1__24_n_9));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__12
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerHeight_2_val_c35_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__12
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_2_val_c35_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_9),
        .Q(HwReg_layerHeight_2_val_c35_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__24 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_2_val_c35_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__24_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__24 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerHeight_2_val_c35_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__24_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__24 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerHeight_2_val_c35_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__24_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__24_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__24_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__24_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_27
   (HwReg_layerHeight_2_val_c36_empty_n,
    HwReg_layerHeight_2_val_c36_full_n,
    D,
    \mOutPtr_reg[2]_0 ,
    \addr_reg[0]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 );
  output HwReg_layerHeight_2_val_c36_empty_n;
  output HwReg_layerHeight_2_val_c36_full_n;
  output [15:0]D;
  input \mOutPtr_reg[2]_0 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input [0:0]\SRL_SIG_reg[0][15]_0 ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c36_empty_n;
  wire HwReg_layerHeight_2_val_c36_full_n;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire addr15_in;
  wire \addr[0]_i_1__21_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__21_n_9;
  wire full_n_i_1__21_n_9;
  wire \mOutPtr[0]_i_1__21_n_9 ;
  wire \mOutPtr[1]_i_1__21_n_9 ;
  wire \mOutPtr[2]_i_1__21_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_104 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerHeight_2_val_c36_full_n(HwReg_layerHeight_2_val_c36_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\height_reg_155_reg[0] (\addr_reg_n_9_[0] ),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__21 
       (.I0(push),
        .I1(HwReg_layerHeight_2_val_c36_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__21_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__21 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__21_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__21
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerHeight_2_val_c36_empty_n),
        .I5(push),
        .O(empty_n_i_1__21_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__21_n_9),
        .Q(HwReg_layerHeight_2_val_c36_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__21
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerHeight_2_val_c36_full_n),
        .O(full_n_i_1__21_n_9));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__10
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerHeight_2_val_c36_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__10
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_2_val_c36_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_9),
        .Q(HwReg_layerHeight_2_val_c36_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__21 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerHeight_2_val_c36_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__21 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerHeight_2_val_c36_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__21_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__21 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerHeight_2_val_c36_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__21_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__21_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_30
   (HwReg_layerWidth_1_val_c21_empty_n,
    HwReg_layerWidth_1_val_c21_full_n,
    if_din,
    \mOutPtr_reg[2]_0 ,
    \addr_reg[0]_0 ,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output HwReg_layerWidth_1_val_c21_empty_n;
  output HwReg_layerWidth_1_val_c21_full_n;
  output [15:0]if_din;
  input \mOutPtr_reg[2]_0 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerWidth_1_val_c21_empty_n;
  wire HwReg_layerWidth_1_val_c21_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__13_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__13_n_9;
  wire full_n_i_1__13_n_9;
  wire [15:0]if_din;
  wire \mOutPtr[0]_i_1__13_n_9 ;
  wire \mOutPtr[1]_i_1__13_n_9 ;
  wire \mOutPtr[2]_i_1__13_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_100 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerWidth_1_val_c21_full_n(HwReg_layerWidth_1_val_c21_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\empty_73_reg_148_reg[0] (\addr_reg_n_9_[0] ),
        .if_din(if_din),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__13 
       (.I0(push),
        .I1(HwReg_layerWidth_1_val_c21_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__13_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__13 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__13_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerWidth_1_val_c21_empty_n),
        .I5(push),
        .O(empty_n_i_1__13_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_9),
        .Q(HwReg_layerWidth_1_val_c21_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__13
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerWidth_1_val_c21_full_n),
        .O(full_n_i_1__13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__5
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerWidth_1_val_c21_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__5
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_1_val_c21_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_9),
        .Q(HwReg_layerWidth_1_val_c21_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_1_val_c21_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerWidth_1_val_c21_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerWidth_1_val_c21_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__13_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__13_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_31
   (empty_n_reg_0,
    HwReg_layerWidth_1_val_c22_full_n,
    \SRL_SIG_reg[1][15] ,
    HwReg_layerHeight_1_val_c30_empty_n,
    start_once_reg,
    start_for_v_mix_upsample_false_9_U0_full_n,
    v_mix_yuv2rgb_false_8_U0_ap_start,
    \mOutPtr_reg[2]_0 ,
    full_n_reg_0,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output empty_n_reg_0;
  output HwReg_layerWidth_1_val_c22_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input HwReg_layerHeight_1_val_c30_empty_n;
  input start_once_reg;
  input start_for_v_mix_upsample_false_9_U0_full_n;
  input v_mix_yuv2rgb_false_8_U0_ap_start;
  input \mOutPtr_reg[2]_0 ;
  input full_n_reg_0;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c30_empty_n;
  wire HwReg_layerWidth_1_val_c22_empty_n;
  wire HwReg_layerWidth_1_val_c22_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__10_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__10_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__10_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__10_n_9 ;
  wire \mOutPtr[1]_i_1__10_n_9 ;
  wire \mOutPtr[2]_i_1__10_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire start_for_v_mix_upsample_false_9_U0_full_n;
  wire start_once_reg;
  wire v_mix_yuv2rgb_false_8_U0_ap_start;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_99 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerWidth_1_val_c22_full_n(HwReg_layerWidth_1_val_c22_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .push(push),
        .\width_reg_160_reg[0] (\addr_reg_n_9_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__10 
       (.I0(push),
        .I1(HwReg_layerWidth_1_val_c22_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__10_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__10 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__10_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerWidth_1_val_c22_empty_n),
        .I5(push),
        .O(empty_n_i_1__10_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_9),
        .Q(HwReg_layerWidth_1_val_c22_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__10
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerWidth_1_val_c22_full_n),
        .O(full_n_i_1__10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__3
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerWidth_1_val_c22_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_1_val_c22_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_9),
        .Q(HwReg_layerWidth_1_val_c22_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_1_val_c22_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerWidth_1_val_c22_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerWidth_1_val_c22_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__10_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \width_reg_160[11]_i_3__1 
       (.I0(HwReg_layerWidth_1_val_c22_empty_n),
        .I1(HwReg_layerHeight_1_val_c30_empty_n),
        .I2(start_once_reg),
        .I3(start_for_v_mix_upsample_false_9_U0_full_n),
        .I4(v_mix_yuv2rgb_false_8_U0_ap_start),
        .O(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_32
   (empty_n_reg_0,
    HwReg_layerWidth_1_val_c23_full_n,
    \SRL_SIG_reg[1][15] ,
    HwReg_layerHeight_1_val_c31_empty_n,
    start_once_reg,
    start_for_v_mix_yuv2rgb_false_8_U0_full_n,
    v_mix_422_to_444_false_7_U0_ap_start,
    \mOutPtr_reg[2]_0 ,
    \addr_reg[0]_0 ,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output empty_n_reg_0;
  output HwReg_layerWidth_1_val_c23_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input HwReg_layerHeight_1_val_c31_empty_n;
  input start_once_reg;
  input start_for_v_mix_yuv2rgb_false_8_U0_full_n;
  input v_mix_422_to_444_false_7_U0_ap_start;
  input \mOutPtr_reg[2]_0 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c31_empty_n;
  wire HwReg_layerWidth_1_val_c23_empty_n;
  wire HwReg_layerWidth_1_val_c23_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__7_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__7_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__7_n_9;
  wire \mOutPtr[0]_i_1__7_n_9 ;
  wire \mOutPtr[1]_i_1__7_n_9 ;
  wire \mOutPtr[2]_i_1__7_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire start_for_v_mix_yuv2rgb_false_8_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_444_false_7_U0_ap_start;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_98 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerWidth_1_val_c23_full_n(HwReg_layerWidth_1_val_c23_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .push(push),
        .\width_reg_160_reg[0] (\addr_reg_n_9_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__7 
       (.I0(push),
        .I1(HwReg_layerWidth_1_val_c23_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__7_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__7 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__7_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerWidth_1_val_c23_empty_n),
        .I5(push),
        .O(empty_n_i_1__7_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_9),
        .Q(HwReg_layerWidth_1_val_c23_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__7
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerWidth_1_val_c23_full_n),
        .O(full_n_i_1__7_n_9));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__1
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerWidth_1_val_c23_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_1_val_c23_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_9),
        .Q(HwReg_layerWidth_1_val_c23_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_1_val_c23_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerWidth_1_val_c23_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerWidth_1_val_c23_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__7_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \width_reg_160[11]_i_3__0 
       (.I0(HwReg_layerWidth_1_val_c23_empty_n),
        .I1(HwReg_layerHeight_1_val_c31_empty_n),
        .I2(start_once_reg),
        .I3(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .I4(v_mix_422_to_444_false_7_U0_ap_start),
        .O(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_33
   (empty_n_reg_0,
    HwReg_layerWidth_1_val_c24_full_n,
    D,
    HwReg_layerHeight_1_val_c32_empty_n,
    start_once_reg,
    start_for_v_mix_422_to_444_false_7_U0_full_n,
    v_mix_420_to_422_false_6_U0_ap_start,
    \mOutPtr_reg[2]_0 ,
    full_n_reg_0,
    ap_clk,
    \SRL_SIG_reg[0][15] ,
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write);
  output empty_n_reg_0;
  output HwReg_layerWidth_1_val_c24_full_n;
  output [15:0]D;
  input HwReg_layerHeight_1_val_c32_empty_n;
  input start_once_reg;
  input start_for_v_mix_422_to_444_false_7_U0_full_n;
  input v_mix_420_to_422_false_6_U0_ap_start;
  input \mOutPtr_reg[2]_0 ;
  input full_n_reg_0;
  input ap_clk;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;

  wire AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c32_empty_n;
  wire HwReg_layerWidth_1_val_c24_empty_n;
  wire HwReg_layerWidth_1_val_c24_full_n;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__4_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__4_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__4_n_9 ;
  wire \mOutPtr[1]_i_1__4_n_9 ;
  wire \mOutPtr[2]_i_1__4_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire start_for_v_mix_422_to_444_false_7_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_6_U0_ap_start;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_97 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .D(D),
        .HwReg_layerWidth_1_val_c24_full_n(HwReg_layerWidth_1_val_c24_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .push(push),
        .\width_reg_160_reg[0] (\addr_reg_n_9_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__4 
       (.I0(push),
        .I1(HwReg_layerWidth_1_val_c24_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__4_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__4 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__4_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerWidth_1_val_c24_empty_n),
        .I5(push),
        .O(empty_n_i_1__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_9),
        .Q(HwReg_layerWidth_1_val_c24_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__4
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerWidth_1_val_c24_full_n),
        .O(full_n_i_1__4_n_9));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerWidth_1_val_c24_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_1_val_c24_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_9),
        .Q(HwReg_layerWidth_1_val_c24_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_1_val_c24_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerWidth_1_val_c24_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerWidth_1_val_c24_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__4_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \width_reg_160[11]_i_3 
       (.I0(HwReg_layerWidth_1_val_c24_empty_n),
        .I1(HwReg_layerHeight_1_val_c32_empty_n),
        .I2(start_once_reg),
        .I3(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .I4(v_mix_420_to_422_false_6_U0_ap_start),
        .O(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_34
   (D,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][2] ,
    Q,
    \SRL_SIG_reg[0][14] ,
    \addr_reg[0]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][5]_1 ,
    HwReg_layerWidth_1_val_c_empty_n,
    HwReg_layerWidth_1_val_c_full_n,
    \shl_ln450_reg_325_reg[5] ,
    \shl_ln450_reg_325_reg[0] ,
    out,
    \shl_ln450_reg_325_reg[4] ,
    \shl_ln450_reg_325_reg[0]_0 ,
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
    full_n_reg_0,
    ap_clk,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 );
  output [4:0]D;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][8] ;
  output [5:0]\SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][4] ;
  output \SRL_SIG_reg[1][2] ;
  output [0:0]Q;
  output [0:0]\SRL_SIG_reg[0][14] ;
  output \addr_reg[0]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][5]_1 ;
  output HwReg_layerWidth_1_val_c_empty_n;
  output HwReg_layerWidth_1_val_c_full_n;
  input \shl_ln450_reg_325_reg[5] ;
  input \shl_ln450_reg_325_reg[0] ;
  input [2:0]out;
  input \shl_ln450_reg_325_reg[4] ;
  input \shl_ln450_reg_325_reg[0]_0 ;
  input v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  input full_n_reg_0;
  input ap_clk;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input \SRL_SIG_reg[0][15]_0 ;

  wire [4:0]D;
  wire HwReg_layerWidth_1_val_c_empty_n;
  wire HwReg_layerWidth_1_val_c_full_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][14] ;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [5:0]\SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][5]_1 ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire addr15_in;
  wire \addr[0]_i_1__16_n_9 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire empty_n_i_1__16_n_9;
  wire full_n_i_1__16_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__16_n_9 ;
  wire \mOutPtr[1]_i_1__16_n_9 ;
  wire \mOutPtr[2]_i_1__16_n_9 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire [2:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire \shl_ln450_reg_325_reg[0] ;
  wire \shl_ln450_reg_325_reg[0]_0 ;
  wire \shl_ln450_reg_325_reg[4] ;
  wire \shl_ln450_reg_325_reg[5] ;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_96 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerWidth_1_val_c_full_n(HwReg_layerWidth_1_val_c_full_n),
        .Q(Q),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][10] [0]),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10]_0 ),
        .\SRL_SIG_reg[1][10]_1 (\SRL_SIG_reg[1][10] [5]),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][10] [1]),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][10] [2]),
        .\SRL_SIG_reg[1][2]_1 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][10] [3]),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][4]_1 (\SRL_SIG_reg[1][4]_0 ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][5]_1 (\SRL_SIG_reg[1][5]_0 ),
        .\SRL_SIG_reg[1][5]_2 (\SRL_SIG_reg[1][5]_1 ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][6]_1 (\SRL_SIG_reg[1][10] [4]),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .out(out),
        .push(push),
        .\shl_ln450_reg_325_reg[0] (\shl_ln450_reg_325_reg[0] ),
        .\shl_ln450_reg_325_reg[0]_0 (\addr_reg[0]_0 ),
        .\shl_ln450_reg_325_reg[0]_1 (\shl_ln450_reg_325_reg[0]_0 ),
        .\shl_ln450_reg_325_reg[4] (\shl_ln450_reg_325_reg[4] ),
        .\shl_ln450_reg_325_reg[5] (\shl_ln450_reg_325_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__16 
       (.I0(push),
        .I1(HwReg_layerWidth_1_val_c_empty_n),
        .I2(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I3(addr15_in),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__16_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__16 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__16_n_9 ),
        .Q(\addr_reg[0]_0 ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I4(HwReg_layerWidth_1_val_c_empty_n),
        .I5(push),
        .O(empty_n_i_1__16_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_9),
        .Q(HwReg_layerWidth_1_val_c_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__16
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerWidth_1_val_c_full_n),
        .O(full_n_i_1__16_n_9));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__7
       (.I0(push),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(HwReg_layerWidth_1_val_c_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__7
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerWidth_1_val_c_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_9),
        .Q(HwReg_layerWidth_1_val_c_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__16 
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerWidth_1_val_c_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerWidth_1_val_c_empty_n),
        .I3(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__16 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerWidth_1_val_c_empty_n),
        .I4(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__16_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__16_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_35
   (HwReg_layerWidth_2_val_c25_empty_n,
    HwReg_layerWidth_2_val_c25_full_n,
    in,
    \mOutPtr_reg[2]_0 ,
    \addr_reg[0]_0 ,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output HwReg_layerWidth_2_val_c25_empty_n;
  output HwReg_layerWidth_2_val_c25_full_n;
  output [15:0]in;
  input \mOutPtr_reg[2]_0 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerWidth_2_val_c25_empty_n;
  wire HwReg_layerWidth_2_val_c25_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__29_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__29_n_9;
  wire full_n_i_1__29_n_9;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1__29_n_9 ;
  wire \mOutPtr[1]_i_1__29_n_9 ;
  wire \mOutPtr[2]_i_1__29_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_95 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerWidth_2_val_c25_full_n(HwReg_layerWidth_2_val_c25_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\empty_75_reg_148_reg[0] (\addr_reg_n_9_[0] ),
        .in(in),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__29 
       (.I0(push),
        .I1(HwReg_layerWidth_2_val_c25_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__29_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__29 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__29_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__29
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerWidth_2_val_c25_empty_n),
        .I5(push),
        .O(empty_n_i_1__29_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__29_n_9),
        .Q(HwReg_layerWidth_2_val_c25_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__29
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerWidth_2_val_c25_full_n),
        .O(full_n_i_1__29_n_9));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__15
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerWidth_2_val_c25_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__15
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_2_val_c25_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__29_n_9),
        .Q(HwReg_layerWidth_2_val_c25_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__29 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_2_val_c25_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__29_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__29 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerWidth_2_val_c25_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__29_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__29 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerWidth_2_val_c25_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__29_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__29_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__29_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__29_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_36
   (empty_n_reg_0,
    HwReg_layerWidth_2_val_c26_full_n,
    \SRL_SIG_reg[1][15] ,
    HwReg_layerHeight_2_val_c34_empty_n,
    start_once_reg,
    start_for_v_mix_upsample_false_U0_full_n,
    v_mix_yuv2rgb_false_U0_ap_start,
    \mOutPtr_reg[2]_0 ,
    full_n_reg_0,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output empty_n_reg_0;
  output HwReg_layerWidth_2_val_c26_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input HwReg_layerHeight_2_val_c34_empty_n;
  input start_once_reg;
  input start_for_v_mix_upsample_false_U0_full_n;
  input v_mix_yuv2rgb_false_U0_ap_start;
  input \mOutPtr_reg[2]_0 ;
  input full_n_reg_0;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c34_empty_n;
  wire HwReg_layerWidth_2_val_c26_empty_n;
  wire HwReg_layerWidth_2_val_c26_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__26_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__26_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__26_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__26_n_9 ;
  wire \mOutPtr[1]_i_1__26_n_9 ;
  wire \mOutPtr[2]_i_1__26_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_yuv2rgb_false_U0_ap_start;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_94 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerWidth_2_val_c26_full_n(HwReg_layerWidth_2_val_c26_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .push(push),
        .\width_reg_160_reg[0] (\addr_reg_n_9_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__26 
       (.I0(push),
        .I1(HwReg_layerWidth_2_val_c26_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__26_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__26 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__26_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__26
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerWidth_2_val_c26_empty_n),
        .I5(push),
        .O(empty_n_i_1__26_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__26_n_9),
        .Q(HwReg_layerWidth_2_val_c26_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__26
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerWidth_2_val_c26_full_n),
        .O(full_n_i_1__26_n_9));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__13
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerWidth_2_val_c26_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__13
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_2_val_c26_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__26_n_9),
        .Q(HwReg_layerWidth_2_val_c26_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__26 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_2_val_c26_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__26_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__26 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerWidth_2_val_c26_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__26_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__26 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerWidth_2_val_c26_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__26_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__26_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__26_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__26_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \width_reg_160[11]_i_3__4 
       (.I0(HwReg_layerWidth_2_val_c26_empty_n),
        .I1(HwReg_layerHeight_2_val_c34_empty_n),
        .I2(start_once_reg),
        .I3(start_for_v_mix_upsample_false_U0_full_n),
        .I4(v_mix_yuv2rgb_false_U0_ap_start),
        .O(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_37
   (empty_n_reg_0,
    HwReg_layerWidth_2_val_c27_full_n,
    \SRL_SIG_reg[1][15] ,
    HwReg_layerHeight_2_val_c35_empty_n,
    start_once_reg,
    start_for_v_mix_yuv2rgb_false_U0_full_n,
    v_mix_422_to_444_false_U0_ap_start,
    \mOutPtr_reg[2]_0 ,
    \addr_reg[0]_0 ,
    ap_clk,
    D,
    \SRL_SIG_reg[0][15] );
  output empty_n_reg_0;
  output HwReg_layerWidth_2_val_c27_full_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input HwReg_layerHeight_2_val_c35_empty_n;
  input start_once_reg;
  input start_for_v_mix_yuv2rgb_false_U0_full_n;
  input v_mix_422_to_444_false_U0_ap_start;
  input \mOutPtr_reg[2]_0 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input [15:0]D;
  input \SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c35_empty_n;
  wire HwReg_layerWidth_2_val_c27_empty_n;
  wire HwReg_layerWidth_2_val_c27_full_n;
  wire \SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire addr15_in;
  wire \addr[0]_i_1__23_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__23_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__23_n_9;
  wire \mOutPtr[0]_i_1__23_n_9 ;
  wire \mOutPtr[1]_i_1__23_n_9 ;
  wire \mOutPtr[2]_i_1__23_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire start_for_v_mix_yuv2rgb_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_444_false_U0_ap_start;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_93 U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerWidth_2_val_c27_full_n(HwReg_layerWidth_2_val_c27_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .push(push),
        .\width_reg_160_reg[0] (\addr_reg_n_9_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__23 
       (.I0(push),
        .I1(HwReg_layerWidth_2_val_c27_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__23_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__23 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__23_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__23
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerWidth_2_val_c27_empty_n),
        .I5(push),
        .O(empty_n_i_1__23_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__23_n_9),
        .Q(HwReg_layerWidth_2_val_c27_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__23
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerWidth_2_val_c27_full_n),
        .O(full_n_i_1__23_n_9));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__11
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerWidth_2_val_c27_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__11
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_2_val_c27_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_9),
        .Q(HwReg_layerWidth_2_val_c27_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__23 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_2_val_c27_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__23_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__23 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerWidth_2_val_c27_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__23_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__23 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerWidth_2_val_c27_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__23_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__23_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__23_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__23_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \width_reg_160[11]_i_3__3 
       (.I0(HwReg_layerWidth_2_val_c27_empty_n),
        .I1(HwReg_layerHeight_2_val_c35_empty_n),
        .I2(start_once_reg),
        .I3(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I4(v_mix_422_to_444_false_U0_ap_start),
        .O(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_38
   (empty_n_reg_0,
    HwReg_layerWidth_2_val_c28_full_n,
    D,
    HwReg_layerHeight_2_val_c36_empty_n,
    start_once_reg,
    start_for_v_mix_422_to_444_false_U0_full_n,
    v_mix_420_to_422_false_U0_ap_start,
    \mOutPtr_reg[2]_0 ,
    full_n_reg_0,
    ap_clk,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 );
  output empty_n_reg_0;
  output HwReg_layerWidth_2_val_c28_full_n;
  output [15:0]D;
  input HwReg_layerHeight_2_val_c36_empty_n;
  input start_once_reg;
  input start_for_v_mix_422_to_444_false_U0_full_n;
  input v_mix_420_to_422_false_U0_ap_start;
  input \mOutPtr_reg[2]_0 ;
  input full_n_reg_0;
  input ap_clk;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input [0:0]\SRL_SIG_reg[0][15]_0 ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c36_empty_n;
  wire HwReg_layerWidth_2_val_c28_empty_n;
  wire HwReg_layerWidth_2_val_c28_full_n;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire addr15_in;
  wire \addr[0]_i_1__20_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__20_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__20_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__20_n_9 ;
  wire \mOutPtr[1]_i_1__20_n_9 ;
  wire \mOutPtr[2]_i_1__20_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire start_for_v_mix_422_to_444_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_U0_ap_start;

  main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .HwReg_layerWidth_2_val_c28_full_n(HwReg_layerWidth_2_val_c28_full_n),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .push(push),
        .\width_reg_160_reg[0] (\addr_reg_n_9_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__20 
       (.I0(push),
        .I1(HwReg_layerWidth_2_val_c28_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(addr15_in),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__20_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__20 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__20_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__20
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(HwReg_layerWidth_2_val_c28_empty_n),
        .I5(push),
        .O(empty_n_i_1__20_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__20_n_9),
        .Q(HwReg_layerWidth_2_val_c28_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__20
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerWidth_2_val_c28_full_n),
        .O(full_n_i_1__20_n_9));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__9
       (.I0(push),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(HwReg_layerWidth_2_val_c28_empty_n),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__9
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_2_val_c28_empty_n),
        .I2(push),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_9),
        .Q(HwReg_layerWidth_2_val_c28_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__20 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(HwReg_layerWidth_2_val_c28_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__20 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(push),
        .I2(HwReg_layerWidth_2_val_c28_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__20_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__20 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(HwReg_layerWidth_2_val_c28_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__20_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__20_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \width_reg_160[11]_i_3__2 
       (.I0(HwReg_layerWidth_2_val_c28_empty_n),
        .I1(HwReg_layerHeight_2_val_c36_empty_n),
        .I2(start_once_reg),
        .I3(start_for_v_mix_422_to_444_false_U0_full_n),
        .I4(v_mix_420_to_422_false_U0_ap_start),
        .O(empty_n_reg_0));
endmodule

module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
   (push,
    D,
    HwReg_layerWidth_2_val_c28_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    ap_clk,
    \width_reg_160_reg[0] );
  output push;
  output [15:0]D;
  input HwReg_layerWidth_2_val_c28_full_n;
  input [0:0]\SRL_SIG_reg[0][15]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;
  input ap_clk;
  input \width_reg_160_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerWidth_2_val_c28_full_n;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_42 ;
  wire [15:0]\SRL_SIG_reg[1]_43 ;
  wire ap_clk;
  wire push;
  wire \width_reg_160_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_43 [12]),
        .I1(\SRL_SIG_reg[0]_42 [12]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_43 [13]),
        .I1(\SRL_SIG_reg[0]_42 [13]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_43 [14]),
        .I1(\SRL_SIG_reg[0]_42 [14]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__9 
       (.I0(HwReg_layerWidth_2_val_c28_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__7 
       (.I0(\SRL_SIG_reg[1]_43 [15]),
        .I1(\SRL_SIG_reg[0]_42 [15]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [0]),
        .Q(\SRL_SIG_reg[0]_42 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [10]),
        .Q(\SRL_SIG_reg[0]_42 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [11]),
        .Q(\SRL_SIG_reg[0]_42 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [12]),
        .Q(\SRL_SIG_reg[0]_42 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [13]),
        .Q(\SRL_SIG_reg[0]_42 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [14]),
        .Q(\SRL_SIG_reg[0]_42 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [15]),
        .Q(\SRL_SIG_reg[0]_42 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [1]),
        .Q(\SRL_SIG_reg[0]_42 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [2]),
        .Q(\SRL_SIG_reg[0]_42 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [3]),
        .Q(\SRL_SIG_reg[0]_42 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [4]),
        .Q(\SRL_SIG_reg[0]_42 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [5]),
        .Q(\SRL_SIG_reg[0]_42 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [6]),
        .Q(\SRL_SIG_reg[0]_42 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [7]),
        .Q(\SRL_SIG_reg[0]_42 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [8]),
        .Q(\SRL_SIG_reg[0]_42 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [9]),
        .Q(\SRL_SIG_reg[0]_42 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [0]),
        .Q(\SRL_SIG_reg[1]_43 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [10]),
        .Q(\SRL_SIG_reg[1]_43 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [11]),
        .Q(\SRL_SIG_reg[1]_43 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [12]),
        .Q(\SRL_SIG_reg[1]_43 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [13]),
        .Q(\SRL_SIG_reg[1]_43 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [14]),
        .Q(\SRL_SIG_reg[1]_43 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [15]),
        .Q(\SRL_SIG_reg[1]_43 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [1]),
        .Q(\SRL_SIG_reg[1]_43 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [2]),
        .Q(\SRL_SIG_reg[1]_43 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [3]),
        .Q(\SRL_SIG_reg[1]_43 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [4]),
        .Q(\SRL_SIG_reg[1]_43 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [5]),
        .Q(\SRL_SIG_reg[1]_43 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [6]),
        .Q(\SRL_SIG_reg[1]_43 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [7]),
        .Q(\SRL_SIG_reg[1]_43 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [8]),
        .Q(\SRL_SIG_reg[1]_43 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_42 [9]),
        .Q(\SRL_SIG_reg[1]_43 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [0]),
        .I1(\SRL_SIG_reg[0]_42 [0]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [10]),
        .I1(\SRL_SIG_reg[0]_42 [10]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[11]_i_2__2 
       (.I0(\SRL_SIG_reg[1]_43 [11]),
        .I1(\SRL_SIG_reg[0]_42 [11]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [1]),
        .I1(\SRL_SIG_reg[0]_42 [1]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [2]),
        .I1(\SRL_SIG_reg[0]_42 [2]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [3]),
        .I1(\SRL_SIG_reg[0]_42 [3]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [4]),
        .I1(\SRL_SIG_reg[0]_42 [4]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [5]),
        .I1(\SRL_SIG_reg[0]_42 [5]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [6]),
        .I1(\SRL_SIG_reg[0]_42 [6]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [7]),
        .I1(\SRL_SIG_reg[0]_42 [7]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [8]),
        .I1(\SRL_SIG_reg[0]_42 [8]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_43 [9]),
        .I1(\SRL_SIG_reg[0]_42 [9]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_100
   (push,
    if_din,
    HwReg_layerWidth_1_val_c21_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \empty_73_reg_148_reg[0] );
  output push;
  output [15:0]if_din;
  input HwReg_layerWidth_1_val_c21_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \empty_73_reg_148_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerWidth_1_val_c21_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_28 ;
  wire [15:0]\SRL_SIG_reg[1]_29 ;
  wire ap_clk;
  wire \empty_73_reg_148_reg[0] ;
  wire [15:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_29 [12]),
        .I1(\SRL_SIG_reg[0]_28 [12]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_29 [13]),
        .I1(\SRL_SIG_reg[0]_28 [13]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_29 [14]),
        .I1(\SRL_SIG_reg[0]_28 [14]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__5 
       (.I0(HwReg_layerWidth_1_val_c21_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__5 
       (.I0(\SRL_SIG_reg[1]_29 [15]),
        .I1(\SRL_SIG_reg[0]_28 [15]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_28 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_28 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_28 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_28 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_28 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_28 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_28 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_28 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_28 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_28 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_28 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_28 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_28 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_28 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_28 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_28 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [0]),
        .Q(\SRL_SIG_reg[1]_29 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [10]),
        .Q(\SRL_SIG_reg[1]_29 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [11]),
        .Q(\SRL_SIG_reg[1]_29 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [12]),
        .Q(\SRL_SIG_reg[1]_29 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [13]),
        .Q(\SRL_SIG_reg[1]_29 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [14]),
        .Q(\SRL_SIG_reg[1]_29 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [15]),
        .Q(\SRL_SIG_reg[1]_29 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [1]),
        .Q(\SRL_SIG_reg[1]_29 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [2]),
        .Q(\SRL_SIG_reg[1]_29 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [3]),
        .Q(\SRL_SIG_reg[1]_29 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [4]),
        .Q(\SRL_SIG_reg[1]_29 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [5]),
        .Q(\SRL_SIG_reg[1]_29 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [6]),
        .Q(\SRL_SIG_reg[1]_29 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [7]),
        .Q(\SRL_SIG_reg[1]_29 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [8]),
        .Q(\SRL_SIG_reg[1]_29 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_28 [9]),
        .Q(\SRL_SIG_reg[1]_29 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [0]),
        .I1(\SRL_SIG_reg[0]_28 [0]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [10]),
        .I1(\SRL_SIG_reg[0]_28 [10]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_29 [11]),
        .I1(\SRL_SIG_reg[0]_28 [11]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [1]),
        .I1(\SRL_SIG_reg[0]_28 [1]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [2]),
        .I1(\SRL_SIG_reg[0]_28 [2]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [3]),
        .I1(\SRL_SIG_reg[0]_28 [3]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [4]),
        .I1(\SRL_SIG_reg[0]_28 [4]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [5]),
        .I1(\SRL_SIG_reg[0]_28 [5]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [6]),
        .I1(\SRL_SIG_reg[0]_28 [6]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [7]),
        .I1(\SRL_SIG_reg[0]_28 [7]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [8]),
        .I1(\SRL_SIG_reg[0]_28 [8]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_reg_148[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [9]),
        .I1(\SRL_SIG_reg[0]_28 [9]),
        .I2(\empty_73_reg_148_reg[0] ),
        .O(if_din[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_104
   (push,
    D,
    HwReg_layerHeight_2_val_c36_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    ap_clk,
    \height_reg_155_reg[0] );
  output push;
  output [15:0]D;
  input HwReg_layerHeight_2_val_c36_full_n;
  input [0:0]\SRL_SIG_reg[0][15]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;
  input ap_clk;
  input \height_reg_155_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c36_full_n;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_44 ;
  wire [15:0]\SRL_SIG_reg[1]_45 ;
  wire ap_clk;
  wire \height_reg_155_reg[0] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_45 [12]),
        .I1(\SRL_SIG_reg[0]_44 [12]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_45 [13]),
        .I1(\SRL_SIG_reg[0]_44 [13]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_45 [14]),
        .I1(\SRL_SIG_reg[0]_44 [14]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__10 
       (.I0(HwReg_layerHeight_2_val_c36_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__8 
       (.I0(\SRL_SIG_reg[1]_45 [15]),
        .I1(\SRL_SIG_reg[0]_44 [15]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [0]),
        .Q(\SRL_SIG_reg[0]_44 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [10]),
        .Q(\SRL_SIG_reg[0]_44 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [11]),
        .Q(\SRL_SIG_reg[0]_44 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [12]),
        .Q(\SRL_SIG_reg[0]_44 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [13]),
        .Q(\SRL_SIG_reg[0]_44 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [14]),
        .Q(\SRL_SIG_reg[0]_44 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [15]),
        .Q(\SRL_SIG_reg[0]_44 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [1]),
        .Q(\SRL_SIG_reg[0]_44 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [2]),
        .Q(\SRL_SIG_reg[0]_44 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [3]),
        .Q(\SRL_SIG_reg[0]_44 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [4]),
        .Q(\SRL_SIG_reg[0]_44 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [5]),
        .Q(\SRL_SIG_reg[0]_44 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [6]),
        .Q(\SRL_SIG_reg[0]_44 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [7]),
        .Q(\SRL_SIG_reg[0]_44 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [8]),
        .Q(\SRL_SIG_reg[0]_44 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [9]),
        .Q(\SRL_SIG_reg[0]_44 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [0]),
        .Q(\SRL_SIG_reg[1]_45 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [10]),
        .Q(\SRL_SIG_reg[1]_45 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [11]),
        .Q(\SRL_SIG_reg[1]_45 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [12]),
        .Q(\SRL_SIG_reg[1]_45 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [13]),
        .Q(\SRL_SIG_reg[1]_45 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [14]),
        .Q(\SRL_SIG_reg[1]_45 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [15]),
        .Q(\SRL_SIG_reg[1]_45 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [1]),
        .Q(\SRL_SIG_reg[1]_45 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [2]),
        .Q(\SRL_SIG_reg[1]_45 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [3]),
        .Q(\SRL_SIG_reg[1]_45 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [4]),
        .Q(\SRL_SIG_reg[1]_45 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [5]),
        .Q(\SRL_SIG_reg[1]_45 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [6]),
        .Q(\SRL_SIG_reg[1]_45 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [7]),
        .Q(\SRL_SIG_reg[1]_45 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [8]),
        .Q(\SRL_SIG_reg[1]_45 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_44 [9]),
        .Q(\SRL_SIG_reg[1]_45 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [0]),
        .I1(\SRL_SIG_reg[0]_44 [0]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [10]),
        .I1(\SRL_SIG_reg[0]_44 [10]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[11]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [11]),
        .I1(\SRL_SIG_reg[0]_44 [11]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [1]),
        .I1(\SRL_SIG_reg[0]_44 [1]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [2]),
        .I1(\SRL_SIG_reg[0]_44 [2]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [3]),
        .I1(\SRL_SIG_reg[0]_44 [3]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [4]),
        .I1(\SRL_SIG_reg[0]_44 [4]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [5]),
        .I1(\SRL_SIG_reg[0]_44 [5]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [6]),
        .I1(\SRL_SIG_reg[0]_44 [6]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [7]),
        .I1(\SRL_SIG_reg[0]_44 [7]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [8]),
        .I1(\SRL_SIG_reg[0]_44 [8]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_45 [9]),
        .I1(\SRL_SIG_reg[0]_44 [9]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_105
   (push,
    \SRL_SIG_reg[1][15]_0 ,
    HwReg_layerHeight_2_val_c35_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \height_reg_155_reg[0] );
  output push;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input HwReg_layerHeight_2_val_c35_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \height_reg_155_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c35_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_50 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_51 ;
  wire ap_clk;
  wire \height_reg_155_reg[0] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_51 [12]),
        .I1(\SRL_SIG_reg[0]_50 [12]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_51 [13]),
        .I1(\SRL_SIG_reg[0]_50 [13]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_51 [14]),
        .I1(\SRL_SIG_reg[0]_50 [14]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__12 
       (.I0(HwReg_layerHeight_2_val_c35_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__10 
       (.I0(\SRL_SIG_reg[1]_51 [15]),
        .I1(\SRL_SIG_reg[0]_50 [15]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_50 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_50 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_50 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_50 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_50 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_50 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_50 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_50 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_50 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_50 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_50 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_50 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_50 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_50 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_50 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_50 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [0]),
        .Q(\SRL_SIG_reg[1]_51 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [10]),
        .Q(\SRL_SIG_reg[1]_51 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [11]),
        .Q(\SRL_SIG_reg[1]_51 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [12]),
        .Q(\SRL_SIG_reg[1]_51 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [13]),
        .Q(\SRL_SIG_reg[1]_51 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [14]),
        .Q(\SRL_SIG_reg[1]_51 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [15]),
        .Q(\SRL_SIG_reg[1]_51 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [1]),
        .Q(\SRL_SIG_reg[1]_51 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [2]),
        .Q(\SRL_SIG_reg[1]_51 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [3]),
        .Q(\SRL_SIG_reg[1]_51 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [4]),
        .Q(\SRL_SIG_reg[1]_51 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [5]),
        .Q(\SRL_SIG_reg[1]_51 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [6]),
        .Q(\SRL_SIG_reg[1]_51 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [7]),
        .Q(\SRL_SIG_reg[1]_51 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [8]),
        .Q(\SRL_SIG_reg[1]_51 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_50 [9]),
        .Q(\SRL_SIG_reg[1]_51 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [0]),
        .I1(\SRL_SIG_reg[0]_50 [0]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[10]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [10]),
        .I1(\SRL_SIG_reg[0]_50 [10]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[11]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [11]),
        .I1(\SRL_SIG_reg[0]_50 [11]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[1]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [1]),
        .I1(\SRL_SIG_reg[0]_50 [1]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[2]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [2]),
        .I1(\SRL_SIG_reg[0]_50 [2]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[3]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [3]),
        .I1(\SRL_SIG_reg[0]_50 [3]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[4]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [4]),
        .I1(\SRL_SIG_reg[0]_50 [4]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[5]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [5]),
        .I1(\SRL_SIG_reg[0]_50 [5]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[6]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [6]),
        .I1(\SRL_SIG_reg[0]_50 [6]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[7]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [7]),
        .I1(\SRL_SIG_reg[0]_50 [7]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[8]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [8]),
        .I1(\SRL_SIG_reg[0]_50 [8]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[9]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_51 [9]),
        .I1(\SRL_SIG_reg[0]_50 [9]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_106
   (push,
    \SRL_SIG_reg[1][15]_0 ,
    HwReg_layerHeight_2_val_c34_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \height_reg_155_reg[0] );
  output push;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input HwReg_layerHeight_2_val_c34_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \height_reg_155_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c34_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_56 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_57 ;
  wire ap_clk;
  wire \height_reg_155_reg[0] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_57 [12]),
        .I1(\SRL_SIG_reg[0]_56 [12]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_57 [13]),
        .I1(\SRL_SIG_reg[0]_56 [13]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_57 [14]),
        .I1(\SRL_SIG_reg[0]_56 [14]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__14 
       (.I0(HwReg_layerHeight_2_val_c34_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__12 
       (.I0(\SRL_SIG_reg[1]_57 [15]),
        .I1(\SRL_SIG_reg[0]_56 [15]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_56 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_56 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_56 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_56 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_56 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_56 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_56 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_56 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_56 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_56 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_56 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_56 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_56 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_56 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_56 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_56 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [0]),
        .Q(\SRL_SIG_reg[1]_57 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [10]),
        .Q(\SRL_SIG_reg[1]_57 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [11]),
        .Q(\SRL_SIG_reg[1]_57 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [12]),
        .Q(\SRL_SIG_reg[1]_57 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [13]),
        .Q(\SRL_SIG_reg[1]_57 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [14]),
        .Q(\SRL_SIG_reg[1]_57 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [15]),
        .Q(\SRL_SIG_reg[1]_57 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [1]),
        .Q(\SRL_SIG_reg[1]_57 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [2]),
        .Q(\SRL_SIG_reg[1]_57 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [3]),
        .Q(\SRL_SIG_reg[1]_57 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [4]),
        .Q(\SRL_SIG_reg[1]_57 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [5]),
        .Q(\SRL_SIG_reg[1]_57 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [6]),
        .Q(\SRL_SIG_reg[1]_57 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [7]),
        .Q(\SRL_SIG_reg[1]_57 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [8]),
        .Q(\SRL_SIG_reg[1]_57 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_56 [9]),
        .Q(\SRL_SIG_reg[1]_57 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[0]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [0]),
        .I1(\SRL_SIG_reg[0]_56 [0]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[10]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [10]),
        .I1(\SRL_SIG_reg[0]_56 [10]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[11]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [11]),
        .I1(\SRL_SIG_reg[0]_56 [11]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[1]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [1]),
        .I1(\SRL_SIG_reg[0]_56 [1]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[2]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [2]),
        .I1(\SRL_SIG_reg[0]_56 [2]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[3]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [3]),
        .I1(\SRL_SIG_reg[0]_56 [3]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[4]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [4]),
        .I1(\SRL_SIG_reg[0]_56 [4]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[5]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [5]),
        .I1(\SRL_SIG_reg[0]_56 [5]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[6]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [6]),
        .I1(\SRL_SIG_reg[0]_56 [6]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[7]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [7]),
        .I1(\SRL_SIG_reg[0]_56 [7]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[8]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [8]),
        .I1(\SRL_SIG_reg[0]_56 [8]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[9]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_57 [9]),
        .I1(\SRL_SIG_reg[0]_56 [9]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_107
   (push,
    in,
    HwReg_layerHeight_2_val_c33_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \empty_reg_143_reg[0] );
  output push;
  output [15:0]in;
  input HwReg_layerHeight_2_val_c33_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \empty_reg_143_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerHeight_2_val_c33_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_62 ;
  wire [15:0]\SRL_SIG_reg[1]_63 ;
  wire ap_clk;
  wire \empty_reg_143_reg[0] ;
  wire [15:0]in;
  wire push;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__16 
       (.I0(HwReg_layerHeight_2_val_c33_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_62 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_62 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_62 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_62 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_62 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_62 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_62 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_62 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_62 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_62 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_62 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_62 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_62 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_62 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_62 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_62 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [0]),
        .Q(\SRL_SIG_reg[1]_63 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [10]),
        .Q(\SRL_SIG_reg[1]_63 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [11]),
        .Q(\SRL_SIG_reg[1]_63 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [12]),
        .Q(\SRL_SIG_reg[1]_63 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [13]),
        .Q(\SRL_SIG_reg[1]_63 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [14]),
        .Q(\SRL_SIG_reg[1]_63 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [15]),
        .Q(\SRL_SIG_reg[1]_63 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [1]),
        .Q(\SRL_SIG_reg[1]_63 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [2]),
        .Q(\SRL_SIG_reg[1]_63 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [3]),
        .Q(\SRL_SIG_reg[1]_63 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [4]),
        .Q(\SRL_SIG_reg[1]_63 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [5]),
        .Q(\SRL_SIG_reg[1]_63 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [6]),
        .Q(\SRL_SIG_reg[1]_63 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [7]),
        .Q(\SRL_SIG_reg[1]_63 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [8]),
        .Q(\SRL_SIG_reg[1]_63 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_62 [9]),
        .Q(\SRL_SIG_reg[1]_63 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [12]),
        .I1(\SRL_SIG_reg[0]_62 [12]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [13]),
        .I1(\SRL_SIG_reg[0]_62 [13]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [14]),
        .I1(\SRL_SIG_reg[0]_62 [14]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [15]),
        .I1(\SRL_SIG_reg[0]_62 [15]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [0]),
        .I1(\SRL_SIG_reg[0]_62 [0]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [10]),
        .I1(\SRL_SIG_reg[0]_62 [10]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [11]),
        .I1(\SRL_SIG_reg[0]_62 [11]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [1]),
        .I1(\SRL_SIG_reg[0]_62 [1]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [2]),
        .I1(\SRL_SIG_reg[0]_62 [2]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [3]),
        .I1(\SRL_SIG_reg[0]_62 [3]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [4]),
        .I1(\SRL_SIG_reg[0]_62 [4]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [5]),
        .I1(\SRL_SIG_reg[0]_62 [5]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [6]),
        .I1(\SRL_SIG_reg[0]_62 [6]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [7]),
        .I1(\SRL_SIG_reg[0]_62 [7]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [8]),
        .I1(\SRL_SIG_reg[0]_62 [8]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_63 [9]),
        .I1(\SRL_SIG_reg[0]_62 [9]),
        .I2(\empty_reg_143_reg[0] ),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_108
   (D,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][10]_1 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][2]_1 ,
    \SRL_SIG_reg[1][5]_1 ,
    \SRL_SIG_reg[1][4]_1 ,
    \SRL_SIG_reg[1][5]_2 ,
    push,
    Q,
    \SRL_SIG_reg[1][14]_0 ,
    \shl_ln449_reg_320_reg[5] ,
    \shl_ln449_reg_320_reg[0] ,
    out,
    \shl_ln449_reg_320_reg[0]_0 ,
    \shl_ln449_reg_320_reg[4] ,
    \shl_ln449_reg_320_reg[0]_1 ,
    HwReg_layerHeight_1_val_c_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    ap_clk);
  output [4:0]D;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output \SRL_SIG_reg[1][6]_1 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output [0:0]\SRL_SIG_reg[1][10]_1 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][7]_1 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][2]_1 ;
  output \SRL_SIG_reg[1][5]_1 ;
  output \SRL_SIG_reg[1][4]_1 ;
  output \SRL_SIG_reg[1][5]_2 ;
  output push;
  output [0:0]Q;
  output [0:0]\SRL_SIG_reg[1][14]_0 ;
  input \shl_ln449_reg_320_reg[5] ;
  input \shl_ln449_reg_320_reg[0] ;
  input [2:0]out;
  input \shl_ln449_reg_320_reg[0]_0 ;
  input \shl_ln449_reg_320_reg[4] ;
  input \shl_ln449_reg_320_reg[0]_1 ;
  input HwReg_layerHeight_1_val_c_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;
  input ap_clk;

  wire [4:0]D;
  wire [11:4]HwReg_layerHeight_1_val_c_dout;
  wire HwReg_layerHeight_1_val_c_full_n;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_36 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire [0:0]\SRL_SIG_reg[1][10]_1 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire [0:0]\SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][2]_1 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][4]_1 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][5]_1 ;
  wire \SRL_SIG_reg[1][5]_2 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][6]_1 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][7]_1 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_37 ;
  wire ap_clk;
  wire [2:0]out;
  wire push;
  wire \shl_ln449_reg_320[13]_i_6_n_9 ;
  wire \shl_ln449_reg_320[15]_i_10_n_9 ;
  wire \shl_ln449_reg_320[15]_i_7_n_9 ;
  wire \shl_ln449_reg_320[4]_i_2_n_9 ;
  wire \shl_ln449_reg_320[5]_i_2_n_9 ;
  wire \shl_ln449_reg_320_reg[0] ;
  wire \shl_ln449_reg_320_reg[0]_0 ;
  wire \shl_ln449_reg_320_reg[0]_1 ;
  wire \shl_ln449_reg_320_reg[4] ;
  wire \shl_ln449_reg_320_reg[5] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__8 
       (.I0(HwReg_layerHeight_1_val_c_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [0]),
        .Q(\SRL_SIG_reg[0]_36 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [10]),
        .Q(\SRL_SIG_reg[0]_36 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [11]),
        .Q(\SRL_SIG_reg[0]_36 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [12]),
        .Q(\SRL_SIG_reg[0]_36 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [13]),
        .Q(\SRL_SIG_reg[0]_36 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [14]),
        .Q(Q),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [15]),
        .Q(\SRL_SIG_reg[0]_36 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [1]),
        .Q(\SRL_SIG_reg[0]_36 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [2]),
        .Q(\SRL_SIG_reg[0]_36 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [3]),
        .Q(\SRL_SIG_reg[0]_36 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [4]),
        .Q(\SRL_SIG_reg[0]_36 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [5]),
        .Q(\SRL_SIG_reg[0]_36 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [6]),
        .Q(\SRL_SIG_reg[0]_36 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [7]),
        .Q(\SRL_SIG_reg[0]_36 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [8]),
        .Q(\SRL_SIG_reg[0]_36 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [9]),
        .Q(\SRL_SIG_reg[0]_36 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [0]),
        .Q(\SRL_SIG_reg[1]_37 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [10]),
        .Q(\SRL_SIG_reg[1]_37 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [11]),
        .Q(\SRL_SIG_reg[1]_37 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [12]),
        .Q(\SRL_SIG_reg[1]_37 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [13]),
        .Q(\SRL_SIG_reg[1]_37 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q),
        .Q(\SRL_SIG_reg[1][14]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [15]),
        .Q(\SRL_SIG_reg[1]_37 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [1]),
        .Q(\SRL_SIG_reg[1]_37 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [2]),
        .Q(\SRL_SIG_reg[1]_37 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [3]),
        .Q(\SRL_SIG_reg[1]_37 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [4]),
        .Q(\SRL_SIG_reg[1]_37 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [5]),
        .Q(\SRL_SIG_reg[1]_37 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [6]),
        .Q(\SRL_SIG_reg[1]_37 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [7]),
        .Q(\SRL_SIG_reg[1]_37 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [8]),
        .Q(\SRL_SIG_reg[1]_37 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_36 [9]),
        .Q(\SRL_SIG_reg[1]_37 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h88800800)) 
    \shl_ln449_reg_320[0]_i_1 
       (.I0(\shl_ln449_reg_320_reg[0] ),
        .I1(\shl_ln449_reg_320_reg[0]_1 ),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_36 [0]),
        .I4(\SRL_SIG_reg[1]_37 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \shl_ln449_reg_320[10]_i_2 
       (.I0(\SRL_SIG_reg[1][9]_0 ),
        .I1(HwReg_layerHeight_1_val_c_dout[7]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln449_reg_320[11]_i_2 
       (.I0(HwReg_layerHeight_1_val_c_dout[8]),
        .I1(HwReg_layerHeight_1_val_c_dout[4]),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[11]_i_4 
       (.I0(\SRL_SIG_reg[1]_37 [8]),
        .I1(\SRL_SIG_reg[0]_36 [8]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(HwReg_layerHeight_1_val_c_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[11]_i_5 
       (.I0(\SRL_SIG_reg[1]_37 [4]),
        .I1(\SRL_SIG_reg[0]_36 [4]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(HwReg_layerHeight_1_val_c_dout[4]));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln449_reg_320[12]_i_2 
       (.I0(HwReg_layerHeight_1_val_c_dout[9]),
        .I1(HwReg_layerHeight_1_val_c_dout[5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln449_reg_320[13]_i_2 
       (.I0(\SRL_SIG_reg[1][10]_1 ),
        .I1(\SRL_SIG_reg[1][6]_1 ),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[13]_i_4 
       (.I0(\SRL_SIG_reg[1]_37 [10]),
        .I1(\SRL_SIG_reg[0]_36 [10]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 ));
  LUT6 #(
    .INIT(64'hFCFFFAF0FCF0FAF0)) 
    \shl_ln449_reg_320[13]_i_5 
       (.I0(HwReg_layerHeight_1_val_c_dout[4]),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\shl_ln449_reg_320[13]_i_6_n_9 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(HwReg_layerHeight_1_val_c_dout[8]),
        .O(\SRL_SIG_reg[1][4]_0 ));
  LUT5 #(
    .INIT(32'h11100100)) 
    \shl_ln449_reg_320[13]_i_6 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_36 [12]),
        .I4(\SRL_SIG_reg[1]_37 [12]),
        .O(\shl_ln449_reg_320[13]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln449_reg_320[14]_i_2 
       (.I0(HwReg_layerHeight_1_val_c_dout[11]),
        .I1(HwReg_layerHeight_1_val_c_dout[7]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][11]_0 ));
  LUT5 #(
    .INIT(32'h11100100)) 
    \shl_ln449_reg_320[15]_i_10 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_36 [13]),
        .I4(\SRL_SIG_reg[1]_37 [13]),
        .O(\shl_ln449_reg_320[15]_i_10_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[15]_i_11 
       (.I0(\SRL_SIG_reg[1]_37 [9]),
        .I1(\SRL_SIG_reg[0]_36 [9]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(HwReg_layerHeight_1_val_c_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[15]_i_13 
       (.I0(\SRL_SIG_reg[1]_37 [6]),
        .I1(\SRL_SIG_reg[0]_36 [6]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[15]_i_14 
       (.I0(\SRL_SIG_reg[1]_37 [2]),
        .I1(\SRL_SIG_reg[0]_36 [2]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hFCFFFAF0FCF0FAF0)) 
    \shl_ln449_reg_320[15]_i_2 
       (.I0(HwReg_layerHeight_1_val_c_dout[7]),
        .I1(\SRL_SIG_reg[1][3]_0 ),
        .I2(\shl_ln449_reg_320[15]_i_7_n_9 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(HwReg_layerHeight_1_val_c_dout[11]),
        .O(\SRL_SIG_reg[1][7]_1 ));
  LUT6 #(
    .INIT(64'hFCFFFAF0FCF0FAF0)) 
    \shl_ln449_reg_320[15]_i_3 
       (.I0(HwReg_layerHeight_1_val_c_dout[5]),
        .I1(\SRL_SIG_reg[1][1]_0 ),
        .I2(\shl_ln449_reg_320[15]_i_10_n_9 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(HwReg_layerHeight_1_val_c_dout[9]),
        .O(\SRL_SIG_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[15]_i_5 
       (.I0(\SRL_SIG_reg[1]_37 [7]),
        .I1(\SRL_SIG_reg[0]_36 [7]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(HwReg_layerHeight_1_val_c_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[15]_i_6 
       (.I0(\SRL_SIG_reg[1]_37 [3]),
        .I1(\SRL_SIG_reg[0]_36 [3]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT5 #(
    .INIT(32'h11100100)) 
    \shl_ln449_reg_320[15]_i_7 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_36 [15]),
        .I4(\SRL_SIG_reg[1]_37 [15]),
        .O(\shl_ln449_reg_320[15]_i_7_n_9 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[15]_i_8 
       (.I0(\SRL_SIG_reg[1]_37 [11]),
        .I1(\SRL_SIG_reg[0]_36 [11]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(HwReg_layerHeight_1_val_c_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[15]_i_9 
       (.I0(\SRL_SIG_reg[1]_37 [5]),
        .I1(\SRL_SIG_reg[0]_36 [5]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(HwReg_layerHeight_1_val_c_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[1]_i_2 
       (.I0(\SRL_SIG_reg[1]_37 [0]),
        .I1(\SRL_SIG_reg[0]_36 [0]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln449_reg_320[2]_i_2 
       (.I0(\SRL_SIG_reg[1]_37 [1]),
        .I1(\SRL_SIG_reg[0]_36 [1]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_320[3]_i_1 
       (.I0(\SRL_SIG_reg[1][2]_1 ),
        .I1(\shl_ln449_reg_320_reg[5] ),
        .I2(\shl_ln449_reg_320[4]_i_2_n_9 ),
        .I3(\shl_ln449_reg_320_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAA0000CCF00000)) 
    \shl_ln449_reg_320[3]_i_2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1]_37 [2]),
        .I2(\SRL_SIG_reg[0]_36 [2]),
        .I3(\shl_ln449_reg_320_reg[0]_0 ),
        .I4(\shl_ln449_reg_320_reg[4] ),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_320[4]_i_1 
       (.I0(\shl_ln449_reg_320[4]_i_2_n_9 ),
        .I1(\shl_ln449_reg_320_reg[5] ),
        .I2(\shl_ln449_reg_320[5]_i_2_n_9 ),
        .I3(\shl_ln449_reg_320_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAA0000CCF00000)) 
    \shl_ln449_reg_320[4]_i_2 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\SRL_SIG_reg[1]_37 [3]),
        .I2(\SRL_SIG_reg[0]_36 [3]),
        .I3(\shl_ln449_reg_320_reg[0]_0 ),
        .I4(\shl_ln449_reg_320_reg[4] ),
        .I5(out[0]),
        .O(\shl_ln449_reg_320[4]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_320[5]_i_1 
       (.I0(\shl_ln449_reg_320[5]_i_2_n_9 ),
        .I1(\shl_ln449_reg_320_reg[5] ),
        .I2(\SRL_SIG_reg[1][5]_1 ),
        .I3(\shl_ln449_reg_320_reg[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h000000CC00F000AA)) 
    \shl_ln449_reg_320[5]_i_2 
       (.I0(HwReg_layerHeight_1_val_c_dout[4]),
        .I1(\SRL_SIG_reg[1][2]_0 ),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\shl_ln449_reg_320[5]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h000000CC00F000AA)) 
    \shl_ln449_reg_320[6]_i_2 
       (.I0(HwReg_layerHeight_1_val_c_dout[5]),
        .I1(\SRL_SIG_reg[1][3]_0 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][5]_1 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \shl_ln449_reg_320[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_37 [4]),
        .I1(\SRL_SIG_reg[0]_36 [4]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1][6]_1 ),
        .I4(\shl_ln449_reg_320_reg[4] ),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][4]_1 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \shl_ln449_reg_320[8]_i_3 
       (.I0(\SRL_SIG_reg[1]_37 [5]),
        .I1(\SRL_SIG_reg[0]_36 [5]),
        .I2(\shl_ln449_reg_320_reg[0]_0 ),
        .I3(HwReg_layerHeight_1_val_c_dout[7]),
        .I4(\shl_ln449_reg_320_reg[4] ),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][5]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_320[9]_i_1 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(\shl_ln449_reg_320_reg[5] ),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\shl_ln449_reg_320_reg[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \shl_ln449_reg_320[9]_i_2 
       (.I0(\SRL_SIG_reg[1][8]_0 ),
        .I1(\SRL_SIG_reg[1][6]_1 ),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][6]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_109
   (push,
    D,
    HwReg_layerHeight_1_val_c32_full_n,
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk,
    \height_reg_155_reg[0] );
  output push;
  output [15:0]D;
  input HwReg_layerHeight_1_val_c32_full_n;
  input AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;
  input \height_reg_155_reg[0] ;

  wire AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c32_full_n;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_12 ;
  wire [15:0]\SRL_SIG_reg[1]_13 ;
  wire ap_clk;
  wire \height_reg_155_reg[0] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_13 [12]),
        .I1(\SRL_SIG_reg[0]_12 [12]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_13 [13]),
        .I1(\SRL_SIG_reg[0]_12 [13]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_13 [14]),
        .I1(\SRL_SIG_reg[0]_12 [14]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(HwReg_layerHeight_1_val_c32_full_n),
        .I1(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_13 [15]),
        .I1(\SRL_SIG_reg[0]_12 [15]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_12 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_12 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_12 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_12 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_12 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_12 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_12 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_12 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [10]),
        .Q(\SRL_SIG_reg[1]_13 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [11]),
        .Q(\SRL_SIG_reg[1]_13 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [12]),
        .Q(\SRL_SIG_reg[1]_13 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [13]),
        .Q(\SRL_SIG_reg[1]_13 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [14]),
        .Q(\SRL_SIG_reg[1]_13 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [15]),
        .Q(\SRL_SIG_reg[1]_13 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [8]),
        .Q(\SRL_SIG_reg[1]_13 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_12 [9]),
        .Q(\SRL_SIG_reg[1]_13 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [0]),
        .I1(\SRL_SIG_reg[0]_12 [0]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [10]),
        .I1(\SRL_SIG_reg[0]_12 [10]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [11]),
        .I1(\SRL_SIG_reg[0]_12 [11]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [1]),
        .I1(\SRL_SIG_reg[0]_12 [1]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [2]),
        .I1(\SRL_SIG_reg[0]_12 [2]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [3]),
        .I1(\SRL_SIG_reg[0]_12 [3]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [4]),
        .I1(\SRL_SIG_reg[0]_12 [4]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [5]),
        .I1(\SRL_SIG_reg[0]_12 [5]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [6]),
        .I1(\SRL_SIG_reg[0]_12 [6]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [7]),
        .I1(\SRL_SIG_reg[0]_12 [7]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [8]),
        .I1(\SRL_SIG_reg[0]_12 [8]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [9]),
        .I1(\SRL_SIG_reg[0]_12 [9]),
        .I2(\height_reg_155_reg[0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_110
   (push,
    \SRL_SIG_reg[1][15]_0 ,
    HwReg_layerHeight_1_val_c31_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \height_reg_155_reg[0] );
  output push;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input HwReg_layerHeight_1_val_c31_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \height_reg_155_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c31_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_18 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_19 ;
  wire ap_clk;
  wire \height_reg_155_reg[0] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_19 [12]),
        .I1(\SRL_SIG_reg[0]_18 [12]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_19 [13]),
        .I1(\SRL_SIG_reg[0]_18 [13]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_19 [14]),
        .I1(\SRL_SIG_reg[0]_18 [14]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(HwReg_layerHeight_1_val_c31_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__2 
       (.I0(\SRL_SIG_reg[1]_19 [15]),
        .I1(\SRL_SIG_reg[0]_18 [15]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_18 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_18 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_18 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_18 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_18 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_18 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_18 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_18 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_18 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_18 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_18 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_18 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_18 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_18 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_18 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_18 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [0]),
        .Q(\SRL_SIG_reg[1]_19 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [10]),
        .Q(\SRL_SIG_reg[1]_19 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [11]),
        .Q(\SRL_SIG_reg[1]_19 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [12]),
        .Q(\SRL_SIG_reg[1]_19 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [13]),
        .Q(\SRL_SIG_reg[1]_19 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [14]),
        .Q(\SRL_SIG_reg[1]_19 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [15]),
        .Q(\SRL_SIG_reg[1]_19 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [1]),
        .Q(\SRL_SIG_reg[1]_19 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [2]),
        .Q(\SRL_SIG_reg[1]_19 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [3]),
        .Q(\SRL_SIG_reg[1]_19 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [4]),
        .Q(\SRL_SIG_reg[1]_19 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [5]),
        .Q(\SRL_SIG_reg[1]_19 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [6]),
        .Q(\SRL_SIG_reg[1]_19 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [7]),
        .Q(\SRL_SIG_reg[1]_19 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [8]),
        .Q(\SRL_SIG_reg[1]_19 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_18 [9]),
        .Q(\SRL_SIG_reg[1]_19 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [0]),
        .I1(\SRL_SIG_reg[0]_18 [0]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [10]),
        .I1(\SRL_SIG_reg[0]_18 [10]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [11]),
        .I1(\SRL_SIG_reg[0]_18 [11]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [1]),
        .I1(\SRL_SIG_reg[0]_18 [1]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [2]),
        .I1(\SRL_SIG_reg[0]_18 [2]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [3]),
        .I1(\SRL_SIG_reg[0]_18 [3]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [4]),
        .I1(\SRL_SIG_reg[0]_18 [4]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [5]),
        .I1(\SRL_SIG_reg[0]_18 [5]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [6]),
        .I1(\SRL_SIG_reg[0]_18 [6]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [7]),
        .I1(\SRL_SIG_reg[0]_18 [7]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [8]),
        .I1(\SRL_SIG_reg[0]_18 [8]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_19 [9]),
        .I1(\SRL_SIG_reg[0]_18 [9]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_111
   (push,
    \SRL_SIG_reg[1][15]_0 ,
    HwReg_layerHeight_1_val_c30_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \height_reg_155_reg[0] );
  output push;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input HwReg_layerHeight_1_val_c30_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \height_reg_155_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c30_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_24 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_25 ;
  wire ap_clk;
  wire \height_reg_155_reg[0] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [12]),
        .I1(\SRL_SIG_reg[0]_24 [12]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [13]),
        .I1(\SRL_SIG_reg[0]_24 [13]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [14]),
        .I1(\SRL_SIG_reg[0]_24 [14]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__4 
       (.I0(HwReg_layerHeight_1_val_c30_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__4 
       (.I0(\SRL_SIG_reg[1]_25 [15]),
        .I1(\SRL_SIG_reg[0]_24 [15]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_24 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_24 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_24 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_24 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_24 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_24 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_24 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_24 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_24 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_24 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_24 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_24 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_24 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_24 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_24 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_24 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [0]),
        .Q(\SRL_SIG_reg[1]_25 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [10]),
        .Q(\SRL_SIG_reg[1]_25 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [11]),
        .Q(\SRL_SIG_reg[1]_25 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [12]),
        .Q(\SRL_SIG_reg[1]_25 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [13]),
        .Q(\SRL_SIG_reg[1]_25 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [14]),
        .Q(\SRL_SIG_reg[1]_25 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [15]),
        .Q(\SRL_SIG_reg[1]_25 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [1]),
        .Q(\SRL_SIG_reg[1]_25 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [2]),
        .Q(\SRL_SIG_reg[1]_25 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [3]),
        .Q(\SRL_SIG_reg[1]_25 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [4]),
        .Q(\SRL_SIG_reg[1]_25 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [5]),
        .Q(\SRL_SIG_reg[1]_25 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [6]),
        .Q(\SRL_SIG_reg[1]_25 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [7]),
        .Q(\SRL_SIG_reg[1]_25 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [8]),
        .Q(\SRL_SIG_reg[1]_25 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_24 [9]),
        .Q(\SRL_SIG_reg[1]_25 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [0]),
        .I1(\SRL_SIG_reg[0]_24 [0]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [10]),
        .I1(\SRL_SIG_reg[0]_24 [10]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [11]),
        .I1(\SRL_SIG_reg[0]_24 [11]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [1]),
        .I1(\SRL_SIG_reg[0]_24 [1]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [2]),
        .I1(\SRL_SIG_reg[0]_24 [2]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [3]),
        .I1(\SRL_SIG_reg[0]_24 [3]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [4]),
        .I1(\SRL_SIG_reg[0]_24 [4]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [5]),
        .I1(\SRL_SIG_reg[0]_24 [5]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [6]),
        .I1(\SRL_SIG_reg[0]_24 [6]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [7]),
        .I1(\SRL_SIG_reg[0]_24 [7]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [8]),
        .I1(\SRL_SIG_reg[0]_24 [8]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \height_reg_155[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_25 [9]),
        .I1(\SRL_SIG_reg[0]_24 [9]),
        .I2(\height_reg_155_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_112
   (push,
    if_din,
    HwReg_layerHeight_1_val_c29_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \empty_reg_143_reg[0] );
  output push;
  output [15:0]if_din;
  input HwReg_layerHeight_1_val_c29_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \empty_reg_143_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerHeight_1_val_c29_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_30 ;
  wire [15:0]\SRL_SIG_reg[1]_31 ;
  wire ap_clk;
  wire \empty_reg_143_reg[0] ;
  wire [15:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_31 [12]),
        .I1(\SRL_SIG_reg[0]_30 [12]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_31 [13]),
        .I1(\SRL_SIG_reg[0]_30 [13]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_31 [14]),
        .I1(\SRL_SIG_reg[0]_30 [14]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__6 
       (.I0(HwReg_layerHeight_1_val_c29_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__6 
       (.I0(\SRL_SIG_reg[1]_31 [15]),
        .I1(\SRL_SIG_reg[0]_30 [15]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_30 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_30 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_30 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_30 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_30 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_30 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_30 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_30 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_30 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_30 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_30 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_30 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_30 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_30 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_30 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_30 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [0]),
        .Q(\SRL_SIG_reg[1]_31 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [10]),
        .Q(\SRL_SIG_reg[1]_31 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [11]),
        .Q(\SRL_SIG_reg[1]_31 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [12]),
        .Q(\SRL_SIG_reg[1]_31 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [13]),
        .Q(\SRL_SIG_reg[1]_31 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [14]),
        .Q(\SRL_SIG_reg[1]_31 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [15]),
        .Q(\SRL_SIG_reg[1]_31 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [1]),
        .Q(\SRL_SIG_reg[1]_31 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [2]),
        .Q(\SRL_SIG_reg[1]_31 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [3]),
        .Q(\SRL_SIG_reg[1]_31 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [4]),
        .Q(\SRL_SIG_reg[1]_31 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [5]),
        .Q(\SRL_SIG_reg[1]_31 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [6]),
        .Q(\SRL_SIG_reg[1]_31 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [7]),
        .Q(\SRL_SIG_reg[1]_31 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [8]),
        .Q(\SRL_SIG_reg[1]_31 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_30 [9]),
        .Q(\SRL_SIG_reg[1]_31 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [0]),
        .I1(\SRL_SIG_reg[0]_30 [0]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [10]),
        .I1(\SRL_SIG_reg[0]_30 [10]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [11]),
        .I1(\SRL_SIG_reg[0]_30 [11]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [1]),
        .I1(\SRL_SIG_reg[0]_30 [1]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [2]),
        .I1(\SRL_SIG_reg[0]_30 [2]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [3]),
        .I1(\SRL_SIG_reg[0]_30 [3]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [4]),
        .I1(\SRL_SIG_reg[0]_30 [4]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [5]),
        .I1(\SRL_SIG_reg[0]_30 [5]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [6]),
        .I1(\SRL_SIG_reg[0]_30 [6]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [7]),
        .I1(\SRL_SIG_reg[0]_30 [7]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [8]),
        .I1(\SRL_SIG_reg[0]_30 [8]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_reg_143[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [9]),
        .I1(\SRL_SIG_reg[0]_30 [9]),
        .I2(\empty_reg_143_reg[0] ),
        .O(if_din[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_93
   (push,
    \SRL_SIG_reg[1][15]_0 ,
    HwReg_layerWidth_2_val_c27_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \width_reg_160_reg[0] );
  output push;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input HwReg_layerWidth_2_val_c27_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \width_reg_160_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerWidth_2_val_c27_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_48 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_49 ;
  wire ap_clk;
  wire push;
  wire \width_reg_160_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_49 [12]),
        .I1(\SRL_SIG_reg[0]_48 [12]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_49 [13]),
        .I1(\SRL_SIG_reg[0]_48 [13]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_49 [14]),
        .I1(\SRL_SIG_reg[0]_48 [14]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__11 
       (.I0(HwReg_layerWidth_2_val_c27_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__9 
       (.I0(\SRL_SIG_reg[1]_49 [15]),
        .I1(\SRL_SIG_reg[0]_48 [15]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_48 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_48 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_48 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_48 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_48 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_48 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_48 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_48 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_48 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_48 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_48 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_48 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_48 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_48 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_48 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_48 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [0]),
        .Q(\SRL_SIG_reg[1]_49 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [10]),
        .Q(\SRL_SIG_reg[1]_49 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [11]),
        .Q(\SRL_SIG_reg[1]_49 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [12]),
        .Q(\SRL_SIG_reg[1]_49 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [13]),
        .Q(\SRL_SIG_reg[1]_49 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [14]),
        .Q(\SRL_SIG_reg[1]_49 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [15]),
        .Q(\SRL_SIG_reg[1]_49 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [1]),
        .Q(\SRL_SIG_reg[1]_49 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [2]),
        .Q(\SRL_SIG_reg[1]_49 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [3]),
        .Q(\SRL_SIG_reg[1]_49 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [4]),
        .Q(\SRL_SIG_reg[1]_49 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [5]),
        .Q(\SRL_SIG_reg[1]_49 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [6]),
        .Q(\SRL_SIG_reg[1]_49 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [7]),
        .Q(\SRL_SIG_reg[1]_49 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [8]),
        .Q(\SRL_SIG_reg[1]_49 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_48 [9]),
        .Q(\SRL_SIG_reg[1]_49 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [0]),
        .I1(\SRL_SIG_reg[0]_48 [0]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[10]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [10]),
        .I1(\SRL_SIG_reg[0]_48 [10]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[11]_i_2__3 
       (.I0(\SRL_SIG_reg[1]_49 [11]),
        .I1(\SRL_SIG_reg[0]_48 [11]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[1]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [1]),
        .I1(\SRL_SIG_reg[0]_48 [1]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[2]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [2]),
        .I1(\SRL_SIG_reg[0]_48 [2]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[3]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [3]),
        .I1(\SRL_SIG_reg[0]_48 [3]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[4]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [4]),
        .I1(\SRL_SIG_reg[0]_48 [4]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[5]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [5]),
        .I1(\SRL_SIG_reg[0]_48 [5]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[6]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [6]),
        .I1(\SRL_SIG_reg[0]_48 [6]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[7]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [7]),
        .I1(\SRL_SIG_reg[0]_48 [7]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[8]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [8]),
        .I1(\SRL_SIG_reg[0]_48 [8]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[9]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_49 [9]),
        .I1(\SRL_SIG_reg[0]_48 [9]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_94
   (push,
    \SRL_SIG_reg[1][15]_0 ,
    HwReg_layerWidth_2_val_c26_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \width_reg_160_reg[0] );
  output push;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input HwReg_layerWidth_2_val_c26_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \width_reg_160_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerWidth_2_val_c26_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_54 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_55 ;
  wire ap_clk;
  wire push;
  wire \width_reg_160_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_55 [12]),
        .I1(\SRL_SIG_reg[0]_54 [12]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_55 [13]),
        .I1(\SRL_SIG_reg[0]_54 [13]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_55 [14]),
        .I1(\SRL_SIG_reg[0]_54 [14]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__13 
       (.I0(HwReg_layerWidth_2_val_c26_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__11 
       (.I0(\SRL_SIG_reg[1]_55 [15]),
        .I1(\SRL_SIG_reg[0]_54 [15]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_54 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_54 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_54 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_54 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_54 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_54 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_54 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_54 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_54 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_54 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_54 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_54 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_54 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_54 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_54 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_54 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [0]),
        .Q(\SRL_SIG_reg[1]_55 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [10]),
        .Q(\SRL_SIG_reg[1]_55 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [11]),
        .Q(\SRL_SIG_reg[1]_55 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [12]),
        .Q(\SRL_SIG_reg[1]_55 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [13]),
        .Q(\SRL_SIG_reg[1]_55 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [14]),
        .Q(\SRL_SIG_reg[1]_55 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [15]),
        .Q(\SRL_SIG_reg[1]_55 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [1]),
        .Q(\SRL_SIG_reg[1]_55 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [2]),
        .Q(\SRL_SIG_reg[1]_55 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [3]),
        .Q(\SRL_SIG_reg[1]_55 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [4]),
        .Q(\SRL_SIG_reg[1]_55 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [5]),
        .Q(\SRL_SIG_reg[1]_55 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [6]),
        .Q(\SRL_SIG_reg[1]_55 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [7]),
        .Q(\SRL_SIG_reg[1]_55 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [8]),
        .Q(\SRL_SIG_reg[1]_55 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_54 [9]),
        .Q(\SRL_SIG_reg[1]_55 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[0]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [0]),
        .I1(\SRL_SIG_reg[0]_54 [0]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[10]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [10]),
        .I1(\SRL_SIG_reg[0]_54 [10]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[11]_i_2__4 
       (.I0(\SRL_SIG_reg[1]_55 [11]),
        .I1(\SRL_SIG_reg[0]_54 [11]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[1]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [1]),
        .I1(\SRL_SIG_reg[0]_54 [1]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[2]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [2]),
        .I1(\SRL_SIG_reg[0]_54 [2]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[3]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [3]),
        .I1(\SRL_SIG_reg[0]_54 [3]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[4]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [4]),
        .I1(\SRL_SIG_reg[0]_54 [4]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[5]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [5]),
        .I1(\SRL_SIG_reg[0]_54 [5]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[6]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [6]),
        .I1(\SRL_SIG_reg[0]_54 [6]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[7]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [7]),
        .I1(\SRL_SIG_reg[0]_54 [7]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[8]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [8]),
        .I1(\SRL_SIG_reg[0]_54 [8]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[9]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_55 [9]),
        .I1(\SRL_SIG_reg[0]_54 [9]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_95
   (push,
    in,
    HwReg_layerWidth_2_val_c25_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \empty_75_reg_148_reg[0] );
  output push;
  output [15:0]in;
  input HwReg_layerWidth_2_val_c25_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \empty_75_reg_148_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerWidth_2_val_c25_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_60 ;
  wire [15:0]\SRL_SIG_reg[1]_61 ;
  wire ap_clk;
  wire \empty_75_reg_148_reg[0] ;
  wire [15:0]in;
  wire push;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__15 
       (.I0(HwReg_layerWidth_2_val_c25_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_60 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_60 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_60 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_60 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_60 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_60 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_60 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_60 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_60 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_60 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_60 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_60 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_60 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_60 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_60 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_60 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [0]),
        .Q(\SRL_SIG_reg[1]_61 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [10]),
        .Q(\SRL_SIG_reg[1]_61 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [11]),
        .Q(\SRL_SIG_reg[1]_61 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [12]),
        .Q(\SRL_SIG_reg[1]_61 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [13]),
        .Q(\SRL_SIG_reg[1]_61 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [14]),
        .Q(\SRL_SIG_reg[1]_61 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [15]),
        .Q(\SRL_SIG_reg[1]_61 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [1]),
        .Q(\SRL_SIG_reg[1]_61 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [2]),
        .Q(\SRL_SIG_reg[1]_61 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [3]),
        .Q(\SRL_SIG_reg[1]_61 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [4]),
        .Q(\SRL_SIG_reg[1]_61 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [5]),
        .Q(\SRL_SIG_reg[1]_61 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [6]),
        .Q(\SRL_SIG_reg[1]_61 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [7]),
        .Q(\SRL_SIG_reg[1]_61 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [8]),
        .Q(\SRL_SIG_reg[1]_61 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_60 [9]),
        .Q(\SRL_SIG_reg[1]_61 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG_reg[2][12]_srl3_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [12]),
        .I1(\SRL_SIG_reg[0]_60 [12]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG_reg[2][13]_srl3_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [13]),
        .I1(\SRL_SIG_reg[0]_60 [13]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG_reg[2][14]_srl3_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [14]),
        .I1(\SRL_SIG_reg[0]_60 [14]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG_reg[2][15]_srl3_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [15]),
        .I1(\SRL_SIG_reg[0]_60 [15]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [0]),
        .I1(\SRL_SIG_reg[0]_60 [0]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [10]),
        .I1(\SRL_SIG_reg[0]_60 [10]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_61 [11]),
        .I1(\SRL_SIG_reg[0]_60 [11]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [1]),
        .I1(\SRL_SIG_reg[0]_60 [1]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [2]),
        .I1(\SRL_SIG_reg[0]_60 [2]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [3]),
        .I1(\SRL_SIG_reg[0]_60 [3]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [4]),
        .I1(\SRL_SIG_reg[0]_60 [4]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [5]),
        .I1(\SRL_SIG_reg[0]_60 [5]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [6]),
        .I1(\SRL_SIG_reg[0]_60 [6]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [7]),
        .I1(\SRL_SIG_reg[0]_60 [7]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [8]),
        .I1(\SRL_SIG_reg[0]_60 [8]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_75_reg_148[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [9]),
        .I1(\SRL_SIG_reg[0]_60 [9]),
        .I2(\empty_75_reg_148_reg[0] ),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_96
   (D,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][10]_1 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][2]_1 ,
    \SRL_SIG_reg[1][5]_1 ,
    \SRL_SIG_reg[1][4]_1 ,
    \SRL_SIG_reg[1][5]_2 ,
    push,
    \SRL_SIG_reg[0][14]_0 ,
    Q,
    \shl_ln450_reg_325_reg[5] ,
    \shl_ln450_reg_325_reg[0] ,
    out,
    \shl_ln450_reg_325_reg[0]_0 ,
    \shl_ln450_reg_325_reg[4] ,
    \shl_ln450_reg_325_reg[0]_1 ,
    HwReg_layerWidth_1_val_c_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    ap_clk);
  output [4:0]D;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output \SRL_SIG_reg[1][6]_1 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output [0:0]\SRL_SIG_reg[1][10]_1 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][7]_1 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][2]_1 ;
  output \SRL_SIG_reg[1][5]_1 ;
  output \SRL_SIG_reg[1][4]_1 ;
  output \SRL_SIG_reg[1][5]_2 ;
  output push;
  output [0:0]\SRL_SIG_reg[0][14]_0 ;
  output [0:0]Q;
  input \shl_ln450_reg_325_reg[5] ;
  input \shl_ln450_reg_325_reg[0] ;
  input [2:0]out;
  input \shl_ln450_reg_325_reg[0]_0 ;
  input \shl_ln450_reg_325_reg[4] ;
  input \shl_ln450_reg_325_reg[0]_1 ;
  input HwReg_layerWidth_1_val_c_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;
  input ap_clk;

  wire [4:0]D;
  wire [11:4]HwReg_layerWidth_1_val_c_dout;
  wire HwReg_layerWidth_1_val_c_full_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_34 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire [0:0]\SRL_SIG_reg[1][10]_1 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][2]_1 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][4]_1 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][5]_1 ;
  wire \SRL_SIG_reg[1][5]_2 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][6]_1 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][7]_1 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_35 ;
  wire ap_clk;
  wire [2:0]out;
  wire push;
  wire \shl_ln450_reg_325[13]_i_6_n_9 ;
  wire \shl_ln450_reg_325[15]_i_12_n_9 ;
  wire \shl_ln450_reg_325[15]_i_9_n_9 ;
  wire \shl_ln450_reg_325[4]_i_2_n_9 ;
  wire \shl_ln450_reg_325[5]_i_2_n_9 ;
  wire \shl_ln450_reg_325_reg[0] ;
  wire \shl_ln450_reg_325_reg[0]_0 ;
  wire \shl_ln450_reg_325_reg[0]_1 ;
  wire \shl_ln450_reg_325_reg[4] ;
  wire \shl_ln450_reg_325_reg[5] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__7 
       (.I0(HwReg_layerWidth_1_val_c_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [0]),
        .Q(\SRL_SIG_reg[0]_34 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [10]),
        .Q(\SRL_SIG_reg[0]_34 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [11]),
        .Q(\SRL_SIG_reg[0]_34 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [12]),
        .Q(\SRL_SIG_reg[0]_34 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [13]),
        .Q(\SRL_SIG_reg[0]_34 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [14]),
        .Q(\SRL_SIG_reg[0][14]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [15]),
        .Q(\SRL_SIG_reg[0]_34 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [1]),
        .Q(\SRL_SIG_reg[0]_34 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [2]),
        .Q(\SRL_SIG_reg[0]_34 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [3]),
        .Q(\SRL_SIG_reg[0]_34 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [4]),
        .Q(\SRL_SIG_reg[0]_34 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [5]),
        .Q(\SRL_SIG_reg[0]_34 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [6]),
        .Q(\SRL_SIG_reg[0]_34 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [7]),
        .Q(\SRL_SIG_reg[0]_34 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [8]),
        .Q(\SRL_SIG_reg[0]_34 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_1 [9]),
        .Q(\SRL_SIG_reg[0]_34 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [0]),
        .Q(\SRL_SIG_reg[1]_35 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [10]),
        .Q(\SRL_SIG_reg[1]_35 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [11]),
        .Q(\SRL_SIG_reg[1]_35 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [12]),
        .Q(\SRL_SIG_reg[1]_35 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [13]),
        .Q(\SRL_SIG_reg[1]_35 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][14]_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [15]),
        .Q(\SRL_SIG_reg[1]_35 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [1]),
        .Q(\SRL_SIG_reg[1]_35 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [2]),
        .Q(\SRL_SIG_reg[1]_35 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [3]),
        .Q(\SRL_SIG_reg[1]_35 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [4]),
        .Q(\SRL_SIG_reg[1]_35 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [5]),
        .Q(\SRL_SIG_reg[1]_35 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [6]),
        .Q(\SRL_SIG_reg[1]_35 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [7]),
        .Q(\SRL_SIG_reg[1]_35 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [8]),
        .Q(\SRL_SIG_reg[1]_35 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_34 [9]),
        .Q(\SRL_SIG_reg[1]_35 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'h88800800)) 
    \shl_ln450_reg_325[0]_i_1 
       (.I0(\shl_ln450_reg_325_reg[0] ),
        .I1(\shl_ln450_reg_325_reg[0]_1 ),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_34 [0]),
        .I4(\SRL_SIG_reg[1]_35 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \shl_ln450_reg_325[10]_i_2 
       (.I0(\SRL_SIG_reg[1][9]_0 ),
        .I1(HwReg_layerWidth_1_val_c_dout[7]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln450_reg_325[11]_i_2 
       (.I0(HwReg_layerWidth_1_val_c_dout[8]),
        .I1(HwReg_layerWidth_1_val_c_dout[4]),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[11]_i_4 
       (.I0(\SRL_SIG_reg[1]_35 [8]),
        .I1(\SRL_SIG_reg[0]_34 [8]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(HwReg_layerWidth_1_val_c_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[11]_i_5 
       (.I0(\SRL_SIG_reg[1]_35 [4]),
        .I1(\SRL_SIG_reg[0]_34 [4]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(HwReg_layerWidth_1_val_c_dout[4]));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln450_reg_325[12]_i_2 
       (.I0(HwReg_layerWidth_1_val_c_dout[9]),
        .I1(HwReg_layerWidth_1_val_c_dout[5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln450_reg_325[13]_i_2 
       (.I0(\SRL_SIG_reg[1][10]_1 ),
        .I1(\SRL_SIG_reg[1][6]_1 ),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[13]_i_4 
       (.I0(\SRL_SIG_reg[1]_35 [10]),
        .I1(\SRL_SIG_reg[0]_34 [10]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][10]_1 ));
  LUT6 #(
    .INIT(64'hFCFFFAF0FCF0FAF0)) 
    \shl_ln450_reg_325[13]_i_5 
       (.I0(HwReg_layerWidth_1_val_c_dout[4]),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\shl_ln450_reg_325[13]_i_6_n_9 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(HwReg_layerWidth_1_val_c_dout[8]),
        .O(\SRL_SIG_reg[1][4]_0 ));
  LUT5 #(
    .INIT(32'h11100100)) 
    \shl_ln450_reg_325[13]_i_6 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_34 [12]),
        .I4(\SRL_SIG_reg[1]_35 [12]),
        .O(\shl_ln450_reg_325[13]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln450_reg_325[14]_i_2 
       (.I0(HwReg_layerWidth_1_val_c_dout[11]),
        .I1(HwReg_layerWidth_1_val_c_dout[7]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][11]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[15]_i_10 
       (.I0(\SRL_SIG_reg[1]_35 [11]),
        .I1(\SRL_SIG_reg[0]_34 [11]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(HwReg_layerWidth_1_val_c_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[15]_i_11 
       (.I0(\SRL_SIG_reg[1]_35 [5]),
        .I1(\SRL_SIG_reg[0]_34 [5]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(HwReg_layerWidth_1_val_c_dout[5]));
  LUT5 #(
    .INIT(32'h11100100)) 
    \shl_ln450_reg_325[15]_i_12 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_34 [13]),
        .I4(\SRL_SIG_reg[1]_35 [13]),
        .O(\shl_ln450_reg_325[15]_i_12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[15]_i_13 
       (.I0(\SRL_SIG_reg[1]_35 [9]),
        .I1(\SRL_SIG_reg[0]_34 [9]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(HwReg_layerWidth_1_val_c_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[15]_i_15 
       (.I0(\SRL_SIG_reg[1]_35 [6]),
        .I1(\SRL_SIG_reg[0]_34 [6]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[15]_i_16 
       (.I0(\SRL_SIG_reg[1]_35 [2]),
        .I1(\SRL_SIG_reg[0]_34 [2]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hFCFFFAF0FCF0FAF0)) 
    \shl_ln450_reg_325[15]_i_3 
       (.I0(HwReg_layerWidth_1_val_c_dout[7]),
        .I1(\SRL_SIG_reg[1][3]_0 ),
        .I2(\shl_ln450_reg_325[15]_i_9_n_9 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(HwReg_layerWidth_1_val_c_dout[11]),
        .O(\SRL_SIG_reg[1][7]_1 ));
  LUT6 #(
    .INIT(64'hFCFFFAF0FCF0FAF0)) 
    \shl_ln450_reg_325[15]_i_4 
       (.I0(HwReg_layerWidth_1_val_c_dout[5]),
        .I1(\SRL_SIG_reg[1][1]_0 ),
        .I2(\shl_ln450_reg_325[15]_i_12_n_9 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(HwReg_layerWidth_1_val_c_dout[9]),
        .O(\SRL_SIG_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[15]_i_7 
       (.I0(\SRL_SIG_reg[1]_35 [7]),
        .I1(\SRL_SIG_reg[0]_34 [7]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(HwReg_layerWidth_1_val_c_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[15]_i_8 
       (.I0(\SRL_SIG_reg[1]_35 [3]),
        .I1(\SRL_SIG_reg[0]_34 [3]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT5 #(
    .INIT(32'h11100100)) 
    \shl_ln450_reg_325[15]_i_9 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0]_34 [15]),
        .I4(\SRL_SIG_reg[1]_35 [15]),
        .O(\shl_ln450_reg_325[15]_i_9_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[1]_i_2 
       (.I0(\SRL_SIG_reg[1]_35 [0]),
        .I1(\SRL_SIG_reg[0]_34 [0]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln450_reg_325[2]_i_2 
       (.I0(\SRL_SIG_reg[1]_35 [1]),
        .I1(\SRL_SIG_reg[0]_34 [1]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_325[3]_i_1 
       (.I0(\SRL_SIG_reg[1][2]_1 ),
        .I1(\shl_ln450_reg_325_reg[5] ),
        .I2(\shl_ln450_reg_325[4]_i_2_n_9 ),
        .I3(\shl_ln450_reg_325_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAA0000CCF00000)) 
    \shl_ln450_reg_325[3]_i_2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1]_35 [2]),
        .I2(\SRL_SIG_reg[0]_34 [2]),
        .I3(\shl_ln450_reg_325_reg[0]_0 ),
        .I4(\shl_ln450_reg_325_reg[4] ),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_325[4]_i_1 
       (.I0(\shl_ln450_reg_325[4]_i_2_n_9 ),
        .I1(\shl_ln450_reg_325_reg[5] ),
        .I2(\shl_ln450_reg_325[5]_i_2_n_9 ),
        .I3(\shl_ln450_reg_325_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAA0000CCF00000)) 
    \shl_ln450_reg_325[4]_i_2 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\SRL_SIG_reg[1]_35 [3]),
        .I2(\SRL_SIG_reg[0]_34 [3]),
        .I3(\shl_ln450_reg_325_reg[0]_0 ),
        .I4(\shl_ln450_reg_325_reg[4] ),
        .I5(out[0]),
        .O(\shl_ln450_reg_325[4]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_325[5]_i_1 
       (.I0(\shl_ln450_reg_325[5]_i_2_n_9 ),
        .I1(\shl_ln450_reg_325_reg[5] ),
        .I2(\SRL_SIG_reg[1][5]_1 ),
        .I3(\shl_ln450_reg_325_reg[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h000000CC00F000AA)) 
    \shl_ln450_reg_325[5]_i_2 
       (.I0(HwReg_layerWidth_1_val_c_dout[4]),
        .I1(\SRL_SIG_reg[1][2]_0 ),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\shl_ln450_reg_325[5]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h000000CC00F000AA)) 
    \shl_ln450_reg_325[6]_i_2 
       (.I0(HwReg_layerWidth_1_val_c_dout[5]),
        .I1(\SRL_SIG_reg[1][3]_0 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][5]_1 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \shl_ln450_reg_325[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_35 [4]),
        .I1(\SRL_SIG_reg[0]_34 [4]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1][6]_1 ),
        .I4(\shl_ln450_reg_325_reg[4] ),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][4]_1 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \shl_ln450_reg_325[8]_i_3 
       (.I0(\SRL_SIG_reg[1]_35 [5]),
        .I1(\SRL_SIG_reg[0]_34 [5]),
        .I2(\shl_ln450_reg_325_reg[0]_0 ),
        .I3(HwReg_layerWidth_1_val_c_dout[7]),
        .I4(\shl_ln450_reg_325_reg[4] ),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][5]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_325[9]_i_1 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(\shl_ln450_reg_325_reg[5] ),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\shl_ln450_reg_325_reg[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \shl_ln450_reg_325[9]_i_2 
       (.I0(\SRL_SIG_reg[1][8]_0 ),
        .I1(\SRL_SIG_reg[1][6]_1 ),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][6]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_97
   (push,
    D,
    HwReg_layerWidth_1_val_c24_full_n,
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk,
    \width_reg_160_reg[0] );
  output push;
  output [15:0]D;
  input HwReg_layerWidth_1_val_c24_full_n;
  input AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;
  input \width_reg_160_reg[0] ;

  wire AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  wire [15:0]D;
  wire HwReg_layerWidth_1_val_c24_full_n;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_10 ;
  wire [15:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire push;
  wire \width_reg_160_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [12]),
        .I1(\SRL_SIG_reg[0]_10 [12]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [13]),
        .I1(\SRL_SIG_reg[0]_10 [13]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [14]),
        .I1(\SRL_SIG_reg[0]_10 [14]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(HwReg_layerWidth_1_val_c24_full_n),
        .I1(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_11 [15]),
        .I1(\SRL_SIG_reg[0]_10 [15]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_10 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_10 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_10 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_10 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_10 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_10 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_10 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_10 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [10]),
        .Q(\SRL_SIG_reg[1]_11 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [11]),
        .Q(\SRL_SIG_reg[1]_11 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [12]),
        .Q(\SRL_SIG_reg[1]_11 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [13]),
        .Q(\SRL_SIG_reg[1]_11 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [14]),
        .Q(\SRL_SIG_reg[1]_11 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [15]),
        .Q(\SRL_SIG_reg[1]_11 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [8]),
        .Q(\SRL_SIG_reg[1]_11 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_10 [9]),
        .Q(\SRL_SIG_reg[1]_11 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [0]),
        .I1(\SRL_SIG_reg[0]_10 [0]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [10]),
        .I1(\SRL_SIG_reg[0]_10 [10]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_11 [11]),
        .I1(\SRL_SIG_reg[0]_10 [11]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [1]),
        .I1(\SRL_SIG_reg[0]_10 [1]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [2]),
        .I1(\SRL_SIG_reg[0]_10 [2]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [3]),
        .I1(\SRL_SIG_reg[0]_10 [3]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [4]),
        .I1(\SRL_SIG_reg[0]_10 [4]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [5]),
        .I1(\SRL_SIG_reg[0]_10 [5]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [6]),
        .I1(\SRL_SIG_reg[0]_10 [6]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [7]),
        .I1(\SRL_SIG_reg[0]_10 [7]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [8]),
        .I1(\SRL_SIG_reg[0]_10 [8]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [9]),
        .I1(\SRL_SIG_reg[0]_10 [9]),
        .I2(\width_reg_160_reg[0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_98
   (push,
    \SRL_SIG_reg[1][15]_0 ,
    HwReg_layerWidth_1_val_c23_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \width_reg_160_reg[0] );
  output push;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input HwReg_layerWidth_1_val_c23_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \width_reg_160_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerWidth_1_val_c23_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_16 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_17 ;
  wire ap_clk;
  wire push;
  wire \width_reg_160_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_17 [12]),
        .I1(\SRL_SIG_reg[0]_16 [12]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_17 [13]),
        .I1(\SRL_SIG_reg[0]_16 [13]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_17 [14]),
        .I1(\SRL_SIG_reg[0]_16 [14]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(HwReg_layerWidth_1_val_c23_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_17 [15]),
        .I1(\SRL_SIG_reg[0]_16 [15]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_16 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_16 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_16 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_16 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_16 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_16 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_16 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_16 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_16 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_16 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_16 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_16 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_16 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_16 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_16 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_16 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [0]),
        .Q(\SRL_SIG_reg[1]_17 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [10]),
        .Q(\SRL_SIG_reg[1]_17 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [11]),
        .Q(\SRL_SIG_reg[1]_17 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [12]),
        .Q(\SRL_SIG_reg[1]_17 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [13]),
        .Q(\SRL_SIG_reg[1]_17 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [14]),
        .Q(\SRL_SIG_reg[1]_17 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [15]),
        .Q(\SRL_SIG_reg[1]_17 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [1]),
        .Q(\SRL_SIG_reg[1]_17 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [2]),
        .Q(\SRL_SIG_reg[1]_17 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [3]),
        .Q(\SRL_SIG_reg[1]_17 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [4]),
        .Q(\SRL_SIG_reg[1]_17 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [5]),
        .Q(\SRL_SIG_reg[1]_17 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [6]),
        .Q(\SRL_SIG_reg[1]_17 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [7]),
        .Q(\SRL_SIG_reg[1]_17 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [8]),
        .Q(\SRL_SIG_reg[1]_17 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_16 [9]),
        .Q(\SRL_SIG_reg[1]_17 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [0]),
        .I1(\SRL_SIG_reg[0]_16 [0]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [10]),
        .I1(\SRL_SIG_reg[0]_16 [10]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[11]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_17 [11]),
        .I1(\SRL_SIG_reg[0]_16 [11]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [1]),
        .I1(\SRL_SIG_reg[0]_16 [1]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [2]),
        .I1(\SRL_SIG_reg[0]_16 [2]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [3]),
        .I1(\SRL_SIG_reg[0]_16 [3]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [4]),
        .I1(\SRL_SIG_reg[0]_16 [4]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [5]),
        .I1(\SRL_SIG_reg[0]_16 [5]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [6]),
        .I1(\SRL_SIG_reg[0]_16 [6]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [7]),
        .I1(\SRL_SIG_reg[0]_16 [7]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [8]),
        .I1(\SRL_SIG_reg[0]_16 [8]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_17 [9]),
        .I1(\SRL_SIG_reg[0]_16 [9]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_99
   (push,
    \SRL_SIG_reg[1][15]_0 ,
    HwReg_layerWidth_1_val_c22_full_n,
    \SRL_SIG_reg[0][15]_0 ,
    D,
    ap_clk,
    \width_reg_160_reg[0] );
  output push;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input HwReg_layerWidth_1_val_c22_full_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]D;
  input ap_clk;
  input \width_reg_160_reg[0] ;

  wire [15:0]D;
  wire HwReg_layerWidth_1_val_c22_full_n;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_22 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_23 ;
  wire ap_clk;
  wire push;
  wire \width_reg_160_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_23 [12]),
        .I1(\SRL_SIG_reg[0]_22 [12]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_23 [13]),
        .I1(\SRL_SIG_reg[0]_22 [13]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_23 [14]),
        .I1(\SRL_SIG_reg[0]_22 [14]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(HwReg_layerWidth_1_val_c22_full_n),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2__3 
       (.I0(\SRL_SIG_reg[1]_23 [15]),
        .I1(\SRL_SIG_reg[0]_22 [15]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_22 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_22 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_22 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_22 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_22 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_22 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_22 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_22 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_22 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_22 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_22 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_22 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_22 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_22 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_22 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_22 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [0]),
        .Q(\SRL_SIG_reg[1]_23 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [10]),
        .Q(\SRL_SIG_reg[1]_23 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [11]),
        .Q(\SRL_SIG_reg[1]_23 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [12]),
        .Q(\SRL_SIG_reg[1]_23 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [13]),
        .Q(\SRL_SIG_reg[1]_23 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [14]),
        .Q(\SRL_SIG_reg[1]_23 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [15]),
        .Q(\SRL_SIG_reg[1]_23 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [1]),
        .Q(\SRL_SIG_reg[1]_23 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [2]),
        .Q(\SRL_SIG_reg[1]_23 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [3]),
        .Q(\SRL_SIG_reg[1]_23 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [4]),
        .Q(\SRL_SIG_reg[1]_23 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [5]),
        .Q(\SRL_SIG_reg[1]_23 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [6]),
        .Q(\SRL_SIG_reg[1]_23 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [7]),
        .Q(\SRL_SIG_reg[1]_23 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [8]),
        .Q(\SRL_SIG_reg[1]_23 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_22 [9]),
        .Q(\SRL_SIG_reg[1]_23 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [0]),
        .I1(\SRL_SIG_reg[0]_22 [0]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [10]),
        .I1(\SRL_SIG_reg[0]_22 [10]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[11]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_23 [11]),
        .I1(\SRL_SIG_reg[0]_22 [11]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [1]),
        .I1(\SRL_SIG_reg[0]_22 [1]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [2]),
        .I1(\SRL_SIG_reg[0]_22 [2]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [3]),
        .I1(\SRL_SIG_reg[0]_22 [3]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [4]),
        .I1(\SRL_SIG_reg[0]_22 [4]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [5]),
        .I1(\SRL_SIG_reg[0]_22 [5]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [6]),
        .I1(\SRL_SIG_reg[0]_22 [6]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [7]),
        .I1(\SRL_SIG_reg[0]_22 [7]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [8]),
        .I1(\SRL_SIG_reg[0]_22 [8]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \width_reg_160[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_23 [9]),
        .I1(\SRL_SIG_reg[0]_22 [9]),
        .I2(\width_reg_160_reg[0] ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

module main_design_v_mix_0_0_fifo_w16_d3_S
   (HwReg_layerHeight_2_val_c_empty_n,
    HwReg_layerHeight_2_val_c_full_n,
    D,
    \addr_reg[0]_0 ,
    \addr_reg[0]_1 ,
    \addr_reg[0]_2 ,
    out,
    \addr_reg[0]_3 ,
    \addr_reg[0]_4 ,
    \addr_reg[0]_5 ,
    \addr_reg[0]_6 ,
    \addr_reg[0]_7 ,
    \addr_reg[0]_8 ,
    \addr_reg[0]_9 ,
    \addr_reg[0]_10 ,
    full_n_reg_0,
    ap_clk,
    \shl_ln449_reg_269_reg[5] ,
    \shl_ln449_reg_269_reg[5]_0 ,
    \shl_ln449_reg_269_reg[5]_1 ,
    \addr_reg[0]_11 ,
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
    push,
    in);
  output HwReg_layerHeight_2_val_c_empty_n;
  output HwReg_layerHeight_2_val_c_full_n;
  output [1:0]D;
  output \addr_reg[0]_0 ;
  output \addr_reg[0]_1 ;
  output \addr_reg[0]_2 ;
  output [9:0]out;
  output \addr_reg[0]_3 ;
  output \addr_reg[0]_4 ;
  output \addr_reg[0]_5 ;
  output \addr_reg[0]_6 ;
  output \addr_reg[0]_7 ;
  output \addr_reg[0]_8 ;
  output \addr_reg[0]_9 ;
  output \addr_reg[0]_10 ;
  input full_n_reg_0;
  input ap_clk;
  input \shl_ln449_reg_269_reg[5] ;
  input \shl_ln449_reg_269_reg[5]_0 ;
  input [2:0]\shl_ln449_reg_269_reg[5]_1 ;
  input \addr_reg[0]_11 ;
  input v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;
  input push;
  input [15:0]in;

  wire [1:0]D;
  wire HwReg_layerHeight_2_val_c_empty_n;
  wire HwReg_layerHeight_2_val_c_full_n;
  wire [2:0]HwReg_layerHeight_2_val_c_num_data_valid;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[0]_i_2__42_n_9 ;
  wire \addr[1]_i_1_n_9 ;
  wire \addr[1]_i_2_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire \addr_reg[0]_10 ;
  wire \addr_reg[0]_11 ;
  wire \addr_reg[0]_2 ;
  wire \addr_reg[0]_3 ;
  wire \addr_reg[0]_4 ;
  wire \addr_reg[0]_5 ;
  wire \addr_reg[0]_6 ;
  wire \addr_reg[0]_7 ;
  wire \addr_reg[0]_8 ;
  wire \addr_reg[0]_9 ;
  wire ap_clk;
  wire empty_n_i_1__64_n_9;
  wire full_n_i_1__60_n_9;
  wire full_n_reg_0;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire [9:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire \shl_ln449_reg_269_reg[5] ;
  wire \shl_ln449_reg_269_reg[5]_0 ;
  wire [2:0]\shl_ln449_reg_269_reg[5]_1 ;
  wire v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;

  main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg_103 U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg
       (.D(D),
        .addr(addr),
        .\addr_reg[0] (\addr_reg[0]_0 ),
        .\addr_reg[0]_0 (\addr_reg[0]_1 ),
        .\addr_reg[0]_1 (\addr_reg[0]_2 ),
        .\addr_reg[0]_2 (\addr_reg[0]_3 ),
        .\addr_reg[0]_3 (\addr_reg[0]_4 ),
        .\addr_reg[0]_4 (\addr_reg[0]_5 ),
        .\addr_reg[0]_5 (\addr_reg[0]_6 ),
        .\addr_reg[0]_6 (\addr_reg[0]_7 ),
        .\addr_reg[0]_7 (\addr_reg[0]_8 ),
        .\addr_reg[0]_8 (\addr_reg[0]_9 ),
        .\addr_reg[0]_9 (\addr_reg[0]_10 ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push),
        .\shl_ln449_reg_269_reg[5] (\shl_ln449_reg_269_reg[5] ),
        .\shl_ln449_reg_269_reg[5]_0 (\shl_ln449_reg_269_reg[5]_0 ),
        .\shl_ln449_reg_269_reg[5]_1 (\shl_ln449_reg_269_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h87FFF7FF78000800)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerHeight_2_val_c_full_n),
        .I1(\addr_reg[0]_11 ),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerHeight_2_val_c_empty_n),
        .I4(\addr[0]_i_2__42_n_9 ),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__42 
       (.I0(HwReg_layerHeight_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerHeight_2_val_c_num_data_valid[1]),
        .I2(HwReg_layerHeight_2_val_c_num_data_valid[2]),
        .O(\addr[0]_i_2__42_n_9 ));
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(HwReg_layerHeight_2_val_c_empty_n),
        .I1(p_9_in),
        .I2(addr[0]),
        .I3(\addr[1]_i_2_n_9 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFAAA2AAA2AAA2)) 
    \addr[1]_i_2 
       (.I0(p_6_in),
        .I1(HwReg_layerHeight_2_val_c_num_data_valid[0]),
        .I2(HwReg_layerHeight_2_val_c_num_data_valid[1]),
        .I3(HwReg_layerHeight_2_val_c_num_data_valid[2]),
        .I4(HwReg_layerHeight_2_val_c_empty_n),
        .I5(p_9_in),
        .O(\addr[1]_i_2_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr[0]),
        .R(full_n_reg_0));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_9 ),
        .Q(addr[1]),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    empty_n_i_1__64
       (.I0(HwReg_layerHeight_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerHeight_2_val_c_num_data_valid[1]),
        .I2(HwReg_layerHeight_2_val_c_num_data_valid[2]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerHeight_2_val_c_empty_n),
        .O(empty_n_i_1__64_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__64_n_9),
        .Q(HwReg_layerHeight_2_val_c_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFCFFFFFAA8AAAAA)) 
    full_n_i_1__60
       (.I0(p_6_in),
        .I1(HwReg_layerHeight_2_val_c_num_data_valid[2]),
        .I2(p_9_in),
        .I3(HwReg_layerHeight_2_val_c_num_data_valid[0]),
        .I4(HwReg_layerHeight_2_val_c_num_data_valid[1]),
        .I5(HwReg_layerHeight_2_val_c_full_n),
        .O(full_n_i_1__60_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__60_n_9),
        .Q(HwReg_layerHeight_2_val_c_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\addr_reg[0]_11 ),
        .I1(HwReg_layerHeight_2_val_c_full_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerHeight_2_val_c_empty_n),
        .I4(HwReg_layerHeight_2_val_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hD5BFBFBF2A404040)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerHeight_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerHeight_2_val_c_empty_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerHeight_2_val_c_full_n),
        .I4(\addr_reg[0]_11 ),
        .I5(HwReg_layerHeight_2_val_c_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerHeight_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerHeight_2_val_c_num_data_valid[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(HwReg_layerHeight_2_val_c_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_2__20 
       (.I0(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I1(HwReg_layerHeight_2_val_c_empty_n),
        .I2(\addr_reg[0]_11 ),
        .I3(HwReg_layerHeight_2_val_c_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_3__20 
       (.I0(\addr_reg[0]_11 ),
        .I1(HwReg_layerHeight_2_val_c_full_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerHeight_2_val_c_empty_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerHeight_2_val_c_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerHeight_2_val_c_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerHeight_2_val_c_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d3_S" *) 
module main_design_v_mix_0_0_fifo_w16_d3_S_39
   (HwReg_layerWidth_2_val_c_empty_n,
    HwReg_layerWidth_2_val_c_full_n,
    D,
    \addr_reg[0]_0 ,
    \addr_reg[0]_1 ,
    \addr_reg[0]_2 ,
    out,
    \addr_reg[0]_3 ,
    \addr_reg[0]_4 ,
    \addr_reg[0]_5 ,
    \addr_reg[0]_6 ,
    \addr_reg[0]_7 ,
    \addr_reg[0]_8 ,
    \addr_reg[0]_9 ,
    \addr_reg[0]_10 ,
    full_n_reg_0,
    ap_clk,
    \shl_ln450_reg_274_reg[5] ,
    \shl_ln450_reg_274_reg[5]_0 ,
    \shl_ln450_reg_274_reg[5]_1 ,
    \addr_reg[0]_11 ,
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
    push,
    in);
  output HwReg_layerWidth_2_val_c_empty_n;
  output HwReg_layerWidth_2_val_c_full_n;
  output [1:0]D;
  output \addr_reg[0]_0 ;
  output \addr_reg[0]_1 ;
  output \addr_reg[0]_2 ;
  output [9:0]out;
  output \addr_reg[0]_3 ;
  output \addr_reg[0]_4 ;
  output \addr_reg[0]_5 ;
  output \addr_reg[0]_6 ;
  output \addr_reg[0]_7 ;
  output \addr_reg[0]_8 ;
  output \addr_reg[0]_9 ;
  output \addr_reg[0]_10 ;
  input full_n_reg_0;
  input ap_clk;
  input \shl_ln450_reg_274_reg[5] ;
  input \shl_ln450_reg_274_reg[5]_0 ;
  input [2:0]\shl_ln450_reg_274_reg[5]_1 ;
  input \addr_reg[0]_11 ;
  input v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;
  input push;
  input [15:0]in;

  wire [1:0]D;
  wire HwReg_layerWidth_2_val_c_empty_n;
  wire HwReg_layerWidth_2_val_c_full_n;
  wire [2:0]HwReg_layerWidth_2_val_c_num_data_valid;
  wire [1:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[0]_i_2__41_n_9 ;
  wire \addr[1]_i_1_n_9 ;
  wire \addr[1]_i_2__0_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire \addr_reg[0]_10 ;
  wire \addr_reg[0]_11 ;
  wire \addr_reg[0]_2 ;
  wire \addr_reg[0]_3 ;
  wire \addr_reg[0]_4 ;
  wire \addr_reg[0]_5 ;
  wire \addr_reg[0]_6 ;
  wire \addr_reg[0]_7 ;
  wire \addr_reg[0]_8 ;
  wire \addr_reg[0]_9 ;
  wire ap_clk;
  wire empty_n_i_1__65_n_9;
  wire full_n_i_1__61_n_9;
  wire full_n_reg_0;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire [9:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire \shl_ln450_reg_274_reg[5] ;
  wire \shl_ln450_reg_274_reg[5]_0 ;
  wire [2:0]\shl_ln450_reg_274_reg[5]_1 ;
  wire v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;

  main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg
       (.D(D),
        .addr(addr),
        .\addr_reg[0] (\addr_reg[0]_0 ),
        .\addr_reg[0]_0 (\addr_reg[0]_1 ),
        .\addr_reg[0]_1 (\addr_reg[0]_2 ),
        .\addr_reg[0]_2 (\addr_reg[0]_3 ),
        .\addr_reg[0]_3 (\addr_reg[0]_4 ),
        .\addr_reg[0]_4 (\addr_reg[0]_5 ),
        .\addr_reg[0]_5 (\addr_reg[0]_6 ),
        .\addr_reg[0]_6 (\addr_reg[0]_7 ),
        .\addr_reg[0]_7 (\addr_reg[0]_8 ),
        .\addr_reg[0]_8 (\addr_reg[0]_9 ),
        .\addr_reg[0]_9 (\addr_reg[0]_10 ),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push),
        .\shl_ln450_reg_274_reg[5] (\shl_ln450_reg_274_reg[5] ),
        .\shl_ln450_reg_274_reg[5]_0 (\shl_ln450_reg_274_reg[5]_0 ),
        .\shl_ln450_reg_274_reg[5]_1 (\shl_ln450_reg_274_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h87FFF7FF78000800)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerWidth_2_val_c_full_n),
        .I1(\addr_reg[0]_11 ),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerWidth_2_val_c_empty_n),
        .I4(\addr[0]_i_2__41_n_9 ),
        .I5(addr[0]),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__41 
       (.I0(HwReg_layerWidth_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerWidth_2_val_c_num_data_valid[1]),
        .I2(HwReg_layerWidth_2_val_c_num_data_valid[2]),
        .O(\addr[0]_i_2__41_n_9 ));
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(HwReg_layerWidth_2_val_c_empty_n),
        .I1(p_9_in),
        .I2(addr[0]),
        .I3(\addr[1]_i_2__0_n_9 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFAAA2AAA2AAA2)) 
    \addr[1]_i_2__0 
       (.I0(p_6_in),
        .I1(HwReg_layerWidth_2_val_c_num_data_valid[0]),
        .I2(HwReg_layerWidth_2_val_c_num_data_valid[1]),
        .I3(HwReg_layerWidth_2_val_c_num_data_valid[2]),
        .I4(HwReg_layerWidth_2_val_c_empty_n),
        .I5(p_9_in),
        .O(\addr[1]_i_2__0_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr[0]),
        .R(full_n_reg_0));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_9 ),
        .Q(addr[1]),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    empty_n_i_1__65
       (.I0(HwReg_layerWidth_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerWidth_2_val_c_num_data_valid[1]),
        .I2(HwReg_layerWidth_2_val_c_num_data_valid[2]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerWidth_2_val_c_empty_n),
        .O(empty_n_i_1__65_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__65_n_9),
        .Q(HwReg_layerWidth_2_val_c_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFCFFFFFAA8AAAAA)) 
    full_n_i_1__61
       (.I0(p_6_in),
        .I1(HwReg_layerWidth_2_val_c_num_data_valid[2]),
        .I2(p_9_in),
        .I3(HwReg_layerWidth_2_val_c_num_data_valid[0]),
        .I4(HwReg_layerWidth_2_val_c_num_data_valid[1]),
        .I5(HwReg_layerWidth_2_val_c_full_n),
        .O(full_n_i_1__61_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__61_n_9),
        .Q(HwReg_layerWidth_2_val_c_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\addr_reg[0]_11 ),
        .I1(HwReg_layerWidth_2_val_c_full_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerWidth_2_val_c_empty_n),
        .I4(HwReg_layerWidth_2_val_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hD5BFBFBF2A404040)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerWidth_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerWidth_2_val_c_empty_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerWidth_2_val_c_full_n),
        .I4(\addr_reg[0]_11 ),
        .I5(HwReg_layerWidth_2_val_c_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerWidth_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerWidth_2_val_c_num_data_valid[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(HwReg_layerWidth_2_val_c_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_2__21 
       (.I0(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I1(HwReg_layerWidth_2_val_c_empty_n),
        .I2(\addr_reg[0]_11 ),
        .I3(HwReg_layerWidth_2_val_c_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_3__21 
       (.I0(\addr_reg[0]_11 ),
        .I1(HwReg_layerWidth_2_val_c_full_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerWidth_2_val_c_empty_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerWidth_2_val_c_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerWidth_2_val_c_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerWidth_2_val_c_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg
   (D,
    \addr_reg[0] ,
    \addr_reg[0]_0 ,
    \addr_reg[0]_1 ,
    out,
    \addr_reg[0]_2 ,
    \addr_reg[0]_3 ,
    \addr_reg[0]_4 ,
    \addr_reg[0]_5 ,
    \addr_reg[0]_6 ,
    \addr_reg[0]_7 ,
    \addr_reg[0]_8 ,
    \addr_reg[0]_9 ,
    \shl_ln450_reg_274_reg[5] ,
    \shl_ln450_reg_274_reg[5]_0 ,
    \shl_ln450_reg_274_reg[5]_1 ,
    push,
    in,
    addr,
    ap_clk);
  output [1:0]D;
  output \addr_reg[0] ;
  output \addr_reg[0]_0 ;
  output \addr_reg[0]_1 ;
  output [9:0]out;
  output \addr_reg[0]_2 ;
  output \addr_reg[0]_3 ;
  output \addr_reg[0]_4 ;
  output \addr_reg[0]_5 ;
  output \addr_reg[0]_6 ;
  output \addr_reg[0]_7 ;
  output \addr_reg[0]_8 ;
  output \addr_reg[0]_9 ;
  input \shl_ln450_reg_274_reg[5] ;
  input \shl_ln450_reg_274_reg[5]_0 ;
  input [2:0]\shl_ln450_reg_274_reg[5]_1 ;
  input push;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]D;
  wire [15:8]HwReg_layerWidth_2_val_c_dout;
  wire [1:0]addr;
  wire \addr_reg[0] ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire \addr_reg[0]_2 ;
  wire \addr_reg[0]_3 ;
  wire \addr_reg[0]_4 ;
  wire \addr_reg[0]_5 ;
  wire \addr_reg[0]_6 ;
  wire \addr_reg[0]_7 ;
  wire \addr_reg[0]_8 ;
  wire \addr_reg[0]_9 ;
  wire ap_clk;
  wire [15:0]in;
  wire [9:0]out;
  wire push;
  wire \shl_ln450_reg_274_reg[5] ;
  wire \shl_ln450_reg_274_reg[5]_0 ;
  wire [2:0]\shl_ln450_reg_274_reg[5]_1 ;

  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_layerWidth_2_val_c_dout[11]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_layerWidth_2_val_c_dout[12]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_layerWidth_2_val_c_dout[13]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_layerWidth_2_val_c_dout[15]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_layerWidth_2_val_c_dout[8]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_layerWidth_2_val_c_dout[9]));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \shl_ln450_reg_274[10]_i_2 
       (.I0(\addr_reg[0]_2 ),
        .I1(out[7]),
        .I2(out[3]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I4(\shl_ln450_reg_274_reg[5]_1 [1]),
        .I5(\shl_ln450_reg_274_reg[5]_1 [0]),
        .O(\addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln450_reg_274[11]_i_2 
       (.I0(HwReg_layerWidth_2_val_c_dout[8]),
        .I1(out[4]),
        .I2(out[0]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I4(\shl_ln450_reg_274_reg[5]_1 [1]),
        .O(\addr_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln450_reg_274[12]_i_2 
       (.I0(HwReg_layerWidth_2_val_c_dout[9]),
        .I1(out[5]),
        .I2(out[1]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I4(\shl_ln450_reg_274_reg[5]_1 [1]),
        .O(\addr_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln450_reg_274[13]_i_2 
       (.I0(out[8]),
        .I1(out[6]),
        .I2(out[2]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I4(\shl_ln450_reg_274_reg[5]_1 [1]),
        .O(\addr_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \shl_ln450_reg_274[13]_i_4 
       (.I0(out[4]),
        .I1(out[0]),
        .I2(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [1]),
        .I4(HwReg_layerWidth_2_val_c_dout[12]),
        .I5(HwReg_layerWidth_2_val_c_dout[8]),
        .O(\addr_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln450_reg_274[14]_i_2 
       (.I0(HwReg_layerWidth_2_val_c_dout[11]),
        .I1(out[7]),
        .I2(out[3]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I4(\shl_ln450_reg_274_reg[5]_1 [1]),
        .O(\addr_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \shl_ln450_reg_274[15]_i_3 
       (.I0(out[7]),
        .I1(out[3]),
        .I2(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [1]),
        .I4(HwReg_layerWidth_2_val_c_dout[15]),
        .I5(HwReg_layerWidth_2_val_c_dout[11]),
        .O(\addr_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \shl_ln450_reg_274[15]_i_4 
       (.I0(out[5]),
        .I1(out[1]),
        .I2(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [1]),
        .I4(HwReg_layerWidth_2_val_c_dout[13]),
        .I5(HwReg_layerWidth_2_val_c_dout[9]),
        .O(\addr_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_274[5]_i_1 
       (.I0(\addr_reg[0]_8 ),
        .I1(\shl_ln450_reg_274_reg[5] ),
        .I2(\addr_reg[0]_9 ),
        .I3(\shl_ln450_reg_274_reg[5]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000CC00F000AA)) 
    \shl_ln450_reg_274[5]_i_2 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I4(\shl_ln450_reg_274_reg[5]_1 [1]),
        .I5(\shl_ln450_reg_274_reg[5]_1 [0]),
        .O(\addr_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h000000CC00F000AA)) 
    \shl_ln450_reg_274[6]_i_2 
       (.I0(out[5]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I4(\shl_ln450_reg_274_reg[5]_1 [1]),
        .I5(\shl_ln450_reg_274_reg[5]_1 [0]),
        .O(\addr_reg[0]_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_274[9]_i_1 
       (.I0(\addr_reg[0] ),
        .I1(\shl_ln450_reg_274_reg[5] ),
        .I2(\addr_reg[0]_0 ),
        .I3(\shl_ln450_reg_274_reg[5]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \shl_ln450_reg_274[9]_i_2 
       (.I0(\addr_reg[0]_1 ),
        .I1(out[6]),
        .I2(out[2]),
        .I3(\shl_ln450_reg_274_reg[5]_1 [2]),
        .I4(\shl_ln450_reg_274_reg[5]_1 [1]),
        .I5(\shl_ln450_reg_274_reg[5]_1 [0]),
        .O(\addr_reg[0] ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg_103
   (D,
    \addr_reg[0] ,
    \addr_reg[0]_0 ,
    \addr_reg[0]_1 ,
    out,
    \addr_reg[0]_2 ,
    \addr_reg[0]_3 ,
    \addr_reg[0]_4 ,
    \addr_reg[0]_5 ,
    \addr_reg[0]_6 ,
    \addr_reg[0]_7 ,
    \addr_reg[0]_8 ,
    \addr_reg[0]_9 ,
    \shl_ln449_reg_269_reg[5] ,
    \shl_ln449_reg_269_reg[5]_0 ,
    \shl_ln449_reg_269_reg[5]_1 ,
    push,
    in,
    addr,
    ap_clk);
  output [1:0]D;
  output \addr_reg[0] ;
  output \addr_reg[0]_0 ;
  output \addr_reg[0]_1 ;
  output [9:0]out;
  output \addr_reg[0]_2 ;
  output \addr_reg[0]_3 ;
  output \addr_reg[0]_4 ;
  output \addr_reg[0]_5 ;
  output \addr_reg[0]_6 ;
  output \addr_reg[0]_7 ;
  output \addr_reg[0]_8 ;
  output \addr_reg[0]_9 ;
  input \shl_ln449_reg_269_reg[5] ;
  input \shl_ln449_reg_269_reg[5]_0 ;
  input [2:0]\shl_ln449_reg_269_reg[5]_1 ;
  input push;
  input [15:0]in;
  input [1:0]addr;
  input ap_clk;

  wire [1:0]D;
  wire [15:8]HwReg_layerHeight_2_val_c_dout;
  wire [1:0]addr;
  wire \addr_reg[0] ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire \addr_reg[0]_2 ;
  wire \addr_reg[0]_3 ;
  wire \addr_reg[0]_4 ;
  wire \addr_reg[0]_5 ;
  wire \addr_reg[0]_6 ;
  wire \addr_reg[0]_7 ;
  wire \addr_reg[0]_8 ;
  wire \addr_reg[0]_9 ;
  wire ap_clk;
  wire [15:0]in;
  wire [9:0]out;
  wire push;
  wire \shl_ln449_reg_269_reg[5] ;
  wire \shl_ln449_reg_269_reg[5]_0 ;
  wire [2:0]\shl_ln449_reg_269_reg[5]_1 ;

  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_layerHeight_2_val_c_dout[11]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_layerHeight_2_val_c_dout[12]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_layerHeight_2_val_c_dout[13]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_layerHeight_2_val_c_dout[15]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_layerHeight_2_val_c_dout[8]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_layerHeight_2_val_c_dout[9]));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \shl_ln449_reg_269[10]_i_2 
       (.I0(\addr_reg[0]_2 ),
        .I1(out[7]),
        .I2(out[3]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I4(\shl_ln449_reg_269_reg[5]_1 [1]),
        .I5(\shl_ln449_reg_269_reg[5]_1 [0]),
        .O(\addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln449_reg_269[11]_i_2 
       (.I0(HwReg_layerHeight_2_val_c_dout[8]),
        .I1(out[4]),
        .I2(out[0]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I4(\shl_ln449_reg_269_reg[5]_1 [1]),
        .O(\addr_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln449_reg_269[12]_i_2 
       (.I0(HwReg_layerHeight_2_val_c_dout[9]),
        .I1(out[5]),
        .I2(out[1]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I4(\shl_ln449_reg_269_reg[5]_1 [1]),
        .O(\addr_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln449_reg_269[13]_i_2 
       (.I0(out[8]),
        .I1(out[6]),
        .I2(out[2]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I4(\shl_ln449_reg_269_reg[5]_1 [1]),
        .O(\addr_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \shl_ln449_reg_269[13]_i_4 
       (.I0(out[4]),
        .I1(out[0]),
        .I2(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [1]),
        .I4(HwReg_layerHeight_2_val_c_dout[12]),
        .I5(HwReg_layerHeight_2_val_c_dout[8]),
        .O(\addr_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \shl_ln449_reg_269[14]_i_2 
       (.I0(HwReg_layerHeight_2_val_c_dout[11]),
        .I1(out[7]),
        .I2(out[3]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I4(\shl_ln449_reg_269_reg[5]_1 [1]),
        .O(\addr_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \shl_ln449_reg_269[15]_i_2 
       (.I0(out[7]),
        .I1(out[3]),
        .I2(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [1]),
        .I4(HwReg_layerHeight_2_val_c_dout[15]),
        .I5(HwReg_layerHeight_2_val_c_dout[11]),
        .O(\addr_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \shl_ln449_reg_269[15]_i_3 
       (.I0(out[5]),
        .I1(out[1]),
        .I2(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [1]),
        .I4(HwReg_layerHeight_2_val_c_dout[13]),
        .I5(HwReg_layerHeight_2_val_c_dout[9]),
        .O(\addr_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_269[5]_i_1 
       (.I0(\addr_reg[0]_8 ),
        .I1(\shl_ln449_reg_269_reg[5] ),
        .I2(\addr_reg[0]_9 ),
        .I3(\shl_ln449_reg_269_reg[5]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000CC00F000AA)) 
    \shl_ln449_reg_269[5]_i_2 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I4(\shl_ln449_reg_269_reg[5]_1 [1]),
        .I5(\shl_ln449_reg_269_reg[5]_1 [0]),
        .O(\addr_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h000000CC00F000AA)) 
    \shl_ln449_reg_269[6]_i_2 
       (.I0(out[5]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I4(\shl_ln449_reg_269_reg[5]_1 [1]),
        .I5(\shl_ln449_reg_269_reg[5]_1 [0]),
        .O(\addr_reg[0]_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_269[9]_i_1 
       (.I0(\addr_reg[0] ),
        .I1(\shl_ln449_reg_269_reg[5] ),
        .I2(\addr_reg[0]_0 ),
        .I3(\shl_ln449_reg_269_reg[5]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \shl_ln449_reg_269[9]_i_2 
       (.I0(\addr_reg[0]_1 ),
        .I1(out[6]),
        .I2(out[2]),
        .I3(\shl_ln449_reg_269_reg[5]_1 [2]),
        .I4(\shl_ln449_reg_269_reg[5]_1 [1]),
        .I5(\shl_ln449_reg_269_reg[5]_1 [0]),
        .O(\addr_reg[0] ));
endmodule

module main_design_v_mix_0_0_fifo_w16_d7_S
   (HwReg_layerStartX_1_val17_c_empty_n,
    HwReg_layerStartX_1_val17_c_full_n,
    out,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \layerStartX_reg_309_reg[15] );
  output HwReg_layerStartX_1_val17_c_empty_n;
  output HwReg_layerStartX_1_val17_c_full_n;
  output [15:0]out;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [15:0]\layerStartX_reg_309_reg[15] ;

  wire HwReg_layerStartX_1_val17_c_empty_n;
  wire HwReg_layerStartX_1_val17_c_full_n;
  wire [3:0]HwReg_layerStartX_1_val17_c_num_data_valid;
  wire [2:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[1]_i_1_n_9 ;
  wire \addr[2]_i_1_n_9 ;
  wire \addr[2]_i_3__0_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__51_n_9;
  wire empty_n_i_2__2_n_9;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire full_n_i_1__71_n_9;
  wire full_n_i_2__18_n_9;
  wire [15:0]\layerStartX_reg_309_reg[15] ;
  wire \mOutPtr[0]_i_1__37_n_9 ;
  wire \mOutPtr[1]_i_1__37_n_9 ;
  wire \mOutPtr[2]_i_1__37_n_9 ;
  wire \mOutPtr[3]_i_1__0_n_9 ;
  wire \mOutPtr[3]_i_2__0_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;

  main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg_102 U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\layerStartX_reg_309_reg[0] (HwReg_layerStartX_1_val17_c_full_n),
        .\layerStartX_reg_309_reg[15] (\layerStartX_reg_309_reg[15] ),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[2]_i_3__0_n_9 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(p_9_in),
        .I1(HwReg_layerStartX_1_val17_c_empty_n),
        .I2(addr[0]),
        .I3(\addr[2]_i_3__0_n_9 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7FEAFFFF80150000)) 
    \addr[2]_i_1 
       (.I0(addr[1]),
        .I1(HwReg_layerStartX_1_val17_c_empty_n),
        .I2(p_9_in),
        .I3(addr[0]),
        .I4(\addr[2]_i_3__0_n_9 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \addr[2]_i_2__0 
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerStartX_1_val17_c_empty_n),
        .I2(HwReg_layerStartX_1_val17_c_full_n),
        .I3(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \addr[2]_i_3__0 
       (.I0(p_6_in),
        .I1(HwReg_layerStartX_1_val17_c_num_data_valid[3]),
        .I2(HwReg_layerStartX_1_val17_c_num_data_valid[2]),
        .I3(empty_n_i_2__2_n_9),
        .I4(HwReg_layerStartX_1_val17_c_empty_n),
        .I5(p_9_in),
        .O(\addr[2]_i_3__0_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_9 ),
        .Q(addr[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_9 ),
        .Q(addr[2]),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    empty_n_i_1__51
       (.I0(HwReg_layerStartX_1_val17_c_num_data_valid[3]),
        .I1(HwReg_layerStartX_1_val17_c_num_data_valid[2]),
        .I2(empty_n_i_2__2_n_9),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerStartX_1_val17_c_empty_n),
        .O(empty_n_i_1__51_n_9));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__2
       (.I0(HwReg_layerStartX_1_val17_c_num_data_valid[1]),
        .I1(HwReg_layerStartX_1_val17_c_num_data_valid[0]),
        .O(empty_n_i_2__2_n_9));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    empty_n_i_3__0
       (.I0(HwReg_layerStartX_1_val17_c_full_n),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I2(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I3(HwReg_layerStartX_1_val17_c_empty_n),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__51_n_9),
        .Q(HwReg_layerStartX_1_val17_c_empty_n),
        .R(\mOutPtr_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF800)) 
    full_n_i_1__71
       (.I0(HwReg_layerStartX_1_val17_c_empty_n),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(HwReg_layerStartX_1_val17_c_full_n),
        .I3(full_n_i_2__18_n_9),
        .O(full_n_i_1__71_n_9));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    full_n_i_2__18
       (.I0(HwReg_layerStartX_1_val17_c_num_data_valid[2]),
        .I1(HwReg_layerStartX_1_val17_c_num_data_valid[3]),
        .I2(p_9_in),
        .I3(HwReg_layerStartX_1_val17_c_num_data_valid[0]),
        .I4(HwReg_layerStartX_1_val17_c_num_data_valid[1]),
        .O(full_n_i_2__18_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__71_n_9),
        .Q(HwReg_layerStartX_1_val17_c_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__37 
       (.I0(HwReg_layerStartX_1_val17_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__37_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__37 
       (.I0(HwReg_layerStartX_1_val17_c_num_data_valid[1]),
        .I1(HwReg_layerStartX_1_val17_c_num_data_valid[0]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__37_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__37 
       (.I0(HwReg_layerStartX_1_val17_c_num_data_valid[2]),
        .I1(HwReg_layerStartX_1_val17_c_num_data_valid[1]),
        .I2(HwReg_layerStartX_1_val17_c_num_data_valid[0]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_1__37_n_9 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__0 
       (.I0(HwReg_layerStartX_1_val17_c_empty_n),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I3(HwReg_layerStartX_1_val17_c_full_n),
        .O(\mOutPtr[3]_i_1__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__0 
       (.I0(HwReg_layerStartX_1_val17_c_num_data_valid[3]),
        .I1(HwReg_layerStartX_1_val17_c_num_data_valid[1]),
        .I2(HwReg_layerStartX_1_val17_c_num_data_valid[0]),
        .I3(p_9_in),
        .I4(HwReg_layerStartX_1_val17_c_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2__0_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(\mOutPtr[0]_i_1__37_n_9 ),
        .Q(HwReg_layerStartX_1_val17_c_num_data_valid[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(\mOutPtr[1]_i_1__37_n_9 ),
        .Q(HwReg_layerStartX_1_val17_c_num_data_valid[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(\mOutPtr[2]_i_1__37_n_9 ),
        .Q(HwReg_layerStartX_1_val17_c_num_data_valid[2]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(\mOutPtr[3]_i_2__0_n_9 ),
        .Q(HwReg_layerStartX_1_val17_c_num_data_valid[3]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d7_S" *) 
module main_design_v_mix_0_0_fifo_w16_d7_S_28
   (HwReg_layerStartY_1_val19_c_empty_n,
    HwReg_layerStartY_1_val19_c_full_n,
    out,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \layerStartY_reg_303_reg[15] );
  output HwReg_layerStartY_1_val19_c_empty_n;
  output HwReg_layerStartY_1_val19_c_full_n;
  output [15:0]out;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [15:0]\layerStartY_reg_303_reg[15] ;

  wire HwReg_layerStartY_1_val19_c_empty_n;
  wire HwReg_layerStartY_1_val19_c_full_n;
  wire [3:0]HwReg_layerStartY_1_val19_c_num_data_valid;
  wire [2:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[1]_i_1_n_9 ;
  wire \addr[2]_i_1_n_9 ;
  wire \addr[2]_i_3__1_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__52_n_9;
  wire empty_n_i_2__4_n_9;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire full_n_i_1__73_n_9;
  wire full_n_i_2__19_n_9;
  wire [15:0]\layerStartY_reg_303_reg[15] ;
  wire \mOutPtr[0]_i_1__39_n_9 ;
  wire \mOutPtr[1]_i_1__38_n_9 ;
  wire \mOutPtr[2]_i_1__38_n_9 ;
  wire \mOutPtr[3]_i_1__1_n_9 ;
  wire \mOutPtr[3]_i_2__1_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire p_6_in;
  wire p_9_in;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;

  main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\layerStartY_reg_303_reg[0] (HwReg_layerStartY_1_val19_c_full_n),
        .\layerStartY_reg_303_reg[15] (\layerStartY_reg_303_reg[15] ),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[2]_i_3__1_n_9 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(p_9_in),
        .I1(HwReg_layerStartY_1_val19_c_empty_n),
        .I2(addr[0]),
        .I3(\addr[2]_i_3__1_n_9 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7FEAFFFF80150000)) 
    \addr[2]_i_1 
       (.I0(addr[1]),
        .I1(HwReg_layerStartY_1_val19_c_empty_n),
        .I2(p_9_in),
        .I3(addr[0]),
        .I4(\addr[2]_i_3__1_n_9 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \addr[2]_i_2__1 
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerStartY_1_val19_c_empty_n),
        .I2(HwReg_layerStartY_1_val19_c_full_n),
        .I3(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \addr[2]_i_3__1 
       (.I0(p_6_in),
        .I1(HwReg_layerStartY_1_val19_c_num_data_valid[3]),
        .I2(HwReg_layerStartY_1_val19_c_num_data_valid[2]),
        .I3(empty_n_i_2__4_n_9),
        .I4(HwReg_layerStartY_1_val19_c_empty_n),
        .I5(p_9_in),
        .O(\addr[2]_i_3__1_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_9 ),
        .Q(addr[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_9 ),
        .Q(addr[2]),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    empty_n_i_1__52
       (.I0(HwReg_layerStartY_1_val19_c_num_data_valid[3]),
        .I1(HwReg_layerStartY_1_val19_c_num_data_valid[2]),
        .I2(empty_n_i_2__4_n_9),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerStartY_1_val19_c_empty_n),
        .O(empty_n_i_1__52_n_9));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__4
       (.I0(HwReg_layerStartY_1_val19_c_num_data_valid[1]),
        .I1(HwReg_layerStartY_1_val19_c_num_data_valid[0]),
        .O(empty_n_i_2__4_n_9));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    empty_n_i_3__1
       (.I0(HwReg_layerStartY_1_val19_c_full_n),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I2(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I3(HwReg_layerStartY_1_val19_c_empty_n),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__52_n_9),
        .Q(HwReg_layerStartY_1_val19_c_empty_n),
        .R(\mOutPtr_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF800)) 
    full_n_i_1__73
       (.I0(HwReg_layerStartY_1_val19_c_empty_n),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(HwReg_layerStartY_1_val19_c_full_n),
        .I3(full_n_i_2__19_n_9),
        .O(full_n_i_1__73_n_9));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    full_n_i_2__19
       (.I0(HwReg_layerStartY_1_val19_c_num_data_valid[2]),
        .I1(HwReg_layerStartY_1_val19_c_num_data_valid[3]),
        .I2(p_9_in),
        .I3(HwReg_layerStartY_1_val19_c_num_data_valid[0]),
        .I4(HwReg_layerStartY_1_val19_c_num_data_valid[1]),
        .O(full_n_i_2__19_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__73_n_9),
        .Q(HwReg_layerStartY_1_val19_c_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__39 
       (.I0(HwReg_layerStartY_1_val19_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__39_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__38 
       (.I0(HwReg_layerStartY_1_val19_c_num_data_valid[1]),
        .I1(HwReg_layerStartY_1_val19_c_num_data_valid[0]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__38_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__38 
       (.I0(HwReg_layerStartY_1_val19_c_num_data_valid[2]),
        .I1(HwReg_layerStartY_1_val19_c_num_data_valid[1]),
        .I2(HwReg_layerStartY_1_val19_c_num_data_valid[0]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_1__38_n_9 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(HwReg_layerStartY_1_val19_c_empty_n),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I3(HwReg_layerStartY_1_val19_c_full_n),
        .O(\mOutPtr[3]_i_1__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__1 
       (.I0(HwReg_layerStartY_1_val19_c_num_data_valid[3]),
        .I1(HwReg_layerStartY_1_val19_c_num_data_valid[1]),
        .I2(HwReg_layerStartY_1_val19_c_num_data_valid[0]),
        .I3(p_9_in),
        .I4(HwReg_layerStartY_1_val19_c_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2__1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_9 ),
        .D(\mOutPtr[0]_i_1__39_n_9 ),
        .Q(HwReg_layerStartY_1_val19_c_num_data_valid[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_9 ),
        .D(\mOutPtr[1]_i_1__38_n_9 ),
        .Q(HwReg_layerStartY_1_val19_c_num_data_valid[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_9 ),
        .D(\mOutPtr[2]_i_1__38_n_9 ),
        .Q(HwReg_layerStartY_1_val19_c_num_data_valid[2]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_9 ),
        .D(\mOutPtr[3]_i_2__1_n_9 ),
        .Q(HwReg_layerStartY_1_val19_c_num_data_valid[3]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

module main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg
   (out,
    \layerStartY_reg_303_reg[0] ,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \layerStartY_reg_303_reg[15] ,
    addr,
    ap_clk);
  output [15:0]out;
  input \layerStartY_reg_303_reg[0] ;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [15:0]\layerStartY_reg_303_reg[15] ;
  input [2:0]addr;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire \layerStartY_reg_303_reg[0] ;
  wire [15:0]\layerStartY_reg_303_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__0 
       (.I0(\layerStartY_reg_303_reg[0] ),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(push));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_303_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg_102
   (out,
    \layerStartX_reg_309_reg[0] ,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \layerStartX_reg_309_reg[15] ,
    addr,
    ap_clk);
  output [15:0]out;
  input \layerStartX_reg_309_reg[0] ;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [15:0]\layerStartX_reg_309_reg[15] ;
  input [2:0]addr;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire \layerStartX_reg_309_reg[0] ;
  wire [15:0]\layerStartX_reg_309_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__1 
       (.I0(\layerStartX_reg_309_reg[0] ),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(push));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_309_reg[15] [9]),
        .Q(out[9]));
endmodule

module main_design_v_mix_0_0_fifo_w16_d8_S
   (HwReg_layerStartX_2_val18_c_full_n,
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
    out,
    \mOutPtr_reg[3]_0 ,
    ap_clk,
    HwReg_layerScaleFactor_2_val26_c_empty_n,
    HwReg_layerEnable_val16_c_empty_n,
    \tmp_5_reg_279_reg[0] ,
    \tmp_5_reg_279_reg[0]_0 ,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \layerStartX_reg_263_reg[15] );
  output HwReg_layerStartX_2_val18_c_full_n;
  output v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;
  output [15:0]out;
  input \mOutPtr_reg[3]_0 ;
  input ap_clk;
  input HwReg_layerScaleFactor_2_val26_c_empty_n;
  input HwReg_layerEnable_val16_c_empty_n;
  input \tmp_5_reg_279_reg[0] ;
  input \tmp_5_reg_279_reg[0]_0 ;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [15:0]\layerStartX_reg_263_reg[15] ;

  wire HwReg_layerEnable_val16_c_empty_n;
  wire HwReg_layerScaleFactor_2_val26_c_empty_n;
  wire HwReg_layerStartX_2_val18_c_empty_n;
  wire HwReg_layerStartX_2_val18_c_full_n;
  wire [3:0]HwReg_layerStartX_2_val18_c_num_data_valid;
  wire [2:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[1]_i_1_n_9 ;
  wire \addr[2]_i_1_n_9 ;
  wire \addr[2]_i_3__3_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__67_n_9;
  wire empty_n_i_2__3_n_9;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire full_n_i_1__72_n_9;
  wire full_n_i_2__22_n_9;
  wire [15:0]\layerStartX_reg_263_reg[15] ;
  wire \mOutPtr[0]_i_1__38_n_9 ;
  wire \mOutPtr[1]_i_1__41_n_9 ;
  wire \mOutPtr[2]_i_1__41_n_9 ;
  wire \mOutPtr[3]_i_1__4_n_9 ;
  wire \mOutPtr[3]_i_2__4_n_9 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [15:0]out;
  wire p_9_in;
  wire \tmp_5_reg_279_reg[0] ;
  wire \tmp_5_reg_279_reg[0]_0 ;
  wire v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;

  main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg_101 U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg
       (.addr(addr),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\layerStartX_reg_263_reg[0] (HwReg_layerStartX_2_val18_c_full_n),
        .\layerStartX_reg_263_reg[15] (\layerStartX_reg_263_reg[15] ),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[2]_i_3__3_n_9 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(p_9_in),
        .I1(HwReg_layerStartX_2_val18_c_empty_n),
        .I2(addr[0]),
        .I3(\addr[2]_i_3__3_n_9 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7FEAFFFF80150000)) 
    \addr[2]_i_1 
       (.I0(addr[1]),
        .I1(HwReg_layerStartX_2_val18_c_empty_n),
        .I2(p_9_in),
        .I3(addr[0]),
        .I4(\addr[2]_i_3__3_n_9 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \addr[2]_i_2__3 
       (.I0(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I1(HwReg_layerStartX_2_val18_c_empty_n),
        .I2(HwReg_layerStartX_2_val18_c_full_n),
        .I3(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT5 #(
    .INIT(32'h0C808080)) 
    \addr[2]_i_3__3 
       (.I0(empty_n_i_2__3_n_9),
        .I1(HwReg_layerStartX_2_val18_c_empty_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerStartX_2_val18_c_full_n),
        .I4(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(\addr[2]_i_3__3_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr[0]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_9 ),
        .Q(addr[1]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_9 ),
        .Q(addr[2]),
        .R(\mOutPtr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT5 #(
    .INIT(32'hEAC0FFC0)) 
    empty_n_i_1__67
       (.I0(empty_n_i_2__3_n_9),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I2(HwReg_layerStartX_2_val18_c_full_n),
        .I3(HwReg_layerStartX_2_val18_c_empty_n),
        .I4(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .O(empty_n_i_1__67_n_9));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(HwReg_layerStartX_2_val18_c_num_data_valid[2]),
        .I1(HwReg_layerStartX_2_val18_c_num_data_valid[1]),
        .I2(HwReg_layerStartX_2_val18_c_num_data_valid[0]),
        .I3(HwReg_layerStartX_2_val18_c_num_data_valid[3]),
        .O(empty_n_i_2__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__67_n_9),
        .Q(HwReg_layerStartX_2_val18_c_empty_n),
        .R(\mOutPtr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    full_n_i_1__72
       (.I0(HwReg_layerStartX_2_val18_c_empty_n),
        .I1(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I2(HwReg_layerStartX_2_val18_c_full_n),
        .I3(full_n_i_2__22_n_9),
        .O(full_n_i_1__72_n_9));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    full_n_i_2__22
       (.I0(p_9_in),
        .I1(HwReg_layerStartX_2_val18_c_num_data_valid[3]),
        .I2(HwReg_layerStartX_2_val18_c_num_data_valid[0]),
        .I3(HwReg_layerStartX_2_val18_c_num_data_valid[2]),
        .I4(HwReg_layerStartX_2_val18_c_num_data_valid[1]),
        .O(full_n_i_2__22_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__72_n_9),
        .Q(HwReg_layerStartX_2_val18_c_full_n),
        .S(\mOutPtr_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \layerStartX_reg_263[15]_i_1 
       (.I0(HwReg_layerStartX_2_val18_c_empty_n),
        .I1(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .I2(HwReg_layerEnable_val16_c_empty_n),
        .I3(\tmp_5_reg_279_reg[0] ),
        .I4(\tmp_5_reg_279_reg[0]_0 ),
        .O(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__38 
       (.I0(HwReg_layerStartX_2_val18_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__38_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__41 
       (.I0(HwReg_layerStartX_2_val18_c_num_data_valid[0]),
        .I1(HwReg_layerStartX_2_val18_c_num_data_valid[1]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__41_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__41 
       (.I0(HwReg_layerStartX_2_val18_c_num_data_valid[2]),
        .I1(p_9_in),
        .I2(HwReg_layerStartX_2_val18_c_num_data_valid[1]),
        .I3(HwReg_layerStartX_2_val18_c_num_data_valid[0]),
        .O(\mOutPtr[2]_i_1__41_n_9 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__4 
       (.I0(HwReg_layerStartX_2_val18_c_empty_n),
        .I1(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I2(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I3(HwReg_layerStartX_2_val18_c_full_n),
        .O(\mOutPtr[3]_i_1__4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__4 
       (.I0(HwReg_layerStartX_2_val18_c_num_data_valid[3]),
        .I1(p_9_in),
        .I2(HwReg_layerStartX_2_val18_c_num_data_valid[1]),
        .I3(HwReg_layerStartX_2_val18_c_num_data_valid[0]),
        .I4(HwReg_layerStartX_2_val18_c_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2__4_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(\mOutPtr[0]_i_1__38_n_9 ),
        .Q(HwReg_layerStartX_2_val18_c_num_data_valid[0]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(\mOutPtr[1]_i_1__41_n_9 ),
        .Q(HwReg_layerStartX_2_val18_c_num_data_valid[1]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(\mOutPtr[2]_i_1__41_n_9 ),
        .Q(HwReg_layerStartX_2_val18_c_num_data_valid[2]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(\mOutPtr[3]_i_2__4_n_9 ),
        .Q(HwReg_layerStartX_2_val18_c_num_data_valid[3]),
        .R(\mOutPtr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d8_S" *) 
module main_design_v_mix_0_0_fifo_w16_d8_S_29
   (HwReg_layerStartY_2_val20_c_empty_n,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    ap_sync_entry_proc_U0_ap_ready,
    out,
    \mOutPtr_reg[3]_0 ,
    ap_clk,
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    HwReg_layerScaleFactor_1_val25_c_full_n,
    HwReg_layerScaleFactor_2_val26_c_full_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \layerStartY_reg_257_reg[15] );
  output HwReg_layerStartY_2_val20_c_empty_n;
  output entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  output ap_sync_entry_proc_U0_ap_ready;
  output [15:0]out;
  input \mOutPtr_reg[3]_0 ;
  input ap_clk;
  input v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg;
  input HwReg_layerScaleFactor_1_val25_c_full_n;
  input HwReg_layerScaleFactor_2_val26_c_full_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [15:0]\layerStartY_reg_257_reg[15] ;

  wire HwReg_layerScaleFactor_1_val25_c_full_n;
  wire HwReg_layerScaleFactor_2_val26_c_full_n;
  wire HwReg_layerStartY_2_val20_c_empty_n;
  wire HwReg_layerStartY_2_val20_c_full_n;
  wire [3:0]HwReg_layerStartY_2_val20_c_num_data_valid;
  wire [2:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[1]_i_1_n_9 ;
  wire \addr[2]_i_1_n_9 ;
  wire \addr[2]_i_3__4_n_9 ;
  wire ap_clk;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire empty_n_i_1__68_n_9;
  wire empty_n_i_2__5_n_9;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire full_n_i_1__67_n_9;
  wire full_n_i_2__23_n_9;
  wire [15:0]\layerStartY_reg_257_reg[15] ;
  wire \mOutPtr[0]_i_1__40_n_9 ;
  wire \mOutPtr[1]_i_1__42_n_9 ;
  wire \mOutPtr[2]_i_1__42_n_9 ;
  wire \mOutPtr[3]_i_1__5_n_9 ;
  wire \mOutPtr[3]_i_2__5_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [15:0]out;
  wire p_9_in;
  wire v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;

  main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg
       (.HwReg_layerScaleFactor_1_val25_c_full_n(HwReg_layerScaleFactor_1_val25_c_full_n),
        .HwReg_layerScaleFactor_2_val26_c_full_n(HwReg_layerScaleFactor_2_val26_c_full_n),
        .HwReg_layerStartY_2_val20_c_full_n(HwReg_layerStartY_2_val20_c_full_n),
        .addr(addr),
        .ap_clk(ap_clk),
        .full_n_reg(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .\layerStartY_reg_257_reg[15] (\layerStartY_reg_257_reg[15] ),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_1 ),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[2]_i_3__4_n_9 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(p_9_in),
        .I1(HwReg_layerStartY_2_val20_c_empty_n),
        .I2(addr[0]),
        .I3(\addr[2]_i_3__4_n_9 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7FEAFFFF80150000)) 
    \addr[2]_i_1 
       (.I0(addr[1]),
        .I1(HwReg_layerStartY_2_val20_c_empty_n),
        .I2(p_9_in),
        .I3(addr[0]),
        .I4(\addr[2]_i_3__4_n_9 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \addr[2]_i_2__4 
       (.I0(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I1(HwReg_layerStartY_2_val20_c_empty_n),
        .I2(HwReg_layerStartY_2_val20_c_full_n),
        .I3(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'h0C808080)) 
    \addr[2]_i_3__4 
       (.I0(empty_n_i_2__5_n_9),
        .I1(HwReg_layerStartY_2_val20_c_empty_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerStartY_2_val20_c_full_n),
        .I4(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(\addr[2]_i_3__4_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr[0]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_9 ),
        .Q(addr[1]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_9 ),
        .Q(addr[2]),
        .R(\mOutPtr_reg[3]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(ap_sync_entry_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'hEAC0FFC0)) 
    empty_n_i_1__68
       (.I0(empty_n_i_2__5_n_9),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I2(HwReg_layerStartY_2_val20_c_full_n),
        .I3(HwReg_layerStartY_2_val20_c_empty_n),
        .I4(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .O(empty_n_i_1__68_n_9));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__5
       (.I0(HwReg_layerStartY_2_val20_c_num_data_valid[2]),
        .I1(HwReg_layerStartY_2_val20_c_num_data_valid[1]),
        .I2(HwReg_layerStartY_2_val20_c_num_data_valid[0]),
        .I3(HwReg_layerStartY_2_val20_c_num_data_valid[3]),
        .O(empty_n_i_2__5_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__68_n_9),
        .Q(HwReg_layerStartY_2_val20_c_empty_n),
        .R(\mOutPtr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    full_n_i_1__67
       (.I0(HwReg_layerStartY_2_val20_c_empty_n),
        .I1(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I2(HwReg_layerStartY_2_val20_c_full_n),
        .I3(full_n_i_2__23_n_9),
        .O(full_n_i_1__67_n_9));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    full_n_i_2__23
       (.I0(p_9_in),
        .I1(HwReg_layerStartY_2_val20_c_num_data_valid[3]),
        .I2(HwReg_layerStartY_2_val20_c_num_data_valid[0]),
        .I3(HwReg_layerStartY_2_val20_c_num_data_valid[2]),
        .I4(HwReg_layerStartY_2_val20_c_num_data_valid[1]),
        .O(full_n_i_2__23_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__67_n_9),
        .Q(HwReg_layerStartY_2_val20_c_full_n),
        .S(\mOutPtr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__40 
       (.I0(HwReg_layerStartY_2_val20_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__40_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__42 
       (.I0(HwReg_layerStartY_2_val20_c_num_data_valid[0]),
        .I1(HwReg_layerStartY_2_val20_c_num_data_valid[1]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__42_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__42 
       (.I0(HwReg_layerStartY_2_val20_c_num_data_valid[2]),
        .I1(p_9_in),
        .I2(HwReg_layerStartY_2_val20_c_num_data_valid[1]),
        .I3(HwReg_layerStartY_2_val20_c_num_data_valid[0]),
        .O(\mOutPtr[2]_i_1__42_n_9 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__5 
       (.I0(HwReg_layerStartY_2_val20_c_empty_n),
        .I1(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I2(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I3(HwReg_layerStartY_2_val20_c_full_n),
        .O(\mOutPtr[3]_i_1__5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__5 
       (.I0(HwReg_layerStartY_2_val20_c_num_data_valid[3]),
        .I1(p_9_in),
        .I2(HwReg_layerStartY_2_val20_c_num_data_valid[1]),
        .I3(HwReg_layerStartY_2_val20_c_num_data_valid[0]),
        .I4(HwReg_layerStartY_2_val20_c_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2__5_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_9 ),
        .D(\mOutPtr[0]_i_1__40_n_9 ),
        .Q(HwReg_layerStartY_2_val20_c_num_data_valid[0]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_9 ),
        .D(\mOutPtr[1]_i_1__42_n_9 ),
        .Q(HwReg_layerStartY_2_val20_c_num_data_valid[1]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_9 ),
        .D(\mOutPtr[2]_i_1__42_n_9 ),
        .Q(HwReg_layerStartY_2_val20_c_num_data_valid[2]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_9 ),
        .D(\mOutPtr[3]_i_2__5_n_9 ),
        .Q(HwReg_layerStartY_2_val20_c_num_data_valid[3]),
        .R(\mOutPtr_reg[3]_0 ));
endmodule

module main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg
   (full_n_reg,
    out,
    HwReg_layerStartY_2_val20_c_full_n,
    HwReg_layerScaleFactor_1_val25_c_full_n,
    HwReg_layerScaleFactor_2_val26_c_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \layerStartY_reg_257_reg[15] ,
    addr,
    ap_clk);
  output full_n_reg;
  output [15:0]out;
  input HwReg_layerStartY_2_val20_c_full_n;
  input HwReg_layerScaleFactor_1_val25_c_full_n;
  input HwReg_layerScaleFactor_2_val26_c_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [15:0]\layerStartY_reg_257_reg[15] ;
  input [2:0]addr;
  input ap_clk;

  wire HwReg_layerScaleFactor_1_val25_c_full_n;
  wire HwReg_layerScaleFactor_2_val26_c_full_n;
  wire HwReg_layerStartY_2_val20_c_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire full_n_reg;
  wire [15:0]\layerStartY_reg_257_reg[15] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(HwReg_layerStartY_2_val20_c_full_n),
        .I1(HwReg_layerScaleFactor_1_val25_c_full_n),
        .I2(HwReg_layerScaleFactor_2_val26_c_full_n),
        .I3(\mOutPtr_reg[0] ),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__0 
       (.I0(HwReg_layerStartY_2_val20_c_full_n),
        .I1(full_n_reg),
        .O(push));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartY_reg_257_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg_101
   (out,
    \layerStartX_reg_263_reg[0] ,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \layerStartX_reg_263_reg[15] ,
    addr,
    ap_clk);
  output [15:0]out;
  input \layerStartX_reg_263_reg[0] ;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [15:0]\layerStartX_reg_263_reg[15] ;
  input [2:0]addr;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire \layerStartX_reg_263_reg[0] ;
  wire [15:0]\layerStartX_reg_263_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__1 
       (.I0(\layerStartX_reg_263_reg[0] ),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(push));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\layerStartX_reg_263_reg[15] [9]),
        .Q(out[9]));
endmodule

module main_design_v_mix_0_0_fifo_w1_d2_S
   (\SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_0_val_c13_empty_n,
    HwReg_layerEnableFlag_0_val_c13_full_n,
    y_07_fu_640,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    full_n_reg_0,
    \SRL_SIG_reg[0][0]_1 ,
    \layerEnableFlag_2_reg_137_reg[0] ,
    \SRL_SIG_reg[1][0]_1 ,
    HwReg_layerEnableFlag_0_val_c_full_n,
    \SRL_SIG_reg[0][0]_2 );
  output \SRL_SIG_reg[0][0] ;
  output HwReg_layerEnableFlag_0_val_c13_empty_n;
  output HwReg_layerEnableFlag_0_val_c13_full_n;
  output y_07_fu_640;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input full_n_reg_0;
  input \SRL_SIG_reg[0][0]_1 ;
  input \layerEnableFlag_2_reg_137_reg[0] ;
  input \SRL_SIG_reg[1][0]_1 ;
  input HwReg_layerEnableFlag_0_val_c_full_n;
  input \SRL_SIG_reg[0][0]_2 ;

  wire HwReg_layerEnableFlag_0_val_c13_empty_n;
  wire HwReg_layerEnableFlag_0_val_c13_full_n;
  wire [2:0]HwReg_layerEnableFlag_0_val_c13_num_data_valid;
  wire HwReg_layerEnableFlag_0_val_c_full_n;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [0:0]addr;
  wire addr15_in__0;
  wire \addr[0]_i_1_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__38_n_9;
  wire full_n_i_1__38_n_9;
  wire full_n_reg_0;
  wire \layerEnableFlag_2_reg_137_reg[0] ;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire y_07_fu_640;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_122 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.HwReg_layerEnableFlag_0_val_c_full_n(HwReg_layerEnableFlag_0_val_c_full_n),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (HwReg_layerEnableFlag_0_val_c13_full_n),
        .\SRL_SIG_reg[1][0]_3 (\SRL_SIG_reg[1][0]_1 ),
        .addr(addr),
        .ap_clk(ap_clk),
        .\layerEnableFlag_2_reg_137_reg[0] (\layerEnableFlag_2_reg_137_reg[0] ),
        .y_07_fu_640(y_07_fu_640));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnableFlag_0_val_c13_full_n),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(addr15_in__0),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__44 
       (.I0(HwReg_layerEnableFlag_0_val_c13_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_0_val_c13_num_data_valid[2]),
        .I2(HwReg_layerEnableFlag_0_val_c13_num_data_valid[1]),
        .O(addr15_in__0));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__38
       (.I0(p_9_in),
        .I1(HwReg_layerEnableFlag_0_val_c13_num_data_valid[2]),
        .I2(HwReg_layerEnableFlag_0_val_c13_num_data_valid[0]),
        .I3(HwReg_layerEnableFlag_0_val_c13_num_data_valid[1]),
        .I4(p_6_in),
        .I5(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .O(empty_n_i_1__38_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__38_n_9),
        .Q(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__38
       (.I0(HwReg_layerEnableFlag_0_val_c13_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_0_val_c13_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_0_val_c13_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerEnableFlag_0_val_c13_full_n),
        .O(full_n_i_1__38_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__38_n_9),
        .Q(HwReg_layerEnableFlag_0_val_c13_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_1 ),
        .I1(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(HwReg_layerEnableFlag_0_val_c13_full_n),
        .I4(HwReg_layerEnableFlag_0_val_c13_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_0_val_c13_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_0_val_c13_full_n),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .I4(\SRL_SIG_reg[0][0]_1 ),
        .I5(HwReg_layerEnableFlag_0_val_c13_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_0_val_c13_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_0_val_c13_num_data_valid[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(HwReg_layerEnableFlag_0_val_c13_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[2]_i_2__22 
       (.I0(\SRL_SIG_reg[1][0]_1 ),
        .I1(HwReg_layerEnableFlag_0_val_c13_full_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[2]_i_3__22 
       (.I0(\SRL_SIG_reg[0][0]_1 ),
        .I1(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(HwReg_layerEnableFlag_0_val_c13_full_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_0_val_c13_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_0_val_c13_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_0_val_c13_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_10
   (\SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_0_val_c14_empty_n,
    HwReg_layerEnableFlag_0_val_c14_full_n,
    y_07_fu_640,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    full_n_reg_0,
    \SRL_SIG_reg[0][0]_1 ,
    \layerEnableFlag_3_reg_137_reg[0] ,
    \SRL_SIG_reg[1][0]_1 ,
    p_9_in,
    p_6_in,
    HwReg_layerEnableFlag_0_val_c13_full_n,
    \SRL_SIG_reg[0][0]_2 );
  output \SRL_SIG_reg[0][0] ;
  output HwReg_layerEnableFlag_0_val_c14_empty_n;
  output HwReg_layerEnableFlag_0_val_c14_full_n;
  output y_07_fu_640;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input full_n_reg_0;
  input \SRL_SIG_reg[0][0]_1 ;
  input \layerEnableFlag_3_reg_137_reg[0] ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input p_9_in;
  input p_6_in;
  input HwReg_layerEnableFlag_0_val_c13_full_n;
  input \SRL_SIG_reg[0][0]_2 ;

  wire HwReg_layerEnableFlag_0_val_c13_full_n;
  wire HwReg_layerEnableFlag_0_val_c14_empty_n;
  wire HwReg_layerEnableFlag_0_val_c14_full_n;
  wire [2:0]HwReg_layerEnableFlag_0_val_c14_num_data_valid;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [0:0]addr;
  wire addr15_in;
  wire \addr[0]_i_1_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__36_n_9;
  wire full_n_i_1__36_n_9;
  wire full_n_reg_0;
  wire \layerEnableFlag_3_reg_137_reg[0] ;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire y_07_fu_640;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_121 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.HwReg_layerEnableFlag_0_val_c13_full_n(HwReg_layerEnableFlag_0_val_c13_full_n),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_1 ),
        .addr(addr),
        .ap_clk(ap_clk),
        .\layerEnableFlag_3_reg_137_reg[0] (\layerEnableFlag_3_reg_137_reg[0] ),
        .y_07_fu_640(y_07_fu_640));
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_1 ),
        .I1(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(addr15_in),
        .I4(addr),
        .O(\addr[0]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__43 
       (.I0(HwReg_layerEnableFlag_0_val_c14_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_0_val_c14_num_data_valid[2]),
        .I2(HwReg_layerEnableFlag_0_val_c14_num_data_valid[1]),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__36
       (.I0(HwReg_layerEnableFlag_0_val_c14_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_0_val_c14_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_0_val_c14_num_data_valid[1]),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .I5(\SRL_SIG_reg[1][0]_1 ),
        .O(empty_n_i_1__36_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__36_n_9),
        .Q(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__36
       (.I0(HwReg_layerEnableFlag_0_val_c14_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_0_val_c14_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_0_val_c14_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerEnableFlag_0_val_c14_full_n),
        .O(full_n_i_1__36_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__36_n_9),
        .Q(HwReg_layerEnableFlag_0_val_c14_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_1 ),
        .I1(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(HwReg_layerEnableFlag_0_val_c14_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_0_val_c14_num_data_valid[0]),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(HwReg_layerEnableFlag_0_val_c14_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_0_val_c14_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_0_val_c14_num_data_valid[1]),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .I4(\SRL_SIG_reg[0][0]_1 ),
        .I5(HwReg_layerEnableFlag_0_val_c14_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_0_val_c14_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_0_val_c14_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_0_val_c14_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_11
   (\SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_0_val_c_empty_n,
    HwReg_layerEnableFlag_0_val_c_full_n,
    y_fu_600,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    full_n_reg_0,
    v_mix_yuv2rgb_false_4_U0_ap_start,
    Q,
    \layerEnableFlag_1_reg_125_reg[0] ,
    \layerEnableFlag_1_reg_125_reg[0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    push);
  output \SRL_SIG_reg[0][0] ;
  output HwReg_layerEnableFlag_0_val_c_empty_n;
  output HwReg_layerEnableFlag_0_val_c_full_n;
  output y_fu_600;
  output \SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input full_n_reg_0;
  input v_mix_yuv2rgb_false_4_U0_ap_start;
  input [0:0]Q;
  input \layerEnableFlag_1_reg_125_reg[0] ;
  input \layerEnableFlag_1_reg_125_reg[0]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input push;

  wire HwReg_layerEnableFlag_0_val_c_empty_n;
  wire HwReg_layerEnableFlag_0_val_c_full_n;
  wire [2:0]HwReg_layerEnableFlag_0_val_c_num_data_valid;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]addr;
  wire addr15_in__1;
  wire \addr[0]_i_1_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__40_n_9;
  wire full_n_i_1__40_n_9;
  wire full_n_reg_0;
  wire \layerEnableFlag_1_reg_125_reg[0] ;
  wire \layerEnableFlag_1_reg_125_reg[0]_0 ;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_mix_yuv2rgb_false_4_U0_ap_start;
  wire y_fu_600;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_120 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (HwReg_layerEnableFlag_0_val_c_full_n),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_0 ),
        .addr(addr),
        .ap_clk(ap_clk),
        .\layerEnableFlag_1_reg_125_reg[0] (\layerEnableFlag_1_reg_125_reg[0] ),
        .\layerEnableFlag_1_reg_125_reg[0]_0 (\layerEnableFlag_1_reg_125_reg[0]_0 ),
        .v_mix_yuv2rgb_false_4_U0_ap_start(v_mix_yuv2rgb_false_4_U0_ap_start),
        .y_fu_600(y_fu_600),
        .\y_fu_60_reg[11] (HwReg_layerEnableFlag_0_val_c_empty_n));
  LUT6 #(
    .INIT(64'h9F5FDF5F60A020A0)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I2(HwReg_layerEnableFlag_0_val_c_empty_n),
        .I3(Q),
        .I4(addr15_in__1),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__45 
       (.I0(HwReg_layerEnableFlag_0_val_c_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_0_val_c_num_data_valid[2]),
        .I2(HwReg_layerEnableFlag_0_val_c_num_data_valid[1]),
        .O(addr15_in__1));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__40
       (.I0(p_9_in),
        .I1(HwReg_layerEnableFlag_0_val_c_num_data_valid[2]),
        .I2(HwReg_layerEnableFlag_0_val_c_num_data_valid[0]),
        .I3(HwReg_layerEnableFlag_0_val_c_num_data_valid[1]),
        .I4(p_6_in),
        .I5(HwReg_layerEnableFlag_0_val_c_empty_n),
        .O(empty_n_i_1__40_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__40_n_9),
        .Q(HwReg_layerEnableFlag_0_val_c_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__40
       (.I0(HwReg_layerEnableFlag_0_val_c_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_0_val_c_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_0_val_c_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerEnableFlag_0_val_c_full_n),
        .O(full_n_i_1__40_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__40_n_9),
        .Q(HwReg_layerEnableFlag_0_val_c_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(HwReg_layerEnableFlag_0_val_c_empty_n),
        .I2(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .I4(HwReg_layerEnableFlag_0_val_c_full_n),
        .I5(HwReg_layerEnableFlag_0_val_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_0_val_c_num_data_valid[0]),
        .I1(push),
        .I2(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I3(HwReg_layerEnableFlag_0_val_c_empty_n),
        .I4(Q),
        .I5(HwReg_layerEnableFlag_0_val_c_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_0_val_c_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_0_val_c_num_data_valid[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(HwReg_layerEnableFlag_0_val_c_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    \mOutPtr[2]_i_2__23 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_layerEnableFlag_0_val_c_full_n),
        .I2(Q),
        .I3(HwReg_layerEnableFlag_0_val_c_empty_n),
        .I4(v_mix_yuv2rgb_false_4_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[2]_i_3__23 
       (.I0(Q),
        .I1(HwReg_layerEnableFlag_0_val_c_empty_n),
        .I2(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .I4(HwReg_layerEnableFlag_0_val_c_full_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_0_val_c_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_0_val_c_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_0_val_c_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_12
   (\SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_1_val_c15_empty_n,
    HwReg_layerEnableFlag_1_val_c15_full_n,
    y_fu_640,
    \SRL_SIG_reg[1][0] ,
    HwReg_layerEnableFlag_1_val_c15_dout,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    full_n_reg_0,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_1_val_c_full_n,
    \SRL_SIG_reg[0][0]_2 );
  output \SRL_SIG_reg[0][0] ;
  output HwReg_layerEnableFlag_1_val_c15_empty_n;
  output HwReg_layerEnableFlag_1_val_c15_full_n;
  output y_fu_640;
  output \SRL_SIG_reg[1][0] ;
  output HwReg_layerEnableFlag_1_val_c15_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input full_n_reg_0;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_layerEnableFlag_1_val_c_full_n;
  input \SRL_SIG_reg[0][0]_2 ;

  wire HwReg_layerEnableFlag_1_val_c15_dout;
  wire HwReg_layerEnableFlag_1_val_c15_empty_n;
  wire HwReg_layerEnableFlag_1_val_c15_full_n;
  wire [2:0]HwReg_layerEnableFlag_1_val_c15_num_data_valid;
  wire HwReg_layerEnableFlag_1_val_c_full_n;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]addr;
  wire addr15_in__1__0;
  wire \addr[0]_i_1_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__46_n_9;
  wire full_n_i_1__46_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire y_fu_640;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_119 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.HwReg_layerEnableFlag_1_val_c15_dout(HwReg_layerEnableFlag_1_val_c15_dout),
        .HwReg_layerEnableFlag_1_val_c_full_n(HwReg_layerEnableFlag_1_val_c_full_n),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (HwReg_layerEnableFlag_1_val_c15_full_n),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_0 ),
        .addr(addr),
        .ap_clk(ap_clk),
        .y_fu_640(y_fu_640));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c15_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(addr15_in__1__0),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__48 
       (.I0(HwReg_layerEnableFlag_1_val_c15_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c15_num_data_valid[2]),
        .I2(HwReg_layerEnableFlag_1_val_c15_num_data_valid[1]),
        .O(addr15_in__1__0));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__46
       (.I0(HwReg_layerEnableFlag_1_val_c15_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_1_val_c15_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_1_val_c15_num_data_valid[1]),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .I5(push),
        .O(empty_n_i_1__46_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__46_n_9),
        .Q(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__46
       (.I0(HwReg_layerEnableFlag_1_val_c15_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_1_val_c15_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_1_val_c15_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerEnableFlag_1_val_c15_full_n),
        .O(full_n_i_1__46_n_9));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__29
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_layerEnableFlag_1_val_c15_full_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__20
       (.I0(\SRL_SIG_reg[0][0]_1 ),
        .I1(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(HwReg_layerEnableFlag_1_val_c15_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__46_n_9),
        .Q(HwReg_layerEnableFlag_1_val_c15_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_1 ),
        .I1(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(HwReg_layerEnableFlag_1_val_c15_full_n),
        .I4(HwReg_layerEnableFlag_1_val_c15_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c15_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c15_full_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .I4(\SRL_SIG_reg[0][0]_1 ),
        .I5(HwReg_layerEnableFlag_1_val_c15_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c15_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c15_num_data_valid[1]),
        .I2(push),
        .I3(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .I4(\SRL_SIG_reg[0][0]_1 ),
        .I5(HwReg_layerEnableFlag_1_val_c15_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__26 
       (.I0(HwReg_layerEnableFlag_1_val_c15_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .O(push));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c15_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c15_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c15_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_13
   (\SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_1_val_c16_empty_n,
    HwReg_layerEnableFlag_1_val_c16_full_n,
    y_fu_640,
    \SRL_SIG_reg[1][0] ,
    HwReg_layerEnableFlag_1_val_c16_dout,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    full_n_reg_0,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_1_val_c15_full_n,
    \SRL_SIG_reg[0][0]_2 );
  output \SRL_SIG_reg[0][0] ;
  output HwReg_layerEnableFlag_1_val_c16_empty_n;
  output HwReg_layerEnableFlag_1_val_c16_full_n;
  output y_fu_640;
  output \SRL_SIG_reg[1][0] ;
  output HwReg_layerEnableFlag_1_val_c16_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input full_n_reg_0;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_layerEnableFlag_1_val_c15_full_n;
  input \SRL_SIG_reg[0][0]_2 ;

  wire HwReg_layerEnableFlag_1_val_c15_full_n;
  wire HwReg_layerEnableFlag_1_val_c16_dout;
  wire HwReg_layerEnableFlag_1_val_c16_empty_n;
  wire HwReg_layerEnableFlag_1_val_c16_full_n;
  wire [2:0]HwReg_layerEnableFlag_1_val_c16_num_data_valid;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]addr;
  wire addr15_in__0__0;
  wire \addr[0]_i_1_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__44_n_9;
  wire full_n_i_1__44_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire y_fu_640;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_118 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.HwReg_layerEnableFlag_1_val_c15_full_n(HwReg_layerEnableFlag_1_val_c15_full_n),
        .HwReg_layerEnableFlag_1_val_c16_dout(HwReg_layerEnableFlag_1_val_c16_dout),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (HwReg_layerEnableFlag_1_val_c16_full_n),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_0 ),
        .addr(addr),
        .ap_clk(ap_clk),
        .y_fu_640(y_fu_640));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c16_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(addr15_in__0__0),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__47 
       (.I0(HwReg_layerEnableFlag_1_val_c16_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c16_num_data_valid[2]),
        .I2(HwReg_layerEnableFlag_1_val_c16_num_data_valid[1]),
        .O(addr15_in__0__0));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__44
       (.I0(HwReg_layerEnableFlag_1_val_c16_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_1_val_c16_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_1_val_c16_num_data_valid[1]),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .I5(push),
        .O(empty_n_i_1__44_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__44_n_9),
        .Q(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__44
       (.I0(HwReg_layerEnableFlag_1_val_c16_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_1_val_c16_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_1_val_c16_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerEnableFlag_1_val_c16_full_n),
        .O(full_n_i_1__44_n_9));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__28
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_layerEnableFlag_1_val_c16_full_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__19
       (.I0(\SRL_SIG_reg[0][0]_1 ),
        .I1(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(HwReg_layerEnableFlag_1_val_c16_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__44_n_9),
        .Q(HwReg_layerEnableFlag_1_val_c16_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_1 ),
        .I1(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(HwReg_layerEnableFlag_1_val_c16_full_n),
        .I4(HwReg_layerEnableFlag_1_val_c16_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c16_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c16_full_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .I4(\SRL_SIG_reg[0][0]_1 ),
        .I5(HwReg_layerEnableFlag_1_val_c16_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c16_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c16_num_data_valid[1]),
        .I2(push),
        .I3(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .I4(\SRL_SIG_reg[0][0]_1 ),
        .I5(HwReg_layerEnableFlag_1_val_c16_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__25 
       (.I0(HwReg_layerEnableFlag_1_val_c16_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .O(push));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c16_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c16_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c16_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_14
   (HwReg_layerEnableFlag_1_val_c17_empty_n,
    HwReg_layerEnableFlag_1_val_c17_full_n,
    y_fu_640,
    \SRL_SIG_reg[1][0] ,
    HwReg_layerEnableFlag_1_val_c17_dout,
    ap_clk,
    full_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
    HwReg_layerEnableFlag_reg_1156,
    HwReg_layerEnableFlag_1_val_c16_full_n,
    \SRL_SIG_reg[0][0]_0 );
  output HwReg_layerEnableFlag_1_val_c17_empty_n;
  output HwReg_layerEnableFlag_1_val_c17_full_n;
  output y_fu_640;
  output \SRL_SIG_reg[1][0] ;
  output HwReg_layerEnableFlag_1_val_c17_dout;
  input ap_clk;
  input full_n_reg_0;
  input \SRL_SIG_reg[0][0] ;
  input AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  input HwReg_layerEnableFlag_reg_1156;
  input HwReg_layerEnableFlag_1_val_c16_full_n;
  input \SRL_SIG_reg[0][0]_0 ;

  wire AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  wire HwReg_layerEnableFlag_1_val_c16_full_n;
  wire HwReg_layerEnableFlag_1_val_c17_dout;
  wire HwReg_layerEnableFlag_1_val_c17_empty_n;
  wire HwReg_layerEnableFlag_1_val_c17_full_n;
  wire [2:0]HwReg_layerEnableFlag_1_val_c17_num_data_valid;
  wire HwReg_layerEnableFlag_reg_1156;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]addr;
  wire addr15_in__2;
  wire \addr[0]_i_1_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__42_n_9;
  wire full_n_i_1__42_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire y_fu_640;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_117 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .HwReg_layerEnableFlag_1_val_c16_full_n(HwReg_layerEnableFlag_1_val_c16_full_n),
        .HwReg_layerEnableFlag_1_val_c17_dout(HwReg_layerEnableFlag_1_val_c17_dout),
        .HwReg_layerEnableFlag_reg_1156(HwReg_layerEnableFlag_reg_1156),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (HwReg_layerEnableFlag_1_val_c17_full_n),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .addr(addr),
        .ap_clk(ap_clk),
        .y_fu_640(y_fu_640));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c17_full_n),
        .I1(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .I2(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(addr15_in__2),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__46 
       (.I0(HwReg_layerEnableFlag_1_val_c17_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c17_num_data_valid[2]),
        .I2(HwReg_layerEnableFlag_1_val_c17_num_data_valid[1]),
        .O(addr15_in__2));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__42
       (.I0(HwReg_layerEnableFlag_1_val_c17_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_1_val_c17_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_1_val_c17_num_data_valid[1]),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .I5(push),
        .O(empty_n_i_1__42_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__42_n_9),
        .Q(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__42
       (.I0(HwReg_layerEnableFlag_1_val_c17_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_1_val_c17_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_1_val_c17_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerEnableFlag_1_val_c17_full_n),
        .O(full_n_i_1__42_n_9));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__27
       (.I0(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .I1(HwReg_layerEnableFlag_1_val_c17_full_n),
        .I2(\SRL_SIG_reg[0][0] ),
        .I3(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__18
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .I2(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .I3(HwReg_layerEnableFlag_1_val_c17_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__42_n_9),
        .Q(HwReg_layerEnableFlag_1_val_c17_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .I2(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .I3(HwReg_layerEnableFlag_1_val_c17_full_n),
        .I4(HwReg_layerEnableFlag_1_val_c17_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c17_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c17_full_n),
        .I2(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .I3(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .I4(\SRL_SIG_reg[0][0] ),
        .I5(HwReg_layerEnableFlag_1_val_c17_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c17_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c17_num_data_valid[1]),
        .I2(push),
        .I3(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .I4(\SRL_SIG_reg[0][0] ),
        .I5(HwReg_layerEnableFlag_1_val_c17_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__24 
       (.I0(HwReg_layerEnableFlag_1_val_c17_full_n),
        .I1(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .O(push));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c17_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c17_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c17_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_15
   (\SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_1_val_c_empty_n,
    HwReg_layerEnableFlag_1_val_c_full_n,
    y_fu_600,
    HwReg_layerEnableFlag_1_val_c_dout,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    full_n_reg_0,
    \y_fu_60_reg[11] ,
    \SRL_SIG_reg[1][0] );
  output \SRL_SIG_reg[0][0] ;
  output HwReg_layerEnableFlag_1_val_c_empty_n;
  output HwReg_layerEnableFlag_1_val_c_full_n;
  output y_fu_600;
  output HwReg_layerEnableFlag_1_val_c_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input full_n_reg_0;
  input \y_fu_60_reg[11] ;
  input \SRL_SIG_reg[1][0] ;

  wire HwReg_layerEnableFlag_1_val_c_dout;
  wire HwReg_layerEnableFlag_1_val_c_empty_n;
  wire HwReg_layerEnableFlag_1_val_c_full_n;
  wire [2:0]HwReg_layerEnableFlag_1_val_c_num_data_valid;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]addr;
  wire addr15_in__2__0;
  wire \addr[0]_i_1_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__48_n_9;
  wire full_n_i_1__48_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire y_fu_600;
  wire \y_fu_60_reg[11] ;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_116 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.HwReg_layerEnableFlag_1_val_c_dout(HwReg_layerEnableFlag_1_val_c_dout),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerEnableFlag_1_val_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .addr(addr),
        .ap_clk(ap_clk),
        .y_fu_600(y_fu_600),
        .\y_fu_60_reg[11] (\y_fu_60_reg[11] ));
  LUT6 #(
    .INIT(64'h8F7FFF7F70800080)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c_full_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(HwReg_layerEnableFlag_1_val_c_empty_n),
        .I3(\y_fu_60_reg[11] ),
        .I4(addr15_in__2__0),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__49 
       (.I0(HwReg_layerEnableFlag_1_val_c_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c_num_data_valid[2]),
        .I2(HwReg_layerEnableFlag_1_val_c_num_data_valid[1]),
        .O(addr15_in__2__0));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    empty_n_i_1__48
       (.I0(HwReg_layerEnableFlag_1_val_c_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_1_val_c_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_1_val_c_num_data_valid[1]),
        .I3(\y_fu_60_reg[11] ),
        .I4(HwReg_layerEnableFlag_1_val_c_empty_n),
        .I5(push),
        .O(empty_n_i_1__48_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__48_n_9),
        .Q(HwReg_layerEnableFlag_1_val_c_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__48
       (.I0(HwReg_layerEnableFlag_1_val_c_num_data_valid[2]),
        .I1(HwReg_layerEnableFlag_1_val_c_num_data_valid[0]),
        .I2(HwReg_layerEnableFlag_1_val_c_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(HwReg_layerEnableFlag_1_val_c_full_n),
        .O(full_n_i_1__48_n_9));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__30
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(HwReg_layerEnableFlag_1_val_c_full_n),
        .I2(\y_fu_60_reg[11] ),
        .I3(HwReg_layerEnableFlag_1_val_c_empty_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__21
       (.I0(\y_fu_60_reg[11] ),
        .I1(HwReg_layerEnableFlag_1_val_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(HwReg_layerEnableFlag_1_val_c_full_n),
        .O(p_6_in));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__48_n_9),
        .Q(HwReg_layerEnableFlag_1_val_c_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\y_fu_60_reg[11] ),
        .I1(HwReg_layerEnableFlag_1_val_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(HwReg_layerEnableFlag_1_val_c_full_n),
        .I4(HwReg_layerEnableFlag_1_val_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c_full_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(HwReg_layerEnableFlag_1_val_c_empty_n),
        .I4(\y_fu_60_reg[11] ),
        .I5(HwReg_layerEnableFlag_1_val_c_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_1_val_c_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_1_val_c_num_data_valid[1]),
        .I2(push),
        .I3(HwReg_layerEnableFlag_1_val_c_empty_n),
        .I4(\y_fu_60_reg[11] ),
        .I5(HwReg_layerEnableFlag_1_val_c_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__27 
       (.I0(HwReg_layerEnableFlag_1_val_c_full_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .O(push));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_1_val_c_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_16
   (\SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_2_val_c18_empty_n,
    HwReg_layerEnableFlag_2_val_c18_full_n,
    y_fu_640,
    \SRL_SIG_reg[1][0] ,
    HwReg_layerEnableFlag_2_val_c18_dout,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    full_n_reg_0,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_2_val_c_full_n,
    \SRL_SIG_reg[0][0]_2 );
  output \SRL_SIG_reg[0][0] ;
  output HwReg_layerEnableFlag_2_val_c18_empty_n;
  output HwReg_layerEnableFlag_2_val_c18_full_n;
  output y_fu_640;
  output \SRL_SIG_reg[1][0] ;
  output HwReg_layerEnableFlag_2_val_c18_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input full_n_reg_0;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_layerEnableFlag_2_val_c_full_n;
  input \SRL_SIG_reg[0][0]_2 ;

  wire HwReg_layerEnableFlag_2_val_c18_dout;
  wire HwReg_layerEnableFlag_2_val_c18_empty_n;
  wire HwReg_layerEnableFlag_2_val_c18_full_n;
  wire [2:0]HwReg_layerEnableFlag_2_val_c18_num_data_valid;
  wire HwReg_layerEnableFlag_2_val_c_full_n;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[0]_i_2__39_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__60_n_9;
  wire full_n_i_1__56_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire y_fu_640;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_115 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.HwReg_layerEnableFlag_2_val_c18_dout(HwReg_layerEnableFlag_2_val_c18_dout),
        .HwReg_layerEnableFlag_2_val_c_full_n(HwReg_layerEnableFlag_2_val_c_full_n),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (HwReg_layerEnableFlag_2_val_c18_full_n),
        .addr(addr),
        .ap_clk(ap_clk),
        .y_fu_640(y_fu_640));
  LUT6 #(
    .INIT(64'h87FFF7FF78000800)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c18_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .I4(\addr[0]_i_2__39_n_9 ),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__39 
       (.I0(HwReg_layerEnableFlag_2_val_c18_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c18_num_data_valid[1]),
        .I2(HwReg_layerEnableFlag_2_val_c18_num_data_valid[2]),
        .O(\addr[0]_i_2__39_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    empty_n_i_1__60
       (.I0(HwReg_layerEnableFlag_2_val_c18_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c18_num_data_valid[1]),
        .I2(HwReg_layerEnableFlag_2_val_c18_num_data_valid[2]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .O(empty_n_i_1__60_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__60_n_9),
        .Q(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFF3FAAAAAA2A)) 
    full_n_i_1__56
       (.I0(p_6_in),
        .I1(p_9_in),
        .I2(HwReg_layerEnableFlag_2_val_c18_num_data_valid[0]),
        .I3(HwReg_layerEnableFlag_2_val_c18_num_data_valid[1]),
        .I4(HwReg_layerEnableFlag_2_val_c18_num_data_valid[2]),
        .I5(HwReg_layerEnableFlag_2_val_c18_full_n),
        .O(full_n_i_1__56_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__56_n_9),
        .Q(HwReg_layerEnableFlag_2_val_c18_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_layerEnableFlag_2_val_c18_full_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .I4(HwReg_layerEnableFlag_2_val_c18_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hD5BFBFBF2A404040)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c18_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_2_val_c18_full_n),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(HwReg_layerEnableFlag_2_val_c18_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c18_num_data_valid[1]),
        .I1(HwReg_layerEnableFlag_2_val_c18_num_data_valid[0]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(HwReg_layerEnableFlag_2_val_c18_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_2__18 
       (.I0(\SRL_SIG_reg[0][0]_1 ),
        .I1(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(HwReg_layerEnableFlag_2_val_c18_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_3__18 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_layerEnableFlag_2_val_c18_full_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c18_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c18_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c18_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_17
   (\SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_2_val_c19_empty_n,
    HwReg_layerEnableFlag_2_val_c19_full_n,
    y_fu_640,
    \SRL_SIG_reg[1][0] ,
    HwReg_layerEnableFlag_2_val_c19_dout,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    full_n_reg_0,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_2_val_c18_full_n,
    \SRL_SIG_reg[0][0]_2 );
  output \SRL_SIG_reg[0][0] ;
  output HwReg_layerEnableFlag_2_val_c19_empty_n;
  output HwReg_layerEnableFlag_2_val_c19_full_n;
  output y_fu_640;
  output \SRL_SIG_reg[1][0] ;
  output HwReg_layerEnableFlag_2_val_c19_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input full_n_reg_0;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_layerEnableFlag_2_val_c18_full_n;
  input \SRL_SIG_reg[0][0]_2 ;

  wire HwReg_layerEnableFlag_2_val_c18_full_n;
  wire HwReg_layerEnableFlag_2_val_c19_dout;
  wire HwReg_layerEnableFlag_2_val_c19_empty_n;
  wire HwReg_layerEnableFlag_2_val_c19_full_n;
  wire [2:0]HwReg_layerEnableFlag_2_val_c19_num_data_valid;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[0]_i_2__38_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__58_n_9;
  wire full_n_i_1__54_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire y_fu_640;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_114 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.HwReg_layerEnableFlag_2_val_c18_full_n(HwReg_layerEnableFlag_2_val_c18_full_n),
        .HwReg_layerEnableFlag_2_val_c19_dout(HwReg_layerEnableFlag_2_val_c19_dout),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (HwReg_layerEnableFlag_2_val_c19_full_n),
        .addr(addr),
        .ap_clk(ap_clk),
        .y_fu_640(y_fu_640));
  LUT6 #(
    .INIT(64'h87FFF7FF78000800)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c19_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .I4(\addr[0]_i_2__38_n_9 ),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__38 
       (.I0(HwReg_layerEnableFlag_2_val_c19_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c19_num_data_valid[1]),
        .I2(HwReg_layerEnableFlag_2_val_c19_num_data_valid[2]),
        .O(\addr[0]_i_2__38_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    empty_n_i_1__58
       (.I0(HwReg_layerEnableFlag_2_val_c19_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c19_num_data_valid[1]),
        .I2(HwReg_layerEnableFlag_2_val_c19_num_data_valid[2]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .O(empty_n_i_1__58_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__58_n_9),
        .Q(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFF3FAAAAAA2A)) 
    full_n_i_1__54
       (.I0(p_6_in),
        .I1(p_9_in),
        .I2(HwReg_layerEnableFlag_2_val_c19_num_data_valid[0]),
        .I3(HwReg_layerEnableFlag_2_val_c19_num_data_valid[1]),
        .I4(HwReg_layerEnableFlag_2_val_c19_num_data_valid[2]),
        .I5(HwReg_layerEnableFlag_2_val_c19_full_n),
        .O(full_n_i_1__54_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__54_n_9),
        .Q(HwReg_layerEnableFlag_2_val_c19_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_layerEnableFlag_2_val_c19_full_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .I4(HwReg_layerEnableFlag_2_val_c19_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hD5BFBFBF2A404040)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c19_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_2_val_c19_full_n),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(HwReg_layerEnableFlag_2_val_c19_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c19_num_data_valid[1]),
        .I1(HwReg_layerEnableFlag_2_val_c19_num_data_valid[0]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(HwReg_layerEnableFlag_2_val_c19_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_2__17 
       (.I0(\SRL_SIG_reg[0][0]_1 ),
        .I1(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(HwReg_layerEnableFlag_2_val_c19_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_3__17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_layerEnableFlag_2_val_c19_full_n),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c19_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c19_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c19_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_18
   (HwReg_layerEnableFlag_2_val_c20_empty_n,
    HwReg_layerEnableFlag_2_val_c20_full_n,
    y_fu_640,
    \SRL_SIG_reg[1][0] ,
    HwReg_layerEnableFlag_2_val_c20_dout,
    ap_clk,
    full_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    HwReg_layerEnableFlag_3_fu_294,
    HwReg_layerEnableFlag_2_val_c19_full_n,
    \SRL_SIG_reg[0][0]_1 );
  output HwReg_layerEnableFlag_2_val_c20_empty_n;
  output HwReg_layerEnableFlag_2_val_c20_full_n;
  output y_fu_640;
  output \SRL_SIG_reg[1][0] ;
  output HwReg_layerEnableFlag_2_val_c20_dout;
  input ap_clk;
  input full_n_reg_0;
  input \SRL_SIG_reg[0][0] ;
  input [0:0]\SRL_SIG_reg[0][0]_0 ;
  input HwReg_layerEnableFlag_3_fu_294;
  input HwReg_layerEnableFlag_2_val_c19_full_n;
  input \SRL_SIG_reg[0][0]_1 ;

  wire HwReg_layerEnableFlag_2_val_c19_full_n;
  wire HwReg_layerEnableFlag_2_val_c20_dout;
  wire HwReg_layerEnableFlag_2_val_c20_empty_n;
  wire HwReg_layerEnableFlag_2_val_c20_full_n;
  wire [2:0]HwReg_layerEnableFlag_2_val_c20_num_data_valid;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire \SRL_SIG_reg[0][0] ;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[0]_i_2__37_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__56_n_9;
  wire full_n_i_1__52_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire y_fu_640;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_113 U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.HwReg_layerEnableFlag_2_val_c19_full_n(HwReg_layerEnableFlag_2_val_c19_full_n),
        .HwReg_layerEnableFlag_2_val_c20_dout(HwReg_layerEnableFlag_2_val_c20_dout),
        .HwReg_layerEnableFlag_3_fu_294(HwReg_layerEnableFlag_3_fu_294),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (HwReg_layerEnableFlag_2_val_c20_full_n),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .addr(addr),
        .ap_clk(ap_clk),
        .y_fu_640(y_fu_640));
  LUT6 #(
    .INIT(64'h87FFF7FF78000800)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c20_full_n),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0] ),
        .I3(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .I4(\addr[0]_i_2__37_n_9 ),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__37 
       (.I0(HwReg_layerEnableFlag_2_val_c20_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c20_num_data_valid[1]),
        .I2(HwReg_layerEnableFlag_2_val_c20_num_data_valid[2]),
        .O(\addr[0]_i_2__37_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    empty_n_i_1__56
       (.I0(HwReg_layerEnableFlag_2_val_c20_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c20_num_data_valid[1]),
        .I2(HwReg_layerEnableFlag_2_val_c20_num_data_valid[2]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .O(empty_n_i_1__56_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__56_n_9),
        .Q(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFF3FAAAAAA2A)) 
    full_n_i_1__52
       (.I0(p_6_in),
        .I1(p_9_in),
        .I2(HwReg_layerEnableFlag_2_val_c20_num_data_valid[0]),
        .I3(HwReg_layerEnableFlag_2_val_c20_num_data_valid[1]),
        .I4(HwReg_layerEnableFlag_2_val_c20_num_data_valid[2]),
        .I5(HwReg_layerEnableFlag_2_val_c20_full_n),
        .O(full_n_i_1__52_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__52_n_9),
        .Q(HwReg_layerEnableFlag_2_val_c20_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(HwReg_layerEnableFlag_2_val_c20_full_n),
        .I2(\SRL_SIG_reg[0][0] ),
        .I3(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .I4(HwReg_layerEnableFlag_2_val_c20_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hD5BFBFBF2A404040)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c20_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .I2(\SRL_SIG_reg[0][0] ),
        .I3(HwReg_layerEnableFlag_2_val_c20_full_n),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(HwReg_layerEnableFlag_2_val_c20_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c20_num_data_valid[1]),
        .I1(HwReg_layerEnableFlag_2_val_c20_num_data_valid[0]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(HwReg_layerEnableFlag_2_val_c20_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_2__16 
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(HwReg_layerEnableFlag_2_val_c20_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_3__16 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(HwReg_layerEnableFlag_2_val_c20_full_n),
        .I2(\SRL_SIG_reg[0][0] ),
        .I3(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c20_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c20_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c20_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_19
   (\SRL_SIG_reg[0][0] ,
    HwReg_layerEnableFlag_2_val_c_empty_n,
    HwReg_layerEnableFlag_2_val_c_full_n,
    y_fu_600,
    HwReg_layerEnableFlag_2_val_c_dout,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    full_n_reg_0,
    \y_fu_60_reg[11] ,
    \SRL_SIG_reg[1][0] );
  output \SRL_SIG_reg[0][0] ;
  output HwReg_layerEnableFlag_2_val_c_empty_n;
  output HwReg_layerEnableFlag_2_val_c_full_n;
  output y_fu_600;
  output HwReg_layerEnableFlag_2_val_c_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input full_n_reg_0;
  input \y_fu_60_reg[11] ;
  input \SRL_SIG_reg[1][0] ;

  wire HwReg_layerEnableFlag_2_val_c_dout;
  wire HwReg_layerEnableFlag_2_val_c_empty_n;
  wire HwReg_layerEnableFlag_2_val_c_full_n;
  wire [2:0]HwReg_layerEnableFlag_2_val_c_num_data_valid;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[0]_i_2__40_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__62_n_9;
  wire full_n_i_1__58_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire y_fu_600;
  wire \y_fu_60_reg[11] ;

  main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
       (.HwReg_layerEnableFlag_2_val_c_dout(HwReg_layerEnableFlag_2_val_c_dout),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (HwReg_layerEnableFlag_2_val_c_full_n),
        .addr(addr),
        .ap_clk(ap_clk),
        .y_fu_600(y_fu_600),
        .\y_fu_60_reg[11] (\y_fu_60_reg[11] ));
  LUT6 #(
    .INIT(64'h87FFF7FF78000800)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c_full_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\y_fu_60_reg[11] ),
        .I3(HwReg_layerEnableFlag_2_val_c_empty_n),
        .I4(\addr[0]_i_2__40_n_9 ),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__40 
       (.I0(HwReg_layerEnableFlag_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c_num_data_valid[1]),
        .I2(HwReg_layerEnableFlag_2_val_c_num_data_valid[2]),
        .O(\addr[0]_i_2__40_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    empty_n_i_1__62
       (.I0(HwReg_layerEnableFlag_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c_num_data_valid[1]),
        .I2(HwReg_layerEnableFlag_2_val_c_num_data_valid[2]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerEnableFlag_2_val_c_empty_n),
        .O(empty_n_i_1__62_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__62_n_9),
        .Q(HwReg_layerEnableFlag_2_val_c_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFF3FAAAAAA2A)) 
    full_n_i_1__58
       (.I0(p_6_in),
        .I1(p_9_in),
        .I2(HwReg_layerEnableFlag_2_val_c_num_data_valid[0]),
        .I3(HwReg_layerEnableFlag_2_val_c_num_data_valid[1]),
        .I4(HwReg_layerEnableFlag_2_val_c_num_data_valid[2]),
        .I5(HwReg_layerEnableFlag_2_val_c_full_n),
        .O(full_n_i_1__58_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__58_n_9),
        .Q(HwReg_layerEnableFlag_2_val_c_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(HwReg_layerEnableFlag_2_val_c_full_n),
        .I2(\y_fu_60_reg[11] ),
        .I3(HwReg_layerEnableFlag_2_val_c_empty_n),
        .I4(HwReg_layerEnableFlag_2_val_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hD5BFBFBF2A404040)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c_num_data_valid[0]),
        .I1(HwReg_layerEnableFlag_2_val_c_empty_n),
        .I2(\y_fu_60_reg[11] ),
        .I3(HwReg_layerEnableFlag_2_val_c_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(HwReg_layerEnableFlag_2_val_c_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnableFlag_2_val_c_num_data_valid[1]),
        .I1(HwReg_layerEnableFlag_2_val_c_num_data_valid[0]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(HwReg_layerEnableFlag_2_val_c_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_2__19 
       (.I0(\y_fu_60_reg[11] ),
        .I1(HwReg_layerEnableFlag_2_val_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(HwReg_layerEnableFlag_2_val_c_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_3__19 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(HwReg_layerEnableFlag_2_val_c_full_n),
        .I2(\y_fu_60_reg[11] ),
        .I3(HwReg_layerEnableFlag_2_val_c_empty_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnableFlag_2_val_c_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    y_fu_600,
    HwReg_layerEnableFlag_2_val_c_dout,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \y_fu_60_reg[11] ,
    addr,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 );
  output \SRL_SIG_reg[0][0]_0 ;
  output y_fu_600;
  output HwReg_layerEnableFlag_2_val_c_dout;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \y_fu_60_reg[11] ;
  input [0:0]addr;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;

  wire HwReg_layerEnableFlag_2_val_c_dout;
  wire \SRL_SIG[1][0]_i_1__9_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire y_fu_600;
  wire \y_fu_60_reg[11] ;

  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerEnableFlag_2_val_read_reg_139[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(HwReg_layerEnableFlag_2_val_c_dout));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__9 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__9_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__9_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_fu_60[0]_i_1__1 
       (.I0(\y_fu_60_reg[11] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_fu_600));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_113
   (y_fu_640,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_2_val_c20_dout,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 ,
    addr,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    HwReg_layerEnableFlag_3_fu_294,
    HwReg_layerEnableFlag_2_val_c19_full_n,
    \SRL_SIG_reg[0][0]_3 );
  output y_fu_640;
  output \SRL_SIG_reg[1][0]_0 ;
  output HwReg_layerEnableFlag_2_val_c20_dout;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;
  input [0:0]addr;
  input [0:0]\SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input HwReg_layerEnableFlag_3_fu_294;
  input HwReg_layerEnableFlag_2_val_c19_full_n;
  input \SRL_SIG_reg[0][0]_3 ;

  wire HwReg_layerEnableFlag_2_val_c19_full_n;
  wire HwReg_layerEnableFlag_2_val_c20_dout;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire \SRL_SIG[0][0]_i_1__6_n_9 ;
  wire \SRL_SIG[1][0]_i_1__6_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [0:0]\SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire y_fu_640;

  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(HwReg_layerEnableFlag_3_fu_294),
        .I1(\SRL_SIG_reg[0][0]_1 ),
        .I2(\SRL_SIG_reg[0][0]_2 ),
        .I3(\SRL_SIG_reg_n_9_[0][0] ),
        .O(\SRL_SIG[0][0]_i_1__6_n_9 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg_n_9_[0][0] ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(HwReg_layerEnableFlag_2_val_c19_full_n),
        .I5(\SRL_SIG_reg[0][0]_3 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__6 
       (.I0(\SRL_SIG_reg_n_9_[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_1 ),
        .I2(\SRL_SIG_reg[0][0]_2 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__6_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[0][0]_i_1__6_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__6_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \layerEnableFlag_reg_151[0]_i_1__2 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg_n_9_[0][0] ),
        .O(HwReg_layerEnableFlag_2_val_c20_dout));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_fu_64[0]_i_1__2 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg_n_9_[0][0] ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_fu_640));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_114
   (\SRL_SIG_reg[0][0]_0 ,
    y_fu_640,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_2_val_c19_dout,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][0]_2 ,
    addr,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][0]_2 ,
    HwReg_layerEnableFlag_2_val_c18_full_n,
    \SRL_SIG_reg[0][0]_3 );
  output \SRL_SIG_reg[0][0]_0 ;
  output y_fu_640;
  output \SRL_SIG_reg[1][0]_0 ;
  output HwReg_layerEnableFlag_2_val_c19_dout;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_2 ;
  input [0:0]addr;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[1][0]_2 ;
  input HwReg_layerEnableFlag_2_val_c18_full_n;
  input \SRL_SIG_reg[0][0]_3 ;

  wire HwReg_layerEnableFlag_2_val_c18_full_n;
  wire HwReg_layerEnableFlag_2_val_c19_dout;
  wire \SRL_SIG[1][0]_i_1__7_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire y_fu_640;

  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \SRL_SIG[0][0]_i_1__8 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(HwReg_layerEnableFlag_2_val_c18_full_n),
        .I5(\SRL_SIG_reg[0][0]_3 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__7 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__7_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__7_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \layerEnableFlag_reg_151[0]_i_1__3 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(HwReg_layerEnableFlag_2_val_c19_dout));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_fu_64[0]_i_1__3 
       (.I0(\SRL_SIG_reg[0][0]_2 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_fu_640));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_115
   (\SRL_SIG_reg[0][0]_0 ,
    y_fu_640,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_2_val_c18_dout,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][0]_2 ,
    addr,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][0]_2 ,
    HwReg_layerEnableFlag_2_val_c_full_n,
    \SRL_SIG_reg[0][0]_3 );
  output \SRL_SIG_reg[0][0]_0 ;
  output y_fu_640;
  output \SRL_SIG_reg[1][0]_0 ;
  output HwReg_layerEnableFlag_2_val_c18_dout;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_2 ;
  input [0:0]addr;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[1][0]_2 ;
  input HwReg_layerEnableFlag_2_val_c_full_n;
  input \SRL_SIG_reg[0][0]_3 ;

  wire HwReg_layerEnableFlag_2_val_c18_dout;
  wire HwReg_layerEnableFlag_2_val_c_full_n;
  wire \SRL_SIG[1][0]_i_1__8_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire y_fu_640;

  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \SRL_SIG[0][0]_i_1__9 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(HwReg_layerEnableFlag_2_val_c_full_n),
        .I5(\SRL_SIG_reg[0][0]_3 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__8 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__8_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__8_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \layerEnableFlag_reg_151[0]_i_1__4 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(HwReg_layerEnableFlag_2_val_c18_dout));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_fu_64[0]_i_1__4 
       (.I0(\SRL_SIG_reg[0][0]_2 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_fu_640));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_116
   (\SRL_SIG_reg[0][0]_0 ,
    y_fu_600,
    HwReg_layerEnableFlag_1_val_c_dout,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \y_fu_60_reg[11] ,
    addr,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 );
  output \SRL_SIG_reg[0][0]_0 ;
  output y_fu_600;
  output HwReg_layerEnableFlag_1_val_c_dout;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \y_fu_60_reg[11] ;
  input [0:0]addr;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;

  wire HwReg_layerEnableFlag_1_val_c_dout;
  wire \SRL_SIG[1][0]_i_1__5_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire y_fu_600;
  wire \y_fu_60_reg[11] ;

  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerEnableFlag_1_val_read_reg_139[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(HwReg_layerEnableFlag_1_val_c_dout));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__5 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__5_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__5_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_fu_60[0]_i_1__0 
       (.I0(\y_fu_60_reg[11] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_fu_600));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_117
   (y_fu_640,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_1_val_c17_dout,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 ,
    addr,
    \SRL_SIG_reg[0][0]_1 ,
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
    HwReg_layerEnableFlag_reg_1156,
    HwReg_layerEnableFlag_1_val_c16_full_n,
    \SRL_SIG_reg[0][0]_2 );
  output y_fu_640;
  output \SRL_SIG_reg[1][0]_0 ;
  output HwReg_layerEnableFlag_1_val_c17_dout;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;
  input [0:0]addr;
  input \SRL_SIG_reg[0][0]_1 ;
  input AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  input HwReg_layerEnableFlag_reg_1156;
  input HwReg_layerEnableFlag_1_val_c16_full_n;
  input \SRL_SIG_reg[0][0]_2 ;

  wire AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  wire HwReg_layerEnableFlag_1_val_c16_full_n;
  wire HwReg_layerEnableFlag_1_val_c17_dout;
  wire HwReg_layerEnableFlag_reg_1156;
  wire \SRL_SIG[0][0]_i_1__2_n_9 ;
  wire \SRL_SIG[1][0]_i_1__2_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire y_fu_640;

  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(HwReg_layerEnableFlag_reg_1156),
        .I1(\SRL_SIG_reg[0][0]_1 ),
        .I2(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .I3(\SRL_SIG_reg_n_9_[0][0] ),
        .O(\SRL_SIG[0][0]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg_n_9_[0][0] ),
        .I3(HwReg_layerEnableFlag_1_val_c16_full_n),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_2 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__2 
       (.I0(\SRL_SIG_reg_n_9_[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_1 ),
        .I2(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__2_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[0][0]_i_1__2_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__2_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \layerEnableFlag_reg_151[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg_n_9_[0][0] ),
        .O(HwReg_layerEnableFlag_1_val_c17_dout));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_fu_64[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg_n_9_[0][0] ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_fu_640));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_118
   (\SRL_SIG_reg[0][0]_0 ,
    y_fu_640,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_1_val_c16_dout,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][0]_2 ,
    addr,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][0]_2 ,
    HwReg_layerEnableFlag_1_val_c15_full_n,
    \SRL_SIG_reg[0][0]_3 );
  output \SRL_SIG_reg[0][0]_0 ;
  output y_fu_640;
  output \SRL_SIG_reg[1][0]_0 ;
  output HwReg_layerEnableFlag_1_val_c16_dout;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_2 ;
  input [0:0]addr;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[1][0]_2 ;
  input HwReg_layerEnableFlag_1_val_c15_full_n;
  input \SRL_SIG_reg[0][0]_3 ;

  wire HwReg_layerEnableFlag_1_val_c15_full_n;
  wire HwReg_layerEnableFlag_1_val_c16_dout;
  wire \SRL_SIG[1][0]_i_1__3_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire y_fu_640;

  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(HwReg_layerEnableFlag_1_val_c15_full_n),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(\SRL_SIG_reg[0][0]_3 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__3 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__3_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__3_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \layerEnableFlag_reg_151[0]_i_1__0 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(HwReg_layerEnableFlag_1_val_c16_dout));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_fu_64[0]_i_1__0 
       (.I0(\SRL_SIG_reg[0][0]_2 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_fu_640));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_119
   (\SRL_SIG_reg[0][0]_0 ,
    y_fu_640,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_layerEnableFlag_1_val_c15_dout,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][0]_2 ,
    addr,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][0]_2 ,
    HwReg_layerEnableFlag_1_val_c_full_n,
    \SRL_SIG_reg[0][0]_3 );
  output \SRL_SIG_reg[0][0]_0 ;
  output y_fu_640;
  output \SRL_SIG_reg[1][0]_0 ;
  output HwReg_layerEnableFlag_1_val_c15_dout;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_2 ;
  input [0:0]addr;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[1][0]_2 ;
  input HwReg_layerEnableFlag_1_val_c_full_n;
  input \SRL_SIG_reg[0][0]_3 ;

  wire HwReg_layerEnableFlag_1_val_c15_dout;
  wire HwReg_layerEnableFlag_1_val_c_full_n;
  wire \SRL_SIG[1][0]_i_1__4_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire y_fu_640;

  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(HwReg_layerEnableFlag_1_val_c_full_n),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(\SRL_SIG_reg[0][0]_3 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__4 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__4_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__4_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \layerEnableFlag_reg_151[0]_i_1__1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(HwReg_layerEnableFlag_1_val_c15_dout));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_fu_64[0]_i_1__1 
       (.I0(\SRL_SIG_reg[0][0]_2 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_fu_640));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_120
   (\SRL_SIG_reg[0][0]_0 ,
    y_fu_600,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    v_mix_yuv2rgb_false_4_U0_ap_start,
    \y_fu_60_reg[11] ,
    Q,
    addr,
    \layerEnableFlag_1_reg_125_reg[0] ,
    \layerEnableFlag_1_reg_125_reg[0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][0]_2 );
  output \SRL_SIG_reg[0][0]_0 ;
  output y_fu_600;
  output \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input v_mix_yuv2rgb_false_4_U0_ap_start;
  input \y_fu_60_reg[11] ;
  input [0:0]Q;
  input [0:0]addr;
  input \layerEnableFlag_1_reg_125_reg[0] ;
  input \layerEnableFlag_1_reg_125_reg[0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[1][0]_2 ;

  wire [0:0]Q;
  wire \SRL_SIG[1][0]_i_1__1_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire \layerEnableFlag_1_reg_125_reg[0] ;
  wire \layerEnableFlag_1_reg_125_reg[0]_0 ;
  wire v_mix_yuv2rgb_false_4_U0_ap_start;
  wire y_fu_600;
  wire \y_fu_60_reg[11] ;

  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__1_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__1_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \layerEnableFlag_1_reg_125[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\layerEnableFlag_1_reg_125_reg[0] ),
        .I4(\layerEnableFlag_1_reg_125_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h8080800000008000)) 
    \y_fu_60[0]_i_1 
       (.I0(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I1(\y_fu_60_reg[11] ),
        .I2(Q),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(addr),
        .I5(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_fu_600));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_121
   (\SRL_SIG_reg[0][0]_0 ,
    y_07_fu_640,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][0]_2 ,
    addr,
    \layerEnableFlag_3_reg_137_reg[0] ,
    \SRL_SIG_reg[1][0]_2 ,
    HwReg_layerEnableFlag_0_val_c13_full_n,
    \SRL_SIG_reg[0][0]_3 );
  output \SRL_SIG_reg[0][0]_0 ;
  output y_07_fu_640;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_2 ;
  input [0:0]addr;
  input \layerEnableFlag_3_reg_137_reg[0] ;
  input [0:0]\SRL_SIG_reg[1][0]_2 ;
  input HwReg_layerEnableFlag_0_val_c13_full_n;
  input \SRL_SIG_reg[0][0]_3 ;

  wire HwReg_layerEnableFlag_0_val_c13_full_n;
  wire \SRL_SIG[1][0]_i_1_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [0:0]\SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire \layerEnableFlag_3_reg_137_reg[0] ;
  wire y_07_fu_640;

  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(HwReg_layerEnableFlag_0_val_c13_full_n),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(\SRL_SIG_reg[0][0]_3 ),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_2 ),
        .I2(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \layerEnableFlag_3_reg_137[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\layerEnableFlag_3_reg_137_reg[0] ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_07_fu_64[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_2 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_07_fu_640));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_122
   (\SRL_SIG_reg[0][0]_0 ,
    y_07_fu_640,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][0]_2 ,
    addr,
    \layerEnableFlag_2_reg_137_reg[0] ,
    \SRL_SIG_reg[1][0]_2 ,
    \SRL_SIG_reg[1][0]_3 ,
    HwReg_layerEnableFlag_0_val_c_full_n,
    \SRL_SIG_reg[0][0]_3 );
  output \SRL_SIG_reg[0][0]_0 ;
  output y_07_fu_640;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_2 ;
  input [0:0]addr;
  input \layerEnableFlag_2_reg_137_reg[0] ;
  input \SRL_SIG_reg[1][0]_2 ;
  input \SRL_SIG_reg[1][0]_3 ;
  input HwReg_layerEnableFlag_0_val_c_full_n;
  input \SRL_SIG_reg[0][0]_3 ;

  wire HwReg_layerEnableFlag_0_val_c_full_n;
  wire \SRL_SIG[1][0]_i_1__0_n_9 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg[1][0]_3 ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire [0:0]addr;
  wire ap_clk;
  wire \layerEnableFlag_2_reg_137_reg[0] ;
  wire y_07_fu_640;

  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(HwReg_layerEnableFlag_0_val_c_full_n),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(\SRL_SIG_reg[0][0]_3 ),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_2 ),
        .I2(\SRL_SIG_reg[1][0]_3 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__0_n_9 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__0_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \layerEnableFlag_2_reg_137[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][0] ),
        .I1(addr),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\layerEnableFlag_2_reg_137_reg[0] ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \y_07_fu_64[0]_i_1__0 
       (.I0(\SRL_SIG_reg[0][0]_2 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(addr),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(y_07_fu_640));
endmodule

module main_design_v_mix_0_0_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    out420_empty_n,
    out420_full_n,
    \addr_reg[0]_0 ,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[1][23] ,
    \SRL_SIG_reg[1][7] ,
    \addr_reg[0]_1 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    push,
    \addr_reg[0]_2 ,
    \mOutPtr_reg[1]_0 ,
    D);
  output \mOutPtr_reg[0]_0 ;
  output out420_empty_n;
  output out420_full_n;
  output \addr_reg[0]_0 ;
  output [23:0]\SRL_SIG_reg[0][23] ;
  output [23:0]\SRL_SIG_reg[1][23] ;
  output [23:0]\SRL_SIG_reg[1][7] ;
  input \addr_reg[0]_1 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input push;
  input \addr_reg[0]_2 ;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [23:0]D;

  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire [23:0]\SRL_SIG_reg[1][7] ;
  wire addr15_in;
  wire \addr[0]_i_1__35_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire \addr_reg[0]_2 ;
  wire ap_clk;
  wire empty_n_i_1__35_n_9;
  wire full_n_i_1__35_n_9;
  wire \mOutPtr[1]_i_1__35_n_9 ;
  wire \mOutPtr[2]_i_1__35_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire out420_empty_n;
  wire out420_full_n;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_90 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\data_p2_reg[16] (\addr_reg[0]_0 ),
        .push(push));
  LUT6 #(
    .INIT(64'h7B777F7784888088)) 
    \addr[0]_i_1__35 
       (.I0(push),
        .I1(out420_empty_n),
        .I2(\addr_reg[0]_2 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(addr15_in),
        .I5(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__35_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__35 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__35_n_9 ),
        .Q(\addr_reg[0]_0 ),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__35
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(out420_empty_n),
        .O(empty_n_i_1__35_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__35_n_9),
        .Q(out420_empty_n),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__35
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(out420_full_n),
        .O(full_n_i_1__35_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__35_n_9),
        .Q(out420_full_n),
        .S(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__35 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(out420_empty_n),
        .I3(\addr_reg[0]_2 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__35_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__35 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__35_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__35_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__35_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_40
   (\mOutPtr_reg[0]_0 ,
    out422_empty_n,
    out422_full_n,
    \SRL_SIG_reg[1][23] ,
    full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    D);
  output \mOutPtr_reg[0]_0 ;
  output out422_empty_n;
  output out422_full_n;
  output [23:0]\SRL_SIG_reg[1][23] ;
  input full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]D;

  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire addr110_out;
  wire \addr[0]_i_1__34_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__34_n_9;
  wire full_n_i_1__34_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[1]_i_1__34_n_9 ;
  wire \mOutPtr[2]_i_1__34_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire out422_empty_n;
  wire out422_full_n;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_89 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .ap_clk(ap_clk),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__34 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__34_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__34_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__34
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(out422_empty_n),
        .O(empty_n_i_1__34_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__34_n_9),
        .Q(out422_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__34
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(out422_full_n),
        .O(full_n_i_1__34_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__34_n_9),
        .Q(out422_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__34 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__34_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__34 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__34_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__34_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__34_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_41
   (\mOutPtr_reg[0]_0 ,
    outLayer0_empty_n,
    outLayer0_full_n,
    \addr_reg[0]_0 ,
    Q,
    \SRL_SIG_reg[1][23] ,
    full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    D);
  output \mOutPtr_reg[0]_0 ;
  output outLayer0_empty_n;
  output outLayer0_full_n;
  output \addr_reg[0]_0 ;
  output [23:0]Q;
  output [23:0]\SRL_SIG_reg[1][23] ;
  input full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]D;

  wire [23:0]D;
  wire [23:0]Q;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire addr110_out;
  wire \addr[0]_i_1__2_n_9 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire empty_n_i_1__2_n_9;
  wire full_n_i_1__2_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[1]_i_1__2_n_9 ;
  wire \mOutPtr[2]_i_1__2_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire outLayer0_empty_n;
  wire outLayer0_full_n;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_88 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .ap_clk(ap_clk),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__2 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__2_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__2_n_9 ),
        .Q(\addr_reg[0]_0 ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__2
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(outLayer0_empty_n),
        .O(empty_n_i_1__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_9),
        .Q(outLayer0_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__2
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(outLayer0_full_n),
        .O(full_n_i_1__2_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_9),
        .Q(outLayer0_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__2_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_42
   (\mOutPtr_reg[0]_0 ,
    outLayer1_empty_n,
    outLayer1_full_n,
    D,
    full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    and_ln476_4_reg_221,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ,
    p_9_in,
    p_6_in,
    E,
    \SRL_SIG_reg[0][23] );
  output \mOutPtr_reg[0]_0 ;
  output outLayer1_empty_n;
  output outLayer1_full_n;
  output [23:0]D;
  input full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input and_ln476_4_reg_221;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ;
  input p_9_in;
  input p_6_in;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23] ;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire addr15_in;
  wire \addr[0]_i_1__18_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire and_ln476_4_reg_221;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] ;
  wire empty_n_i_1__18_n_9;
  wire full_n_i_1__18_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[1]_i_1__18_n_9 ;
  wire \mOutPtr[2]_i_1__18_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire outLayer1_empty_n;
  wire outLayer1_full_n;
  wire p_6_in;
  wire p_9_in;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_87 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .and_ln476_4_reg_221(and_ln476_4_reg_221),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] (\addr_reg_n_9_[0] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \addr[0]_i_1__18 
       (.I0(p_6_in),
        .I1(addr15_in),
        .I2(p_9_in),
        .I3(outLayer1_empty_n),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__18_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__18 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__18_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__18
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(outLayer1_empty_n),
        .O(empty_n_i_1__18_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_9),
        .Q(outLayer1_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__18
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(outLayer1_full_n),
        .O(full_n_i_1__18_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_9),
        .Q(outLayer1_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__18 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__18_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__18_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_43
   (\mOutPtr_reg[0]_0 ,
    outLayer2_empty_n,
    outLayer2_full_n,
    if_din,
    full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    Q);
  output \mOutPtr_reg[0]_0 ;
  output outLayer2_empty_n;
  output outLayer2_full_n;
  output [23:0]if_din;
  input full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]Q;

  wire [23:0]Q;
  wire addr110_out;
  wire \addr[0]_i_1__32_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__32_n_9;
  wire full_n_i_1__32_n_9;
  wire full_n_reg_0;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__32_n_9 ;
  wire \mOutPtr[2]_i_1__32_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire outLayer2_empty_n;
  wire outLayer2_full_n;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_86 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__32 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__32_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__32_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__32
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(outLayer2_empty_n),
        .O(empty_n_i_1__32_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__32_n_9),
        .Q(outLayer2_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__32
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(outLayer2_full_n),
        .O(full_n_i_1__32_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__32_n_9),
        .Q(outLayer2_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__32 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__32_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__32 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__32_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__32_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__32_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_44
   (\mOutPtr_reg[0]_0 ,
    outYuv_empty_n,
    outYuv_full_n,
    if_din,
    \addr_reg[0]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    D);
  output \mOutPtr_reg[0]_0 ;
  output outYuv_empty_n;
  output outYuv_full_n;
  output [23:0]if_din;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]D;

  wire [23:0]D;
  wire addr110_out;
  wire \addr[0]_i_1__33_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__33_n_9;
  wire full_n_i_1__33_n_9;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__33_n_9 ;
  wire \mOutPtr[2]_i_1__33_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire outYuv_empty_n;
  wire outYuv_full_n;
  wire p_6_in;
  wire p_9_in;
  wire push;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_85 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__33 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__33_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__33_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__33
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(outYuv_empty_n),
        .O(empty_n_i_1__33_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__33_n_9),
        .Q(outYuv_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__33
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(outYuv_full_n),
        .O(full_n_i_1__33_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__33_n_9),
        .Q(outYuv_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__33 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__33_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__33 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__33_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__33_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__33_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_45
   (\mOutPtr_reg[0]_0 ,
    srcLayer0Yuv422_empty_n,
    srcLayer0Yuv422_full_n,
    if_din,
    full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer0Yuv422_empty_n;
  output srcLayer0Yuv422_full_n;
  output [23:0]if_din;
  input full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire addr110_out;
  wire \addr[0]_i_1__0_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__0_n_9;
  wire full_n_i_1__0_n_9;
  wire full_n_reg_0;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__0_n_9 ;
  wire \mOutPtr[2]_i_1__0_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv422_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_84 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__0 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__0_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__0_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__0
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer0Yuv422_empty_n),
        .O(empty_n_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_9),
        .Q(srcLayer0Yuv422_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__0
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer0Yuv422_full_n),
        .O(full_n_i_1__0_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_9),
        .Q(srcLayer0Yuv422_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_46
   (\mOutPtr_reg[0]_0 ,
    srcLayer0Yuv_empty_n,
    srcLayer0Yuv_full_n,
    if_din,
    \addr_reg[0]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer0Yuv_empty_n;
  output srcLayer0Yuv_full_n;
  output [23:0]if_din;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]D;

  wire [23:0]D;
  wire addr110_out;
  wire \addr[0]_i_1__1_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__1_n_9;
  wire full_n_i_1__1_n_9;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__1_n_9 ;
  wire \mOutPtr[2]_i_1__1_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire srcLayer0Yuv_empty_n;
  wire srcLayer0Yuv_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_83 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__1 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__1_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__1_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__1
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer0Yuv_empty_n),
        .O(empty_n_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_9),
        .Q(srcLayer0Yuv_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__1
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer0Yuv_full_n),
        .O(full_n_i_1__1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_9),
        .Q(srcLayer0Yuv_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_47
   (\mOutPtr_reg[0]_0 ,
    srcLayer0_empty_n,
    srcLayer0_full_n,
    if_din,
    \addr_reg[0]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer0_empty_n;
  output srcLayer0_full_n;
  output [23:0]if_din;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire addr15_in;
  wire \addr[0]_i_1_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1_n_9;
  wire full_n_i_1_n_9;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire push;
  wire srcLayer0_empty_n;
  wire srcLayer0_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_82 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT5 #(
    .INIT(32'h9DBF6240)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(E),
        .I2(addr15_in),
        .I3(srcLayer0_empty_n),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(E),
        .I4(push),
        .I5(srcLayer0_empty_n),
        .O(empty_n_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_9),
        .Q(srcLayer0_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(push),
        .I4(E),
        .I5(srcLayer0_full_n),
        .O(full_n_i_1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_9),
        .Q(srcLayer0_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(E),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(E),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_48
   (\mOutPtr_reg[0]_0 ,
    srcLayer1Rgb_empty_n,
    srcLayer1Rgb_full_n,
    if_din,
    full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer1Rgb_empty_n;
  output srcLayer1Rgb_full_n;
  output [23:0]if_din;
  input full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]D;

  wire [23:0]D;
  wire addr110_out;
  wire \addr[0]_i_1__12_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__12_n_9;
  wire full_n_i_1__12_n_9;
  wire full_n_reg_0;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__12_n_9 ;
  wire \mOutPtr[2]_i_1__12_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1Rgb_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_81 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__12 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__12_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__12_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__12
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer1Rgb_empty_n),
        .O(empty_n_i_1__12_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_9),
        .Q(srcLayer1Rgb_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__12
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer1Rgb_full_n),
        .O(full_n_i_1__12_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_9),
        .Q(srcLayer1Rgb_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__12_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__12_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_49
   (\mOutPtr_reg[0]_0 ,
    srcLayer1Yuv422_empty_n,
    srcLayer1Yuv422_full_n,
    if_din,
    full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer1Yuv422_empty_n;
  output srcLayer1Yuv422_full_n;
  output [23:0]if_din;
  input full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire addr110_out;
  wire \addr[0]_i_1__6_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__6_n_9;
  wire full_n_i_1__6_n_9;
  wire full_n_reg_0;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__6_n_9 ;
  wire \mOutPtr[2]_i_1__6_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv422_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_80 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__6 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__6_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__6_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__6
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer1Yuv422_empty_n),
        .O(empty_n_i_1__6_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_9),
        .Q(srcLayer1Yuv422_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__6
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer1Yuv422_full_n),
        .O(full_n_i_1__6_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_9),
        .Q(srcLayer1Yuv422_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__6_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_50
   (\mOutPtr_reg[0]_0 ,
    srcLayer1Yuv_empty_n,
    srcLayer1Yuv_full_n,
    if_din,
    \addr_reg[0]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer1Yuv_empty_n;
  output srcLayer1Yuv_full_n;
  output [23:0]if_din;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]D;

  wire [23:0]D;
  wire addr110_out;
  wire \addr[0]_i_1__9_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__9_n_9;
  wire full_n_i_1__9_n_9;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__9_n_9 ;
  wire \mOutPtr[2]_i_1__9_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire srcLayer1Yuv_empty_n;
  wire srcLayer1Yuv_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_79 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__9 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__9_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__9_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__9
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer1Yuv_empty_n),
        .O(empty_n_i_1__9_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_9),
        .Q(srcLayer1Yuv_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__9
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer1Yuv_full_n),
        .O(full_n_i_1__9_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_9),
        .Q(srcLayer1Yuv_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__9_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_51
   (\mOutPtr_reg[0]_0 ,
    srcLayer1_empty_n,
    srcLayer1_full_n,
    if_din,
    \addr_reg[0]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer1_empty_n;
  output srcLayer1_full_n;
  output [23:0]if_din;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire addr15_in;
  wire \addr[0]_i_1__3_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__3_n_9;
  wire full_n_i_1__3_n_9;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__3_n_9 ;
  wire \mOutPtr[2]_i_1__3_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire push;
  wire srcLayer1_empty_n;
  wire srcLayer1_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_78 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT5 #(
    .INIT(32'h9DBF6240)) 
    \addr[0]_i_1__3 
       (.I0(push),
        .I1(E),
        .I2(addr15_in),
        .I3(srcLayer1_empty_n),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__3_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__3_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(E),
        .I4(push),
        .I5(srcLayer1_empty_n),
        .O(empty_n_i_1__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_9),
        .Q(srcLayer1_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__3
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(push),
        .I4(E),
        .I5(srcLayer1_full_n),
        .O(full_n_i_1__3_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_9),
        .Q(srcLayer1_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(E),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(E),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__3_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_52
   (\mOutPtr_reg[0]_0 ,
    srcLayer1x_empty_n,
    srcLayer1x_full_n,
    \and_ln476_3_reg_392_reg[0] ,
    \and_ln476_3_reg_392_reg[0]_0 ,
    \and_ln476_3_reg_392_reg[0]_1 ,
    \and_ln476_3_reg_392_reg[0]_2 ,
    \and_ln476_3_reg_392_reg[0]_3 ,
    \and_ln476_3_reg_392_reg[0]_4 ,
    \and_ln476_3_reg_392_reg[0]_5 ,
    \and_ln476_3_reg_392_reg[0]_6 ,
    \and_ln476_3_reg_392_reg[0]_7 ,
    \and_ln476_3_reg_392_reg[0]_8 ,
    \and_ln476_3_reg_392_reg[0]_9 ,
    \and_ln476_3_reg_392_reg[0]_10 ,
    \and_ln476_3_reg_392_reg[0]_11 ,
    \and_ln476_3_reg_392_reg[0]_12 ,
    \and_ln476_3_reg_392_reg[0]_13 ,
    \and_ln476_3_reg_392_reg[0]_14 ,
    \and_ln476_3_reg_392_reg[0]_15 ,
    \and_ln476_3_reg_392_reg[0]_16 ,
    \and_ln476_3_reg_392_reg[0]_17 ,
    \and_ln476_3_reg_392_reg[0]_18 ,
    \and_ln476_3_reg_392_reg[0]_19 ,
    \and_ln476_3_reg_392_reg[0]_20 ,
    \and_ln476_3_reg_392_reg[0]_21 ,
    \and_ln476_3_reg_392_reg[0]_22 ,
    \addr_reg[0]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    and_ln476_3_reg_392,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer1x_empty_n;
  output srcLayer1x_full_n;
  output \and_ln476_3_reg_392_reg[0] ;
  output \and_ln476_3_reg_392_reg[0]_0 ;
  output \and_ln476_3_reg_392_reg[0]_1 ;
  output \and_ln476_3_reg_392_reg[0]_2 ;
  output \and_ln476_3_reg_392_reg[0]_3 ;
  output \and_ln476_3_reg_392_reg[0]_4 ;
  output \and_ln476_3_reg_392_reg[0]_5 ;
  output \and_ln476_3_reg_392_reg[0]_6 ;
  output \and_ln476_3_reg_392_reg[0]_7 ;
  output \and_ln476_3_reg_392_reg[0]_8 ;
  output \and_ln476_3_reg_392_reg[0]_9 ;
  output \and_ln476_3_reg_392_reg[0]_10 ;
  output \and_ln476_3_reg_392_reg[0]_11 ;
  output \and_ln476_3_reg_392_reg[0]_12 ;
  output \and_ln476_3_reg_392_reg[0]_13 ;
  output \and_ln476_3_reg_392_reg[0]_14 ;
  output \and_ln476_3_reg_392_reg[0]_15 ;
  output \and_ln476_3_reg_392_reg[0]_16 ;
  output \and_ln476_3_reg_392_reg[0]_17 ;
  output \and_ln476_3_reg_392_reg[0]_18 ;
  output \and_ln476_3_reg_392_reg[0]_19 ;
  output \and_ln476_3_reg_392_reg[0]_20 ;
  output \and_ln476_3_reg_392_reg[0]_21 ;
  output \and_ln476_3_reg_392_reg[0]_22 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input and_ln476_3_reg_392;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]D;

  wire [23:0]D;
  wire addr110_out;
  wire \addr[0]_i_1__15_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire and_ln476_3_reg_392;
  wire \and_ln476_3_reg_392_reg[0] ;
  wire \and_ln476_3_reg_392_reg[0]_0 ;
  wire \and_ln476_3_reg_392_reg[0]_1 ;
  wire \and_ln476_3_reg_392_reg[0]_10 ;
  wire \and_ln476_3_reg_392_reg[0]_11 ;
  wire \and_ln476_3_reg_392_reg[0]_12 ;
  wire \and_ln476_3_reg_392_reg[0]_13 ;
  wire \and_ln476_3_reg_392_reg[0]_14 ;
  wire \and_ln476_3_reg_392_reg[0]_15 ;
  wire \and_ln476_3_reg_392_reg[0]_16 ;
  wire \and_ln476_3_reg_392_reg[0]_17 ;
  wire \and_ln476_3_reg_392_reg[0]_18 ;
  wire \and_ln476_3_reg_392_reg[0]_19 ;
  wire \and_ln476_3_reg_392_reg[0]_2 ;
  wire \and_ln476_3_reg_392_reg[0]_20 ;
  wire \and_ln476_3_reg_392_reg[0]_21 ;
  wire \and_ln476_3_reg_392_reg[0]_22 ;
  wire \and_ln476_3_reg_392_reg[0]_3 ;
  wire \and_ln476_3_reg_392_reg[0]_4 ;
  wire \and_ln476_3_reg_392_reg[0]_5 ;
  wire \and_ln476_3_reg_392_reg[0]_6 ;
  wire \and_ln476_3_reg_392_reg[0]_7 ;
  wire \and_ln476_3_reg_392_reg[0]_8 ;
  wire \and_ln476_3_reg_392_reg[0]_9 ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ;
  wire empty_n_i_1__15_n_9;
  wire full_n_i_1__15_n_9;
  wire \mOutPtr[1]_i_1__15_n_9 ;
  wire \mOutPtr[2]_i_1__15_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire srcLayer1x_empty_n;
  wire srcLayer1x_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_77 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .and_ln476_3_reg_392(and_ln476_3_reg_392),
        .\and_ln476_3_reg_392_reg[0] (\and_ln476_3_reg_392_reg[0] ),
        .\and_ln476_3_reg_392_reg[0]_0 (\and_ln476_3_reg_392_reg[0]_0 ),
        .\and_ln476_3_reg_392_reg[0]_1 (\and_ln476_3_reg_392_reg[0]_1 ),
        .\and_ln476_3_reg_392_reg[0]_10 (\and_ln476_3_reg_392_reg[0]_10 ),
        .\and_ln476_3_reg_392_reg[0]_11 (\and_ln476_3_reg_392_reg[0]_11 ),
        .\and_ln476_3_reg_392_reg[0]_12 (\and_ln476_3_reg_392_reg[0]_12 ),
        .\and_ln476_3_reg_392_reg[0]_13 (\and_ln476_3_reg_392_reg[0]_13 ),
        .\and_ln476_3_reg_392_reg[0]_14 (\and_ln476_3_reg_392_reg[0]_14 ),
        .\and_ln476_3_reg_392_reg[0]_15 (\and_ln476_3_reg_392_reg[0]_15 ),
        .\and_ln476_3_reg_392_reg[0]_16 (\and_ln476_3_reg_392_reg[0]_16 ),
        .\and_ln476_3_reg_392_reg[0]_17 (\and_ln476_3_reg_392_reg[0]_17 ),
        .\and_ln476_3_reg_392_reg[0]_18 (\and_ln476_3_reg_392_reg[0]_18 ),
        .\and_ln476_3_reg_392_reg[0]_19 (\and_ln476_3_reg_392_reg[0]_19 ),
        .\and_ln476_3_reg_392_reg[0]_2 (\and_ln476_3_reg_392_reg[0]_2 ),
        .\and_ln476_3_reg_392_reg[0]_20 (\and_ln476_3_reg_392_reg[0]_20 ),
        .\and_ln476_3_reg_392_reg[0]_21 (\and_ln476_3_reg_392_reg[0]_21 ),
        .\and_ln476_3_reg_392_reg[0]_22 (\and_ln476_3_reg_392_reg[0]_22 ),
        .\and_ln476_3_reg_392_reg[0]_3 (\and_ln476_3_reg_392_reg[0]_3 ),
        .\and_ln476_3_reg_392_reg[0]_4 (\and_ln476_3_reg_392_reg[0]_4 ),
        .\and_ln476_3_reg_392_reg[0]_5 (\and_ln476_3_reg_392_reg[0]_5 ),
        .\and_ln476_3_reg_392_reg[0]_6 (\and_ln476_3_reg_392_reg[0]_6 ),
        .\and_ln476_3_reg_392_reg[0]_7 (\and_ln476_3_reg_392_reg[0]_7 ),
        .\and_ln476_3_reg_392_reg[0]_8 (\and_ln476_3_reg_392_reg[0]_8 ),
        .\and_ln476_3_reg_392_reg[0]_9 (\and_ln476_3_reg_392_reg[0]_9 ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] (\addr_reg_n_9_[0] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__15 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__15_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__15_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__15
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer1x_empty_n),
        .O(empty_n_i_1__15_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_9),
        .Q(srcLayer1x_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__15
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer1x_full_n),
        .O(full_n_i_1__15_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_9),
        .Q(srcLayer1x_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__15 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__15_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__15_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_53
   (\mOutPtr_reg[0]_0 ,
    srcLayer2Rgb_empty_n,
    srcLayer2Rgb_full_n,
    if_din,
    full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer2Rgb_empty_n;
  output srcLayer2Rgb_full_n;
  output [23:0]if_din;
  input full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]D;

  wire [23:0]D;
  wire addr110_out;
  wire \addr[0]_i_1__28_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__28_n_9;
  wire full_n_i_1__28_n_9;
  wire full_n_reg_0;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__28_n_9 ;
  wire \mOutPtr[2]_i_1__28_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire srcLayer2Rgb_empty_n;
  wire srcLayer2Rgb_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_76 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__28 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__28_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__28_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__28
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer2Rgb_empty_n),
        .O(empty_n_i_1__28_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__28_n_9),
        .Q(srcLayer2Rgb_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__28
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer2Rgb_full_n),
        .O(full_n_i_1__28_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__28_n_9),
        .Q(srcLayer2Rgb_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__28 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__28_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__28 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__28_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__28_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__28_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_54
   (\mOutPtr_reg[0]_0 ,
    srcLayer2Yuv422_empty_n,
    srcLayer2Yuv422_full_n,
    if_din,
    full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer2Yuv422_empty_n;
  output srcLayer2Yuv422_full_n;
  output [23:0]if_din;
  input full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire addr110_out;
  wire \addr[0]_i_1__22_n_9 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__22_n_9;
  wire full_n_i_1__22_n_9;
  wire full_n_reg_0;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__22_n_9 ;
  wire \mOutPtr[2]_i_1__22_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire srcLayer2Yuv422_empty_n;
  wire srcLayer2Yuv422_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_75 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__22 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__22_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__22_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__22
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer2Yuv422_empty_n),
        .O(empty_n_i_1__22_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__22_n_9),
        .Q(srcLayer2Yuv422_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__22
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer2Yuv422_full_n),
        .O(full_n_i_1__22_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_9),
        .Q(srcLayer2Yuv422_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__22 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__22_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__22 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__22_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__22_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_55
   (\mOutPtr_reg[0]_0 ,
    srcLayer2Yuv_empty_n,
    srcLayer2Yuv_full_n,
    if_din,
    \addr_reg[0]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_9_in,
    p_6_in,
    addr110_out,
    push,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer2Yuv_empty_n;
  output srcLayer2Yuv_full_n;
  output [23:0]if_din;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_9_in;
  input p_6_in;
  input addr110_out;
  input push;
  input [23:0]D;

  wire [23:0]D;
  wire addr110_out;
  wire \addr[0]_i_1__25_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__25_n_9;
  wire full_n_i_1__25_n_9;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__25_n_9 ;
  wire \mOutPtr[2]_i_1__25_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire srcLayer2Yuv_empty_n;
  wire srcLayer2Yuv_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_74 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT6 #(
    .INIT(64'h00005755FFFFA8AA)) 
    \addr[0]_i_1__25 
       (.I0(p_6_in),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(\mOutPtr_reg_n_9_[2] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(addr110_out),
        .I5(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__25_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__25_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__25
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer2Yuv_empty_n),
        .O(empty_n_i_1__25_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__25_n_9),
        .Q(srcLayer2Yuv_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__25
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer2Yuv_full_n),
        .O(full_n_i_1__25_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__25_n_9),
        .Q(srcLayer2Yuv_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__25 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__25_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__25 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__25_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__25_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__25_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_56
   (\mOutPtr_reg[0]_0 ,
    srcLayer2_empty_n,
    srcLayer2_full_n,
    if_din,
    \addr_reg[0]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer2_empty_n;
  output srcLayer2_full_n;
  output [23:0]if_din;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire addr15_in;
  wire \addr[0]_i_1__19_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire ap_clk;
  wire empty_n_i_1__19_n_9;
  wire full_n_i_1__19_n_9;
  wire [23:0]if_din;
  wire \mOutPtr[1]_i_1__19_n_9 ;
  wire \mOutPtr[2]_i_1__19_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire push;
  wire srcLayer2_empty_n;
  wire srcLayer2_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_73 U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .push(push));
  LUT5 #(
    .INIT(32'h9DBF6240)) 
    \addr[0]_i_1__19 
       (.I0(push),
        .I1(E),
        .I2(addr15_in),
        .I3(srcLayer2_empty_n),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__19_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__19 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__19_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(E),
        .I4(push),
        .I5(srcLayer2_empty_n),
        .O(empty_n_i_1__19_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_9),
        .Q(srcLayer2_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__19
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(push),
        .I4(E),
        .I5(srcLayer2_full_n),
        .O(full_n_i_1__19_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_9),
        .Q(srcLayer2_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(E),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__19_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1__19 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(push),
        .I3(E),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__19_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__19_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_57
   (\mOutPtr_reg[0]_0 ,
    srcLayer2x_empty_n,
    srcLayer2x_full_n,
    \and_ln476_4_reg_221_reg[0] ,
    \and_ln476_4_reg_221_reg[0]_0 ,
    \and_ln476_4_reg_221_reg[0]_1 ,
    \and_ln476_4_reg_221_reg[0]_2 ,
    \and_ln476_4_reg_221_reg[0]_3 ,
    \and_ln476_4_reg_221_reg[0]_4 ,
    \and_ln476_4_reg_221_reg[0]_5 ,
    \and_ln476_4_reg_221_reg[0]_6 ,
    \and_ln476_4_reg_221_reg[0]_7 ,
    \and_ln476_4_reg_221_reg[0]_8 ,
    \and_ln476_4_reg_221_reg[0]_9 ,
    \and_ln476_4_reg_221_reg[0]_10 ,
    \and_ln476_4_reg_221_reg[0]_11 ,
    \and_ln476_4_reg_221_reg[0]_12 ,
    \and_ln476_4_reg_221_reg[0]_13 ,
    \and_ln476_4_reg_221_reg[0]_14 ,
    \and_ln476_4_reg_221_reg[0]_15 ,
    \and_ln476_4_reg_221_reg[0]_16 ,
    \and_ln476_4_reg_221_reg[0]_17 ,
    \and_ln476_4_reg_221_reg[0]_18 ,
    \and_ln476_4_reg_221_reg[0]_19 ,
    \and_ln476_4_reg_221_reg[0]_20 ,
    \and_ln476_4_reg_221_reg[0]_21 ,
    \and_ln476_4_reg_221_reg[0]_22 ,
    \addr_reg[0]_0 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    and_ln476_4_reg_221,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ,
    p_9_in,
    p_6_in,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output srcLayer2x_empty_n;
  output srcLayer2x_full_n;
  output \and_ln476_4_reg_221_reg[0] ;
  output \and_ln476_4_reg_221_reg[0]_0 ;
  output \and_ln476_4_reg_221_reg[0]_1 ;
  output \and_ln476_4_reg_221_reg[0]_2 ;
  output \and_ln476_4_reg_221_reg[0]_3 ;
  output \and_ln476_4_reg_221_reg[0]_4 ;
  output \and_ln476_4_reg_221_reg[0]_5 ;
  output \and_ln476_4_reg_221_reg[0]_6 ;
  output \and_ln476_4_reg_221_reg[0]_7 ;
  output \and_ln476_4_reg_221_reg[0]_8 ;
  output \and_ln476_4_reg_221_reg[0]_9 ;
  output \and_ln476_4_reg_221_reg[0]_10 ;
  output \and_ln476_4_reg_221_reg[0]_11 ;
  output \and_ln476_4_reg_221_reg[0]_12 ;
  output \and_ln476_4_reg_221_reg[0]_13 ;
  output \and_ln476_4_reg_221_reg[0]_14 ;
  output \and_ln476_4_reg_221_reg[0]_15 ;
  output \and_ln476_4_reg_221_reg[0]_16 ;
  output \and_ln476_4_reg_221_reg[0]_17 ;
  output \and_ln476_4_reg_221_reg[0]_18 ;
  output \and_ln476_4_reg_221_reg[0]_19 ;
  output \and_ln476_4_reg_221_reg[0]_20 ;
  output \and_ln476_4_reg_221_reg[0]_21 ;
  output \and_ln476_4_reg_221_reg[0]_22 ;
  input \addr_reg[0]_0 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input and_ln476_4_reg_221;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;
  input p_9_in;
  input p_6_in;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire addr15_in;
  wire \addr[0]_i_1__31_n_9 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg_n_9_[0] ;
  wire and_ln476_4_reg_221;
  wire \and_ln476_4_reg_221_reg[0] ;
  wire \and_ln476_4_reg_221_reg[0]_0 ;
  wire \and_ln476_4_reg_221_reg[0]_1 ;
  wire \and_ln476_4_reg_221_reg[0]_10 ;
  wire \and_ln476_4_reg_221_reg[0]_11 ;
  wire \and_ln476_4_reg_221_reg[0]_12 ;
  wire \and_ln476_4_reg_221_reg[0]_13 ;
  wire \and_ln476_4_reg_221_reg[0]_14 ;
  wire \and_ln476_4_reg_221_reg[0]_15 ;
  wire \and_ln476_4_reg_221_reg[0]_16 ;
  wire \and_ln476_4_reg_221_reg[0]_17 ;
  wire \and_ln476_4_reg_221_reg[0]_18 ;
  wire \and_ln476_4_reg_221_reg[0]_19 ;
  wire \and_ln476_4_reg_221_reg[0]_2 ;
  wire \and_ln476_4_reg_221_reg[0]_20 ;
  wire \and_ln476_4_reg_221_reg[0]_21 ;
  wire \and_ln476_4_reg_221_reg[0]_22 ;
  wire \and_ln476_4_reg_221_reg[0]_3 ;
  wire \and_ln476_4_reg_221_reg[0]_4 ;
  wire \and_ln476_4_reg_221_reg[0]_5 ;
  wire \and_ln476_4_reg_221_reg[0]_6 ;
  wire \and_ln476_4_reg_221_reg[0]_7 ;
  wire \and_ln476_4_reg_221_reg[0]_8 ;
  wire \and_ln476_4_reg_221_reg[0]_9 ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;
  wire empty_n_i_1__31_n_9;
  wire full_n_i_1__31_n_9;
  wire \mOutPtr[1]_i_1__31_n_9 ;
  wire \mOutPtr[2]_i_1__31_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire \mOutPtr_reg_n_9_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire srcLayer2x_empty_n;
  wire srcLayer2x_full_n;

  main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .and_ln476_4_reg_221(and_ln476_4_reg_221),
        .\and_ln476_4_reg_221_reg[0] (\and_ln476_4_reg_221_reg[0] ),
        .\and_ln476_4_reg_221_reg[0]_0 (\and_ln476_4_reg_221_reg[0]_0 ),
        .\and_ln476_4_reg_221_reg[0]_1 (\and_ln476_4_reg_221_reg[0]_1 ),
        .\and_ln476_4_reg_221_reg[0]_10 (\and_ln476_4_reg_221_reg[0]_10 ),
        .\and_ln476_4_reg_221_reg[0]_11 (\and_ln476_4_reg_221_reg[0]_11 ),
        .\and_ln476_4_reg_221_reg[0]_12 (\and_ln476_4_reg_221_reg[0]_12 ),
        .\and_ln476_4_reg_221_reg[0]_13 (\and_ln476_4_reg_221_reg[0]_13 ),
        .\and_ln476_4_reg_221_reg[0]_14 (\and_ln476_4_reg_221_reg[0]_14 ),
        .\and_ln476_4_reg_221_reg[0]_15 (\and_ln476_4_reg_221_reg[0]_15 ),
        .\and_ln476_4_reg_221_reg[0]_16 (\and_ln476_4_reg_221_reg[0]_16 ),
        .\and_ln476_4_reg_221_reg[0]_17 (\and_ln476_4_reg_221_reg[0]_17 ),
        .\and_ln476_4_reg_221_reg[0]_18 (\and_ln476_4_reg_221_reg[0]_18 ),
        .\and_ln476_4_reg_221_reg[0]_19 (\and_ln476_4_reg_221_reg[0]_19 ),
        .\and_ln476_4_reg_221_reg[0]_2 (\and_ln476_4_reg_221_reg[0]_2 ),
        .\and_ln476_4_reg_221_reg[0]_20 (\and_ln476_4_reg_221_reg[0]_20 ),
        .\and_ln476_4_reg_221_reg[0]_21 (\and_ln476_4_reg_221_reg[0]_21 ),
        .\and_ln476_4_reg_221_reg[0]_22 (\and_ln476_4_reg_221_reg[0]_22 ),
        .\and_ln476_4_reg_221_reg[0]_3 (\and_ln476_4_reg_221_reg[0]_3 ),
        .\and_ln476_4_reg_221_reg[0]_4 (\and_ln476_4_reg_221_reg[0]_4 ),
        .\and_ln476_4_reg_221_reg[0]_5 (\and_ln476_4_reg_221_reg[0]_5 ),
        .\and_ln476_4_reg_221_reg[0]_6 (\and_ln476_4_reg_221_reg[0]_6 ),
        .\and_ln476_4_reg_221_reg[0]_7 (\and_ln476_4_reg_221_reg[0]_7 ),
        .\and_ln476_4_reg_221_reg[0]_8 (\and_ln476_4_reg_221_reg[0]_8 ),
        .\and_ln476_4_reg_221_reg[0]_9 (\and_ln476_4_reg_221_reg[0]_9 ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] (\addr_reg_n_9_[0] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \addr[0]_i_1__31 
       (.I0(p_6_in),
        .I1(addr15_in),
        .I2(p_9_in),
        .I3(srcLayer2x_empty_n),
        .I4(\addr_reg_n_9_[0] ),
        .O(\addr[0]_i_1__31_n_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__31 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__31_n_9 ),
        .Q(\addr_reg_n_9_[0] ),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__31
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_9_[2] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(p_6_in),
        .I5(srcLayer2x_empty_n),
        .O(empty_n_i_1__31_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__31_n_9),
        .Q(srcLayer2x_empty_n),
        .R(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__31
       (.I0(\mOutPtr_reg_n_9_[2] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(srcLayer2x_full_n),
        .O(full_n_i_1__31_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__31_n_9),
        .Q(srcLayer2x_full_n),
        .S(\addr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__31 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__31_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__31 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_9_[1] ),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(\mOutPtr_reg_n_9_[2] ),
        .O(\mOutPtr[2]_i_1__31_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__31_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .R(\addr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__31_n_9 ),
        .Q(\mOutPtr_reg_n_9_[2] ),
        .R(\addr_reg[0]_0 ));
endmodule

module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
   (\and_ln476_4_reg_221_reg[0] ,
    \and_ln476_4_reg_221_reg[0]_0 ,
    \and_ln476_4_reg_221_reg[0]_1 ,
    \and_ln476_4_reg_221_reg[0]_2 ,
    \and_ln476_4_reg_221_reg[0]_3 ,
    \and_ln476_4_reg_221_reg[0]_4 ,
    \and_ln476_4_reg_221_reg[0]_5 ,
    \and_ln476_4_reg_221_reg[0]_6 ,
    \and_ln476_4_reg_221_reg[0]_7 ,
    \and_ln476_4_reg_221_reg[0]_8 ,
    \and_ln476_4_reg_221_reg[0]_9 ,
    \and_ln476_4_reg_221_reg[0]_10 ,
    \and_ln476_4_reg_221_reg[0]_11 ,
    \and_ln476_4_reg_221_reg[0]_12 ,
    \and_ln476_4_reg_221_reg[0]_13 ,
    \and_ln476_4_reg_221_reg[0]_14 ,
    \and_ln476_4_reg_221_reg[0]_15 ,
    \and_ln476_4_reg_221_reg[0]_16 ,
    \and_ln476_4_reg_221_reg[0]_17 ,
    \and_ln476_4_reg_221_reg[0]_18 ,
    \and_ln476_4_reg_221_reg[0]_19 ,
    \and_ln476_4_reg_221_reg[0]_20 ,
    \and_ln476_4_reg_221_reg[0]_21 ,
    \and_ln476_4_reg_221_reg[0]_22 ,
    and_ln476_4_reg_221,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ,
    E,
    D,
    ap_clk);
  output \and_ln476_4_reg_221_reg[0] ;
  output \and_ln476_4_reg_221_reg[0]_0 ;
  output \and_ln476_4_reg_221_reg[0]_1 ;
  output \and_ln476_4_reg_221_reg[0]_2 ;
  output \and_ln476_4_reg_221_reg[0]_3 ;
  output \and_ln476_4_reg_221_reg[0]_4 ;
  output \and_ln476_4_reg_221_reg[0]_5 ;
  output \and_ln476_4_reg_221_reg[0]_6 ;
  output \and_ln476_4_reg_221_reg[0]_7 ;
  output \and_ln476_4_reg_221_reg[0]_8 ;
  output \and_ln476_4_reg_221_reg[0]_9 ;
  output \and_ln476_4_reg_221_reg[0]_10 ;
  output \and_ln476_4_reg_221_reg[0]_11 ;
  output \and_ln476_4_reg_221_reg[0]_12 ;
  output \and_ln476_4_reg_221_reg[0]_13 ;
  output \and_ln476_4_reg_221_reg[0]_14 ;
  output \and_ln476_4_reg_221_reg[0]_15 ;
  output \and_ln476_4_reg_221_reg[0]_16 ;
  output \and_ln476_4_reg_221_reg[0]_17 ;
  output \and_ln476_4_reg_221_reg[0]_18 ;
  output \and_ln476_4_reg_221_reg[0]_19 ;
  output \and_ln476_4_reg_221_reg[0]_20 ;
  output \and_ln476_4_reg_221_reg[0]_21 ;
  output \and_ln476_4_reg_221_reg[0]_22 ;
  input and_ln476_4_reg_221;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_64 ;
  wire [23:0]\SRL_SIG_reg[1]_65 ;
  wire and_ln476_4_reg_221;
  wire \and_ln476_4_reg_221_reg[0] ;
  wire \and_ln476_4_reg_221_reg[0]_0 ;
  wire \and_ln476_4_reg_221_reg[0]_1 ;
  wire \and_ln476_4_reg_221_reg[0]_10 ;
  wire \and_ln476_4_reg_221_reg[0]_11 ;
  wire \and_ln476_4_reg_221_reg[0]_12 ;
  wire \and_ln476_4_reg_221_reg[0]_13 ;
  wire \and_ln476_4_reg_221_reg[0]_14 ;
  wire \and_ln476_4_reg_221_reg[0]_15 ;
  wire \and_ln476_4_reg_221_reg[0]_16 ;
  wire \and_ln476_4_reg_221_reg[0]_17 ;
  wire \and_ln476_4_reg_221_reg[0]_18 ;
  wire \and_ln476_4_reg_221_reg[0]_19 ;
  wire \and_ln476_4_reg_221_reg[0]_2 ;
  wire \and_ln476_4_reg_221_reg[0]_20 ;
  wire \and_ln476_4_reg_221_reg[0]_21 ;
  wire \and_ln476_4_reg_221_reg[0]_22 ;
  wire \and_ln476_4_reg_221_reg[0]_3 ;
  wire \and_ln476_4_reg_221_reg[0]_4 ;
  wire \and_ln476_4_reg_221_reg[0]_5 ;
  wire \and_ln476_4_reg_221_reg[0]_6 ;
  wire \and_ln476_4_reg_221_reg[0]_7 ;
  wire \and_ln476_4_reg_221_reg[0]_8 ;
  wire \and_ln476_4_reg_221_reg[0]_9 ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_64 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_64 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_64 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_64 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_64 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_64 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_64 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_64 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_64 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_64 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_64 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_64 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_64 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_64 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_64 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_64 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_64 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_64 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_64 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_64 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_64 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_64 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_64 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_64 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [0]),
        .Q(\SRL_SIG_reg[1]_65 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [10]),
        .Q(\SRL_SIG_reg[1]_65 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [11]),
        .Q(\SRL_SIG_reg[1]_65 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [12]),
        .Q(\SRL_SIG_reg[1]_65 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [13]),
        .Q(\SRL_SIG_reg[1]_65 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [14]),
        .Q(\SRL_SIG_reg[1]_65 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [15]),
        .Q(\SRL_SIG_reg[1]_65 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [16]),
        .Q(\SRL_SIG_reg[1]_65 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [17]),
        .Q(\SRL_SIG_reg[1]_65 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [18]),
        .Q(\SRL_SIG_reg[1]_65 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [19]),
        .Q(\SRL_SIG_reg[1]_65 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [1]),
        .Q(\SRL_SIG_reg[1]_65 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [20]),
        .Q(\SRL_SIG_reg[1]_65 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [21]),
        .Q(\SRL_SIG_reg[1]_65 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [22]),
        .Q(\SRL_SIG_reg[1]_65 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [23]),
        .Q(\SRL_SIG_reg[1]_65 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [2]),
        .Q(\SRL_SIG_reg[1]_65 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [3]),
        .Q(\SRL_SIG_reg[1]_65 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [4]),
        .Q(\SRL_SIG_reg[1]_65 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [5]),
        .Q(\SRL_SIG_reg[1]_65 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [6]),
        .Q(\SRL_SIG_reg[1]_65 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [7]),
        .Q(\SRL_SIG_reg[1]_65 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [8]),
        .Q(\SRL_SIG_reg[1]_65 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_64 [9]),
        .Q(\SRL_SIG_reg[1]_65 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[0]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [0]),
        .I4(\SRL_SIG_reg[1]_65 [0]),
        .O(\and_ln476_4_reg_221_reg[0] ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[10]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [10]),
        .I4(\SRL_SIG_reg[1]_65 [10]),
        .O(\and_ln476_4_reg_221_reg[0]_9 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[11]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [11]),
        .I4(\SRL_SIG_reg[1]_65 [11]),
        .O(\and_ln476_4_reg_221_reg[0]_10 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[12]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [12]),
        .I4(\SRL_SIG_reg[1]_65 [12]),
        .O(\and_ln476_4_reg_221_reg[0]_11 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[13]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [13]),
        .I4(\SRL_SIG_reg[1]_65 [13]),
        .O(\and_ln476_4_reg_221_reg[0]_12 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[14]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [14]),
        .I4(\SRL_SIG_reg[1]_65 [14]),
        .O(\and_ln476_4_reg_221_reg[0]_13 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[15]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [15]),
        .I4(\SRL_SIG_reg[1]_65 [15]),
        .O(\and_ln476_4_reg_221_reg[0]_14 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[16]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [16]),
        .I4(\SRL_SIG_reg[1]_65 [16]),
        .O(\and_ln476_4_reg_221_reg[0]_15 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[17]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [17]),
        .I4(\SRL_SIG_reg[1]_65 [17]),
        .O(\and_ln476_4_reg_221_reg[0]_16 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[18]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [18]),
        .I4(\SRL_SIG_reg[1]_65 [18]),
        .O(\and_ln476_4_reg_221_reg[0]_17 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[19]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [19]),
        .I4(\SRL_SIG_reg[1]_65 [19]),
        .O(\and_ln476_4_reg_221_reg[0]_18 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[1]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [1]),
        .I4(\SRL_SIG_reg[1]_65 [1]),
        .O(\and_ln476_4_reg_221_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[20]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [20]),
        .I4(\SRL_SIG_reg[1]_65 [20]),
        .O(\and_ln476_4_reg_221_reg[0]_19 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[21]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [21]),
        .I4(\SRL_SIG_reg[1]_65 [21]),
        .O(\and_ln476_4_reg_221_reg[0]_20 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[22]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [22]),
        .I4(\SRL_SIG_reg[1]_65 [22]),
        .O(\and_ln476_4_reg_221_reg[0]_21 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[23]_i_3 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [23]),
        .I4(\SRL_SIG_reg[1]_65 [23]),
        .O(\and_ln476_4_reg_221_reg[0]_22 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[2]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [2]),
        .I4(\SRL_SIG_reg[1]_65 [2]),
        .O(\and_ln476_4_reg_221_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[3]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [3]),
        .I4(\SRL_SIG_reg[1]_65 [3]),
        .O(\and_ln476_4_reg_221_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[4]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [4]),
        .I4(\SRL_SIG_reg[1]_65 [4]),
        .O(\and_ln476_4_reg_221_reg[0]_3 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[5]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [5]),
        .I4(\SRL_SIG_reg[1]_65 [5]),
        .O(\and_ln476_4_reg_221_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[6]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [6]),
        .I4(\SRL_SIG_reg[1]_65 [6]),
        .O(\and_ln476_4_reg_221_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[7]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [7]),
        .I4(\SRL_SIG_reg[1]_65 [7]),
        .O(\and_ln476_4_reg_221_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[8]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [8]),
        .I4(\SRL_SIG_reg[1]_65 [8]),
        .O(\and_ln476_4_reg_221_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h22200200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[9]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I3(\SRL_SIG_reg[0]_64 [9]),
        .I4(\SRL_SIG_reg[1]_65 [9]),
        .O(\and_ln476_4_reg_221_reg[0]_8 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_73
   (if_din,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_40 ;
  wire [23:0]\SRL_SIG_reg[1]_41 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [0]),
        .I1(\SRL_SIG_reg[0]_40 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [10]),
        .I1(\SRL_SIG_reg[0]_40 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [11]),
        .I1(\SRL_SIG_reg[0]_40 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [12]),
        .I1(\SRL_SIG_reg[0]_40 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [13]),
        .I1(\SRL_SIG_reg[0]_40 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [14]),
        .I1(\SRL_SIG_reg[0]_40 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [15]),
        .I1(\SRL_SIG_reg[0]_40 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [16]),
        .I1(\SRL_SIG_reg[0]_40 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [17]),
        .I1(\SRL_SIG_reg[0]_40 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [18]),
        .I1(\SRL_SIG_reg[0]_40 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [19]),
        .I1(\SRL_SIG_reg[0]_40 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [1]),
        .I1(\SRL_SIG_reg[0]_40 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [20]),
        .I1(\SRL_SIG_reg[0]_40 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [21]),
        .I1(\SRL_SIG_reg[0]_40 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [22]),
        .I1(\SRL_SIG_reg[0]_40 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__6 
       (.I0(\SRL_SIG_reg[1]_41 [23]),
        .I1(\SRL_SIG_reg[0]_40 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [2]),
        .I1(\SRL_SIG_reg[0]_40 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [3]),
        .I1(\SRL_SIG_reg[0]_40 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [4]),
        .I1(\SRL_SIG_reg[0]_40 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [5]),
        .I1(\SRL_SIG_reg[0]_40 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [6]),
        .I1(\SRL_SIG_reg[0]_40 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [7]),
        .I1(\SRL_SIG_reg[0]_40 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [8]),
        .I1(\SRL_SIG_reg[0]_40 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_41 [9]),
        .I1(\SRL_SIG_reg[0]_40 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_40 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_40 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_40 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_40 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_40 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_40 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_40 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_40 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_40 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_40 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_40 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_40 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_40 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_40 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_40 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_40 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_40 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_40 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_40 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_40 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_40 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_40 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_40 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_40 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [0]),
        .Q(\SRL_SIG_reg[1]_41 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [10]),
        .Q(\SRL_SIG_reg[1]_41 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [11]),
        .Q(\SRL_SIG_reg[1]_41 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [12]),
        .Q(\SRL_SIG_reg[1]_41 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [13]),
        .Q(\SRL_SIG_reg[1]_41 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [14]),
        .Q(\SRL_SIG_reg[1]_41 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [15]),
        .Q(\SRL_SIG_reg[1]_41 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [16]),
        .Q(\SRL_SIG_reg[1]_41 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [17]),
        .Q(\SRL_SIG_reg[1]_41 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [18]),
        .Q(\SRL_SIG_reg[1]_41 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [19]),
        .Q(\SRL_SIG_reg[1]_41 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [1]),
        .Q(\SRL_SIG_reg[1]_41 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [20]),
        .Q(\SRL_SIG_reg[1]_41 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [21]),
        .Q(\SRL_SIG_reg[1]_41 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [22]),
        .Q(\SRL_SIG_reg[1]_41 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [23]),
        .Q(\SRL_SIG_reg[1]_41 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [2]),
        .Q(\SRL_SIG_reg[1]_41 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [3]),
        .Q(\SRL_SIG_reg[1]_41 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [4]),
        .Q(\SRL_SIG_reg[1]_41 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [5]),
        .Q(\SRL_SIG_reg[1]_41 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [6]),
        .Q(\SRL_SIG_reg[1]_41 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [7]),
        .Q(\SRL_SIG_reg[1]_41 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [8]),
        .Q(\SRL_SIG_reg[1]_41 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_40 [9]),
        .Q(\SRL_SIG_reg[1]_41 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_74
   (if_din,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_52 ;
  wire [23:0]\SRL_SIG_reg[1]_53 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [0]),
        .I1(\SRL_SIG_reg[0]_52 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [10]),
        .I1(\SRL_SIG_reg[0]_52 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [11]),
        .I1(\SRL_SIG_reg[0]_52 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [12]),
        .I1(\SRL_SIG_reg[0]_52 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [13]),
        .I1(\SRL_SIG_reg[0]_52 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [14]),
        .I1(\SRL_SIG_reg[0]_52 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [15]),
        .I1(\SRL_SIG_reg[0]_52 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [16]),
        .I1(\SRL_SIG_reg[0]_52 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [17]),
        .I1(\SRL_SIG_reg[0]_52 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [18]),
        .I1(\SRL_SIG_reg[0]_52 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [19]),
        .I1(\SRL_SIG_reg[0]_52 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [1]),
        .I1(\SRL_SIG_reg[0]_52 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [20]),
        .I1(\SRL_SIG_reg[0]_52 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [21]),
        .I1(\SRL_SIG_reg[0]_52 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [22]),
        .I1(\SRL_SIG_reg[0]_52 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__8 
       (.I0(\SRL_SIG_reg[1]_53 [23]),
        .I1(\SRL_SIG_reg[0]_52 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [2]),
        .I1(\SRL_SIG_reg[0]_52 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [3]),
        .I1(\SRL_SIG_reg[0]_52 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [4]),
        .I1(\SRL_SIG_reg[0]_52 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [5]),
        .I1(\SRL_SIG_reg[0]_52 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [6]),
        .I1(\SRL_SIG_reg[0]_52 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [7]),
        .I1(\SRL_SIG_reg[0]_52 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [8]),
        .I1(\SRL_SIG_reg[0]_52 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_53 [9]),
        .I1(\SRL_SIG_reg[0]_52 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_52 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_52 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_52 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_52 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_52 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_52 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_52 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_52 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_52 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_52 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_52 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_52 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_52 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_52 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_52 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_52 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_52 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_52 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_52 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_52 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_52 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_52 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_52 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_52 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [0]),
        .Q(\SRL_SIG_reg[1]_53 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [10]),
        .Q(\SRL_SIG_reg[1]_53 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [11]),
        .Q(\SRL_SIG_reg[1]_53 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [12]),
        .Q(\SRL_SIG_reg[1]_53 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [13]),
        .Q(\SRL_SIG_reg[1]_53 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [14]),
        .Q(\SRL_SIG_reg[1]_53 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [15]),
        .Q(\SRL_SIG_reg[1]_53 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [16]),
        .Q(\SRL_SIG_reg[1]_53 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [17]),
        .Q(\SRL_SIG_reg[1]_53 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [18]),
        .Q(\SRL_SIG_reg[1]_53 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [19]),
        .Q(\SRL_SIG_reg[1]_53 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [1]),
        .Q(\SRL_SIG_reg[1]_53 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [20]),
        .Q(\SRL_SIG_reg[1]_53 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [21]),
        .Q(\SRL_SIG_reg[1]_53 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [22]),
        .Q(\SRL_SIG_reg[1]_53 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [23]),
        .Q(\SRL_SIG_reg[1]_53 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [2]),
        .Q(\SRL_SIG_reg[1]_53 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [3]),
        .Q(\SRL_SIG_reg[1]_53 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [4]),
        .Q(\SRL_SIG_reg[1]_53 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [5]),
        .Q(\SRL_SIG_reg[1]_53 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [6]),
        .Q(\SRL_SIG_reg[1]_53 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [7]),
        .Q(\SRL_SIG_reg[1]_53 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [8]),
        .Q(\SRL_SIG_reg[1]_53 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_52 [9]),
        .Q(\SRL_SIG_reg[1]_53 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_75
   (if_din,
    E,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_46 ;
  wire [23:0]\SRL_SIG_reg[1]_47 ;
  wire ap_clk;
  wire [23:0]if_din;

  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [0]),
        .I1(\SRL_SIG_reg[0]_46 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [10]),
        .I1(\SRL_SIG_reg[0]_46 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [11]),
        .I1(\SRL_SIG_reg[0]_46 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [12]),
        .I1(\SRL_SIG_reg[0]_46 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [13]),
        .I1(\SRL_SIG_reg[0]_46 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [14]),
        .I1(\SRL_SIG_reg[0]_46 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [15]),
        .I1(\SRL_SIG_reg[0]_46 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [16]),
        .I1(\SRL_SIG_reg[0]_46 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [17]),
        .I1(\SRL_SIG_reg[0]_46 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [18]),
        .I1(\SRL_SIG_reg[0]_46 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [19]),
        .I1(\SRL_SIG_reg[0]_46 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [1]),
        .I1(\SRL_SIG_reg[0]_46 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [20]),
        .I1(\SRL_SIG_reg[0]_46 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [21]),
        .I1(\SRL_SIG_reg[0]_46 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [22]),
        .I1(\SRL_SIG_reg[0]_46 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__7 
       (.I0(\SRL_SIG_reg[1]_47 [23]),
        .I1(\SRL_SIG_reg[0]_46 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [2]),
        .I1(\SRL_SIG_reg[0]_46 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [3]),
        .I1(\SRL_SIG_reg[0]_46 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [4]),
        .I1(\SRL_SIG_reg[0]_46 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [5]),
        .I1(\SRL_SIG_reg[0]_46 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [6]),
        .I1(\SRL_SIG_reg[0]_46 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [7]),
        .I1(\SRL_SIG_reg[0]_46 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [8]),
        .I1(\SRL_SIG_reg[0]_46 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_47 [9]),
        .I1(\SRL_SIG_reg[0]_46 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_46 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_46 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_46 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_46 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_46 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_46 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_46 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_46 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_46 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_46 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_46 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_46 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_46 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_46 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_46 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_46 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_46 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_46 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_46 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_46 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_46 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_46 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_46 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_46 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [0]),
        .Q(\SRL_SIG_reg[1]_47 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [10]),
        .Q(\SRL_SIG_reg[1]_47 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [11]),
        .Q(\SRL_SIG_reg[1]_47 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [12]),
        .Q(\SRL_SIG_reg[1]_47 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [13]),
        .Q(\SRL_SIG_reg[1]_47 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [14]),
        .Q(\SRL_SIG_reg[1]_47 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [15]),
        .Q(\SRL_SIG_reg[1]_47 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [16]),
        .Q(\SRL_SIG_reg[1]_47 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [17]),
        .Q(\SRL_SIG_reg[1]_47 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [18]),
        .Q(\SRL_SIG_reg[1]_47 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [19]),
        .Q(\SRL_SIG_reg[1]_47 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [1]),
        .Q(\SRL_SIG_reg[1]_47 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [20]),
        .Q(\SRL_SIG_reg[1]_47 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [21]),
        .Q(\SRL_SIG_reg[1]_47 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [22]),
        .Q(\SRL_SIG_reg[1]_47 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [23]),
        .Q(\SRL_SIG_reg[1]_47 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [2]),
        .Q(\SRL_SIG_reg[1]_47 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [3]),
        .Q(\SRL_SIG_reg[1]_47 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [4]),
        .Q(\SRL_SIG_reg[1]_47 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [5]),
        .Q(\SRL_SIG_reg[1]_47 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [6]),
        .Q(\SRL_SIG_reg[1]_47 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [7]),
        .Q(\SRL_SIG_reg[1]_47 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [8]),
        .Q(\SRL_SIG_reg[1]_47 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_46 [9]),
        .Q(\SRL_SIG_reg[1]_47 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_76
   (if_din,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_58 ;
  wire [23:0]\SRL_SIG_reg[1]_59 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [0]),
        .I1(\SRL_SIG_reg[0]_58 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [10]),
        .I1(\SRL_SIG_reg[0]_58 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [11]),
        .I1(\SRL_SIG_reg[0]_58 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [12]),
        .I1(\SRL_SIG_reg[0]_58 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [13]),
        .I1(\SRL_SIG_reg[0]_58 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [14]),
        .I1(\SRL_SIG_reg[0]_58 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [15]),
        .I1(\SRL_SIG_reg[0]_58 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [16]),
        .I1(\SRL_SIG_reg[0]_58 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [17]),
        .I1(\SRL_SIG_reg[0]_58 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [18]),
        .I1(\SRL_SIG_reg[0]_58 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [19]),
        .I1(\SRL_SIG_reg[0]_58 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [1]),
        .I1(\SRL_SIG_reg[0]_58 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [20]),
        .I1(\SRL_SIG_reg[0]_58 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [21]),
        .I1(\SRL_SIG_reg[0]_58 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [22]),
        .I1(\SRL_SIG_reg[0]_58 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__9 
       (.I0(\SRL_SIG_reg[1]_59 [23]),
        .I1(\SRL_SIG_reg[0]_58 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [2]),
        .I1(\SRL_SIG_reg[0]_58 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [3]),
        .I1(\SRL_SIG_reg[0]_58 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [4]),
        .I1(\SRL_SIG_reg[0]_58 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [5]),
        .I1(\SRL_SIG_reg[0]_58 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [6]),
        .I1(\SRL_SIG_reg[0]_58 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [7]),
        .I1(\SRL_SIG_reg[0]_58 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [8]),
        .I1(\SRL_SIG_reg[0]_58 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_59 [9]),
        .I1(\SRL_SIG_reg[0]_58 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_58 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_58 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_58 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_58 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_58 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_58 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_58 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_58 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_58 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_58 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_58 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_58 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_58 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_58 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_58 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_58 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_58 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_58 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_58 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_58 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_58 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_58 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_58 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_58 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [0]),
        .Q(\SRL_SIG_reg[1]_59 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [10]),
        .Q(\SRL_SIG_reg[1]_59 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [11]),
        .Q(\SRL_SIG_reg[1]_59 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [12]),
        .Q(\SRL_SIG_reg[1]_59 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [13]),
        .Q(\SRL_SIG_reg[1]_59 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [14]),
        .Q(\SRL_SIG_reg[1]_59 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [15]),
        .Q(\SRL_SIG_reg[1]_59 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [16]),
        .Q(\SRL_SIG_reg[1]_59 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [17]),
        .Q(\SRL_SIG_reg[1]_59 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [18]),
        .Q(\SRL_SIG_reg[1]_59 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [19]),
        .Q(\SRL_SIG_reg[1]_59 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [1]),
        .Q(\SRL_SIG_reg[1]_59 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [20]),
        .Q(\SRL_SIG_reg[1]_59 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [21]),
        .Q(\SRL_SIG_reg[1]_59 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [22]),
        .Q(\SRL_SIG_reg[1]_59 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [23]),
        .Q(\SRL_SIG_reg[1]_59 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [2]),
        .Q(\SRL_SIG_reg[1]_59 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [3]),
        .Q(\SRL_SIG_reg[1]_59 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [4]),
        .Q(\SRL_SIG_reg[1]_59 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [5]),
        .Q(\SRL_SIG_reg[1]_59 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [6]),
        .Q(\SRL_SIG_reg[1]_59 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [7]),
        .Q(\SRL_SIG_reg[1]_59 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [8]),
        .Q(\SRL_SIG_reg[1]_59 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_58 [9]),
        .Q(\SRL_SIG_reg[1]_59 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_77
   (\and_ln476_3_reg_392_reg[0] ,
    \and_ln476_3_reg_392_reg[0]_0 ,
    \and_ln476_3_reg_392_reg[0]_1 ,
    \and_ln476_3_reg_392_reg[0]_2 ,
    \and_ln476_3_reg_392_reg[0]_3 ,
    \and_ln476_3_reg_392_reg[0]_4 ,
    \and_ln476_3_reg_392_reg[0]_5 ,
    \and_ln476_3_reg_392_reg[0]_6 ,
    \and_ln476_3_reg_392_reg[0]_7 ,
    \and_ln476_3_reg_392_reg[0]_8 ,
    \and_ln476_3_reg_392_reg[0]_9 ,
    \and_ln476_3_reg_392_reg[0]_10 ,
    \and_ln476_3_reg_392_reg[0]_11 ,
    \and_ln476_3_reg_392_reg[0]_12 ,
    \and_ln476_3_reg_392_reg[0]_13 ,
    \and_ln476_3_reg_392_reg[0]_14 ,
    \and_ln476_3_reg_392_reg[0]_15 ,
    \and_ln476_3_reg_392_reg[0]_16 ,
    \and_ln476_3_reg_392_reg[0]_17 ,
    \and_ln476_3_reg_392_reg[0]_18 ,
    \and_ln476_3_reg_392_reg[0]_19 ,
    \and_ln476_3_reg_392_reg[0]_20 ,
    \and_ln476_3_reg_392_reg[0]_21 ,
    \and_ln476_3_reg_392_reg[0]_22 ,
    and_ln476_3_reg_392,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ,
    push,
    D,
    ap_clk);
  output \and_ln476_3_reg_392_reg[0] ;
  output \and_ln476_3_reg_392_reg[0]_0 ;
  output \and_ln476_3_reg_392_reg[0]_1 ;
  output \and_ln476_3_reg_392_reg[0]_2 ;
  output \and_ln476_3_reg_392_reg[0]_3 ;
  output \and_ln476_3_reg_392_reg[0]_4 ;
  output \and_ln476_3_reg_392_reg[0]_5 ;
  output \and_ln476_3_reg_392_reg[0]_6 ;
  output \and_ln476_3_reg_392_reg[0]_7 ;
  output \and_ln476_3_reg_392_reg[0]_8 ;
  output \and_ln476_3_reg_392_reg[0]_9 ;
  output \and_ln476_3_reg_392_reg[0]_10 ;
  output \and_ln476_3_reg_392_reg[0]_11 ;
  output \and_ln476_3_reg_392_reg[0]_12 ;
  output \and_ln476_3_reg_392_reg[0]_13 ;
  output \and_ln476_3_reg_392_reg[0]_14 ;
  output \and_ln476_3_reg_392_reg[0]_15 ;
  output \and_ln476_3_reg_392_reg[0]_16 ;
  output \and_ln476_3_reg_392_reg[0]_17 ;
  output \and_ln476_3_reg_392_reg[0]_18 ;
  output \and_ln476_3_reg_392_reg[0]_19 ;
  output \and_ln476_3_reg_392_reg[0]_20 ;
  output \and_ln476_3_reg_392_reg[0]_21 ;
  output \and_ln476_3_reg_392_reg[0]_22 ;
  input and_ln476_3_reg_392;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ;
  input push;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[0]_32 ;
  wire [23:0]\SRL_SIG_reg[1]_33 ;
  wire and_ln476_3_reg_392;
  wire \and_ln476_3_reg_392_reg[0] ;
  wire \and_ln476_3_reg_392_reg[0]_0 ;
  wire \and_ln476_3_reg_392_reg[0]_1 ;
  wire \and_ln476_3_reg_392_reg[0]_10 ;
  wire \and_ln476_3_reg_392_reg[0]_11 ;
  wire \and_ln476_3_reg_392_reg[0]_12 ;
  wire \and_ln476_3_reg_392_reg[0]_13 ;
  wire \and_ln476_3_reg_392_reg[0]_14 ;
  wire \and_ln476_3_reg_392_reg[0]_15 ;
  wire \and_ln476_3_reg_392_reg[0]_16 ;
  wire \and_ln476_3_reg_392_reg[0]_17 ;
  wire \and_ln476_3_reg_392_reg[0]_18 ;
  wire \and_ln476_3_reg_392_reg[0]_19 ;
  wire \and_ln476_3_reg_392_reg[0]_2 ;
  wire \and_ln476_3_reg_392_reg[0]_20 ;
  wire \and_ln476_3_reg_392_reg[0]_21 ;
  wire \and_ln476_3_reg_392_reg[0]_22 ;
  wire \and_ln476_3_reg_392_reg[0]_3 ;
  wire \and_ln476_3_reg_392_reg[0]_4 ;
  wire \and_ln476_3_reg_392_reg[0]_5 ;
  wire \and_ln476_3_reg_392_reg[0]_6 ;
  wire \and_ln476_3_reg_392_reg[0]_7 ;
  wire \and_ln476_3_reg_392_reg[0]_8 ;
  wire \and_ln476_3_reg_392_reg[0]_9 ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_32 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_32 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_32 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_32 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_32 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_32 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_32 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_32 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_32 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_32 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_32 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_32 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_32 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_32 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_32 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_32 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_32 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_32 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_32 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_32 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_32 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_32 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_32 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_32 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [0]),
        .Q(\SRL_SIG_reg[1]_33 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [10]),
        .Q(\SRL_SIG_reg[1]_33 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [11]),
        .Q(\SRL_SIG_reg[1]_33 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [12]),
        .Q(\SRL_SIG_reg[1]_33 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [13]),
        .Q(\SRL_SIG_reg[1]_33 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [14]),
        .Q(\SRL_SIG_reg[1]_33 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [15]),
        .Q(\SRL_SIG_reg[1]_33 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [16]),
        .Q(\SRL_SIG_reg[1]_33 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [17]),
        .Q(\SRL_SIG_reg[1]_33 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [18]),
        .Q(\SRL_SIG_reg[1]_33 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [19]),
        .Q(\SRL_SIG_reg[1]_33 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [1]),
        .Q(\SRL_SIG_reg[1]_33 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [20]),
        .Q(\SRL_SIG_reg[1]_33 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [21]),
        .Q(\SRL_SIG_reg[1]_33 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [22]),
        .Q(\SRL_SIG_reg[1]_33 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [23]),
        .Q(\SRL_SIG_reg[1]_33 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [2]),
        .Q(\SRL_SIG_reg[1]_33 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [3]),
        .Q(\SRL_SIG_reg[1]_33 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [4]),
        .Q(\SRL_SIG_reg[1]_33 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [5]),
        .Q(\SRL_SIG_reg[1]_33 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [6]),
        .Q(\SRL_SIG_reg[1]_33 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [7]),
        .Q(\SRL_SIG_reg[1]_33 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [8]),
        .Q(\SRL_SIG_reg[1]_33 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_32 [9]),
        .Q(\SRL_SIG_reg[1]_33 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[0]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [0]),
        .I3(\SRL_SIG_reg[0]_32 [0]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[1]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [1]),
        .I3(\SRL_SIG_reg[0]_32 [1]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[2]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [2]),
        .I3(\SRL_SIG_reg[0]_32 [2]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[3]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [3]),
        .I3(\SRL_SIG_reg[0]_32 [3]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_3 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[4]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [4]),
        .I3(\SRL_SIG_reg[0]_32 [4]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[5]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [5]),
        .I3(\SRL_SIG_reg[0]_32 [5]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[6]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [6]),
        .I3(\SRL_SIG_reg[0]_32 [6]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[7]_i_2 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [7]),
        .I3(\SRL_SIG_reg[0]_32 [7]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0] ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[0]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [8]),
        .I3(\SRL_SIG_reg[0]_32 [8]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_14 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[1]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [9]),
        .I3(\SRL_SIG_reg[0]_32 [9]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_13 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[2]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [10]),
        .I3(\SRL_SIG_reg[0]_32 [10]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_12 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[3]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [11]),
        .I3(\SRL_SIG_reg[0]_32 [11]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_11 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[4]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [12]),
        .I3(\SRL_SIG_reg[0]_32 [12]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_10 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[5]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [13]),
        .I3(\SRL_SIG_reg[0]_32 [13]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_9 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[6]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [14]),
        .I3(\SRL_SIG_reg[0]_32 [14]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_8 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[7]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [15]),
        .I3(\SRL_SIG_reg[0]_32 [15]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[0]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [16]),
        .I3(\SRL_SIG_reg[0]_32 [16]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_22 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[1]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [17]),
        .I3(\SRL_SIG_reg[0]_32 [17]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_21 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[2]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [18]),
        .I3(\SRL_SIG_reg[0]_32 [18]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_20 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[3]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [19]),
        .I3(\SRL_SIG_reg[0]_32 [19]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_19 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[4]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [20]),
        .I3(\SRL_SIG_reg[0]_32 [20]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_18 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[5]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [21]),
        .I3(\SRL_SIG_reg[0]_32 [21]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_17 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[6]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [22]),
        .I3(\SRL_SIG_reg[0]_32 [22]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_16 ));
  LUT5 #(
    .INIT(32'h20202200)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[7]_i_1 
       (.I0(and_ln476_3_reg_392),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .I2(\SRL_SIG_reg[1]_33 [23]),
        .I3(\SRL_SIG_reg[0]_32 [23]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .O(\and_ln476_3_reg_392_reg[0]_15 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_78
   (if_din,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_8 ;
  wire [23:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [0]),
        .I1(\SRL_SIG_reg[0]_8 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [10]),
        .I1(\SRL_SIG_reg[0]_8 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [11]),
        .I1(\SRL_SIG_reg[0]_8 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [12]),
        .I1(\SRL_SIG_reg[0]_8 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [13]),
        .I1(\SRL_SIG_reg[0]_8 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [14]),
        .I1(\SRL_SIG_reg[0]_8 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [15]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [16]),
        .I1(\SRL_SIG_reg[0]_8 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [17]),
        .I1(\SRL_SIG_reg[0]_8 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [18]),
        .I1(\SRL_SIG_reg[0]_8 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [19]),
        .I1(\SRL_SIG_reg[0]_8 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [1]),
        .I1(\SRL_SIG_reg[0]_8 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [20]),
        .I1(\SRL_SIG_reg[0]_8 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [21]),
        .I1(\SRL_SIG_reg[0]_8 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [22]),
        .I1(\SRL_SIG_reg[0]_8 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__2 
       (.I0(\SRL_SIG_reg[1]_9 [23]),
        .I1(\SRL_SIG_reg[0]_8 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [2]),
        .I1(\SRL_SIG_reg[0]_8 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [3]),
        .I1(\SRL_SIG_reg[0]_8 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [4]),
        .I1(\SRL_SIG_reg[0]_8 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [5]),
        .I1(\SRL_SIG_reg[0]_8 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [6]),
        .I1(\SRL_SIG_reg[0]_8 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [7]),
        .I1(\SRL_SIG_reg[0]_8 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [8]),
        .I1(\SRL_SIG_reg[0]_8 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [9]),
        .I1(\SRL_SIG_reg[0]_8 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_8 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_8 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_8 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_8 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_8 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_8 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_8 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_8 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_8 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_8 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_8 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_8 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_8 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_8 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_8 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_8 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [10]),
        .Q(\SRL_SIG_reg[1]_9 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [11]),
        .Q(\SRL_SIG_reg[1]_9 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [12]),
        .Q(\SRL_SIG_reg[1]_9 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [13]),
        .Q(\SRL_SIG_reg[1]_9 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [14]),
        .Q(\SRL_SIG_reg[1]_9 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [15]),
        .Q(\SRL_SIG_reg[1]_9 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [16]),
        .Q(\SRL_SIG_reg[1]_9 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [17]),
        .Q(\SRL_SIG_reg[1]_9 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [18]),
        .Q(\SRL_SIG_reg[1]_9 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [19]),
        .Q(\SRL_SIG_reg[1]_9 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [20]),
        .Q(\SRL_SIG_reg[1]_9 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [21]),
        .Q(\SRL_SIG_reg[1]_9 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [22]),
        .Q(\SRL_SIG_reg[1]_9 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [23]),
        .Q(\SRL_SIG_reg[1]_9 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [8]),
        .Q(\SRL_SIG_reg[1]_9 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_8 [9]),
        .Q(\SRL_SIG_reg[1]_9 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_79
   (if_din,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_20 ;
  wire [23:0]\SRL_SIG_reg[1]_21 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [0]),
        .I1(\SRL_SIG_reg[0]_20 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [10]),
        .I1(\SRL_SIG_reg[0]_20 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [11]),
        .I1(\SRL_SIG_reg[0]_20 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [12]),
        .I1(\SRL_SIG_reg[0]_20 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [13]),
        .I1(\SRL_SIG_reg[0]_20 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [14]),
        .I1(\SRL_SIG_reg[0]_20 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [15]),
        .I1(\SRL_SIG_reg[0]_20 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [16]),
        .I1(\SRL_SIG_reg[0]_20 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [17]),
        .I1(\SRL_SIG_reg[0]_20 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [18]),
        .I1(\SRL_SIG_reg[0]_20 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [19]),
        .I1(\SRL_SIG_reg[0]_20 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [1]),
        .I1(\SRL_SIG_reg[0]_20 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [20]),
        .I1(\SRL_SIG_reg[0]_20 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [21]),
        .I1(\SRL_SIG_reg[0]_20 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [22]),
        .I1(\SRL_SIG_reg[0]_20 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__4 
       (.I0(\SRL_SIG_reg[1]_21 [23]),
        .I1(\SRL_SIG_reg[0]_20 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [2]),
        .I1(\SRL_SIG_reg[0]_20 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [3]),
        .I1(\SRL_SIG_reg[0]_20 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [4]),
        .I1(\SRL_SIG_reg[0]_20 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [5]),
        .I1(\SRL_SIG_reg[0]_20 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [6]),
        .I1(\SRL_SIG_reg[0]_20 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [7]),
        .I1(\SRL_SIG_reg[0]_20 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [8]),
        .I1(\SRL_SIG_reg[0]_20 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_21 [9]),
        .I1(\SRL_SIG_reg[0]_20 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_20 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_20 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_20 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_20 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_20 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_20 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_20 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_20 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_20 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_20 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_20 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_20 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_20 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_20 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_20 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_20 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_20 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_20 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_20 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_20 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_20 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_20 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_20 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_20 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [0]),
        .Q(\SRL_SIG_reg[1]_21 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [10]),
        .Q(\SRL_SIG_reg[1]_21 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [11]),
        .Q(\SRL_SIG_reg[1]_21 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [12]),
        .Q(\SRL_SIG_reg[1]_21 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [13]),
        .Q(\SRL_SIG_reg[1]_21 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [14]),
        .Q(\SRL_SIG_reg[1]_21 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [15]),
        .Q(\SRL_SIG_reg[1]_21 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [16]),
        .Q(\SRL_SIG_reg[1]_21 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [17]),
        .Q(\SRL_SIG_reg[1]_21 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [18]),
        .Q(\SRL_SIG_reg[1]_21 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [19]),
        .Q(\SRL_SIG_reg[1]_21 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [1]),
        .Q(\SRL_SIG_reg[1]_21 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [20]),
        .Q(\SRL_SIG_reg[1]_21 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [21]),
        .Q(\SRL_SIG_reg[1]_21 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [22]),
        .Q(\SRL_SIG_reg[1]_21 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [23]),
        .Q(\SRL_SIG_reg[1]_21 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [2]),
        .Q(\SRL_SIG_reg[1]_21 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [3]),
        .Q(\SRL_SIG_reg[1]_21 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [4]),
        .Q(\SRL_SIG_reg[1]_21 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [5]),
        .Q(\SRL_SIG_reg[1]_21 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [6]),
        .Q(\SRL_SIG_reg[1]_21 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [7]),
        .Q(\SRL_SIG_reg[1]_21 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [8]),
        .Q(\SRL_SIG_reg[1]_21 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_20 [9]),
        .Q(\SRL_SIG_reg[1]_21 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_80
   (if_din,
    E,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_14 ;
  wire [23:0]\SRL_SIG_reg[1]_15 ;
  wire ap_clk;
  wire [23:0]if_din;

  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [0]),
        .I1(\SRL_SIG_reg[0]_14 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [10]),
        .I1(\SRL_SIG_reg[0]_14 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [11]),
        .I1(\SRL_SIG_reg[0]_14 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [12]),
        .I1(\SRL_SIG_reg[0]_14 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [13]),
        .I1(\SRL_SIG_reg[0]_14 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [14]),
        .I1(\SRL_SIG_reg[0]_14 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [15]),
        .I1(\SRL_SIG_reg[0]_14 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [16]),
        .I1(\SRL_SIG_reg[0]_14 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [17]),
        .I1(\SRL_SIG_reg[0]_14 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [18]),
        .I1(\SRL_SIG_reg[0]_14 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [19]),
        .I1(\SRL_SIG_reg[0]_14 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [1]),
        .I1(\SRL_SIG_reg[0]_14 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [20]),
        .I1(\SRL_SIG_reg[0]_14 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [21]),
        .I1(\SRL_SIG_reg[0]_14 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [22]),
        .I1(\SRL_SIG_reg[0]_14 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__3 
       (.I0(\SRL_SIG_reg[1]_15 [23]),
        .I1(\SRL_SIG_reg[0]_14 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [2]),
        .I1(\SRL_SIG_reg[0]_14 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [3]),
        .I1(\SRL_SIG_reg[0]_14 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [4]),
        .I1(\SRL_SIG_reg[0]_14 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [5]),
        .I1(\SRL_SIG_reg[0]_14 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [6]),
        .I1(\SRL_SIG_reg[0]_14 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [7]),
        .I1(\SRL_SIG_reg[0]_14 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [8]),
        .I1(\SRL_SIG_reg[0]_14 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_15 [9]),
        .I1(\SRL_SIG_reg[0]_14 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_14 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_14 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_14 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_14 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_14 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_14 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_14 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_14 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_14 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_14 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_14 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_14 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_14 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_14 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_14 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_14 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_14 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_14 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [0]),
        .Q(\SRL_SIG_reg[1]_15 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [10]),
        .Q(\SRL_SIG_reg[1]_15 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [11]),
        .Q(\SRL_SIG_reg[1]_15 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [12]),
        .Q(\SRL_SIG_reg[1]_15 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [13]),
        .Q(\SRL_SIG_reg[1]_15 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [14]),
        .Q(\SRL_SIG_reg[1]_15 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [15]),
        .Q(\SRL_SIG_reg[1]_15 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [16]),
        .Q(\SRL_SIG_reg[1]_15 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [17]),
        .Q(\SRL_SIG_reg[1]_15 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [18]),
        .Q(\SRL_SIG_reg[1]_15 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [19]),
        .Q(\SRL_SIG_reg[1]_15 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [20]),
        .Q(\SRL_SIG_reg[1]_15 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [21]),
        .Q(\SRL_SIG_reg[1]_15 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [22]),
        .Q(\SRL_SIG_reg[1]_15 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [23]),
        .Q(\SRL_SIG_reg[1]_15 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [2]),
        .Q(\SRL_SIG_reg[1]_15 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [8]),
        .Q(\SRL_SIG_reg[1]_15 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [9]),
        .Q(\SRL_SIG_reg[1]_15 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_81
   (if_din,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_26 ;
  wire [23:0]\SRL_SIG_reg[1]_27 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [0]),
        .I1(\SRL_SIG_reg[0]_26 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [10]),
        .I1(\SRL_SIG_reg[0]_26 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [11]),
        .I1(\SRL_SIG_reg[0]_26 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [12]),
        .I1(\SRL_SIG_reg[0]_26 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [13]),
        .I1(\SRL_SIG_reg[0]_26 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [14]),
        .I1(\SRL_SIG_reg[0]_26 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [15]),
        .I1(\SRL_SIG_reg[0]_26 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [16]),
        .I1(\SRL_SIG_reg[0]_26 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [17]),
        .I1(\SRL_SIG_reg[0]_26 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [18]),
        .I1(\SRL_SIG_reg[0]_26 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [19]),
        .I1(\SRL_SIG_reg[0]_26 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [1]),
        .I1(\SRL_SIG_reg[0]_26 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [20]),
        .I1(\SRL_SIG_reg[0]_26 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [21]),
        .I1(\SRL_SIG_reg[0]_26 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [22]),
        .I1(\SRL_SIG_reg[0]_26 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__5 
       (.I0(\SRL_SIG_reg[1]_27 [23]),
        .I1(\SRL_SIG_reg[0]_26 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [2]),
        .I1(\SRL_SIG_reg[0]_26 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [3]),
        .I1(\SRL_SIG_reg[0]_26 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [4]),
        .I1(\SRL_SIG_reg[0]_26 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [5]),
        .I1(\SRL_SIG_reg[0]_26 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [6]),
        .I1(\SRL_SIG_reg[0]_26 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [7]),
        .I1(\SRL_SIG_reg[0]_26 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [8]),
        .I1(\SRL_SIG_reg[0]_26 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_27 [9]),
        .I1(\SRL_SIG_reg[0]_26 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_26 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_26 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_26 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_26 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_26 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_26 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_26 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_26 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_26 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_26 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_26 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_26 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_26 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_26 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_26 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_26 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_26 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_26 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_26 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_26 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_26 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_26 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_26 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_26 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [0]),
        .Q(\SRL_SIG_reg[1]_27 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [10]),
        .Q(\SRL_SIG_reg[1]_27 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [11]),
        .Q(\SRL_SIG_reg[1]_27 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [12]),
        .Q(\SRL_SIG_reg[1]_27 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [13]),
        .Q(\SRL_SIG_reg[1]_27 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [14]),
        .Q(\SRL_SIG_reg[1]_27 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [15]),
        .Q(\SRL_SIG_reg[1]_27 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [16]),
        .Q(\SRL_SIG_reg[1]_27 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [17]),
        .Q(\SRL_SIG_reg[1]_27 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [18]),
        .Q(\SRL_SIG_reg[1]_27 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [19]),
        .Q(\SRL_SIG_reg[1]_27 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [1]),
        .Q(\SRL_SIG_reg[1]_27 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [20]),
        .Q(\SRL_SIG_reg[1]_27 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [21]),
        .Q(\SRL_SIG_reg[1]_27 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [22]),
        .Q(\SRL_SIG_reg[1]_27 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [23]),
        .Q(\SRL_SIG_reg[1]_27 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [2]),
        .Q(\SRL_SIG_reg[1]_27 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [3]),
        .Q(\SRL_SIG_reg[1]_27 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [4]),
        .Q(\SRL_SIG_reg[1]_27 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [5]),
        .Q(\SRL_SIG_reg[1]_27 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [6]),
        .Q(\SRL_SIG_reg[1]_27 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [7]),
        .Q(\SRL_SIG_reg[1]_27 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [8]),
        .Q(\SRL_SIG_reg[1]_27 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_26 [9]),
        .Q(\SRL_SIG_reg[1]_27 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_82
   (if_din,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_83
   (if_din,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_4 ;
  wire [23:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [0]),
        .I1(\SRL_SIG_reg[0]_4 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [10]),
        .I1(\SRL_SIG_reg[0]_4 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [11]),
        .I1(\SRL_SIG_reg[0]_4 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [12]),
        .I1(\SRL_SIG_reg[0]_4 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [13]),
        .I1(\SRL_SIG_reg[0]_4 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [14]),
        .I1(\SRL_SIG_reg[0]_4 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [15]),
        .I1(\SRL_SIG_reg[0]_4 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [16]),
        .I1(\SRL_SIG_reg[0]_4 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [17]),
        .I1(\SRL_SIG_reg[0]_4 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [18]),
        .I1(\SRL_SIG_reg[0]_4 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [19]),
        .I1(\SRL_SIG_reg[0]_4 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [1]),
        .I1(\SRL_SIG_reg[0]_4 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [20]),
        .I1(\SRL_SIG_reg[0]_4 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [21]),
        .I1(\SRL_SIG_reg[0]_4 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [22]),
        .I1(\SRL_SIG_reg[0]_4 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_5 [23]),
        .I1(\SRL_SIG_reg[0]_4 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [2]),
        .I1(\SRL_SIG_reg[0]_4 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [3]),
        .I1(\SRL_SIG_reg[0]_4 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [4]),
        .I1(\SRL_SIG_reg[0]_4 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [5]),
        .I1(\SRL_SIG_reg[0]_4 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [6]),
        .I1(\SRL_SIG_reg[0]_4 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [7]),
        .I1(\SRL_SIG_reg[0]_4 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [8]),
        .I1(\SRL_SIG_reg[0]_4 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [9]),
        .I1(\SRL_SIG_reg[0]_4 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_4 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_4 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_4 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_4 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_4 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_4 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_4 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_4 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [16]),
        .Q(\SRL_SIG_reg[1]_5 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [17]),
        .Q(\SRL_SIG_reg[1]_5 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [18]),
        .Q(\SRL_SIG_reg[1]_5 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [19]),
        .Q(\SRL_SIG_reg[1]_5 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [20]),
        .Q(\SRL_SIG_reg[1]_5 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [21]),
        .Q(\SRL_SIG_reg[1]_5 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [22]),
        .Q(\SRL_SIG_reg[1]_5 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [23]),
        .Q(\SRL_SIG_reg[1]_5 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_84
   (if_din,
    E,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_2 ;
  wire [23:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire [23:0]if_din;

  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [0]),
        .I1(\SRL_SIG_reg[0]_2 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [10]),
        .I1(\SRL_SIG_reg[0]_2 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [11]),
        .I1(\SRL_SIG_reg[0]_2 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [12]),
        .I1(\SRL_SIG_reg[0]_2 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [13]),
        .I1(\SRL_SIG_reg[0]_2 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [14]),
        .I1(\SRL_SIG_reg[0]_2 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [15]),
        .I1(\SRL_SIG_reg[0]_2 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [16]),
        .I1(\SRL_SIG_reg[0]_2 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [17]),
        .I1(\SRL_SIG_reg[0]_2 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [18]),
        .I1(\SRL_SIG_reg[0]_2 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [19]),
        .I1(\SRL_SIG_reg[0]_2 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(\SRL_SIG_reg[0]_2 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [20]),
        .I1(\SRL_SIG_reg[0]_2 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [21]),
        .I1(\SRL_SIG_reg[0]_2 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [22]),
        .I1(\SRL_SIG_reg[0]_2 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_3 [23]),
        .I1(\SRL_SIG_reg[0]_2 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [2]),
        .I1(\SRL_SIG_reg[0]_2 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [3]),
        .I1(\SRL_SIG_reg[0]_2 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(\SRL_SIG_reg[0]_2 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [5]),
        .I1(\SRL_SIG_reg[0]_2 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [6]),
        .I1(\SRL_SIG_reg[0]_2 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [7]),
        .I1(\SRL_SIG_reg[0]_2 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [8]),
        .I1(\SRL_SIG_reg[0]_2 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [9]),
        .I1(\SRL_SIG_reg[0]_2 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [16]),
        .Q(\SRL_SIG_reg[1]_3 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [17]),
        .Q(\SRL_SIG_reg[1]_3 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [18]),
        .Q(\SRL_SIG_reg[1]_3 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [19]),
        .Q(\SRL_SIG_reg[1]_3 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [20]),
        .Q(\SRL_SIG_reg[1]_3 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [21]),
        .Q(\SRL_SIG_reg[1]_3 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [22]),
        .Q(\SRL_SIG_reg[1]_3 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [23]),
        .Q(\SRL_SIG_reg[1]_3 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_85
   (if_din,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_68 ;
  wire [23:0]\SRL_SIG_reg[1]_69 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [0]),
        .I1(\SRL_SIG_reg[0]_68 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [10]),
        .I1(\SRL_SIG_reg[0]_68 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [11]),
        .I1(\SRL_SIG_reg[0]_68 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [12]),
        .I1(\SRL_SIG_reg[0]_68 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [13]),
        .I1(\SRL_SIG_reg[0]_68 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [14]),
        .I1(\SRL_SIG_reg[0]_68 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [15]),
        .I1(\SRL_SIG_reg[0]_68 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [16]),
        .I1(\SRL_SIG_reg[0]_68 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [17]),
        .I1(\SRL_SIG_reg[0]_68 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [18]),
        .I1(\SRL_SIG_reg[0]_68 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [19]),
        .I1(\SRL_SIG_reg[0]_68 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [1]),
        .I1(\SRL_SIG_reg[0]_68 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [20]),
        .I1(\SRL_SIG_reg[0]_68 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [21]),
        .I1(\SRL_SIG_reg[0]_68 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [22]),
        .I1(\SRL_SIG_reg[0]_68 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__11 
       (.I0(\SRL_SIG_reg[1]_69 [23]),
        .I1(\SRL_SIG_reg[0]_68 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [2]),
        .I1(\SRL_SIG_reg[0]_68 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [3]),
        .I1(\SRL_SIG_reg[0]_68 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [4]),
        .I1(\SRL_SIG_reg[0]_68 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [5]),
        .I1(\SRL_SIG_reg[0]_68 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [6]),
        .I1(\SRL_SIG_reg[0]_68 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [7]),
        .I1(\SRL_SIG_reg[0]_68 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [8]),
        .I1(\SRL_SIG_reg[0]_68 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_69 [9]),
        .I1(\SRL_SIG_reg[0]_68 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_68 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_68 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_68 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_68 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_68 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_68 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_68 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_68 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_68 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_68 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_68 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_68 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_68 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_68 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_68 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_68 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_68 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_68 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_68 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_68 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_68 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_68 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_68 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_68 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [0]),
        .Q(\SRL_SIG_reg[1]_69 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [10]),
        .Q(\SRL_SIG_reg[1]_69 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [11]),
        .Q(\SRL_SIG_reg[1]_69 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [12]),
        .Q(\SRL_SIG_reg[1]_69 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [13]),
        .Q(\SRL_SIG_reg[1]_69 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [14]),
        .Q(\SRL_SIG_reg[1]_69 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [15]),
        .Q(\SRL_SIG_reg[1]_69 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [16]),
        .Q(\SRL_SIG_reg[1]_69 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [17]),
        .Q(\SRL_SIG_reg[1]_69 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [18]),
        .Q(\SRL_SIG_reg[1]_69 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [19]),
        .Q(\SRL_SIG_reg[1]_69 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [1]),
        .Q(\SRL_SIG_reg[1]_69 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [20]),
        .Q(\SRL_SIG_reg[1]_69 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [21]),
        .Q(\SRL_SIG_reg[1]_69 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [22]),
        .Q(\SRL_SIG_reg[1]_69 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [23]),
        .Q(\SRL_SIG_reg[1]_69 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [2]),
        .Q(\SRL_SIG_reg[1]_69 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [3]),
        .Q(\SRL_SIG_reg[1]_69 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [4]),
        .Q(\SRL_SIG_reg[1]_69 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [5]),
        .Q(\SRL_SIG_reg[1]_69 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [6]),
        .Q(\SRL_SIG_reg[1]_69 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [7]),
        .Q(\SRL_SIG_reg[1]_69 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [8]),
        .Q(\SRL_SIG_reg[1]_69 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_68 [9]),
        .Q(\SRL_SIG_reg[1]_69 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_86
   (if_din,
    push,
    Q,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]if_din;
  input push;
  input [23:0]Q;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_66 ;
  wire [23:0]\SRL_SIG_reg[1]_67 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [0]),
        .I1(\SRL_SIG_reg[0]_66 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [10]),
        .I1(\SRL_SIG_reg[0]_66 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [11]),
        .I1(\SRL_SIG_reg[0]_66 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [12]),
        .I1(\SRL_SIG_reg[0]_66 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [13]),
        .I1(\SRL_SIG_reg[0]_66 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [14]),
        .I1(\SRL_SIG_reg[0]_66 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [15]),
        .I1(\SRL_SIG_reg[0]_66 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [16]),
        .I1(\SRL_SIG_reg[0]_66 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [17]),
        .I1(\SRL_SIG_reg[0]_66 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [18]),
        .I1(\SRL_SIG_reg[0]_66 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [19]),
        .I1(\SRL_SIG_reg[0]_66 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [1]),
        .I1(\SRL_SIG_reg[0]_66 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [20]),
        .I1(\SRL_SIG_reg[0]_66 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [21]),
        .I1(\SRL_SIG_reg[0]_66 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [22]),
        .I1(\SRL_SIG_reg[0]_66 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__10 
       (.I0(\SRL_SIG_reg[1]_67 [23]),
        .I1(\SRL_SIG_reg[0]_66 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [2]),
        .I1(\SRL_SIG_reg[0]_66 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [3]),
        .I1(\SRL_SIG_reg[0]_66 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [4]),
        .I1(\SRL_SIG_reg[0]_66 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [5]),
        .I1(\SRL_SIG_reg[0]_66 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [6]),
        .I1(\SRL_SIG_reg[0]_66 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [7]),
        .I1(\SRL_SIG_reg[0]_66 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [8]),
        .I1(\SRL_SIG_reg[0]_66 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_67 [9]),
        .I1(\SRL_SIG_reg[0]_66 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_66 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_66 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_66 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_66 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_66 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_66 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_66 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_66 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_66 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_66 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_66 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_66 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_66 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_66 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_66 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_66 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_66 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_66 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_66 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_66 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_66 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_66 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_66 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_66 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [0]),
        .Q(\SRL_SIG_reg[1]_67 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [10]),
        .Q(\SRL_SIG_reg[1]_67 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [11]),
        .Q(\SRL_SIG_reg[1]_67 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [12]),
        .Q(\SRL_SIG_reg[1]_67 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [13]),
        .Q(\SRL_SIG_reg[1]_67 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [14]),
        .Q(\SRL_SIG_reg[1]_67 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [15]),
        .Q(\SRL_SIG_reg[1]_67 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [16]),
        .Q(\SRL_SIG_reg[1]_67 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [17]),
        .Q(\SRL_SIG_reg[1]_67 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [18]),
        .Q(\SRL_SIG_reg[1]_67 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [19]),
        .Q(\SRL_SIG_reg[1]_67 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [1]),
        .Q(\SRL_SIG_reg[1]_67 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [20]),
        .Q(\SRL_SIG_reg[1]_67 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [21]),
        .Q(\SRL_SIG_reg[1]_67 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [22]),
        .Q(\SRL_SIG_reg[1]_67 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [23]),
        .Q(\SRL_SIG_reg[1]_67 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [2]),
        .Q(\SRL_SIG_reg[1]_67 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [3]),
        .Q(\SRL_SIG_reg[1]_67 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [4]),
        .Q(\SRL_SIG_reg[1]_67 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [5]),
        .Q(\SRL_SIG_reg[1]_67 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [6]),
        .Q(\SRL_SIG_reg[1]_67 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [7]),
        .Q(\SRL_SIG_reg[1]_67 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [8]),
        .Q(\SRL_SIG_reg[1]_67 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_66 [9]),
        .Q(\SRL_SIG_reg[1]_67 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_87
   (D,
    and_ln476_4_reg_221,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ,
    E,
    \SRL_SIG_reg[0][23]_0 ,
    ap_clk);
  output [23:0]D;
  input and_ln476_4_reg_221;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_38 ;
  wire [23:0]\SRL_SIG_reg[1]_39 ;
  wire and_ln476_4_reg_221;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[0]_38 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[0]_38 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[0]_38 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[0]_38 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[0]_38 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[0]_38 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[0]_38 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[0]_38 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[0]_38 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[0]_38 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[0]_38 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[0]_38 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[0]_38 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[0]_38 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[0]_38 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[0]_38 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[0]_38 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[0]_38 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[0]_38 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[0]_38 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[0]_38 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[0]_38 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[0]_38 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[0]_38 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [0]),
        .Q(\SRL_SIG_reg[1]_39 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [10]),
        .Q(\SRL_SIG_reg[1]_39 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [11]),
        .Q(\SRL_SIG_reg[1]_39 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [12]),
        .Q(\SRL_SIG_reg[1]_39 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [13]),
        .Q(\SRL_SIG_reg[1]_39 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [14]),
        .Q(\SRL_SIG_reg[1]_39 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [15]),
        .Q(\SRL_SIG_reg[1]_39 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [16]),
        .Q(\SRL_SIG_reg[1]_39 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [17]),
        .Q(\SRL_SIG_reg[1]_39 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [18]),
        .Q(\SRL_SIG_reg[1]_39 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [19]),
        .Q(\SRL_SIG_reg[1]_39 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [1]),
        .Q(\SRL_SIG_reg[1]_39 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [20]),
        .Q(\SRL_SIG_reg[1]_39 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [21]),
        .Q(\SRL_SIG_reg[1]_39 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [22]),
        .Q(\SRL_SIG_reg[1]_39 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [23]),
        .Q(\SRL_SIG_reg[1]_39 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [2]),
        .Q(\SRL_SIG_reg[1]_39 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [3]),
        .Q(\SRL_SIG_reg[1]_39 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [4]),
        .Q(\SRL_SIG_reg[1]_39 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [5]),
        .Q(\SRL_SIG_reg[1]_39 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [6]),
        .Q(\SRL_SIG_reg[1]_39 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [7]),
        .Q(\SRL_SIG_reg[1]_39 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [8]),
        .Q(\SRL_SIG_reg[1]_39 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 [9]),
        .Q(\SRL_SIG_reg[1]_39 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[0]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [0]),
        .I3(\SRL_SIG_reg[0]_38 [0]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[10]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [10]),
        .I3(\SRL_SIG_reg[0]_38 [10]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[11]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [11]),
        .I3(\SRL_SIG_reg[0]_38 [11]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[12]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [12]),
        .I3(\SRL_SIG_reg[0]_38 [12]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[13]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [13]),
        .I3(\SRL_SIG_reg[0]_38 [13]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[14]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [14]),
        .I3(\SRL_SIG_reg[0]_38 [14]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[15]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [15]),
        .I3(\SRL_SIG_reg[0]_38 [15]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[16]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [16]),
        .I3(\SRL_SIG_reg[0]_38 [16]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[17]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [17]),
        .I3(\SRL_SIG_reg[0]_38 [17]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[18]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [18]),
        .I3(\SRL_SIG_reg[0]_38 [18]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[19]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [19]),
        .I3(\SRL_SIG_reg[0]_38 [19]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[1]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [1]),
        .I3(\SRL_SIG_reg[0]_38 [1]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[20]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [20]),
        .I3(\SRL_SIG_reg[0]_38 [20]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[21]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [21]),
        .I3(\SRL_SIG_reg[0]_38 [21]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[22]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [22]),
        .I3(\SRL_SIG_reg[0]_38 [22]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[23]_i_2 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [23]),
        .I3(\SRL_SIG_reg[0]_38 [23]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[2]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [2]),
        .I3(\SRL_SIG_reg[0]_38 [2]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[3]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [3]),
        .I3(\SRL_SIG_reg[0]_38 [3]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[4]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [4]),
        .I3(\SRL_SIG_reg[0]_38 [4]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[5]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [5]),
        .I3(\SRL_SIG_reg[0]_38 [5]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[6]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [6]),
        .I3(\SRL_SIG_reg[0]_38 [6]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[7]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [7]),
        .I3(\SRL_SIG_reg[0]_38 [7]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[8]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [8]),
        .I3(\SRL_SIG_reg[0]_38 [8]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101100)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[9]_i_1 
       (.I0(and_ln476_4_reg_221),
        .I1(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .I2(\SRL_SIG_reg[1]_39 [9]),
        .I3(\SRL_SIG_reg[0]_38 [9]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_88
   (Q,
    \SRL_SIG_reg[1][23]_0 ,
    push,
    D,
    ap_clk);
  output [23:0]Q;
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  input push;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [23:0]Q;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire ap_clk;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][23]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][23]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][23]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][23]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][23]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][23]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[1][23]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[1][23]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[1][23]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[1][23]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[1][23]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][23]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[1][23]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[1][23]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[1][23]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[1][23]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][23]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][23]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][23]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][23]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][23]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][23]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][23]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][23]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_89
   (\SRL_SIG_reg[1][23]_0 ,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 );
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  input push;
  input [23:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_70 ;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_71 ;
  wire ap_clk;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [0]),
        .I1(\SRL_SIG_reg[0]_70 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [10]),
        .I1(\SRL_SIG_reg[0]_70 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [11]),
        .I1(\SRL_SIG_reg[0]_70 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [12]),
        .I1(\SRL_SIG_reg[0]_70 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [13]),
        .I1(\SRL_SIG_reg[0]_70 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [14]),
        .I1(\SRL_SIG_reg[0]_70 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [15]),
        .I1(\SRL_SIG_reg[0]_70 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][16]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [16]),
        .I1(\SRL_SIG_reg[0]_70 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][17]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [17]),
        .I1(\SRL_SIG_reg[0]_70 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][18]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [18]),
        .I1(\SRL_SIG_reg[0]_70 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][19]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [19]),
        .I1(\SRL_SIG_reg[0]_70 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [1]),
        .I1(\SRL_SIG_reg[0]_70 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][20]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [20]),
        .I1(\SRL_SIG_reg[0]_70 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][21]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [21]),
        .I1(\SRL_SIG_reg[0]_70 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][22]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [22]),
        .I1(\SRL_SIG_reg[0]_70 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][23]_i_2__12 
       (.I0(\SRL_SIG_reg[1]_71 [23]),
        .I1(\SRL_SIG_reg[0]_70 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [2]),
        .I1(\SRL_SIG_reg[0]_70 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [3]),
        .I1(\SRL_SIG_reg[0]_70 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [4]),
        .I1(\SRL_SIG_reg[0]_70 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [5]),
        .I1(\SRL_SIG_reg[0]_70 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [6]),
        .I1(\SRL_SIG_reg[0]_70 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [7]),
        .I1(\SRL_SIG_reg[0]_70 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [8]),
        .I1(\SRL_SIG_reg[0]_70 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_71 [9]),
        .I1(\SRL_SIG_reg[0]_70 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][23]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_70 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_70 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_70 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_70 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_70 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_70 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_70 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_70 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_70 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_70 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_70 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_70 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_70 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_70 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_70 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_70 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_70 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_70 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_70 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_70 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_70 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_70 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_70 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_70 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [0]),
        .Q(\SRL_SIG_reg[1]_71 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [10]),
        .Q(\SRL_SIG_reg[1]_71 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [11]),
        .Q(\SRL_SIG_reg[1]_71 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [12]),
        .Q(\SRL_SIG_reg[1]_71 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [13]),
        .Q(\SRL_SIG_reg[1]_71 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [14]),
        .Q(\SRL_SIG_reg[1]_71 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [15]),
        .Q(\SRL_SIG_reg[1]_71 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [16]),
        .Q(\SRL_SIG_reg[1]_71 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [17]),
        .Q(\SRL_SIG_reg[1]_71 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [18]),
        .Q(\SRL_SIG_reg[1]_71 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [19]),
        .Q(\SRL_SIG_reg[1]_71 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [1]),
        .Q(\SRL_SIG_reg[1]_71 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [20]),
        .Q(\SRL_SIG_reg[1]_71 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [21]),
        .Q(\SRL_SIG_reg[1]_71 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [22]),
        .Q(\SRL_SIG_reg[1]_71 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [23]),
        .Q(\SRL_SIG_reg[1]_71 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [2]),
        .Q(\SRL_SIG_reg[1]_71 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [3]),
        .Q(\SRL_SIG_reg[1]_71 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [4]),
        .Q(\SRL_SIG_reg[1]_71 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [5]),
        .Q(\SRL_SIG_reg[1]_71 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [6]),
        .Q(\SRL_SIG_reg[1]_71 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [7]),
        .Q(\SRL_SIG_reg[1]_71 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [8]),
        .Q(\SRL_SIG_reg[1]_71 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_70 [9]),
        .Q(\SRL_SIG_reg[1]_71 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg" *) 
module main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_90
   (\SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[1][23]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    push,
    D,
    ap_clk,
    \data_p2_reg[16] );
  output [23:0]\SRL_SIG_reg[0][23]_0 ;
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  output [23:0]\SRL_SIG_reg[1][7]_0 ;
  input push;
  input [23:0]D;
  input ap_clk;
  input \data_p2_reg[16] ;

  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1][7]_0 ;
  wire ap_clk;
  wire \data_p2_reg[16] ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][23]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][23]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0][23]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0][23]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0][23]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0][23]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0][23]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0][23]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0][23]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0][23]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0][23]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][23]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0][23]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0][23]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0][23]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0][23]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][23]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][23]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][23]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][23]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][23]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][23]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][23]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][23]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[1][23]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[1][23]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[1][23]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[1][23]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[1][23]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[1][23]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[1][23]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[1][23]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[1][23]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[1][23]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[1][23]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[1][23]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[1][23]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[1][23]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[1][23]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[1][23]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[1][23]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[1][23]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[1][23]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[1][23]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[1][23]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[1][23]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[1][23]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[1][23]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[0]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [8]),
        .I1(\SRL_SIG_reg[0][23]_0 [8]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[10]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [18]),
        .I1(\SRL_SIG_reg[0][23]_0 [18]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[11]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [19]),
        .I1(\SRL_SIG_reg[0][23]_0 [19]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[12]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [20]),
        .I1(\SRL_SIG_reg[0][23]_0 [20]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[13]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [21]),
        .I1(\SRL_SIG_reg[0][23]_0 [21]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[14]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [22]),
        .I1(\SRL_SIG_reg[0][23]_0 [22]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[15]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [23]),
        .I1(\SRL_SIG_reg[0][23]_0 [23]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[16]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [0]),
        .I1(\SRL_SIG_reg[0][23]_0 [0]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[17]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [1]),
        .I1(\SRL_SIG_reg[0][23]_0 [1]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[18]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [2]),
        .I1(\SRL_SIG_reg[0][23]_0 [2]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[19]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [3]),
        .I1(\SRL_SIG_reg[0][23]_0 [3]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[1]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [9]),
        .I1(\SRL_SIG_reg[0][23]_0 [9]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[20]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [4]),
        .I1(\SRL_SIG_reg[0][23]_0 [4]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[21]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [5]),
        .I1(\SRL_SIG_reg[0][23]_0 [5]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[22]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [6]),
        .I1(\SRL_SIG_reg[0][23]_0 [6]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[23]_i_2 
       (.I0(\SRL_SIG_reg[1][23]_0 [7]),
        .I1(\SRL_SIG_reg[0][23]_0 [7]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[2]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [10]),
        .I1(\SRL_SIG_reg[0][23]_0 [10]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[3]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [11]),
        .I1(\SRL_SIG_reg[0][23]_0 [11]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[4]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [12]),
        .I1(\SRL_SIG_reg[0][23]_0 [12]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[5]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [13]),
        .I1(\SRL_SIG_reg[0][23]_0 [13]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[6]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [14]),
        .I1(\SRL_SIG_reg[0][23]_0 [14]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[7]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [15]),
        .I1(\SRL_SIG_reg[0][23]_0 [15]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[8]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [16]),
        .I1(\SRL_SIG_reg[0][23]_0 [16]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[9]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_0 [17]),
        .I1(\SRL_SIG_reg[0][23]_0 [17]),
        .I2(\data_p2_reg[16] ),
        .O(\SRL_SIG_reg[1][7]_0 [9]));
endmodule

module main_design_v_mix_0_0_fifo_w3_d2_S
   (HwReg_layerEnable_val16_c_empty_n,
    HwReg_layerEnable_val16_c_full_n,
    hwReg_6_val_dout,
    push,
    out,
    ap_clk,
    full_n_reg_0,
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read);
  output HwReg_layerEnable_val16_c_empty_n;
  output HwReg_layerEnable_val16_c_full_n;
  output [0:0]hwReg_6_val_dout;
  input push;
  input [0:0]out;
  input ap_clk;
  input full_n_reg_0;
  input v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  input v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;

  wire HwReg_layerEnable_val16_c_empty_n;
  wire HwReg_layerEnable_val16_c_full_n;
  wire [2:0]HwReg_layerEnable_val16_c_num_data_valid;
  wire [0:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[0]_i_2__36_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__54_n_9;
  wire full_n_i_1__50_n_9;
  wire full_n_reg_0;
  wire [0:0]hwReg_6_val_dout;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire [0:0]out;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;

  main_design_v_mix_0_0_fifo_w3_d2_S_ShiftReg U_main_design_v_mix_0_0_fifo_w3_d2_S_ShiftReg
       (.\SRL_SIG_reg[1][2]_0 (HwReg_layerEnable_val16_c_full_n),
        .addr(addr),
        .ap_clk(ap_clk),
        .hwReg_6_val_dout(hwReg_6_val_dout),
        .out(out),
        .push(push),
        .v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  LUT6 #(
    .INIT(64'h87FFF7FF78000800)) 
    \addr[0]_i_1 
       (.I0(HwReg_layerEnable_val16_c_full_n),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerEnable_val16_c_empty_n),
        .I4(\addr[0]_i_2__36_n_9 ),
        .I5(addr),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__36 
       (.I0(HwReg_layerEnable_val16_c_num_data_valid[0]),
        .I1(HwReg_layerEnable_val16_c_num_data_valid[1]),
        .I2(HwReg_layerEnable_val16_c_num_data_valid[2]),
        .O(\addr[0]_i_2__36_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    empty_n_i_1__54
       (.I0(HwReg_layerEnable_val16_c_num_data_valid[0]),
        .I1(HwReg_layerEnable_val16_c_num_data_valid[1]),
        .I2(HwReg_layerEnable_val16_c_num_data_valid[2]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerEnable_val16_c_empty_n),
        .O(empty_n_i_1__54_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__54_n_9),
        .Q(HwReg_layerEnable_val16_c_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFF3FAAAAAA2A)) 
    full_n_i_1__50
       (.I0(p_6_in),
        .I1(p_9_in),
        .I2(HwReg_layerEnable_val16_c_num_data_valid[0]),
        .I3(HwReg_layerEnable_val16_c_num_data_valid[1]),
        .I4(HwReg_layerEnable_val16_c_num_data_valid[2]),
        .I5(HwReg_layerEnable_val16_c_full_n),
        .O(full_n_i_1__50_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__50_n_9),
        .Q(HwReg_layerEnable_val16_c_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerEnable_val16_c_full_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerEnable_val16_c_empty_n),
        .I4(HwReg_layerEnable_val16_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hD5BFBFBF2A404040)) 
    \mOutPtr[1]_i_1 
       (.I0(HwReg_layerEnable_val16_c_num_data_valid[0]),
        .I1(HwReg_layerEnable_val16_c_empty_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerEnable_val16_c_full_n),
        .I4(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I5(HwReg_layerEnable_val16_c_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(HwReg_layerEnable_val16_c_num_data_valid[1]),
        .I1(HwReg_layerEnable_val16_c_num_data_valid[0]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(HwReg_layerEnable_val16_c_num_data_valid[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_2__15 
       (.I0(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I1(HwReg_layerEnable_val16_c_empty_n),
        .I2(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I3(HwReg_layerEnable_val16_c_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \mOutPtr[2]_i_3__15 
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerEnable_val16_c_full_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerEnable_val16_c_empty_n),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(HwReg_layerEnable_val16_c_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(HwReg_layerEnable_val16_c_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(HwReg_layerEnable_val16_c_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_fifo_w3_d2_S_ShiftReg
   (hwReg_6_val_dout,
    push,
    out,
    ap_clk,
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
    \SRL_SIG_reg[1][2]_0 ,
    addr);
  output [0:0]hwReg_6_val_dout;
  input push;
  input [0:0]out;
  input ap_clk;
  input v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  input \SRL_SIG_reg[1][2]_0 ;
  input [0:0]addr;

  wire \SRL_SIG[1][2]_i_1_n_9 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg_n_9_[0][2] ;
  wire \SRL_SIG_reg_n_9_[1][2] ;
  wire [0:0]addr;
  wire ap_clk;
  wire [0:0]hwReg_6_val_dout;
  wire [0:0]out;
  wire push;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;

  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][2]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][2] ),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][2] ),
        .O(\SRL_SIG[1][2]_i_1_n_9 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(out),
        .Q(\SRL_SIG_reg_n_9_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][2]_i_1_n_9 ),
        .Q(\SRL_SIG_reg_n_9_[1][2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_279[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[1][2] ),
        .I1(addr),
        .I2(\SRL_SIG_reg_n_9_[0][2] ),
        .O(hwReg_6_val_dout));
endmodule

module main_design_v_mix_0_0_fifo_w3_d7_S
   (HwReg_layerEnable_val16_c12_empty_n,
    full_n_reg_0,
    out,
    \mOutPtr_reg[3]_0 ,
    ap_clk,
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    HwReg_layerStartX_1_val17_c_full_n,
    HwReg_layerStartX_2_val18_c_full_n,
    HwReg_layerStartY_1_val19_c_full_n,
    \SRL_SIG_reg[0][2] );
  output HwReg_layerEnable_val16_c12_empty_n;
  output full_n_reg_0;
  output [2:0]out;
  input \mOutPtr_reg[3]_0 ;
  input ap_clk;
  input v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input HwReg_layerStartX_1_val17_c_full_n;
  input HwReg_layerStartX_2_val18_c_full_n;
  input HwReg_layerStartY_1_val19_c_full_n;
  input [2:0]\SRL_SIG_reg[0][2] ;

  wire HwReg_layerEnable_val16_c12_empty_n;
  wire HwReg_layerEnable_val16_c12_full_n;
  wire [3:0]HwReg_layerEnable_val16_c12_num_data_valid;
  wire HwReg_layerStartX_1_val17_c_full_n;
  wire HwReg_layerStartX_2_val18_c_full_n;
  wire HwReg_layerStartY_1_val19_c_full_n;
  wire [2:0]\SRL_SIG_reg[0][2] ;
  wire [2:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[1]_i_1_n_9 ;
  wire \addr[2]_i_1_n_9 ;
  wire \addr[2]_i_3_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__50_n_9;
  wire empty_n_i_2__1_n_9;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire full_n_i_1__70_n_9;
  wire full_n_i_2__17_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__36_n_9 ;
  wire \mOutPtr[1]_i_1__36_n_9 ;
  wire \mOutPtr[2]_i_1__36_n_9 ;
  wire \mOutPtr[3]_i_1_n_9 ;
  wire \mOutPtr[3]_i_2_n_9 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [2:0]out;
  wire p_6_in;
  wire p_9_in;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(HwReg_layerEnable_val16_c12_full_n),
        .I1(HwReg_layerStartX_1_val17_c_full_n),
        .I2(HwReg_layerStartX_2_val18_c_full_n),
        .I3(HwReg_layerStartY_1_val19_c_full_n),
        .O(full_n_reg_0));
  main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg
       (.HwReg_layerEnable_val16_c12_full_n(HwReg_layerEnable_val16_c12_full_n),
        .\SRL_SIG_reg[0][2] (\SRL_SIG_reg[0][2] ),
        .addr(addr),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[2]_i_3_n_9 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(p_9_in),
        .I1(HwReg_layerEnable_val16_c12_empty_n),
        .I2(addr[0]),
        .I3(\addr[2]_i_3_n_9 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7FEAFFFF80150000)) 
    \addr[2]_i_1 
       (.I0(addr[1]),
        .I1(HwReg_layerEnable_val16_c12_empty_n),
        .I2(p_9_in),
        .I3(addr[0]),
        .I4(\addr[2]_i_3_n_9 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \addr[2]_i_2 
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerEnable_val16_c12_empty_n),
        .I2(HwReg_layerEnable_val16_c12_full_n),
        .I3(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \addr[2]_i_3 
       (.I0(p_6_in),
        .I1(HwReg_layerEnable_val16_c12_num_data_valid[3]),
        .I2(HwReg_layerEnable_val16_c12_num_data_valid[2]),
        .I3(empty_n_i_2__1_n_9),
        .I4(HwReg_layerEnable_val16_c12_empty_n),
        .I5(p_9_in),
        .O(\addr[2]_i_3_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr[0]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_9 ),
        .Q(addr[1]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_9 ),
        .Q(addr[2]),
        .R(\mOutPtr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    empty_n_i_1__50
       (.I0(HwReg_layerEnable_val16_c12_num_data_valid[3]),
        .I1(HwReg_layerEnable_val16_c12_num_data_valid[2]),
        .I2(empty_n_i_2__1_n_9),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerEnable_val16_c12_empty_n),
        .O(empty_n_i_1__50_n_9));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__1
       (.I0(HwReg_layerEnable_val16_c12_num_data_valid[1]),
        .I1(HwReg_layerEnable_val16_c12_num_data_valid[0]),
        .O(empty_n_i_2__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    empty_n_i_3
       (.I0(HwReg_layerEnable_val16_c12_full_n),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I2(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I3(HwReg_layerEnable_val16_c12_empty_n),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__50_n_9),
        .Q(HwReg_layerEnable_val16_c12_empty_n),
        .R(\mOutPtr_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hF800)) 
    full_n_i_1__70
       (.I0(HwReg_layerEnable_val16_c12_empty_n),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(HwReg_layerEnable_val16_c12_full_n),
        .I3(full_n_i_2__17_n_9),
        .O(full_n_i_1__70_n_9));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    full_n_i_2__17
       (.I0(HwReg_layerEnable_val16_c12_num_data_valid[2]),
        .I1(HwReg_layerEnable_val16_c12_num_data_valid[3]),
        .I2(p_9_in),
        .I3(HwReg_layerEnable_val16_c12_num_data_valid[0]),
        .I4(HwReg_layerEnable_val16_c12_num_data_valid[1]),
        .O(full_n_i_2__17_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__70_n_9),
        .Q(HwReg_layerEnable_val16_c12_full_n),
        .S(\mOutPtr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__36 
       (.I0(HwReg_layerEnable_val16_c12_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__36_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__36 
       (.I0(HwReg_layerEnable_val16_c12_num_data_valid[1]),
        .I1(HwReg_layerEnable_val16_c12_num_data_valid[0]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__36_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__36 
       (.I0(HwReg_layerEnable_val16_c12_num_data_valid[2]),
        .I1(HwReg_layerEnable_val16_c12_num_data_valid[1]),
        .I2(HwReg_layerEnable_val16_c12_num_data_valid[0]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_1__36_n_9 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1 
       (.I0(HwReg_layerEnable_val16_c12_empty_n),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I3(HwReg_layerEnable_val16_c12_full_n),
        .O(\mOutPtr[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2 
       (.I0(HwReg_layerEnable_val16_c12_num_data_valid[3]),
        .I1(HwReg_layerEnable_val16_c12_num_data_valid[1]),
        .I2(HwReg_layerEnable_val16_c12_num_data_valid[0]),
        .I3(p_9_in),
        .I4(HwReg_layerEnable_val16_c12_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_9 ),
        .D(\mOutPtr[0]_i_1__36_n_9 ),
        .Q(HwReg_layerEnable_val16_c12_num_data_valid[0]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_9 ),
        .D(\mOutPtr[1]_i_1__36_n_9 ),
        .Q(HwReg_layerEnable_val16_c12_num_data_valid[1]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_9 ),
        .D(\mOutPtr[2]_i_1__36_n_9 ),
        .Q(HwReg_layerEnable_val16_c12_num_data_valid[2]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_9 ),
        .D(\mOutPtr[3]_i_2_n_9 ),
        .Q(HwReg_layerEnable_val16_c12_num_data_valid[3]),
        .R(\mOutPtr_reg[3]_0 ));
endmodule

module main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg
   (out,
    HwReg_layerEnable_val16_c12_full_n,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \SRL_SIG_reg[0][2] ,
    addr,
    ap_clk);
  output [2:0]out;
  input HwReg_layerEnable_val16_c12_full_n;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [2:0]\SRL_SIG_reg[0][2] ;
  input [2:0]addr;
  input ap_clk;

  wire HwReg_layerEnable_val16_c12_full_n;
  wire [2:0]\SRL_SIG_reg[0][2] ;
  wire [2:0]addr;
  wire ap_clk;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire [2:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][2] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__2 
       (.I0(HwReg_layerEnable_val16_c12_full_n),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(push));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][2] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][2] [2]),
        .Q(out[2]));
endmodule

module main_design_v_mix_0_0_fifo_w8_d7_S
   (HwReg_layerScaleFactor_1_val25_c_empty_n,
    HwReg_layerScaleFactor_1_val25_c_full_n,
    D,
    \HwReg_layerScaleFactor_reg_1161_reg[6] ,
    \HwReg_layerScaleFactor_reg_1161_reg[6]_0 ,
    out,
    \HwReg_layerScaleFactor_reg_1161_reg[1] ,
    \HwReg_layerScaleFactor_reg_1161_reg[3] ,
    \HwReg_layerScaleFactor_reg_1161_reg[2] ,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    \shl_ln449_reg_320_reg[8] ,
    \shl_ln449_reg_320_reg[13] ,
    \shl_ln449_reg_320_reg[11] ,
    \shl_ln449_reg_320_reg[10] ,
    \shl_ln449_reg_320_reg[12] ,
    \shl_ln449_reg_320_reg[14] ,
    \shl_ln449_reg_320_reg[13]_0 ,
    \shl_ln449_reg_320_reg[15] ,
    \shl_ln449_reg_320_reg[15]_0 ,
    \shl_ln449_reg_320[15]_i_4 ,
    \shl_ln450_reg_325_reg[8] ,
    \shl_ln450_reg_325_reg[13] ,
    \shl_ln450_reg_325_reg[11] ,
    \shl_ln450_reg_325_reg[10] ,
    \shl_ln450_reg_325_reg[12] ,
    \shl_ln450_reg_325_reg[14] ,
    \shl_ln450_reg_325_reg[13]_0 ,
    \shl_ln450_reg_325_reg[15] ,
    \shl_ln450_reg_325_reg[15]_0 ,
    HwReg_layerWidth_1_val_c_dout,
    \shl_ln449_reg_320_reg[2] ,
    \shl_ln449_reg_320_reg[6] ,
    \shl_ln449_reg_320_reg[7] ,
    \shl_ln449_reg_320_reg[7]_0 ,
    \shl_ln450_reg_325_reg[2] ,
    \shl_ln450_reg_325_reg[6] ,
    \shl_ln450_reg_325_reg[7] ,
    \shl_ln450_reg_325_reg[7]_0 ,
    \shl_ln449_reg_320[15]_i_12 ,
    Q,
    \shl_ln449_reg_320[15]_i_12_0 ,
    \shl_ln450_reg_325[15]_i_14 ,
    \shl_ln450_reg_325[15]_i_14_0 ,
    \shl_ln450_reg_325[15]_i_14_1 ,
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \shl_ln450_reg_325[15]_i_2 );
  output HwReg_layerScaleFactor_1_val25_c_empty_n;
  output HwReg_layerScaleFactor_1_val25_c_full_n;
  output [10:0]D;
  output \HwReg_layerScaleFactor_reg_1161_reg[6] ;
  output \HwReg_layerScaleFactor_reg_1161_reg[6]_0 ;
  output [2:0]out;
  output [10:0]\HwReg_layerScaleFactor_reg_1161_reg[1] ;
  output \HwReg_layerScaleFactor_reg_1161_reg[3] ;
  output \HwReg_layerScaleFactor_reg_1161_reg[2] ;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input \shl_ln449_reg_320_reg[8] ;
  input \shl_ln449_reg_320_reg[13] ;
  input \shl_ln449_reg_320_reg[11] ;
  input \shl_ln449_reg_320_reg[10] ;
  input \shl_ln449_reg_320_reg[12] ;
  input \shl_ln449_reg_320_reg[14] ;
  input \shl_ln449_reg_320_reg[13]_0 ;
  input \shl_ln449_reg_320_reg[15] ;
  input \shl_ln449_reg_320_reg[15]_0 ;
  input [5:0]\shl_ln449_reg_320[15]_i_4 ;
  input \shl_ln450_reg_325_reg[8] ;
  input \shl_ln450_reg_325_reg[13] ;
  input \shl_ln450_reg_325_reg[11] ;
  input \shl_ln450_reg_325_reg[10] ;
  input \shl_ln450_reg_325_reg[12] ;
  input \shl_ln450_reg_325_reg[14] ;
  input \shl_ln450_reg_325_reg[13]_0 ;
  input \shl_ln450_reg_325_reg[15] ;
  input \shl_ln450_reg_325_reg[15]_0 ;
  input [5:0]HwReg_layerWidth_1_val_c_dout;
  input \shl_ln449_reg_320_reg[2] ;
  input \shl_ln449_reg_320_reg[6] ;
  input \shl_ln449_reg_320_reg[7] ;
  input \shl_ln449_reg_320_reg[7]_0 ;
  input \shl_ln450_reg_325_reg[2] ;
  input \shl_ln450_reg_325_reg[6] ;
  input \shl_ln450_reg_325_reg[7] ;
  input \shl_ln450_reg_325_reg[7]_0 ;
  input \shl_ln449_reg_320[15]_i_12 ;
  input [0:0]Q;
  input [0:0]\shl_ln449_reg_320[15]_i_12_0 ;
  input \shl_ln450_reg_325[15]_i_14 ;
  input [0:0]\shl_ln450_reg_325[15]_i_14_0 ;
  input [0:0]\shl_ln450_reg_325[15]_i_14_1 ;
  input v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [7:0]\shl_ln450_reg_325[15]_i_2 ;

  wire [10:0]D;
  wire HwReg_layerScaleFactor_1_val25_c_empty_n;
  wire HwReg_layerScaleFactor_1_val25_c_full_n;
  wire [3:0]HwReg_layerScaleFactor_1_val25_c_num_data_valid;
  wire [10:0]\HwReg_layerScaleFactor_reg_1161_reg[1] ;
  wire \HwReg_layerScaleFactor_reg_1161_reg[2] ;
  wire \HwReg_layerScaleFactor_reg_1161_reg[3] ;
  wire \HwReg_layerScaleFactor_reg_1161_reg[6] ;
  wire \HwReg_layerScaleFactor_reg_1161_reg[6]_0 ;
  wire [5:0]HwReg_layerWidth_1_val_c_dout;
  wire [0:0]Q;
  wire [2:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[1]_i_1_n_9 ;
  wire \addr[2]_i_1_n_9 ;
  wire \addr[2]_i_3__2_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__53_n_9;
  wire empty_n_i_2__6_n_9;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire full_n_i_1__68_n_9;
  wire full_n_i_2__20_n_9;
  wire \mOutPtr[0]_i_1__41_n_9 ;
  wire \mOutPtr[1]_i_1__39_n_9 ;
  wire \mOutPtr[2]_i_1__39_n_9 ;
  wire \mOutPtr[3]_i_1__2_n_9 ;
  wire \mOutPtr[3]_i_2__2_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [2:0]out;
  wire p_6_in;
  wire p_9_in;
  wire \shl_ln449_reg_320[15]_i_12 ;
  wire [0:0]\shl_ln449_reg_320[15]_i_12_0 ;
  wire [5:0]\shl_ln449_reg_320[15]_i_4 ;
  wire \shl_ln449_reg_320_reg[10] ;
  wire \shl_ln449_reg_320_reg[11] ;
  wire \shl_ln449_reg_320_reg[12] ;
  wire \shl_ln449_reg_320_reg[13] ;
  wire \shl_ln449_reg_320_reg[13]_0 ;
  wire \shl_ln449_reg_320_reg[14] ;
  wire \shl_ln449_reg_320_reg[15] ;
  wire \shl_ln449_reg_320_reg[15]_0 ;
  wire \shl_ln449_reg_320_reg[2] ;
  wire \shl_ln449_reg_320_reg[6] ;
  wire \shl_ln449_reg_320_reg[7] ;
  wire \shl_ln449_reg_320_reg[7]_0 ;
  wire \shl_ln449_reg_320_reg[8] ;
  wire \shl_ln450_reg_325[15]_i_14 ;
  wire [0:0]\shl_ln450_reg_325[15]_i_14_0 ;
  wire [0:0]\shl_ln450_reg_325[15]_i_14_1 ;
  wire [7:0]\shl_ln450_reg_325[15]_i_2 ;
  wire \shl_ln450_reg_325_reg[10] ;
  wire \shl_ln450_reg_325_reg[11] ;
  wire \shl_ln450_reg_325_reg[12] ;
  wire \shl_ln450_reg_325_reg[13] ;
  wire \shl_ln450_reg_325_reg[13]_0 ;
  wire \shl_ln450_reg_325_reg[14] ;
  wire \shl_ln450_reg_325_reg[15] ;
  wire \shl_ln450_reg_325_reg[15]_0 ;
  wire \shl_ln450_reg_325_reg[2] ;
  wire \shl_ln450_reg_325_reg[6] ;
  wire \shl_ln450_reg_325_reg[7] ;
  wire \shl_ln450_reg_325_reg[7]_0 ;
  wire \shl_ln450_reg_325_reg[8] ;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;

  main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg
       (.D(D),
        .\HwReg_layerScaleFactor_reg_1161_reg[1] (\HwReg_layerScaleFactor_reg_1161_reg[1] ),
        .\HwReg_layerScaleFactor_reg_1161_reg[2] (\HwReg_layerScaleFactor_reg_1161_reg[2] ),
        .\HwReg_layerScaleFactor_reg_1161_reg[3] (\HwReg_layerScaleFactor_reg_1161_reg[3] ),
        .\HwReg_layerScaleFactor_reg_1161_reg[6] (\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .\HwReg_layerScaleFactor_reg_1161_reg[6]_0 (\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .HwReg_layerWidth_1_val_c_dout(HwReg_layerWidth_1_val_c_dout),
        .Q(Q),
        .\SRL_SIG_reg[6][7]_srl7_0 (HwReg_layerScaleFactor_1_val25_c_full_n),
        .addr(addr),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .out(out),
        .\shl_ln449_reg_320[15]_i_12_0 (\shl_ln449_reg_320[15]_i_12 ),
        .\shl_ln449_reg_320[15]_i_12_1 (\shl_ln449_reg_320[15]_i_12_0 ),
        .\shl_ln449_reg_320[15]_i_4_0 (\shl_ln449_reg_320[15]_i_4 ),
        .\shl_ln449_reg_320_reg[10] (\shl_ln449_reg_320_reg[10] ),
        .\shl_ln449_reg_320_reg[11] (\shl_ln449_reg_320_reg[11] ),
        .\shl_ln449_reg_320_reg[12] (\shl_ln449_reg_320_reg[12] ),
        .\shl_ln449_reg_320_reg[13] (\shl_ln449_reg_320_reg[13] ),
        .\shl_ln449_reg_320_reg[13]_0 (\shl_ln449_reg_320_reg[13]_0 ),
        .\shl_ln449_reg_320_reg[14] (\shl_ln449_reg_320_reg[14] ),
        .\shl_ln449_reg_320_reg[15] (\shl_ln449_reg_320_reg[15] ),
        .\shl_ln449_reg_320_reg[15]_0 (\shl_ln449_reg_320_reg[15]_0 ),
        .\shl_ln449_reg_320_reg[2] (\shl_ln449_reg_320_reg[2] ),
        .\shl_ln449_reg_320_reg[6] (\shl_ln449_reg_320_reg[6] ),
        .\shl_ln449_reg_320_reg[7] (\shl_ln449_reg_320_reg[7] ),
        .\shl_ln449_reg_320_reg[7]_0 (\shl_ln449_reg_320_reg[7]_0 ),
        .\shl_ln449_reg_320_reg[8] (\shl_ln449_reg_320_reg[8] ),
        .\shl_ln450_reg_325[15]_i_14_0 (\shl_ln450_reg_325[15]_i_14 ),
        .\shl_ln450_reg_325[15]_i_14_1 (\shl_ln450_reg_325[15]_i_14_0 ),
        .\shl_ln450_reg_325[15]_i_14_2 (\shl_ln450_reg_325[15]_i_14_1 ),
        .\shl_ln450_reg_325[15]_i_2_0 (\shl_ln450_reg_325[15]_i_2 ),
        .\shl_ln450_reg_325_reg[10] (\shl_ln450_reg_325_reg[10] ),
        .\shl_ln450_reg_325_reg[11] (\shl_ln450_reg_325_reg[11] ),
        .\shl_ln450_reg_325_reg[12] (\shl_ln450_reg_325_reg[12] ),
        .\shl_ln450_reg_325_reg[13] (\shl_ln450_reg_325_reg[13] ),
        .\shl_ln450_reg_325_reg[13]_0 (\shl_ln450_reg_325_reg[13]_0 ),
        .\shl_ln450_reg_325_reg[14] (\shl_ln450_reg_325_reg[14] ),
        .\shl_ln450_reg_325_reg[15] (\shl_ln450_reg_325_reg[15] ),
        .\shl_ln450_reg_325_reg[15]_0 (\shl_ln450_reg_325_reg[15]_0 ),
        .\shl_ln450_reg_325_reg[2] (\shl_ln450_reg_325_reg[2] ),
        .\shl_ln450_reg_325_reg[6] (\shl_ln450_reg_325_reg[6] ),
        .\shl_ln450_reg_325_reg[7] (\shl_ln450_reg_325_reg[7] ),
        .\shl_ln450_reg_325_reg[7]_0 (\shl_ln450_reg_325_reg[7]_0 ),
        .\shl_ln450_reg_325_reg[8] (\shl_ln450_reg_325_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[2]_i_3__2_n_9 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(p_9_in),
        .I1(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .I2(addr[0]),
        .I3(\addr[2]_i_3__2_n_9 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7FEAFFFF80150000)) 
    \addr[2]_i_1 
       (.I0(addr[1]),
        .I1(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .I2(p_9_in),
        .I3(addr[0]),
        .I4(\addr[2]_i_3__2_n_9 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \addr[2]_i_2__2 
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .I2(HwReg_layerScaleFactor_1_val25_c_full_n),
        .I3(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \addr[2]_i_3__2 
       (.I0(p_6_in),
        .I1(HwReg_layerScaleFactor_1_val25_c_num_data_valid[3]),
        .I2(HwReg_layerScaleFactor_1_val25_c_num_data_valid[2]),
        .I3(empty_n_i_2__6_n_9),
        .I4(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .I5(p_9_in),
        .O(\addr[2]_i_3__2_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_9 ),
        .Q(addr[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_9 ),
        .Q(addr[2]),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    empty_n_i_1__53
       (.I0(HwReg_layerScaleFactor_1_val25_c_num_data_valid[3]),
        .I1(HwReg_layerScaleFactor_1_val25_c_num_data_valid[2]),
        .I2(empty_n_i_2__6_n_9),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .O(empty_n_i_1__53_n_9));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__6
       (.I0(HwReg_layerScaleFactor_1_val25_c_num_data_valid[1]),
        .I1(HwReg_layerScaleFactor_1_val25_c_num_data_valid[0]),
        .O(empty_n_i_2__6_n_9));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    empty_n_i_3__2
       (.I0(HwReg_layerScaleFactor_1_val25_c_full_n),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I2(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I3(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__53_n_9),
        .Q(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .R(\mOutPtr_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF800)) 
    full_n_i_1__68
       (.I0(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(HwReg_layerScaleFactor_1_val25_c_full_n),
        .I3(full_n_i_2__20_n_9),
        .O(full_n_i_1__68_n_9));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    full_n_i_2__20
       (.I0(HwReg_layerScaleFactor_1_val25_c_num_data_valid[2]),
        .I1(HwReg_layerScaleFactor_1_val25_c_num_data_valid[3]),
        .I2(p_9_in),
        .I3(HwReg_layerScaleFactor_1_val25_c_num_data_valid[0]),
        .I4(HwReg_layerScaleFactor_1_val25_c_num_data_valid[1]),
        .O(full_n_i_2__20_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__68_n_9),
        .Q(HwReg_layerScaleFactor_1_val25_c_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__41 
       (.I0(HwReg_layerScaleFactor_1_val25_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__41_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__39 
       (.I0(HwReg_layerScaleFactor_1_val25_c_num_data_valid[1]),
        .I1(HwReg_layerScaleFactor_1_val25_c_num_data_valid[0]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__39_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__39 
       (.I0(HwReg_layerScaleFactor_1_val25_c_num_data_valid[2]),
        .I1(HwReg_layerScaleFactor_1_val25_c_num_data_valid[1]),
        .I2(HwReg_layerScaleFactor_1_val25_c_num_data_valid[0]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_1__39_n_9 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .I1(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I2(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I3(HwReg_layerScaleFactor_1_val25_c_full_n),
        .O(\mOutPtr[3]_i_1__2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__2 
       (.I0(HwReg_layerScaleFactor_1_val25_c_num_data_valid[3]),
        .I1(HwReg_layerScaleFactor_1_val25_c_num_data_valid[1]),
        .I2(HwReg_layerScaleFactor_1_val25_c_num_data_valid[0]),
        .I3(p_9_in),
        .I4(HwReg_layerScaleFactor_1_val25_c_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2__2_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(\mOutPtr[0]_i_1__41_n_9 ),
        .Q(HwReg_layerScaleFactor_1_val25_c_num_data_valid[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(\mOutPtr[1]_i_1__39_n_9 ),
        .Q(HwReg_layerScaleFactor_1_val25_c_num_data_valid[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(\mOutPtr[2]_i_1__39_n_9 ),
        .Q(HwReg_layerScaleFactor_1_val25_c_num_data_valid[2]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(\mOutPtr[3]_i_2__2_n_9 ),
        .Q(HwReg_layerScaleFactor_1_val25_c_num_data_valid[3]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

module main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg
   (D,
    \HwReg_layerScaleFactor_reg_1161_reg[6] ,
    \HwReg_layerScaleFactor_reg_1161_reg[6]_0 ,
    out,
    \HwReg_layerScaleFactor_reg_1161_reg[1] ,
    \HwReg_layerScaleFactor_reg_1161_reg[3] ,
    \HwReg_layerScaleFactor_reg_1161_reg[2] ,
    \shl_ln449_reg_320_reg[8] ,
    \shl_ln449_reg_320_reg[13] ,
    \shl_ln449_reg_320_reg[11] ,
    \shl_ln449_reg_320_reg[10] ,
    \shl_ln449_reg_320_reg[12] ,
    \shl_ln449_reg_320_reg[14] ,
    \shl_ln449_reg_320_reg[13]_0 ,
    \shl_ln449_reg_320_reg[15] ,
    \shl_ln449_reg_320_reg[15]_0 ,
    \shl_ln449_reg_320[15]_i_4_0 ,
    \shl_ln450_reg_325_reg[8] ,
    \shl_ln450_reg_325_reg[13] ,
    \shl_ln450_reg_325_reg[11] ,
    \shl_ln450_reg_325_reg[10] ,
    \shl_ln450_reg_325_reg[12] ,
    \shl_ln450_reg_325_reg[14] ,
    \shl_ln450_reg_325_reg[13]_0 ,
    \shl_ln450_reg_325_reg[15] ,
    \shl_ln450_reg_325_reg[15]_0 ,
    HwReg_layerWidth_1_val_c_dout,
    \shl_ln449_reg_320_reg[2] ,
    \shl_ln449_reg_320_reg[6] ,
    \shl_ln449_reg_320_reg[7] ,
    \shl_ln449_reg_320_reg[7]_0 ,
    \shl_ln450_reg_325_reg[2] ,
    \shl_ln450_reg_325_reg[6] ,
    \shl_ln450_reg_325_reg[7] ,
    \shl_ln450_reg_325_reg[7]_0 ,
    \shl_ln449_reg_320[15]_i_12_0 ,
    Q,
    \shl_ln449_reg_320[15]_i_12_1 ,
    \shl_ln450_reg_325[15]_i_14_0 ,
    \shl_ln450_reg_325[15]_i_14_1 ,
    \shl_ln450_reg_325[15]_i_14_2 ,
    \SRL_SIG_reg[6][7]_srl7_0 ,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \shl_ln450_reg_325[15]_i_2_0 ,
    addr,
    ap_clk);
  output [10:0]D;
  output \HwReg_layerScaleFactor_reg_1161_reg[6] ;
  output \HwReg_layerScaleFactor_reg_1161_reg[6]_0 ;
  output [2:0]out;
  output [10:0]\HwReg_layerScaleFactor_reg_1161_reg[1] ;
  output \HwReg_layerScaleFactor_reg_1161_reg[3] ;
  output \HwReg_layerScaleFactor_reg_1161_reg[2] ;
  input \shl_ln449_reg_320_reg[8] ;
  input \shl_ln449_reg_320_reg[13] ;
  input \shl_ln449_reg_320_reg[11] ;
  input \shl_ln449_reg_320_reg[10] ;
  input \shl_ln449_reg_320_reg[12] ;
  input \shl_ln449_reg_320_reg[14] ;
  input \shl_ln449_reg_320_reg[13]_0 ;
  input \shl_ln449_reg_320_reg[15] ;
  input \shl_ln449_reg_320_reg[15]_0 ;
  input [5:0]\shl_ln449_reg_320[15]_i_4_0 ;
  input \shl_ln450_reg_325_reg[8] ;
  input \shl_ln450_reg_325_reg[13] ;
  input \shl_ln450_reg_325_reg[11] ;
  input \shl_ln450_reg_325_reg[10] ;
  input \shl_ln450_reg_325_reg[12] ;
  input \shl_ln450_reg_325_reg[14] ;
  input \shl_ln450_reg_325_reg[13]_0 ;
  input \shl_ln450_reg_325_reg[15] ;
  input \shl_ln450_reg_325_reg[15]_0 ;
  input [5:0]HwReg_layerWidth_1_val_c_dout;
  input \shl_ln449_reg_320_reg[2] ;
  input \shl_ln449_reg_320_reg[6] ;
  input \shl_ln449_reg_320_reg[7] ;
  input \shl_ln449_reg_320_reg[7]_0 ;
  input \shl_ln450_reg_325_reg[2] ;
  input \shl_ln450_reg_325_reg[6] ;
  input \shl_ln450_reg_325_reg[7] ;
  input \shl_ln450_reg_325_reg[7]_0 ;
  input \shl_ln449_reg_320[15]_i_12_0 ;
  input [0:0]Q;
  input [0:0]\shl_ln449_reg_320[15]_i_12_1 ;
  input \shl_ln450_reg_325[15]_i_14_0 ;
  input [0:0]\shl_ln450_reg_325[15]_i_14_1 ;
  input [0:0]\shl_ln450_reg_325[15]_i_14_2 ;
  input \SRL_SIG_reg[6][7]_srl7_0 ;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [7:0]\shl_ln450_reg_325[15]_i_2_0 ;
  input [2:0]addr;
  input ap_clk;

  wire [10:0]D;
  wire [7:0]HwReg_layerScaleFactor_1_val25_c_dout;
  wire [10:0]\HwReg_layerScaleFactor_reg_1161_reg[1] ;
  wire \HwReg_layerScaleFactor_reg_1161_reg[2] ;
  wire \HwReg_layerScaleFactor_reg_1161_reg[3] ;
  wire \HwReg_layerScaleFactor_reg_1161_reg[6] ;
  wire \HwReg_layerScaleFactor_reg_1161_reg[6]_0 ;
  wire [5:0]HwReg_layerWidth_1_val_c_dout;
  wire [0:0]Q;
  wire \SRL_SIG_reg[6][7]_srl7_0 ;
  wire [2:0]addr;
  wire ap_clk;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire [2:0]out;
  wire push;
  wire \shl_ln449_reg_320[11]_i_3_n_9 ;
  wire \shl_ln449_reg_320[12]_i_3_n_9 ;
  wire \shl_ln449_reg_320[13]_i_3_n_9 ;
  wire \shl_ln449_reg_320[15]_i_12_0 ;
  wire [0:0]\shl_ln449_reg_320[15]_i_12_1 ;
  wire \shl_ln449_reg_320[15]_i_12_n_9 ;
  wire \shl_ln449_reg_320[15]_i_15_n_9 ;
  wire [5:0]\shl_ln449_reg_320[15]_i_4_0 ;
  wire \shl_ln449_reg_320[15]_i_4_n_9 ;
  wire \shl_ln449_reg_320[7]_i_2_n_9 ;
  wire \shl_ln449_reg_320[8]_i_2_n_9 ;
  wire \shl_ln449_reg_320_reg[10] ;
  wire \shl_ln449_reg_320_reg[11] ;
  wire \shl_ln449_reg_320_reg[12] ;
  wire \shl_ln449_reg_320_reg[13] ;
  wire \shl_ln449_reg_320_reg[13]_0 ;
  wire \shl_ln449_reg_320_reg[14] ;
  wire \shl_ln449_reg_320_reg[15] ;
  wire \shl_ln449_reg_320_reg[15]_0 ;
  wire \shl_ln449_reg_320_reg[2] ;
  wire \shl_ln449_reg_320_reg[6] ;
  wire \shl_ln449_reg_320_reg[7] ;
  wire \shl_ln449_reg_320_reg[7]_0 ;
  wire \shl_ln449_reg_320_reg[8] ;
  wire \shl_ln450_reg_325[11]_i_3_n_9 ;
  wire \shl_ln450_reg_325[12]_i_3_n_9 ;
  wire \shl_ln450_reg_325[13]_i_3_n_9 ;
  wire \shl_ln450_reg_325[15]_i_14_0 ;
  wire [0:0]\shl_ln450_reg_325[15]_i_14_1 ;
  wire [0:0]\shl_ln450_reg_325[15]_i_14_2 ;
  wire \shl_ln450_reg_325[15]_i_14_n_9 ;
  wire \shl_ln450_reg_325[15]_i_17_n_9 ;
  wire [7:0]\shl_ln450_reg_325[15]_i_2_0 ;
  wire \shl_ln450_reg_325[15]_i_5_n_9 ;
  wire \shl_ln450_reg_325[7]_i_2_n_9 ;
  wire \shl_ln450_reg_325[8]_i_2_n_9 ;
  wire \shl_ln450_reg_325_reg[10] ;
  wire \shl_ln450_reg_325_reg[11] ;
  wire \shl_ln450_reg_325_reg[12] ;
  wire \shl_ln450_reg_325_reg[13] ;
  wire \shl_ln450_reg_325_reg[13]_0 ;
  wire \shl_ln450_reg_325_reg[14] ;
  wire \shl_ln450_reg_325_reg[15] ;
  wire \shl_ln450_reg_325_reg[15]_0 ;
  wire \shl_ln450_reg_325_reg[2] ;
  wire \shl_ln450_reg_325_reg[6] ;
  wire \shl_ln450_reg_325_reg[7] ;
  wire \shl_ln450_reg_325_reg[7]_0 ;
  wire \shl_ln450_reg_325_reg[8] ;

  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_325[15]_i_2_0 [0]),
        .Q(HwReg_layerScaleFactor_1_val25_c_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(\SRL_SIG_reg[6][7]_srl7_0 ),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(push));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_325[15]_i_2_0 [1]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_325[15]_i_2_0 [2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_325[15]_i_2_0 [3]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_325[15]_i_2_0 [4]),
        .Q(HwReg_layerScaleFactor_1_val25_c_dout[4]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_325[15]_i_2_0 [5]),
        .Q(HwReg_layerScaleFactor_1_val25_c_dout[5]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_325[15]_i_2_0 [6]),
        .Q(HwReg_layerScaleFactor_1_val25_c_dout[6]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_325[15]_i_2_0 [7]),
        .Q(HwReg_layerScaleFactor_1_val25_c_dout[7]));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \shl_ln449_reg_320[10]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln449_reg_320_reg[13] ),
        .I3(\shl_ln449_reg_320_reg[11] ),
        .I4(\shl_ln449_reg_320_reg[10] ),
        .I5(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln449_reg_320[11]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln449_reg_320_reg[12] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I4(\shl_ln449_reg_320_reg[11] ),
        .I5(\shl_ln449_reg_320[11]_i_3_n_9 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln449_reg_320[11]_i_3 
       (.I0(\shl_ln449_reg_320_reg[13] ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln449_reg_320_reg[14] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln449_reg_320[11]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln449_reg_320[12]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln449_reg_320_reg[13] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I4(\shl_ln449_reg_320_reg[12] ),
        .I5(\shl_ln449_reg_320[12]_i_3_n_9 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln449_reg_320[12]_i_3 
       (.I0(\shl_ln449_reg_320_reg[14] ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln449_reg_320_reg[13]_0 ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln449_reg_320[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln449_reg_320[13]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln449_reg_320_reg[14] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I4(\shl_ln449_reg_320_reg[13] ),
        .I5(\shl_ln449_reg_320[13]_i_3_n_9 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln449_reg_320[13]_i_3 
       (.I0(\shl_ln449_reg_320_reg[13]_0 ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln449_reg_320_reg[15] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln449_reg_320[13]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \shl_ln449_reg_320[14]_i_1 
       (.I0(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I1(\shl_ln449_reg_320[15]_i_4_n_9 ),
        .I2(\shl_ln449_reg_320_reg[15] ),
        .I3(\shl_ln449_reg_320_reg[14] ),
        .I4(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I5(out[0]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \shl_ln449_reg_320[15]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln449_reg_320_reg[15]_0 ),
        .I3(\shl_ln449_reg_320_reg[15] ),
        .I4(\shl_ln449_reg_320[15]_i_4_n_9 ),
        .I5(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFAEAAAAAAAEAA)) 
    \shl_ln449_reg_320[15]_i_12 
       (.I0(\shl_ln449_reg_320[15]_i_15_n_9 ),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\shl_ln449_reg_320[15]_i_4_0 [5]),
        .I4(out[0]),
        .I5(\shl_ln449_reg_320_reg[13]_0 ),
        .O(\shl_ln449_reg_320[15]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'h0101010000010000)) 
    \shl_ln449_reg_320[15]_i_15 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\shl_ln449_reg_320[15]_i_12_0 ),
        .I4(Q),
        .I5(\shl_ln449_reg_320[15]_i_12_1 ),
        .O(\shl_ln449_reg_320[15]_i_15_n_9 ));
  LUT6 #(
    .INIT(64'hBBBAAAAAAABAAAAA)) 
    \shl_ln449_reg_320[15]_i_4 
       (.I0(\shl_ln449_reg_320[15]_i_12_n_9 ),
        .I1(out[0]),
        .I2(\shl_ln449_reg_320[15]_i_4_0 [4]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\shl_ln449_reg_320[15]_i_4_0 [2]),
        .O(\shl_ln449_reg_320[15]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hF8008800)) 
    \shl_ln449_reg_320[1]_i_1 
       (.I0(\shl_ln449_reg_320[15]_i_4_0 [0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln449_reg_320[15]_i_4_0 [1]),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[3] ),
        .I4(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \shl_ln449_reg_320[2]_i_1 
       (.I0(\shl_ln449_reg_320[15]_i_4_0 [1]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[3] ),
        .I2(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I3(\shl_ln449_reg_320_reg[2] ),
        .I4(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_320[6]_i_1 
       (.I0(\shl_ln449_reg_320_reg[6] ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln449_reg_320[7]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_320[7]_i_1 
       (.I0(\shl_ln449_reg_320[7]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln449_reg_320[8]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \shl_ln449_reg_320[7]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\shl_ln449_reg_320[15]_i_4_0 [2]),
        .I4(\shl_ln449_reg_320[15]_i_4_0 [0]),
        .I5(\shl_ln449_reg_320_reg[7] ),
        .O(\shl_ln449_reg_320[7]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_320[8]_i_1 
       (.I0(\shl_ln449_reg_320[8]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln449_reg_320_reg[8] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \shl_ln449_reg_320[8]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\shl_ln449_reg_320[15]_i_4_0 [3]),
        .I4(\shl_ln449_reg_320[15]_i_4_0 [1]),
        .I5(\shl_ln449_reg_320_reg[7]_0 ),
        .O(\shl_ln449_reg_320[8]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \shl_ln450_reg_325[10]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln450_reg_325_reg[13] ),
        .I3(\shl_ln450_reg_325_reg[11] ),
        .I4(\shl_ln450_reg_325_reg[10] ),
        .I5(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln450_reg_325[11]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln450_reg_325_reg[12] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I4(\shl_ln450_reg_325_reg[11] ),
        .I5(\shl_ln450_reg_325[11]_i_3_n_9 ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [6]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln450_reg_325[11]_i_3 
       (.I0(\shl_ln450_reg_325_reg[13] ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln450_reg_325_reg[14] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln450_reg_325[11]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln450_reg_325[12]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln450_reg_325_reg[13] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I4(\shl_ln450_reg_325_reg[12] ),
        .I5(\shl_ln450_reg_325[12]_i_3_n_9 ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [7]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln450_reg_325[12]_i_3 
       (.I0(\shl_ln450_reg_325_reg[14] ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln450_reg_325_reg[13]_0 ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln450_reg_325[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln450_reg_325[13]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln450_reg_325_reg[14] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I4(\shl_ln450_reg_325_reg[13] ),
        .I5(\shl_ln450_reg_325[13]_i_3_n_9 ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [8]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln450_reg_325[13]_i_3 
       (.I0(\shl_ln450_reg_325_reg[13]_0 ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln450_reg_325_reg[15] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln450_reg_325[13]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \shl_ln450_reg_325[14]_i_1 
       (.I0(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I1(\shl_ln450_reg_325[15]_i_5_n_9 ),
        .I2(\shl_ln450_reg_325_reg[15] ),
        .I3(\shl_ln450_reg_325_reg[14] ),
        .I4(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I5(out[0]),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [9]));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \shl_ln450_reg_325[15]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .I2(\shl_ln450_reg_325_reg[15]_0 ),
        .I3(\shl_ln450_reg_325_reg[15] ),
        .I4(\shl_ln450_reg_325[15]_i_5_n_9 ),
        .I5(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [10]));
  LUT6 #(
    .INIT(64'hFFFFAEAAAAAAAEAA)) 
    \shl_ln450_reg_325[15]_i_14 
       (.I0(\shl_ln450_reg_325[15]_i_17_n_9 ),
        .I1(out[1]),
        .I2(out[2]),
        .I3(HwReg_layerWidth_1_val_c_dout[5]),
        .I4(out[0]),
        .I5(\shl_ln450_reg_325_reg[13]_0 ),
        .O(\shl_ln450_reg_325[15]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'h0101010000010000)) 
    \shl_ln450_reg_325[15]_i_17 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\shl_ln450_reg_325[15]_i_14_0 ),
        .I4(\shl_ln450_reg_325[15]_i_14_1 ),
        .I5(\shl_ln450_reg_325[15]_i_14_2 ),
        .O(\shl_ln450_reg_325[15]_i_17_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \shl_ln450_reg_325[15]_i_2 
       (.I0(HwReg_layerScaleFactor_1_val25_c_dout[6]),
        .I1(HwReg_layerScaleFactor_1_val25_c_dout[7]),
        .I2(HwReg_layerScaleFactor_1_val25_c_dout[4]),
        .I3(HwReg_layerScaleFactor_1_val25_c_dout[5]),
        .I4(HwReg_layerScaleFactor_1_val25_c_dout[0]),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBBAAAAAAABAAAAA)) 
    \shl_ln450_reg_325[15]_i_5 
       (.I0(\shl_ln450_reg_325[15]_i_14_n_9 ),
        .I1(out[0]),
        .I2(HwReg_layerWidth_1_val_c_dout[4]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(HwReg_layerWidth_1_val_c_dout[2]),
        .O(\shl_ln450_reg_325[15]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \shl_ln450_reg_325[15]_i_6 
       (.I0(HwReg_layerScaleFactor_1_val25_c_dout[6]),
        .I1(HwReg_layerScaleFactor_1_val25_c_dout[7]),
        .I2(HwReg_layerScaleFactor_1_val25_c_dout[4]),
        .I3(HwReg_layerScaleFactor_1_val25_c_dout[5]),
        .I4(HwReg_layerScaleFactor_1_val25_c_dout[0]),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[6] ));
  LUT5 #(
    .INIT(32'hF8008800)) 
    \shl_ln450_reg_325[1]_i_1 
       (.I0(HwReg_layerWidth_1_val_c_dout[0]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(HwReg_layerWidth_1_val_c_dout[1]),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[3] ),
        .I4(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [0]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \shl_ln450_reg_325[2]_i_1 
       (.I0(HwReg_layerWidth_1_val_c_dout[1]),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[3] ),
        .I2(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I3(\shl_ln450_reg_325_reg[2] ),
        .I4(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \shl_ln450_reg_325[2]_i_3 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \shl_ln450_reg_325[4]_i_3 
       (.I0(out[1]),
        .I1(out[2]),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_325[6]_i_1 
       (.I0(\shl_ln450_reg_325_reg[6] ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln450_reg_325[7]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_325[7]_i_1 
       (.I0(\shl_ln450_reg_325[7]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln450_reg_325[8]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \shl_ln450_reg_325[7]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(HwReg_layerWidth_1_val_c_dout[2]),
        .I4(HwReg_layerWidth_1_val_c_dout[0]),
        .I5(\shl_ln450_reg_325_reg[7] ),
        .O(\shl_ln450_reg_325[7]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_325[8]_i_1 
       (.I0(\shl_ln450_reg_325[8]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_reg_1161_reg[6] ),
        .I2(\shl_ln450_reg_325_reg[8] ),
        .I3(\HwReg_layerScaleFactor_reg_1161_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_reg_1161_reg[1] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \shl_ln450_reg_325[8]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(HwReg_layerWidth_1_val_c_dout[3]),
        .I4(HwReg_layerWidth_1_val_c_dout[1]),
        .I5(\shl_ln450_reg_325_reg[7]_0 ),
        .O(\shl_ln450_reg_325[8]_i_2_n_9 ));
endmodule

module main_design_v_mix_0_0_fifo_w8_d8_S
   (HwReg_layerScaleFactor_2_val26_c_empty_n,
    HwReg_layerScaleFactor_2_val26_c_full_n,
    D,
    \HwReg_layerScaleFactor_1_reg_1126_reg[6] ,
    \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ,
    out,
    \HwReg_layerScaleFactor_1_reg_1126_reg[1] ,
    \mOutPtr_reg[3]_0 ,
    ap_clk,
    \shl_ln449_reg_269_reg[8] ,
    \shl_ln449_reg_269_reg[13] ,
    \shl_ln449_reg_269_reg[11] ,
    \shl_ln449_reg_269_reg[10] ,
    \shl_ln449_reg_269_reg[12] ,
    \shl_ln449_reg_269_reg[14] ,
    \shl_ln449_reg_269_reg[13]_0 ,
    \shl_ln449_reg_269_reg[15] ,
    \shl_ln449_reg_269_reg[15]_0 ,
    \shl_ln449_reg_269[15]_i_4 ,
    \shl_ln450_reg_274_reg[8] ,
    \shl_ln450_reg_274_reg[13] ,
    \shl_ln450_reg_274_reg[11] ,
    \shl_ln450_reg_274_reg[10] ,
    \shl_ln450_reg_274_reg[12] ,
    \shl_ln450_reg_274_reg[14] ,
    \shl_ln450_reg_274_reg[13]_0 ,
    \shl_ln450_reg_274_reg[15] ,
    \shl_ln450_reg_274_reg[15]_0 ,
    \shl_ln450_reg_274[15]_i_5 ,
    \shl_ln449_reg_269_reg[4] ,
    \shl_ln449_reg_269_reg[6] ,
    \shl_ln450_reg_274_reg[4] ,
    \shl_ln450_reg_274_reg[6] ,
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \shl_ln450_reg_274[15]_i_2 );
  output HwReg_layerScaleFactor_2_val26_c_empty_n;
  output HwReg_layerScaleFactor_2_val26_c_full_n;
  output [13:0]D;
  output \HwReg_layerScaleFactor_1_reg_1126_reg[6] ;
  output \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ;
  output [2:0]out;
  output [13:0]\HwReg_layerScaleFactor_1_reg_1126_reg[1] ;
  input \mOutPtr_reg[3]_0 ;
  input ap_clk;
  input \shl_ln449_reg_269_reg[8] ;
  input \shl_ln449_reg_269_reg[13] ;
  input \shl_ln449_reg_269_reg[11] ;
  input \shl_ln449_reg_269_reg[10] ;
  input \shl_ln449_reg_269_reg[12] ;
  input \shl_ln449_reg_269_reg[14] ;
  input \shl_ln449_reg_269_reg[13]_0 ;
  input \shl_ln449_reg_269_reg[15] ;
  input \shl_ln449_reg_269_reg[15]_0 ;
  input [9:0]\shl_ln449_reg_269[15]_i_4 ;
  input \shl_ln450_reg_274_reg[8] ;
  input \shl_ln450_reg_274_reg[13] ;
  input \shl_ln450_reg_274_reg[11] ;
  input \shl_ln450_reg_274_reg[10] ;
  input \shl_ln450_reg_274_reg[12] ;
  input \shl_ln450_reg_274_reg[14] ;
  input \shl_ln450_reg_274_reg[13]_0 ;
  input \shl_ln450_reg_274_reg[15] ;
  input \shl_ln450_reg_274_reg[15]_0 ;
  input [9:0]\shl_ln450_reg_274[15]_i_5 ;
  input \shl_ln449_reg_269_reg[4] ;
  input \shl_ln449_reg_269_reg[6] ;
  input \shl_ln450_reg_274_reg[4] ;
  input \shl_ln450_reg_274_reg[6] ;
  input v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [7:0]\shl_ln450_reg_274[15]_i_2 ;

  wire [13:0]D;
  wire [13:0]\HwReg_layerScaleFactor_1_reg_1126_reg[1] ;
  wire \HwReg_layerScaleFactor_1_reg_1126_reg[6] ;
  wire \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ;
  wire HwReg_layerScaleFactor_2_val26_c_empty_n;
  wire HwReg_layerScaleFactor_2_val26_c_full_n;
  wire [3:0]HwReg_layerScaleFactor_2_val26_c_num_data_valid;
  wire [2:0]addr;
  wire \addr[0]_i_1_n_9 ;
  wire \addr[1]_i_1_n_9 ;
  wire \addr[2]_i_1_n_9 ;
  wire \addr[2]_i_3__5_n_9 ;
  wire ap_clk;
  wire empty_n_i_1__69_n_9;
  wire empty_n_i_2__7_n_9;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire full_n_i_1__69_n_9;
  wire full_n_i_2__24_n_9;
  wire \mOutPtr[0]_i_1__42_n_9 ;
  wire \mOutPtr[1]_i_1__43_n_9 ;
  wire \mOutPtr[2]_i_1__43_n_9 ;
  wire \mOutPtr[3]_i_1__6_n_9 ;
  wire \mOutPtr[3]_i_2__6_n_9 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [2:0]out;
  wire p_9_in;
  wire [9:0]\shl_ln449_reg_269[15]_i_4 ;
  wire \shl_ln449_reg_269_reg[10] ;
  wire \shl_ln449_reg_269_reg[11] ;
  wire \shl_ln449_reg_269_reg[12] ;
  wire \shl_ln449_reg_269_reg[13] ;
  wire \shl_ln449_reg_269_reg[13]_0 ;
  wire \shl_ln449_reg_269_reg[14] ;
  wire \shl_ln449_reg_269_reg[15] ;
  wire \shl_ln449_reg_269_reg[15]_0 ;
  wire \shl_ln449_reg_269_reg[4] ;
  wire \shl_ln449_reg_269_reg[6] ;
  wire \shl_ln449_reg_269_reg[8] ;
  wire [7:0]\shl_ln450_reg_274[15]_i_2 ;
  wire [9:0]\shl_ln450_reg_274[15]_i_5 ;
  wire \shl_ln450_reg_274_reg[10] ;
  wire \shl_ln450_reg_274_reg[11] ;
  wire \shl_ln450_reg_274_reg[12] ;
  wire \shl_ln450_reg_274_reg[13] ;
  wire \shl_ln450_reg_274_reg[13]_0 ;
  wire \shl_ln450_reg_274_reg[14] ;
  wire \shl_ln450_reg_274_reg[15] ;
  wire \shl_ln450_reg_274_reg[15]_0 ;
  wire \shl_ln450_reg_274_reg[4] ;
  wire \shl_ln450_reg_274_reg[6] ;
  wire \shl_ln450_reg_274_reg[8] ;
  wire v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;

  main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg
       (.D(D),
        .\HwReg_layerScaleFactor_1_reg_1126_reg[1] (\HwReg_layerScaleFactor_1_reg_1126_reg[1] ),
        .\HwReg_layerScaleFactor_1_reg_1126_reg[6] (\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 (\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .\SRL_SIG_reg[7][7]_srl8_0 (HwReg_layerScaleFactor_2_val26_c_full_n),
        .addr(addr),
        .ap_clk(ap_clk),
        .entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .out(out),
        .\shl_ln449_reg_269[15]_i_4_0 (\shl_ln449_reg_269[15]_i_4 ),
        .\shl_ln449_reg_269_reg[10] (\shl_ln449_reg_269_reg[10] ),
        .\shl_ln449_reg_269_reg[11] (\shl_ln449_reg_269_reg[11] ),
        .\shl_ln449_reg_269_reg[12] (\shl_ln449_reg_269_reg[12] ),
        .\shl_ln449_reg_269_reg[13] (\shl_ln449_reg_269_reg[13] ),
        .\shl_ln449_reg_269_reg[13]_0 (\shl_ln449_reg_269_reg[13]_0 ),
        .\shl_ln449_reg_269_reg[14] (\shl_ln449_reg_269_reg[14] ),
        .\shl_ln449_reg_269_reg[15] (\shl_ln449_reg_269_reg[15] ),
        .\shl_ln449_reg_269_reg[15]_0 (\shl_ln449_reg_269_reg[15]_0 ),
        .\shl_ln449_reg_269_reg[4] (\shl_ln449_reg_269_reg[4] ),
        .\shl_ln449_reg_269_reg[6] (\shl_ln449_reg_269_reg[6] ),
        .\shl_ln449_reg_269_reg[8] (\shl_ln449_reg_269_reg[8] ),
        .\shl_ln450_reg_274[15]_i_2_0 (\shl_ln450_reg_274[15]_i_2 ),
        .\shl_ln450_reg_274[15]_i_5_0 (\shl_ln450_reg_274[15]_i_5 ),
        .\shl_ln450_reg_274_reg[10] (\shl_ln450_reg_274_reg[10] ),
        .\shl_ln450_reg_274_reg[11] (\shl_ln450_reg_274_reg[11] ),
        .\shl_ln450_reg_274_reg[12] (\shl_ln450_reg_274_reg[12] ),
        .\shl_ln450_reg_274_reg[13] (\shl_ln450_reg_274_reg[13] ),
        .\shl_ln450_reg_274_reg[13]_0 (\shl_ln450_reg_274_reg[13]_0 ),
        .\shl_ln450_reg_274_reg[14] (\shl_ln450_reg_274_reg[14] ),
        .\shl_ln450_reg_274_reg[15] (\shl_ln450_reg_274_reg[15] ),
        .\shl_ln450_reg_274_reg[15]_0 (\shl_ln450_reg_274_reg[15]_0 ),
        .\shl_ln450_reg_274_reg[4] (\shl_ln450_reg_274_reg[4] ),
        .\shl_ln450_reg_274_reg[6] (\shl_ln450_reg_274_reg[6] ),
        .\shl_ln450_reg_274_reg[8] (\shl_ln450_reg_274_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr[0]_i_1 
       (.I0(\addr[2]_i_3__5_n_9 ),
        .I1(addr[0]),
        .O(\addr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT5 #(
    .INIT(32'h78FF8700)) 
    \addr[1]_i_1 
       (.I0(p_9_in),
        .I1(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .I2(addr[0]),
        .I3(\addr[2]_i_3__5_n_9 ),
        .I4(addr[1]),
        .O(\addr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7FEAFFFF80150000)) 
    \addr[2]_i_1 
       (.I0(addr[1]),
        .I1(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .I2(p_9_in),
        .I3(addr[0]),
        .I4(\addr[2]_i_3__5_n_9 ),
        .I5(addr[2]),
        .O(\addr[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \addr[2]_i_2__5 
       (.I0(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I1(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .I2(HwReg_layerScaleFactor_2_val26_c_full_n),
        .I3(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'h0C808080)) 
    \addr[2]_i_3__5 
       (.I0(empty_n_i_2__7_n_9),
        .I1(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .I2(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I3(HwReg_layerScaleFactor_2_val26_c_full_n),
        .I4(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(\addr[2]_i_3__5_n_9 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_9 ),
        .Q(addr[0]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_9 ),
        .Q(addr[1]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_9 ),
        .Q(addr[2]),
        .R(\mOutPtr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hEAC0FFC0)) 
    empty_n_i_1__69
       (.I0(empty_n_i_2__7_n_9),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I2(HwReg_layerScaleFactor_2_val26_c_full_n),
        .I3(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .I4(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .O(empty_n_i_1__69_n_9));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__7
       (.I0(HwReg_layerScaleFactor_2_val26_c_num_data_valid[2]),
        .I1(HwReg_layerScaleFactor_2_val26_c_num_data_valid[1]),
        .I2(HwReg_layerScaleFactor_2_val26_c_num_data_valid[0]),
        .I3(HwReg_layerScaleFactor_2_val26_c_num_data_valid[3]),
        .O(empty_n_i_2__7_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__69_n_9),
        .Q(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .R(\mOutPtr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    full_n_i_1__69
       (.I0(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .I1(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I2(HwReg_layerScaleFactor_2_val26_c_full_n),
        .I3(full_n_i_2__24_n_9),
        .O(full_n_i_1__69_n_9));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    full_n_i_2__24
       (.I0(p_9_in),
        .I1(HwReg_layerScaleFactor_2_val26_c_num_data_valid[3]),
        .I2(HwReg_layerScaleFactor_2_val26_c_num_data_valid[0]),
        .I3(HwReg_layerScaleFactor_2_val26_c_num_data_valid[2]),
        .I4(HwReg_layerScaleFactor_2_val26_c_num_data_valid[1]),
        .O(full_n_i_2__24_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__69_n_9),
        .Q(HwReg_layerScaleFactor_2_val26_c_full_n),
        .S(\mOutPtr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__42 
       (.I0(HwReg_layerScaleFactor_2_val26_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__42_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__43 
       (.I0(HwReg_layerScaleFactor_2_val26_c_num_data_valid[0]),
        .I1(HwReg_layerScaleFactor_2_val26_c_num_data_valid[1]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__43_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__43 
       (.I0(HwReg_layerScaleFactor_2_val26_c_num_data_valid[2]),
        .I1(p_9_in),
        .I2(HwReg_layerScaleFactor_2_val26_c_num_data_valid[1]),
        .I3(HwReg_layerScaleFactor_2_val26_c_num_data_valid[0]),
        .O(\mOutPtr[2]_i_1__43_n_9 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__6 
       (.I0(HwReg_layerScaleFactor_2_val26_c_empty_n),
        .I1(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I2(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .I3(HwReg_layerScaleFactor_2_val26_c_full_n),
        .O(\mOutPtr[3]_i_1__6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__6 
       (.I0(HwReg_layerScaleFactor_2_val26_c_num_data_valid[3]),
        .I1(p_9_in),
        .I2(HwReg_layerScaleFactor_2_val26_c_num_data_valid[1]),
        .I3(HwReg_layerScaleFactor_2_val26_c_num_data_valid[0]),
        .I4(HwReg_layerScaleFactor_2_val26_c_num_data_valid[2]),
        .O(\mOutPtr[3]_i_2__6_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_9 ),
        .D(\mOutPtr[0]_i_1__42_n_9 ),
        .Q(HwReg_layerScaleFactor_2_val26_c_num_data_valid[0]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_9 ),
        .D(\mOutPtr[1]_i_1__43_n_9 ),
        .Q(HwReg_layerScaleFactor_2_val26_c_num_data_valid[1]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_9 ),
        .D(\mOutPtr[2]_i_1__43_n_9 ),
        .Q(HwReg_layerScaleFactor_2_val26_c_num_data_valid[2]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_9 ),
        .D(\mOutPtr[3]_i_2__6_n_9 ),
        .Q(HwReg_layerScaleFactor_2_val26_c_num_data_valid[3]),
        .R(\mOutPtr_reg[3]_0 ));
endmodule

module main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg
   (D,
    \HwReg_layerScaleFactor_1_reg_1126_reg[6] ,
    \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ,
    out,
    \HwReg_layerScaleFactor_1_reg_1126_reg[1] ,
    \shl_ln449_reg_269_reg[8] ,
    \shl_ln449_reg_269_reg[13] ,
    \shl_ln449_reg_269_reg[11] ,
    \shl_ln449_reg_269_reg[10] ,
    \shl_ln449_reg_269_reg[12] ,
    \shl_ln449_reg_269_reg[14] ,
    \shl_ln449_reg_269_reg[13]_0 ,
    \shl_ln449_reg_269_reg[15] ,
    \shl_ln449_reg_269_reg[15]_0 ,
    \shl_ln449_reg_269[15]_i_4_0 ,
    \shl_ln450_reg_274_reg[8] ,
    \shl_ln450_reg_274_reg[13] ,
    \shl_ln450_reg_274_reg[11] ,
    \shl_ln450_reg_274_reg[10] ,
    \shl_ln450_reg_274_reg[12] ,
    \shl_ln450_reg_274_reg[14] ,
    \shl_ln450_reg_274_reg[13]_0 ,
    \shl_ln450_reg_274_reg[15] ,
    \shl_ln450_reg_274_reg[15]_0 ,
    \shl_ln450_reg_274[15]_i_5_0 ,
    \shl_ln449_reg_269_reg[4] ,
    \shl_ln449_reg_269_reg[6] ,
    \shl_ln450_reg_274_reg[4] ,
    \shl_ln450_reg_274_reg[6] ,
    \SRL_SIG_reg[7][7]_srl8_0 ,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    \shl_ln450_reg_274[15]_i_2_0 ,
    addr,
    ap_clk);
  output [13:0]D;
  output \HwReg_layerScaleFactor_1_reg_1126_reg[6] ;
  output \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ;
  output [2:0]out;
  output [13:0]\HwReg_layerScaleFactor_1_reg_1126_reg[1] ;
  input \shl_ln449_reg_269_reg[8] ;
  input \shl_ln449_reg_269_reg[13] ;
  input \shl_ln449_reg_269_reg[11] ;
  input \shl_ln449_reg_269_reg[10] ;
  input \shl_ln449_reg_269_reg[12] ;
  input \shl_ln449_reg_269_reg[14] ;
  input \shl_ln449_reg_269_reg[13]_0 ;
  input \shl_ln449_reg_269_reg[15] ;
  input \shl_ln449_reg_269_reg[15]_0 ;
  input [9:0]\shl_ln449_reg_269[15]_i_4_0 ;
  input \shl_ln450_reg_274_reg[8] ;
  input \shl_ln450_reg_274_reg[13] ;
  input \shl_ln450_reg_274_reg[11] ;
  input \shl_ln450_reg_274_reg[10] ;
  input \shl_ln450_reg_274_reg[12] ;
  input \shl_ln450_reg_274_reg[14] ;
  input \shl_ln450_reg_274_reg[13]_0 ;
  input \shl_ln450_reg_274_reg[15] ;
  input \shl_ln450_reg_274_reg[15]_0 ;
  input [9:0]\shl_ln450_reg_274[15]_i_5_0 ;
  input \shl_ln449_reg_269_reg[4] ;
  input \shl_ln449_reg_269_reg[6] ;
  input \shl_ln450_reg_274_reg[4] ;
  input \shl_ln450_reg_274_reg[6] ;
  input \SRL_SIG_reg[7][7]_srl8_0 ;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [7:0]\shl_ln450_reg_274[15]_i_2_0 ;
  input [2:0]addr;
  input ap_clk;

  wire [13:0]D;
  wire [13:0]\HwReg_layerScaleFactor_1_reg_1126_reg[1] ;
  wire \HwReg_layerScaleFactor_1_reg_1126_reg[6] ;
  wire \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ;
  wire [7:0]HwReg_layerScaleFactor_2_val26_c_dout;
  wire \SRL_SIG_reg[7][7]_srl8_0 ;
  wire [2:0]addr;
  wire ap_clk;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire [2:0]out;
  wire push;
  wire \shl_ln449_reg_269[11]_i_3_n_9 ;
  wire \shl_ln449_reg_269[12]_i_3_n_9 ;
  wire \shl_ln449_reg_269[13]_i_3_n_9 ;
  wire [9:0]\shl_ln449_reg_269[15]_i_4_0 ;
  wire \shl_ln449_reg_269[15]_i_4_n_9 ;
  wire \shl_ln449_reg_269[15]_i_5_n_9 ;
  wire \shl_ln449_reg_269[3]_i_2_n_9 ;
  wire \shl_ln449_reg_269[4]_i_2_n_9 ;
  wire \shl_ln449_reg_269[7]_i_2_n_9 ;
  wire \shl_ln449_reg_269[7]_i_3_n_9 ;
  wire \shl_ln449_reg_269[8]_i_2_n_9 ;
  wire \shl_ln449_reg_269[8]_i_3_n_9 ;
  wire \shl_ln449_reg_269_reg[10] ;
  wire \shl_ln449_reg_269_reg[11] ;
  wire \shl_ln449_reg_269_reg[12] ;
  wire \shl_ln449_reg_269_reg[13] ;
  wire \shl_ln449_reg_269_reg[13]_0 ;
  wire \shl_ln449_reg_269_reg[14] ;
  wire \shl_ln449_reg_269_reg[15] ;
  wire \shl_ln449_reg_269_reg[15]_0 ;
  wire \shl_ln449_reg_269_reg[4] ;
  wire \shl_ln449_reg_269_reg[6] ;
  wire \shl_ln449_reg_269_reg[8] ;
  wire \shl_ln450_reg_274[11]_i_3_n_9 ;
  wire \shl_ln450_reg_274[12]_i_3_n_9 ;
  wire \shl_ln450_reg_274[13]_i_3_n_9 ;
  wire [7:0]\shl_ln450_reg_274[15]_i_2_0 ;
  wire [9:0]\shl_ln450_reg_274[15]_i_5_0 ;
  wire \shl_ln450_reg_274[15]_i_5_n_9 ;
  wire \shl_ln450_reg_274[15]_i_7_n_9 ;
  wire \shl_ln450_reg_274[2]_i_2_n_9 ;
  wire \shl_ln450_reg_274[3]_i_2_n_9 ;
  wire \shl_ln450_reg_274[4]_i_2_n_9 ;
  wire \shl_ln450_reg_274[7]_i_2_n_9 ;
  wire \shl_ln450_reg_274[7]_i_3_n_9 ;
  wire \shl_ln450_reg_274[8]_i_2_n_9 ;
  wire \shl_ln450_reg_274[8]_i_3_n_9 ;
  wire \shl_ln450_reg_274_reg[10] ;
  wire \shl_ln450_reg_274_reg[11] ;
  wire \shl_ln450_reg_274_reg[12] ;
  wire \shl_ln450_reg_274_reg[13] ;
  wire \shl_ln450_reg_274_reg[13]_0 ;
  wire \shl_ln450_reg_274_reg[14] ;
  wire \shl_ln450_reg_274_reg[15] ;
  wire \shl_ln450_reg_274_reg[15]_0 ;
  wire \shl_ln450_reg_274_reg[4] ;
  wire \shl_ln450_reg_274_reg[6] ;
  wire \shl_ln450_reg_274_reg[8] ;

  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_274[15]_i_2_0 [0]),
        .Q(HwReg_layerScaleFactor_2_val26_c_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(\SRL_SIG_reg[7][7]_srl8_0 ),
        .I1(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(push));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_274[15]_i_2_0 [1]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_274[15]_i_2_0 [2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_274[15]_i_2_0 [3]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_274[15]_i_2_0 [4]),
        .Q(HwReg_layerScaleFactor_2_val26_c_dout[4]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_274[15]_i_2_0 [5]),
        .Q(HwReg_layerScaleFactor_2_val26_c_dout[5]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_274[15]_i_2_0 [6]),
        .Q(HwReg_layerScaleFactor_2_val26_c_dout[6]));
  (* srl_bus_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\shl_ln450_reg_274[15]_i_2_0 [7]),
        .Q(HwReg_layerScaleFactor_2_val26_c_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \shl_ln449_reg_269[0]_i_1 
       (.I0(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\shl_ln449_reg_269[15]_i_4_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \shl_ln449_reg_269[10]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln449_reg_269_reg[13] ),
        .I3(\shl_ln449_reg_269_reg[11] ),
        .I4(\shl_ln449_reg_269_reg[10] ),
        .I5(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln449_reg_269[11]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln449_reg_269_reg[12] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I4(\shl_ln449_reg_269_reg[11] ),
        .I5(\shl_ln449_reg_269[11]_i_3_n_9 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln449_reg_269[11]_i_3 
       (.I0(\shl_ln449_reg_269_reg[13] ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln449_reg_269_reg[14] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln449_reg_269[11]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln449_reg_269[12]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln449_reg_269_reg[13] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I4(\shl_ln449_reg_269_reg[12] ),
        .I5(\shl_ln449_reg_269[12]_i_3_n_9 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln449_reg_269[12]_i_3 
       (.I0(\shl_ln449_reg_269_reg[14] ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln449_reg_269_reg[13]_0 ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln449_reg_269[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln449_reg_269[13]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln449_reg_269_reg[14] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I4(\shl_ln449_reg_269_reg[13] ),
        .I5(\shl_ln449_reg_269[13]_i_3_n_9 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln449_reg_269[13]_i_3 
       (.I0(\shl_ln449_reg_269_reg[13]_0 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln449_reg_269_reg[15] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln449_reg_269[13]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \shl_ln449_reg_269[14]_i_1 
       (.I0(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I1(\shl_ln449_reg_269[15]_i_4_n_9 ),
        .I2(\shl_ln449_reg_269_reg[15] ),
        .I3(\shl_ln449_reg_269_reg[14] ),
        .I4(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I5(out[0]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \shl_ln449_reg_269[15]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln449_reg_269_reg[15]_0 ),
        .I3(\shl_ln449_reg_269_reg[15] ),
        .I4(\shl_ln449_reg_269[15]_i_4_n_9 ),
        .I5(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBBBAAAAAAABAAAAA)) 
    \shl_ln449_reg_269[15]_i_4 
       (.I0(\shl_ln449_reg_269[15]_i_5_n_9 ),
        .I1(out[0]),
        .I2(\shl_ln449_reg_269[15]_i_4_0 [6]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\shl_ln449_reg_269[15]_i_4_0 [2]),
        .O(\shl_ln449_reg_269[15]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \shl_ln449_reg_269[15]_i_5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(\shl_ln449_reg_269[15]_i_4_0 [9]),
        .I3(\shl_ln449_reg_269[15]_i_4_0 [8]),
        .I4(out[0]),
        .I5(\shl_ln449_reg_269_reg[13]_0 ),
        .O(\shl_ln449_reg_269[15]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hF8008800)) 
    \shl_ln449_reg_269[1]_i_1 
       (.I0(\shl_ln449_reg_269[15]_i_4_0 [0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln449_reg_269[15]_i_4_0 [1]),
        .I3(\shl_ln450_reg_274[2]_i_2_n_9 ),
        .I4(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \shl_ln449_reg_269[2]_i_1 
       (.I0(\shl_ln449_reg_269[15]_i_4_0 [1]),
        .I1(\shl_ln450_reg_274[2]_i_2_n_9 ),
        .I2(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I3(\shl_ln449_reg_269[3]_i_2_n_9 ),
        .I4(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_269[3]_i_1 
       (.I0(\shl_ln449_reg_269[3]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln449_reg_269[4]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \shl_ln449_reg_269[3]_i_2 
       (.I0(\shl_ln449_reg_269[15]_i_4_0 [0]),
        .I1(\shl_ln449_reg_269[15]_i_4_0 [2]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\shl_ln449_reg_269[3]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_269[4]_i_1 
       (.I0(\shl_ln449_reg_269[4]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln449_reg_269_reg[4] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \shl_ln449_reg_269[4]_i_2 
       (.I0(\shl_ln449_reg_269[15]_i_4_0 [1]),
        .I1(\shl_ln449_reg_269[15]_i_4_0 [3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\shl_ln449_reg_269[4]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_269[6]_i_1 
       (.I0(\shl_ln449_reg_269_reg[6] ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln449_reg_269[7]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_269[7]_i_1 
       (.I0(\shl_ln449_reg_269[7]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln449_reg_269[8]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \shl_ln449_reg_269[7]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\shl_ln449_reg_269[15]_i_4_0 [2]),
        .I4(\shl_ln449_reg_269[15]_i_4_0 [0]),
        .I5(\shl_ln449_reg_269[7]_i_3_n_9 ),
        .O(\shl_ln449_reg_269[7]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \shl_ln449_reg_269[7]_i_3 
       (.I0(\shl_ln449_reg_269[15]_i_4_0 [4]),
        .I1(\shl_ln449_reg_269[15]_i_4_0 [6]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\shl_ln449_reg_269[7]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln449_reg_269[8]_i_1 
       (.I0(\shl_ln449_reg_269[8]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln449_reg_269_reg[8] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \shl_ln449_reg_269[8]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\shl_ln449_reg_269[15]_i_4_0 [3]),
        .I4(\shl_ln449_reg_269[15]_i_4_0 [1]),
        .I5(\shl_ln449_reg_269[8]_i_3_n_9 ),
        .O(\shl_ln449_reg_269[8]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \shl_ln449_reg_269[8]_i_3 
       (.I0(\shl_ln449_reg_269[15]_i_4_0 [5]),
        .I1(\shl_ln449_reg_269[15]_i_4_0 [7]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\shl_ln449_reg_269[8]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \shl_ln450_reg_274[0]_i_1 
       (.I0(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\shl_ln450_reg_274[15]_i_5_0 [0]),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \shl_ln450_reg_274[10]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln450_reg_274_reg[13] ),
        .I3(\shl_ln450_reg_274_reg[11] ),
        .I4(\shl_ln450_reg_274_reg[10] ),
        .I5(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln450_reg_274[11]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln450_reg_274_reg[12] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I4(\shl_ln450_reg_274_reg[11] ),
        .I5(\shl_ln450_reg_274[11]_i_3_n_9 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [9]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln450_reg_274[11]_i_3 
       (.I0(\shl_ln450_reg_274_reg[13] ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln450_reg_274_reg[14] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln450_reg_274[11]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln450_reg_274[12]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln450_reg_274_reg[13] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I4(\shl_ln450_reg_274_reg[12] ),
        .I5(\shl_ln450_reg_274[12]_i_3_n_9 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [10]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln450_reg_274[12]_i_3 
       (.I0(\shl_ln450_reg_274_reg[14] ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln450_reg_274_reg[13]_0 ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln450_reg_274[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \shl_ln450_reg_274[13]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln450_reg_274_reg[14] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I4(\shl_ln450_reg_274_reg[13] ),
        .I5(\shl_ln450_reg_274[13]_i_3_n_9 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [11]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \shl_ln450_reg_274[13]_i_3 
       (.I0(\shl_ln450_reg_274_reg[13]_0 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln450_reg_274_reg[15] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I4(out[0]),
        .O(\shl_ln450_reg_274[13]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \shl_ln450_reg_274[14]_i_1 
       (.I0(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I1(\shl_ln450_reg_274[15]_i_5_n_9 ),
        .I2(\shl_ln450_reg_274_reg[15] ),
        .I3(\shl_ln450_reg_274_reg[14] ),
        .I4(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I5(out[0]),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [12]));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \shl_ln450_reg_274[15]_i_1 
       (.I0(out[0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .I2(\shl_ln450_reg_274_reg[15]_0 ),
        .I3(\shl_ln450_reg_274_reg[15] ),
        .I4(\shl_ln450_reg_274[15]_i_5_n_9 ),
        .I5(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [13]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \shl_ln450_reg_274[15]_i_2 
       (.I0(HwReg_layerScaleFactor_2_val26_c_dout[6]),
        .I1(HwReg_layerScaleFactor_2_val26_c_dout[7]),
        .I2(HwReg_layerScaleFactor_2_val26_c_dout[4]),
        .I3(HwReg_layerScaleFactor_2_val26_c_dout[5]),
        .I4(HwReg_layerScaleFactor_2_val26_c_dout[0]),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBBAAAAAAABAAAAA)) 
    \shl_ln450_reg_274[15]_i_5 
       (.I0(\shl_ln450_reg_274[15]_i_7_n_9 ),
        .I1(out[0]),
        .I2(\shl_ln450_reg_274[15]_i_5_0 [6]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\shl_ln450_reg_274[15]_i_5_0 [2]),
        .O(\shl_ln450_reg_274[15]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \shl_ln450_reg_274[15]_i_6 
       (.I0(HwReg_layerScaleFactor_2_val26_c_dout[6]),
        .I1(HwReg_layerScaleFactor_2_val26_c_dout[7]),
        .I2(HwReg_layerScaleFactor_2_val26_c_dout[4]),
        .I3(HwReg_layerScaleFactor_2_val26_c_dout[5]),
        .I4(HwReg_layerScaleFactor_2_val26_c_dout[0]),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \shl_ln450_reg_274[15]_i_7 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(\shl_ln450_reg_274[15]_i_5_0 [9]),
        .I3(\shl_ln450_reg_274[15]_i_5_0 [8]),
        .I4(out[0]),
        .I5(\shl_ln450_reg_274_reg[13]_0 ),
        .O(\shl_ln450_reg_274[15]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hF8008800)) 
    \shl_ln450_reg_274[1]_i_1 
       (.I0(\shl_ln450_reg_274[15]_i_5_0 [0]),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln450_reg_274[15]_i_5_0 [1]),
        .I3(\shl_ln450_reg_274[2]_i_2_n_9 ),
        .I4(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [1]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \shl_ln450_reg_274[2]_i_1 
       (.I0(\shl_ln450_reg_274[15]_i_5_0 [1]),
        .I1(\shl_ln450_reg_274[2]_i_2_n_9 ),
        .I2(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I3(\shl_ln450_reg_274[3]_i_2_n_9 ),
        .I4(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \shl_ln450_reg_274[2]_i_2 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(\shl_ln450_reg_274[2]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_274[3]_i_1 
       (.I0(\shl_ln450_reg_274[3]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln450_reg_274[4]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [3]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \shl_ln450_reg_274[3]_i_2 
       (.I0(\shl_ln450_reg_274[15]_i_5_0 [0]),
        .I1(\shl_ln450_reg_274[15]_i_5_0 [2]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\shl_ln450_reg_274[3]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_274[4]_i_1 
       (.I0(\shl_ln450_reg_274[4]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln450_reg_274_reg[4] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [4]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \shl_ln450_reg_274[4]_i_2 
       (.I0(\shl_ln450_reg_274[15]_i_5_0 [1]),
        .I1(\shl_ln450_reg_274[15]_i_5_0 [3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\shl_ln450_reg_274[4]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_274[6]_i_1 
       (.I0(\shl_ln450_reg_274_reg[6] ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln450_reg_274[7]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_274[7]_i_1 
       (.I0(\shl_ln450_reg_274[7]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln450_reg_274[8]_i_2_n_9 ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \shl_ln450_reg_274[7]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\shl_ln450_reg_274[15]_i_5_0 [2]),
        .I4(\shl_ln450_reg_274[15]_i_5_0 [0]),
        .I5(\shl_ln450_reg_274[7]_i_3_n_9 ),
        .O(\shl_ln450_reg_274[7]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \shl_ln450_reg_274[7]_i_3 
       (.I0(\shl_ln450_reg_274[15]_i_5_0 [4]),
        .I1(\shl_ln450_reg_274[15]_i_5_0 [6]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\shl_ln450_reg_274[7]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \shl_ln450_reg_274[8]_i_1 
       (.I0(\shl_ln450_reg_274[8]_i_2_n_9 ),
        .I1(\HwReg_layerScaleFactor_1_reg_1126_reg[6] ),
        .I2(\shl_ln450_reg_274_reg[8] ),
        .I3(\HwReg_layerScaleFactor_1_reg_1126_reg[6]_0 ),
        .O(\HwReg_layerScaleFactor_1_reg_1126_reg[1] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \shl_ln450_reg_274[8]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\shl_ln450_reg_274[15]_i_5_0 [3]),
        .I4(\shl_ln450_reg_274[15]_i_5_0 [1]),
        .I5(\shl_ln450_reg_274[8]_i_3_n_9 ),
        .O(\shl_ln450_reg_274[8]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \shl_ln450_reg_274[8]_i_3 
       (.I0(\shl_ln450_reg_274[15]_i_5_0 [5]),
        .I1(\shl_ln450_reg_274[15]_i_5_0 [7]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\shl_ln450_reg_274[8]_i_3_n_9 ));
endmodule

module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x_1,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
    CO,
    srcLayer2Rgb_full_n,
    srcLayer2Yuv_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln897_fu_72_p2_carry_i_1__0_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x_1;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  input [0:0]CO;
  input srcLayer2Rgb_full_n;
  input srcLayer2Yuv_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln897_fu_72_p2_carry_i_1__0_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__8_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__18_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__18_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_1;
  wire full_n_reg;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;
  wire [11:0]icmp_ln897_fu_72_p2_carry_i_1__0_0;
  wire icmp_ln897_fu_72_p2_carry_i_5__0_n_9;
  wire icmp_ln897_fu_72_p2_carry_i_6__0_n_9;
  wire icmp_ln897_fu_72_p2_carry_i_7__0_n_9;
  wire icmp_ln897_fu_72_p2_carry_i_8__0_n_9;
  wire srcLayer2Rgb_full_n;
  wire srcLayer2Yuv_empty_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__8_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__12 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__8_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__8 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__8_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__18
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer2Yuv_empty_n),
        .I2(srcLayer2Rgb_full_n),
        .I3(CO),
        .I4(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__18_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__18_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__12
       (.I0(ap_rst_n),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer2Yuv_empty_n),
        .I4(srcLayer2Rgb_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__18
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__18_n_9));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__10
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer2Yuv_empty_n),
        .I2(srcLayer2Rgb_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__18_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg_i_1
       (.I0(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer2Rgb_full_n),
        .I3(srcLayer2Yuv_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_72_p2_carry_i_1__0
       (.I0(Q[9]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_72_p2_carry_i_1__0_0[9]),
        .I4(icmp_ln897_fu_72_p2_carry_i_5__0_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_72_p2_carry_i_2__0
       (.I0(Q[6]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_72_p2_carry_i_1__0_0[6]),
        .I4(icmp_ln897_fu_72_p2_carry_i_6__0_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_72_p2_carry_i_3__0
       (.I0(Q[3]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_72_p2_carry_i_1__0_0[3]),
        .I4(icmp_ln897_fu_72_p2_carry_i_7__0_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_72_p2_carry_i_4__0
       (.I0(Q[0]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_72_p2_carry_i_1__0_0[0]),
        .I4(icmp_ln897_fu_72_p2_carry_i_8__0_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_72_p2_carry_i_5__0
       (.I0(Q[10]),
        .I1(icmp_ln897_fu_72_p2_carry_i_1__0_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_72_p2_carry_i_1__0_0[11]),
        .O(icmp_ln897_fu_72_p2_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_72_p2_carry_i_6__0
       (.I0(Q[7]),
        .I1(icmp_ln897_fu_72_p2_carry_i_1__0_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_72_p2_carry_i_1__0_0[8]),
        .O(icmp_ln897_fu_72_p2_carry_i_6__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_72_p2_carry_i_7__0
       (.I0(Q[4]),
        .I1(icmp_ln897_fu_72_p2_carry_i_1__0_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_72_p2_carry_i_1__0_0[5]),
        .O(icmp_ln897_fu_72_p2_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_72_p2_carry_i_8__0
       (.I0(Q[1]),
        .I1(icmp_ln897_fu_72_p2_carry_i_1__0_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_72_p2_carry_i_1__0_0[2]),
        .O(icmp_ln897_fu_72_p2_carry_i_8__0_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_78_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_1[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__5 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[11]_i_1__5 
       (.I0(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer2Rgb_full_n),
        .I4(srcLayer2Yuv_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_fu_40[11]_i_2__5 
       (.I0(CO),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(srcLayer2Rgb_full_n),
        .I3(srcLayer2Yuv_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_124
   (s_axis_video2_TREADY_int_regslice,
    D,
    \eol_reg_163_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    S,
    ap_sig_allocacmp_j_3,
    E,
    \axi_data_fu_108_reg[23] ,
    \axi_last_reg_170_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg,
    SR,
    ap_loop_init_int_reg_0,
    \HwReg_layerEnableFlag_2_reg_1121_reg[0] ,
    \state_reg[0] ,
    push,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
    \eol_reg_163_reg[0]_0 ,
    \eol_reg_163_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    CO,
    i_fu_112,
    \SRL_SIG_reg[1][0] ,
    srcLayer2_full_n,
    \j_fu_88_reg[11] ,
    icmp_ln3105_fu_203_p2_carry_i_1__1_0,
    \axi_data_fu_92_reg[23] ,
    \axi_data_fu_92_reg[23]_0 ,
    axi_last_reg_170,
    s_axis_video2_TLAST_int_regslice,
    \icmp_ln3105_reg_299_reg[0] ,
    ap_loop_init_int_i_2__7_0,
    HwReg_layerEnableFlag_3_fu_294,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg_0);
  output s_axis_video2_TREADY_int_regslice;
  output [1:0]D;
  output \eol_reg_163_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_j_3;
  output [0:0]E;
  output [23:0]\axi_data_fu_108_reg[23] ;
  output \axi_last_reg_170_reg[0] ;
  output [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg;
  output [0:0]SR;
  output [0:0]ap_loop_init_int_reg_0;
  output \HwReg_layerEnableFlag_2_reg_1121_reg[0] ;
  output \state_reg[0] ;
  output push;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [1:0]Q;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[0]_1 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg;
  input \eol_reg_163_reg[0]_0 ;
  input \eol_reg_163_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [0:0]CO;
  input i_fu_112;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input srcLayer2_full_n;
  input [11:0]\j_fu_88_reg[11] ;
  input [11:0]icmp_ln3105_fu_203_p2_carry_i_1__1_0;
  input [23:0]\axi_data_fu_92_reg[23] ;
  input [23:0]\axi_data_fu_92_reg[23]_0 ;
  input axi_last_reg_170;
  input s_axis_video2_TLAST_int_regslice;
  input \icmp_ln3105_reg_299_reg[0] ;
  input ap_loop_init_int_i_2__7_0;
  input HwReg_layerEnableFlag_3_fu_294;
  input [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_state_reg[0]_1 ;
  wire \HwReg_layerEnableFlag_2_reg_1121_reg[0] ;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__14_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__14_n_9;
  wire ap_loop_init_int_i_2__7_0;
  wire ap_loop_init_int_i_2__7_n_9;
  wire ap_loop_init_int_i_3__0_n_9;
  wire ap_loop_init_int_i_4_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire [23:0]\axi_data_fu_108_reg[23] ;
  wire [23:0]\axi_data_fu_92_reg[23] ;
  wire [23:0]\axi_data_fu_92_reg[23]_0 ;
  wire axi_last_reg_170;
  wire \axi_last_reg_170_reg[0] ;
  wire \eol_reg_163_reg[0] ;
  wire \eol_reg_163_reg[0]_0 ;
  wire \eol_reg_163_reg[0]_1 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg_0;
  wire i_fu_112;
  wire [11:0]icmp_ln3105_fu_203_p2_carry_i_1__1_0;
  wire icmp_ln3105_fu_203_p2_carry_i_5__1_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_6__1_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_7__1_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_8__1_n_9;
  wire \icmp_ln3105_reg_299_reg[0] ;
  wire \j_fu_88[11]_i_3__0_n_9 ;
  wire \j_fu_88[11]_i_4_n_9 ;
  wire \j_fu_88[11]_i_5_n_9 ;
  wire \j_fu_88[11]_i_6_n_9 ;
  wire [11:0]\j_fu_88_reg[11] ;
  wire p_13_in;
  wire push;
  wire s_axis_video2_TLAST_int_regslice;
  wire s_axis_video2_TREADY_int_regslice;
  wire srcLayer2_full_n;
  wire \state_reg[0] ;

  LUT6 #(
    .INIT(64'h00000000A8000000)) 
    \SRL_SIG[0][23]_i_1__7 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\j_fu_88[11]_i_4_n_9 ),
        .I3(srcLayer2_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln3105_reg_299_reg[0] ),
        .O(push));
  LUT6 #(
    .INIT(64'hFFFF005700000000)) 
    ack_in_t_i_2__1
       (.I0(Q[1]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(ap_loop_init_int_i_2__7_n_9),
        .I3(\FSM_sequential_state_reg[0] ),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\FSM_sequential_state_reg[0]_1 ),
        .O(s_axis_video2_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(i_fu_112),
        .I1(p_13_in),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(p_13_in),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEE0000000000000)) 
    \ap_CS_fsm[6]_i_2__1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(srcLayer2_full_n),
        .I3(\j_fu_88[11]_i_5_n_9 ),
        .I4(CO),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(p_13_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__14
       (.I0(p_13_in),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__14_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__14_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT5 #(
    .INIT(32'h808C8080)) 
    ap_enable_reg_pp0_iter1_i_1__9
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_i_2__7_n_9),
        .I3(CO),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'hBFB3BBBB)) 
    ap_loop_init_int_i_1__14
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_i_2__7_n_9),
        .I3(CO),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_loop_init_int_i_1__14_n_9));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    ap_loop_init_int_i_2__7
       (.I0(ap_loop_init_int_i_3__0_n_9),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I3(ap_loop_init_int_i_4_n_9),
        .I4(\j_fu_88[11]_i_6_n_9 ),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(ap_loop_init_int_i_2__7_n_9));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_init_int_i_3__0
       (.I0(srcLayer2_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln3105_reg_299_reg[0] ),
        .O(ap_loop_init_int_i_3__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_loop_init_int_i_4
       (.I0(\eol_reg_163_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln3105_reg_299_reg[0] ),
        .O(ap_loop_init_int_i_4_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__14_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[0]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [0]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [0]),
        .O(\axi_data_fu_108_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[10]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [10]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [10]),
        .O(\axi_data_fu_108_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[11]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [11]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [11]),
        .O(\axi_data_fu_108_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[12]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [12]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [12]),
        .O(\axi_data_fu_108_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[13]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [13]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [13]),
        .O(\axi_data_fu_108_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[14]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [14]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [14]),
        .O(\axi_data_fu_108_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[15]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [15]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [15]),
        .O(\axi_data_fu_108_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[16]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [16]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [16]),
        .O(\axi_data_fu_108_reg[23] [16]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[17]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [17]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [17]),
        .O(\axi_data_fu_108_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[18]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [18]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [18]),
        .O(\axi_data_fu_108_reg[23] [18]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[19]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [19]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [19]),
        .O(\axi_data_fu_108_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[1]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [1]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [1]),
        .O(\axi_data_fu_108_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[20]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [20]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [20]),
        .O(\axi_data_fu_108_reg[23] [20]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[21]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [21]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [21]),
        .O(\axi_data_fu_108_reg[23] [21]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[22]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [22]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [22]),
        .O(\axi_data_fu_108_reg[23] [22]));
  LUT6 #(
    .INIT(64'hACACAC000C0C0C00)) 
    \axi_data_fu_92[23]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\j_fu_88[11]_i_4_n_9 ),
        .I3(srcLayer2_full_n),
        .I4(\j_fu_88[11]_i_5_n_9 ),
        .I5(ap_loop_init_int),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[23]_i_2__0 
       (.I0(\axi_data_fu_92_reg[23] [23]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [23]),
        .O(\axi_data_fu_108_reg[23] [23]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[2]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [2]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [2]),
        .O(\axi_data_fu_108_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[3]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [3]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [3]),
        .O(\axi_data_fu_108_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[4]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [4]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [4]),
        .O(\axi_data_fu_108_reg[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[5]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [5]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [5]),
        .O(\axi_data_fu_108_reg[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[6]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [6]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [6]),
        .O(\axi_data_fu_108_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[7]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [7]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [7]),
        .O(\axi_data_fu_108_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[8]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [8]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [8]),
        .O(\axi_data_fu_108_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_92[9]_i_1__0 
       (.I0(\axi_data_fu_92_reg[23] [9]),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(\axi_data_fu_92_reg[23]_0 [9]),
        .O(\axi_data_fu_108_reg[23] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_fu_96[0]_i_1__0 
       (.I0(axi_last_reg_170),
        .I1(\j_fu_88[11]_i_4_n_9 ),
        .I2(s_axis_video2_TLAST_int_regslice),
        .O(\axi_last_reg_170_reg[0] ));
  LUT6 #(
    .INIT(64'hAA0AAAAAAACCAACC)) 
    \eol_reg_163[0]_i_1__1 
       (.I0(\eol_reg_163_reg[0]_0 ),
        .I1(\eol_reg_163_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_i_2__7_n_9),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I5(\j_fu_88[11]_i_5_n_9 ),
        .O(\eol_reg_163_reg[0] ));
  LUT5 #(
    .INIT(32'h5D550C00)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_i_1
       (.I0(p_13_in),
        .I1(HwReg_layerEnableFlag_3_fu_294),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg_0),
        .I3(Q[0]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(\HwReg_layerEnableFlag_2_reg_1121_reg[0] ));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln3105_fu_203_p2_carry_i_1__1
       (.I0(icmp_ln3105_fu_203_p2_carry_i_5__1_n_9),
        .I1(\j_fu_88_reg[11] [9]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I4(icmp_ln3105_fu_203_p2_carry_i_1__1_0[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln3105_fu_203_p2_carry_i_2__1
       (.I0(icmp_ln3105_fu_203_p2_carry_i_6__1_n_9),
        .I1(\j_fu_88_reg[11] [6]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I4(icmp_ln3105_fu_203_p2_carry_i_1__1_0[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln3105_fu_203_p2_carry_i_3__1
       (.I0(icmp_ln3105_fu_203_p2_carry_i_7__1_n_9),
        .I1(\j_fu_88_reg[11] [3]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I4(icmp_ln3105_fu_203_p2_carry_i_1__1_0[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln3105_fu_203_p2_carry_i_4__1
       (.I0(\j_fu_88_reg[11] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I3(icmp_ln3105_fu_203_p2_carry_i_1__1_0[0]),
        .I4(icmp_ln3105_fu_203_p2_carry_i_8__1_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln3105_fu_203_p2_carry_i_5__1
       (.I0(\j_fu_88_reg[11] [11]),
        .I1(icmp_ln3105_fu_203_p2_carry_i_1__1_0[11]),
        .I2(\j_fu_88_reg[11] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I5(icmp_ln3105_fu_203_p2_carry_i_1__1_0[10]),
        .O(icmp_ln3105_fu_203_p2_carry_i_5__1_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln3105_fu_203_p2_carry_i_6__1
       (.I0(\j_fu_88_reg[11] [8]),
        .I1(icmp_ln3105_fu_203_p2_carry_i_1__1_0[8]),
        .I2(\j_fu_88_reg[11] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I5(icmp_ln3105_fu_203_p2_carry_i_1__1_0[7]),
        .O(icmp_ln3105_fu_203_p2_carry_i_6__1_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln3105_fu_203_p2_carry_i_7__1
       (.I0(\j_fu_88_reg[11] [5]),
        .I1(icmp_ln3105_fu_203_p2_carry_i_1__1_0[5]),
        .I2(\j_fu_88_reg[11] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I5(icmp_ln3105_fu_203_p2_carry_i_1__1_0[4]),
        .O(icmp_ln3105_fu_203_p2_carry_i_7__1_n_9));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln3105_fu_203_p2_carry_i_8__1
       (.I0(\j_fu_88_reg[11] [2]),
        .I1(icmp_ln3105_fu_203_p2_carry_i_1__1_0[2]),
        .I2(\j_fu_88_reg[11] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I5(icmp_ln3105_fu_203_p2_carry_i_1__1_0[1]),
        .O(icmp_ln3105_fu_203_p2_carry_i_8__1_n_9));
  LUT6 #(
    .INIT(64'hABABABABA800A8A8)) 
    \icmp_ln3105_reg_299[0]_i_1__1 
       (.I0(CO),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\j_fu_88[11]_i_4_n_9 ),
        .I3(srcLayer2_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln3105_reg_299_reg[0] ),
        .O(\state_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry__0_i_1
       (.I0(\j_fu_88_reg[11] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry__0_i_2
       (.I0(\j_fu_88_reg[11] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry__0_i_3
       (.I0(\j_fu_88_reg[11] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry__0_i_4
       (.I0(\j_fu_88_reg[11] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry__1_i_1
       (.I0(\j_fu_88_reg[11] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry__1_i_2
       (.I0(\j_fu_88_reg[11] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry__1_i_3
       (.I0(\j_fu_88_reg[11] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry_i_1
       (.I0(\j_fu_88_reg[11] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry_i_2
       (.I0(\j_fu_88_reg[11] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry_i_3
       (.I0(\j_fu_88_reg[11] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry_i_4
       (.I0(\j_fu_88_reg[11] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_209_p2_carry_i_5
       (.I0(\j_fu_88_reg[11] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_88[0]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_88_reg[11] [0]),
        .O(ap_loop_init_int_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_88[11]_i_1__0 
       (.I0(CO),
        .I1(\j_fu_88[11]_i_3__0_n_9 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h2220222022200000)) 
    \j_fu_88[11]_i_2__0 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(CO),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(\j_fu_88[11]_i_4_n_9 ),
        .I4(srcLayer2_full_n),
        .I5(\j_fu_88[11]_i_5_n_9 ),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h575757FFFFFFFFFF)) 
    \j_fu_88[11]_i_3__0 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_88[11]_i_5_n_9 ),
        .I2(srcLayer2_full_n),
        .I3(\j_fu_88[11]_i_4_n_9 ),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(\j_fu_88[11]_i_3__0_n_9 ));
  LUT6 #(
    .INIT(64'hBBBBFBBBFFFFFFFF)) 
    \j_fu_88[11]_i_4 
       (.I0(CO),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(\eol_reg_163_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln3105_reg_299_reg[0] ),
        .I5(\j_fu_88[11]_i_6_n_9 ),
        .O(\j_fu_88[11]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_88[11]_i_5 
       (.I0(\icmp_ln3105_reg_299_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\j_fu_88[11]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h2F2222222FFFFFFF)) 
    \j_fu_88[11]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln3105_reg_299_reg[0] ),
        .I2(ap_loop_init_int_i_2__7_0),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg),
        .I5(\eol_reg_163_reg[0]_0 ),
        .O(\j_fu_88[11]_i_6_n_9 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_125
   (\ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[2] ,
    D,
    \sof_reg_83_reg[0] ,
    \data_p1_reg[0] ,
    \data_p1_reg[0]_0 ,
    ap_done_cache_reg_0,
    ap_clk,
    ap_rst_n,
    \sof_reg_83_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
    sof_reg_83,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
    HwReg_layerEnableFlag_3_fu_294,
    s_axis_video2_TLAST_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
    s_axis_video2_TUSER_int_regslice);
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output \sof_reg_83_reg[0] ;
  output \data_p1_reg[0] ;
  output \data_p1_reg[0]_0 ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\sof_reg_83_reg[0]_0 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  input sof_reg_83;
  input [3:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  input HwReg_layerEnableFlag_3_fu_294;
  input s_axis_video2_TLAST_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out;
  input s_axis_video2_TUSER_int_regslice;

  wire [1:0]D;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire [3:0]Q;
  wire ack_in_t_i_5__0_n_9;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__13_n_9;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__13_n_9;
  wire ap_rst_n;
  wire \data_p1_reg[0] ;
  wire \data_p1_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out;
  wire s_axis_video2_TLAST_int_regslice;
  wire s_axis_video2_TUSER_int_regslice;
  wire sof_reg_83;
  wire \sof_reg_83_reg[0] ;
  wire [0:0]\sof_reg_83_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBFFF)) 
    ack_in_t_i_3__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I3(\sof_reg_83_reg[0]_0 ),
        .I4(ack_in_t_i_5__0_n_9),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ack_in_t_i_5__0
       (.I0(sof_reg_83),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .O(ack_in_t_i_5__0_n_9));
  LUT6 #(
    .INIT(64'hFFAFBBBBAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0),
        .I1(ap_done_cache),
        .I2(sof_reg_83),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h2A220800)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(Q[1]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(sof_reg_83),
        .I4(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__13
       (.I0(ap_loop_init_int),
        .I1(sof_reg_83),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__13_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__13_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT5 #(
    .INIT(32'h7FF57F55)) 
    ap_loop_init_int_i_1__13
       (.I0(ap_rst_n),
        .I1(\sof_reg_83_reg[0]_0 ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(sof_reg_83),
        .O(ap_loop_init_int_i_1__13_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__13_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \axi_data_fu_108[23]_i_3 
       (.I0(Q[1]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I2(\sof_reg_83_reg[0]_0 ),
        .I3(sof_reg_83),
        .I4(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hBFBFFFBF80800080)) 
    \axi_last_fu_54[0]_i_1__1 
       (.I0(s_axis_video2_TLAST_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I2(\sof_reg_83_reg[0]_0 ),
        .I3(sof_reg_83),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out),
        .O(\data_p1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg_i_1
       (.I0(sof_reg_83),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I3(Q[0]),
        .I4(HwReg_layerEnableFlag_3_fu_294),
        .O(\sof_reg_83_reg[0] ));
  LUT5 #(
    .INIT(32'hBF80FF80)) 
    \sof_reg_83[0]_i_1__1 
       (.I0(s_axis_video2_TUSER_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I2(\sof_reg_83_reg[0]_0 ),
        .I3(sof_reg_83),
        .I4(ap_loop_init_int),
        .O(\data_p1_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_126
   (ap_loop_init_int_reg_0,
    D,
    E,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[7] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg,
    \axi_last_reg_103_reg[0] ,
    ap_done_cache_reg_0,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
    eol_reg_114,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
    Q,
    \axi_data_fu_108_reg[0] ,
    ap_loop_init_int_reg_1,
    ap_rst_n,
    s_axis_video2_TLAST_int_regslice,
    select_ln3150_reg_420,
    axi_last_23_loc_fu_92);
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[7] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg;
  output \axi_last_reg_103_reg[0] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out;
  input eol_reg_114;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  input [1:0]Q;
  input \axi_data_fu_108_reg[0] ;
  input [0:0]ap_loop_init_int_reg_1;
  input ap_rst_n;
  input s_axis_video2_TLAST_int_regslice;
  input select_ln3150_reg_420;
  input axi_last_23_loc_fu_92;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm[8]_i_2__0_n_9 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__15_n_9;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int_i_1__15_n_9;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire \axi_data_fu_108_reg[0] ;
  wire axi_last_23_loc_fu_92;
  wire \axi_last_23_loc_fu_92[0]_i_2_n_9 ;
  wire \axi_last_23_loc_fu_92[0]_i_3_n_9 ;
  wire \axi_last_reg_103_reg[0] ;
  wire eol_reg_114;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out;
  wire s_axis_video2_TLAST_int_regslice;
  wire select_ln3150_reg_420;

  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    ack_in_t_i_4__1
       (.I0(Q[1]),
        .I1(eol_reg_114),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(ap_loop_init_int_reg_1),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[8]_i_2__0_n_9 ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_CS_fsm[8]_i_2__0 
       (.I0(eol_reg_114),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .O(\ap_CS_fsm[8]_i_2__0_n_9 ));
  LUT6 #(
    .INIT(64'hE2EEE22200000000)) 
    \ap_CS_fsm[9]_i_1__1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(eol_reg_114),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__15
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(eol_reg_114),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__15_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__15_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'hFF7FFF7FDDDD5555)) 
    ap_loop_init_int_i_1__15
       (.I0(ap_rst_n),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(ap_loop_init_int_reg_1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I4(eol_reg_114),
        .I5(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__15_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__15_n_9),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEAAAAAABAAAAAAA)) 
    \axi_data_fu_108[23]_i_1 
       (.I0(\axi_data_fu_108_reg[0] ),
        .I1(\ap_CS_fsm[8]_i_2__0_n_9 ),
        .I2(ap_loop_init_int_reg_1),
        .I3(Q[1]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I5(ap_loop_init_int_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_23_loc_fu_92[0]_i_1 
       (.I0(eol_reg_114),
        .I1(\axi_last_23_loc_fu_92[0]_i_2_n_9 ),
        .I2(select_ln3150_reg_420),
        .I3(\axi_last_23_loc_fu_92[0]_i_3_n_9 ),
        .I4(Q[1]),
        .I5(axi_last_23_loc_fu_92),
        .O(\axi_last_reg_103_reg[0] ));
  LUT2 #(
    .INIT(4'h7)) 
    \axi_last_23_loc_fu_92[0]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(\axi_last_23_loc_fu_92[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \axi_last_23_loc_fu_92[0]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(eol_reg_114),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .O(\axi_last_23_loc_fu_92[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFF0888F7FF0000)) 
    \axi_last_reg_103[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(eol_reg_114),
        .I5(s_axis_video2_TLAST_int_regslice),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hAAAEEEAE)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(eol_reg_114),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_129
   (\sof_4_reg_158_reg[0] ,
    ap_rst_n_0,
    \state_reg[0] ,
    D,
    \axi_last_2_reg_170_reg[0] ,
    E,
    ap_loop_init_int_reg_0,
    full_n_reg,
    full_n_reg_0,
    S,
    ap_sig_allocacmp_j_5,
    ap_loop_init_int_reg_1,
    full_n_reg_1,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg,
    push,
    SR,
    ap_clk,
    \axi_last_3_fu_96_reg[0] ,
    \SRL_SIG_reg[1][0] ,
    CO,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    Q,
    \icmp_ln3105_reg_299_reg[0] ,
    \SRL_SIG_reg[1][0]_0 ,
    srcLayer1_full_n,
    \axi_data_3_fu_92_reg[23] ,
    \axi_data_3_fu_92_reg[23]_0 ,
    axi_last_2_reg_170,
    s_axis_video1_TLAST_int_regslice,
    ap_done_cache_reg_0,
    i_fu_112,
    \icmp_ln3105_reg_299_reg[0]_0 ,
    \j_fu_88_reg[11] ,
    icmp_ln3105_fu_203_p2_carry,
    \eol_reg_163_reg[0] );
  output \sof_4_reg_158_reg[0] ;
  output ap_rst_n_0;
  output \state_reg[0] ;
  output [23:0]D;
  output \axi_last_2_reg_170_reg[0] ;
  output [0:0]E;
  output [0:0]ap_loop_init_int_reg_0;
  output [0:0]full_n_reg;
  output [1:0]full_n_reg_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_j_5;
  output [0:0]ap_loop_init_int_reg_1;
  output full_n_reg_1;
  output grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg;
  output push;
  input [0:0]SR;
  input ap_clk;
  input \axi_last_3_fu_96_reg[0] ;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [0:0]CO;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input [1:0]Q;
  input \icmp_ln3105_reg_299_reg[0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input srcLayer1_full_n;
  input [23:0]\axi_data_3_fu_92_reg[23] ;
  input [23:0]\axi_data_3_fu_92_reg[23]_0 ;
  input axi_last_2_reg_170;
  input s_axis_video1_TLAST_int_regslice;
  input ap_done_cache_reg_0;
  input i_fu_112;
  input \icmp_ln3105_reg_299_reg[0]_0 ;
  input [11:0]\j_fu_88_reg[11] ;
  input [11:0]icmp_ln3105_fu_203_p2_carry;
  input \eol_reg_163_reg[0] ;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \SRL_SIG[0][23]_i_2_n_9 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire ack_in_t_i_5_n_9;
  wire \ap_CS_fsm[6]_i_2__0_n_9 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_9;
  wire ap_loop_init_int_i_2__2_n_9;
  wire ap_loop_init_int_i_3_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_j_5;
  wire \axi_data_3_fu_92[23]_i_3_n_9 ;
  wire \axi_data_3_fu_92[23]_i_4_n_9 ;
  wire \axi_data_3_fu_92[23]_i_5_n_9 ;
  wire \axi_data_3_fu_92[23]_i_6_n_9 ;
  wire \axi_data_3_fu_92[23]_i_7_n_9 ;
  wire [23:0]\axi_data_3_fu_92_reg[23] ;
  wire [23:0]\axi_data_3_fu_92_reg[23]_0 ;
  wire axi_last_2_reg_170;
  wire \axi_last_2_reg_170_reg[0] ;
  wire \axi_last_3_fu_96_reg[0] ;
  wire \eol_reg_163[0]_i_2__0_n_9 ;
  wire \eol_reg_163_reg[0] ;
  wire [0:0]full_n_reg;
  wire [1:0]full_n_reg_0;
  wire full_n_reg_1;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg;
  wire i_fu_112;
  wire [11:0]icmp_ln3105_fu_203_p2_carry;
  wire icmp_ln3105_fu_203_p2_carry_i_10_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_11_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_12_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_13_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_14_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_15_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_16_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_17_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_5__0_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_6__0_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_7__0_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_8__0_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_9_n_9;
  wire \icmp_ln3105_reg_299_reg[0] ;
  wire \icmp_ln3105_reg_299_reg[0]_0 ;
  wire \j_fu_88[11]_i_3_n_9 ;
  wire [11:0]\j_fu_88_reg[11] ;
  wire push;
  wire s_axis_video1_TLAST_int_regslice;
  wire \sof_4_reg_158_reg[0] ;
  wire srcLayer1_full_n;
  wire \state_reg[0] ;

  LUT6 #(
    .INIT(64'h00FE000000000000)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(\SRL_SIG[0][23]_i_2_n_9 ),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(\ap_CS_fsm[6]_i_2__0_n_9 ),
        .I4(srcLayer1_full_n),
        .I5(Q[0]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(CO),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(\SRL_SIG[0][23]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ack_in_t_i_4__0
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(CO),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(ack_in_t_i_5_n_9),
        .O(\state_reg[0] ));
  LUT6 #(
    .INIT(64'h4747474700FF0000)) 
    ack_in_t_i_5
       (.I0(\axi_last_3_fu_96_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln3105_reg_299_reg[0] ),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .I4(srcLayer1_full_n),
        .I5(\ap_CS_fsm[6]_i_2__0_n_9 ),
        .O(ack_in_t_i_5_n_9));
  LUT6 #(
    .INIT(64'hAAEAEAEABAFAFAFA)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(i_fu_112),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(Q[0]),
        .I3(\icmp_ln3105_reg_299_reg[0]_0 ),
        .I4(CO),
        .I5(ap_done_cache),
        .O(full_n_reg_0[0]));
  LUT6 #(
    .INIT(64'hE000E000FF000000)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(\ap_CS_fsm[6]_i_2__0_n_9 ),
        .I1(srcLayer1_full_n),
        .I2(CO),
        .I3(Q[0]),
        .I4(ap_done_cache),
        .I5(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(full_n_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[6]_i_2__0 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[6]_i_2__0_n_9 ));
  LUT6 #(
    .INIT(64'hA8AAFFFFA8AA0000)) 
    ap_done_cache_i_1__6
       (.I0(CO),
        .I1(srcLayer1_full_n),
        .I2(ap_done_cache_reg_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_9),
        .Q(ap_done_cache),
        .R(SR));
  LUT5 #(
    .INIT(32'h8A800000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_loop_init_int_i_2__2_n_9),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEE0E)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\ap_CS_fsm[6]_i_2__0_n_9 ),
        .I1(srcLayer1_full_n),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I3(CO),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(\j_fu_88[11]_i_3_n_9 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h777F7F7F77777777)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_loop_init_int_i_2__2_n_9),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_i_3_n_9),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I4(\j_fu_88[11]_i_3_n_9 ),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__6_n_9));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h555DFFFF)) 
    ap_loop_init_int_i_2__2
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_done_cache_reg_0),
        .I3(srcLayer1_full_n),
        .I4(CO),
        .O(ap_loop_init_int_i_2__2_n_9));
  LUT6 #(
    .INIT(64'hEEE0EEEE00000000)) 
    ap_loop_init_int_i_3
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(CO),
        .I2(srcLayer1_full_n),
        .I3(ap_done_cache_reg_0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_loop_init_int_i_3_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[0]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [0]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[10]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [10]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[11]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [11]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[12]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [12]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[13]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [13]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[14]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [14]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[15]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [15]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[16]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [16]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[17]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [17]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[18]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [18]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[19]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [19]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[1]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [1]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[20]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [20]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[21]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [21]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[22]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [22]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEEEEE)) 
    \axi_data_3_fu_92[23]_i_1 
       (.I0(\axi_data_3_fu_92[23]_i_3_n_9 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\axi_data_3_fu_92[23]_i_4_n_9 ),
        .I3(\ap_CS_fsm[6]_i_2__0_n_9 ),
        .I4(\axi_last_3_fu_96_reg[0] ),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[23]_i_2 
       (.I0(\axi_data_3_fu_92_reg[23] [23]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h5033500050F05000)) 
    \axi_data_3_fu_92[23]_i_3 
       (.I0(\icmp_ln3105_reg_299_reg[0] ),
        .I1(\axi_data_3_fu_92[23]_i_4_n_9 ),
        .I2(\axi_data_3_fu_92[23]_i_6_n_9 ),
        .I3(\ap_CS_fsm[6]_i_2__0_n_9 ),
        .I4(srcLayer1_full_n),
        .I5(\SRL_SIG_reg[1][0]_0 ),
        .O(\axi_data_3_fu_92[23]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_data_3_fu_92[23]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(\axi_data_3_fu_92[23]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFDDDDFDDD)) 
    \axi_data_3_fu_92[23]_i_5 
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(CO),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_done_cache_reg_0),
        .I5(\axi_data_3_fu_92[23]_i_7_n_9 ),
        .O(\axi_data_3_fu_92[23]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \axi_data_3_fu_92[23]_i_6 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(CO),
        .O(\axi_data_3_fu_92[23]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[23]_i_7 
       (.I0(\axi_last_3_fu_96_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln3105_reg_299_reg[0] ),
        .O(\axi_data_3_fu_92[23]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[2]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [2]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[3]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [3]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[4]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [4]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[5]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [5]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[6]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [6]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[7]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [7]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[8]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [8]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_3_fu_92[9]_i_1 
       (.I0(\axi_data_3_fu_92_reg[23] [9]),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(\axi_data_3_fu_92_reg[23]_0 [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_3_fu_96[0]_i_1 
       (.I0(axi_last_2_reg_170),
        .I1(\axi_data_3_fu_92[23]_i_5_n_9 ),
        .I2(s_axis_video1_TLAST_int_regslice),
        .O(\axi_last_2_reg_170_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBB0000BBBF0000)) 
    \eol_reg_163[0]_i_1__0 
       (.I0(\axi_data_3_fu_92[23]_i_4_n_9 ),
        .I1(\ap_CS_fsm[6]_i_2__0_n_9 ),
        .I2(\axi_last_3_fu_96_reg[0] ),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\eol_reg_163[0]_i_2__0_n_9 ),
        .I5(CO),
        .O(\sof_4_reg_158_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAAA0000)) 
    \eol_reg_163[0]_i_2__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(CO),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\eol_reg_163_reg[0] ),
        .I5(\icmp_ln3105_reg_299_reg[0] ),
        .O(\eol_reg_163[0]_i_2__0_n_9 ));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_i_1
       (.I0(i_fu_112),
        .I1(CO),
        .I2(srcLayer1_full_n),
        .I3(ap_done_cache_reg_0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h9008)) 
    icmp_ln3105_fu_203_p2_carry_i_10
       (.I0(icmp_ln3105_fu_203_p2_carry[7]),
        .I1(\j_fu_88_reg[11] [7]),
        .I2(icmp_ln3105_fu_203_p2_carry[6]),
        .I3(\j_fu_88_reg[11] [6]),
        .O(icmp_ln3105_fu_203_p2_carry_i_10_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln3105_fu_203_p2_carry_i_11
       (.I0(\j_fu_88_reg[11] [3]),
        .I1(\j_fu_88_reg[11] [4]),
        .O(icmp_ln3105_fu_203_p2_carry_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln3105_fu_203_p2_carry_i_12
       (.I0(icmp_ln3105_fu_203_p2_carry[3]),
        .I1(icmp_ln3105_fu_203_p2_carry[4]),
        .O(icmp_ln3105_fu_203_p2_carry_i_12_n_9));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h9008)) 
    icmp_ln3105_fu_203_p2_carry_i_13
       (.I0(icmp_ln3105_fu_203_p2_carry[4]),
        .I1(\j_fu_88_reg[11] [4]),
        .I2(icmp_ln3105_fu_203_p2_carry[3]),
        .I3(\j_fu_88_reg[11] [3]),
        .O(icmp_ln3105_fu_203_p2_carry_i_13_n_9));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    icmp_ln3105_fu_203_p2_carry_i_14
       (.I0(\j_fu_88_reg[11] [0]),
        .I1(\j_fu_88_reg[11] [1]),
        .I2(\j_fu_88_reg[11] [2]),
        .I3(icmp_ln3105_fu_203_p2_carry[2]),
        .I4(icmp_ln3105_fu_203_p2_carry[0]),
        .I5(icmp_ln3105_fu_203_p2_carry[1]),
        .O(icmp_ln3105_fu_203_p2_carry_i_14_n_9));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h40041000)) 
    icmp_ln3105_fu_203_p2_carry_i_15
       (.I0(icmp_ln3105_fu_203_p2_carry[0]),
        .I1(icmp_ln3105_fu_203_p2_carry[1]),
        .I2(\j_fu_88_reg[11] [2]),
        .I3(icmp_ln3105_fu_203_p2_carry[2]),
        .I4(\j_fu_88_reg[11] [1]),
        .O(icmp_ln3105_fu_203_p2_carry_i_15_n_9));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    icmp_ln3105_fu_203_p2_carry_i_16
       (.I0(icmp_ln3105_fu_203_p2_carry[0]),
        .I1(icmp_ln3105_fu_203_p2_carry[2]),
        .I2(\j_fu_88_reg[11] [2]),
        .I3(\j_fu_88_reg[11] [1]),
        .I4(icmp_ln3105_fu_203_p2_carry[1]),
        .O(icmp_ln3105_fu_203_p2_carry_i_16_n_9));
  LUT3 #(
    .INIT(8'hFE)) 
    icmp_ln3105_fu_203_p2_carry_i_17
       (.I0(icmp_ln3105_fu_203_p2_carry[1]),
        .I1(icmp_ln3105_fu_203_p2_carry[0]),
        .I2(icmp_ln3105_fu_203_p2_carry[2]),
        .O(icmp_ln3105_fu_203_p2_carry_i_17_n_9));
  LUT6 #(
    .INIT(64'hCC33030308020303)) 
    icmp_ln3105_fu_203_p2_carry_i_1__0
       (.I0(icmp_ln3105_fu_203_p2_carry_i_5__0_n_9),
        .I1(icmp_ln3105_fu_203_p2_carry[11]),
        .I2(icmp_ln3105_fu_203_p2_carry_i_6__0_n_9),
        .I3(\j_fu_88_reg[11] [11]),
        .I4(\axi_data_3_fu_92[23]_i_4_n_9 ),
        .I5(icmp_ln3105_fu_203_p2_carry_i_7__0_n_9),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hCC33030308020303)) 
    icmp_ln3105_fu_203_p2_carry_i_2__0
       (.I0(icmp_ln3105_fu_203_p2_carry_i_8__0_n_9),
        .I1(icmp_ln3105_fu_203_p2_carry[8]),
        .I2(icmp_ln3105_fu_203_p2_carry_i_9_n_9),
        .I3(\j_fu_88_reg[11] [8]),
        .I4(\axi_data_3_fu_92[23]_i_4_n_9 ),
        .I5(icmp_ln3105_fu_203_p2_carry_i_10_n_9),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hCC33030308020303)) 
    icmp_ln3105_fu_203_p2_carry_i_3__0
       (.I0(icmp_ln3105_fu_203_p2_carry_i_11_n_9),
        .I1(icmp_ln3105_fu_203_p2_carry[5]),
        .I2(icmp_ln3105_fu_203_p2_carry_i_12_n_9),
        .I3(\j_fu_88_reg[11] [5]),
        .I4(\axi_data_3_fu_92[23]_i_4_n_9 ),
        .I5(icmp_ln3105_fu_203_p2_carry_i_13_n_9),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFAEEAAAAFAEEFFFF)) 
    icmp_ln3105_fu_203_p2_carry_i_4__0
       (.I0(icmp_ln3105_fu_203_p2_carry_i_14_n_9),
        .I1(icmp_ln3105_fu_203_p2_carry_i_15_n_9),
        .I2(icmp_ln3105_fu_203_p2_carry_i_16_n_9),
        .I3(\j_fu_88_reg[11] [0]),
        .I4(\axi_data_3_fu_92[23]_i_4_n_9 ),
        .I5(icmp_ln3105_fu_203_p2_carry_i_17_n_9),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln3105_fu_203_p2_carry_i_5__0
       (.I0(\j_fu_88_reg[11] [9]),
        .I1(\j_fu_88_reg[11] [10]),
        .O(icmp_ln3105_fu_203_p2_carry_i_5__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln3105_fu_203_p2_carry_i_6__0
       (.I0(icmp_ln3105_fu_203_p2_carry[9]),
        .I1(icmp_ln3105_fu_203_p2_carry[10]),
        .O(icmp_ln3105_fu_203_p2_carry_i_6__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h9008)) 
    icmp_ln3105_fu_203_p2_carry_i_7__0
       (.I0(icmp_ln3105_fu_203_p2_carry[10]),
        .I1(\j_fu_88_reg[11] [10]),
        .I2(icmp_ln3105_fu_203_p2_carry[9]),
        .I3(\j_fu_88_reg[11] [9]),
        .O(icmp_ln3105_fu_203_p2_carry_i_7__0_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln3105_fu_203_p2_carry_i_8__0
       (.I0(\j_fu_88_reg[11] [6]),
        .I1(\j_fu_88_reg[11] [7]),
        .O(icmp_ln3105_fu_203_p2_carry_i_8__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln3105_fu_203_p2_carry_i_9
       (.I0(icmp_ln3105_fu_203_p2_carry[6]),
        .I1(icmp_ln3105_fu_203_p2_carry[7]),
        .O(icmp_ln3105_fu_203_p2_carry_i_9_n_9));
  LUT6 #(
    .INIT(64'hF0F0F5FDF0F0A0A0)) 
    \icmp_ln3105_reg_299[0]_i_1__0 
       (.I0(\icmp_ln3105_reg_299_reg[0]_0 ),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(CO),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\j_fu_88[11]_i_3_n_9 ),
        .I5(ap_done_cache_reg_0),
        .O(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry__0_i_1
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [8]),
        .O(ap_sig_allocacmp_j_5[8]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry__0_i_2
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [7]),
        .O(ap_sig_allocacmp_j_5[7]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry__0_i_3
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [6]),
        .O(ap_sig_allocacmp_j_5[6]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry__0_i_4
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [5]),
        .O(ap_sig_allocacmp_j_5[5]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry__1_i_1
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [11]),
        .O(ap_sig_allocacmp_j_5[11]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry__1_i_2
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [10]),
        .O(ap_sig_allocacmp_j_5[10]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry__1_i_3
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [9]),
        .O(ap_sig_allocacmp_j_5[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_6_fu_209_p2_carry_i_1
       (.I0(\j_fu_88_reg[11] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .O(ap_sig_allocacmp_j_5[0]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry_i_2
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [4]),
        .O(ap_sig_allocacmp_j_5[4]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry_i_3
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [3]),
        .O(ap_sig_allocacmp_j_5[3]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry_i_4
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [2]),
        .O(ap_sig_allocacmp_j_5[2]));
  LUT3 #(
    .INIT(8'h70)) 
    j_6_fu_209_p2_carry_i_5
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_88_reg[11] [1]),
        .O(ap_sig_allocacmp_j_5[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_88[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_88_reg[11] [0]),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    \j_fu_88[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I2(CO),
        .I3(srcLayer1_full_n),
        .I4(ap_done_cache_reg_0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h00000000FEAA0000)) 
    \j_fu_88[11]_i_2 
       (.I0(\j_fu_88[11]_i_3_n_9 ),
        .I1(\ap_CS_fsm[6]_i_2__0_n_9 ),
        .I2(srcLayer1_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg),
        .I5(CO),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF000000)) 
    \j_fu_88[11]_i_3 
       (.I0(\axi_last_3_fu_96_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln3105_reg_299_reg[0] ),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .I4(srcLayer1_full_n),
        .I5(\ap_CS_fsm[6]_i_2__0_n_9 ),
        .O(\j_fu_88[11]_i_3_n_9 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_130
   (ap_rst_n_0,
    s_axis_video1_TREADY_int_regslice,
    D,
    E,
    ap_loop_init_int_reg_0,
    \data_p1_reg[0] ,
    \data_p1_reg[0]_0 ,
    ap_clk,
    \FSM_sequential_state_reg[0] ,
    Q,
    ap_loop_init_int_reg_1,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    ap_rst_n,
    sof_reg_83,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
    \axi_data_2_fu_108_reg[0] ,
    \axi_data_2_fu_108_reg[0]_0 ,
    HwReg_layerEnableFlag_reg_1156,
    s_axis_video1_TLAST_int_regslice,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
    s_axis_video1_TUSER_int_regslice);
  output ap_rst_n_0;
  output s_axis_video1_TREADY_int_regslice;
  output [1:0]D;
  output [0:0]E;
  output ap_loop_init_int_reg_0;
  output \data_p1_reg[0] ;
  output \data_p1_reg[0]_0 ;
  input ap_clk;
  input \FSM_sequential_state_reg[0] ;
  input [3:0]Q;
  input [0:0]ap_loop_init_int_reg_1;
  input \FSM_sequential_state_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[0]_1 ;
  input ap_rst_n;
  input sof_reg_83;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  input \axi_data_2_fu_108_reg[0] ;
  input \axi_data_2_fu_108_reg[0]_0 ;
  input HwReg_layerEnableFlag_reg_1156;
  input s_axis_video1_TLAST_int_regslice;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out;
  input s_axis_video1_TUSER_int_regslice;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_state_reg[0]_1 ;
  wire HwReg_layerEnableFlag_reg_1156;
  wire [3:0]Q;
  wire ack_in_t_i_3_n_9;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_9;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_9;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \axi_data_2_fu_108[23]_i_3_n_9 ;
  wire \axi_data_2_fu_108_reg[0] ;
  wire \axi_data_2_fu_108_reg[0]_0 ;
  wire \data_p1_reg[0] ;
  wire \data_p1_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TUSER_int_regslice;
  wire sof_reg_83;

  LUT1 #(
    .INIT(2'h1)) 
    ack_in_t_i_1__10
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFEAAA00000000)) 
    ack_in_t_i_2__0
       (.I0(ack_in_t_i_3_n_9),
        .I1(\FSM_sequential_state_reg[0] ),
        .I2(Q[3]),
        .I3(ap_loop_init_int_reg_1),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\FSM_sequential_state_reg[0]_1 ),
        .O(s_axis_video1_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ack_in_t_i_3
       (.I0(\axi_data_2_fu_108[23]_i_3_n_9 ),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ack_in_t_i_3_n_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A008AAA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(sof_reg_83),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I4(ap_done_cache),
        .I5(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h0808A808)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I3(sof_reg_83),
        .I4(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ap_done_cache_i_1__5
       (.I0(sof_reg_83),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_9),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h74CC)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_init_int_reg_1),
        .I1(ap_loop_init_int),
        .I2(sof_reg_83),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .O(ap_loop_init_int_i_1__5_n_9));
  FDSE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_9),
        .Q(ap_loop_init_int),
        .S(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFF8000FFFFFFFF)) 
    \axi_data_2_fu_108[23]_i_1 
       (.I0(Q[1]),
        .I1(\axi_data_2_fu_108[23]_i_3_n_9 ),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I3(ap_loop_init_int_reg_1),
        .I4(\axi_data_2_fu_108_reg[0] ),
        .I5(\axi_data_2_fu_108_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_data_2_fu_108[23]_i_3 
       (.I0(ap_loop_init_int),
        .I1(sof_reg_83),
        .O(\axi_data_2_fu_108[23]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hBFBFFFBF80800080)) 
    \axi_last_fu_54[0]_i_1__0 
       (.I0(s_axis_video1_TLAST_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I2(ap_loop_init_int_reg_1),
        .I3(sof_reg_83),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out),
        .O(\data_p1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFFB0B0B0)) 
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(sof_reg_83),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I3(HwReg_layerEnableFlag_reg_1156),
        .I4(Q[0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'hBF80FF80)) 
    \sof_reg_83[0]_i_1__0 
       (.I0(s_axis_video1_TUSER_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg),
        .I2(ap_loop_init_int_reg_1),
        .I3(sof_reg_83),
        .I4(ap_loop_init_int),
        .O(\data_p1_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_131
   (ap_loop_init_int_reg_0,
    \state_reg[0] ,
    D,
    \axi_last_4_reg_103_reg[0] ,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg,
    \data_p1_reg[0] ,
    \axi_last_4_reg_103_reg[0]_0 ,
    ap_done_cache_reg_0,
    ap_clk,
    ap_loop_init_int_reg_1,
    Q,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
    eol_1_reg_114,
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
    ap_rst_n,
    s_axis_video1_TLAST_int_regslice,
    select_ln3150_reg_420,
    axi_last_4_loc_fu_92);
  output ap_loop_init_int_reg_0;
  output \state_reg[0] ;
  output [1:0]D;
  output \axi_last_4_reg_103_reg[0] ;
  output grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg;
  output \data_p1_reg[0] ;
  output \axi_last_4_reg_103_reg[0]_0 ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [0:0]ap_loop_init_int_reg_1;
  input [1:0]Q;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  input eol_1_reg_114;
  input grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out;
  input ap_rst_n;
  input s_axis_video1_TLAST_int_regslice;
  input select_ln3150_reg_420;
  input axi_last_4_loc_fu_92;

  wire [1:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_9;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int_i_1__7_n_9;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire axi_last_4_loc_fu_92;
  wire axi_last_4_loc_fu_920;
  wire \axi_last_4_reg_103_reg[0] ;
  wire \axi_last_4_reg_103_reg[0]_0 ;
  wire \data_p1_reg[0] ;
  wire eol_1_reg_114;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out;
  wire s_axis_video1_TLAST_int_regslice;
  wire select_ln3150_reg_420;
  wire \state_reg[0] ;

  LUT5 #(
    .INIT(32'hFFAAABAA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[1]),
        .I4(\axi_last_4_reg_103_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h3500)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(eol_1_reg_114),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .O(\axi_last_4_reg_103_reg[0] ));
  LUT6 #(
    .INIT(64'hCFAA0000C0AA0000)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(Q[1]),
        .I5(eol_1_reg_114),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ap_done_cache_i_1__7
       (.I0(eol_1_reg_114),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__7_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'hFFF57FF5FF557F55)) 
    ap_loop_init_int_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I5(eol_1_reg_114),
        .O(ap_loop_init_int_i_1__7_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__7_n_9),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80008800)) 
    \axi_data_2_fu_108[23]_i_4 
       (.I0(ap_loop_init_int_reg_1),
        .I1(Q[1]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I4(eol_1_reg_114),
        .O(\state_reg[0] ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \axi_last_4_loc_fu_92[0]_i_1 
       (.I0(eol_1_reg_114),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I3(select_ln3150_reg_420),
        .I4(axi_last_4_loc_fu_920),
        .I5(axi_last_4_loc_fu_92),
        .O(\axi_last_4_reg_103_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hC0800080)) 
    \axi_last_4_loc_fu_92[0]_i_2 
       (.I0(eol_1_reg_114),
        .I1(Q[1]),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .O(axi_last_4_loc_fu_920));
  LUT6 #(
    .INIT(64'hFFBF0888FFFF0000)) 
    \axi_last_4_reg_103[0]_i_1__0 
       (.I0(s_axis_video1_TLAST_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I4(eol_1_reg_114),
        .I5(ap_loop_init_int_reg_1),
        .O(\data_p1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF082A)) 
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out),
        .I3(eol_1_reg_114),
        .I4(Q[0]),
        .O(grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_134
   (E,
    ap_loop_init_int_reg_0,
    SR,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg,
    push,
    \eol_reg_163_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    D,
    \data_p1_reg[23] ,
    S,
    ap_sig_allocacmp_j_7,
    ap_loop_init_int_reg_1,
    \data_p1_reg[0] ,
    \ap_CS_fsm_reg[4] ,
    \icmp_ln3105_reg_299_reg[0] ,
    ap_done_cache_reg_0,
    ap_clk,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
    CO,
    \icmp_ln3105_reg_299_reg[0]_0 ,
    srcLayer0_full_n,
    ap_enable_reg_pp0_iter1,
    \eol_reg_163_reg[0]_0 ,
    Q,
    \eol_reg_163_reg[0]_1 ,
    \axi_last_fu_96_reg[0] ,
    ap_rst_n,
    AXIvideo2MultiPixStream_1_U0_ap_ready,
    \axi_data_fu_92_reg[23] ,
    \axi_data_fu_92_reg[23]_0 ,
    ack_in_t_i_5__1_0,
    \j_fu_88_reg[11] ,
    icmp_ln3105_fu_203_p2_carry_i_1_0,
    s_axis_video_TLAST_int_regslice,
    axi_last_12_reg_152,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg_0,
    HwReg_layerEnableFlag_4_fu_298);
  output [0:0]E;
  output [0:0]ap_loop_init_int_reg_0;
  output [0:0]SR;
  output grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg;
  output push;
  output \eol_reg_163_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output [23:0]\data_p1_reg[23] ;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_j_7;
  output [0:0]ap_loop_init_int_reg_1;
  output \data_p1_reg[0] ;
  output \ap_CS_fsm_reg[4] ;
  output \icmp_ln3105_reg_299_reg[0] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg;
  input [0:0]CO;
  input [0:0]\icmp_ln3105_reg_299_reg[0]_0 ;
  input srcLayer0_full_n;
  input ap_enable_reg_pp0_iter1;
  input \eol_reg_163_reg[0]_0 ;
  input [1:0]Q;
  input \eol_reg_163_reg[0]_1 ;
  input \axi_last_fu_96_reg[0] ;
  input ap_rst_n;
  input AXIvideo2MultiPixStream_1_U0_ap_ready;
  input [23:0]\axi_data_fu_92_reg[23] ;
  input [23:0]\axi_data_fu_92_reg[23]_0 ;
  input ack_in_t_i_5__1_0;
  input [11:0]\j_fu_88_reg[11] ;
  input [11:0]icmp_ln3105_fu_203_p2_carry_i_1_0;
  input s_axis_video_TLAST_int_regslice;
  input axi_last_12_reg_152;
  input [0:0]grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg_0;
  input HwReg_layerEnableFlag_4_fu_298;

  wire AXIvideo2MultiPixStream_1_U0_ap_ready;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire HwReg_layerEnableFlag_4_fu_298;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ack_in_t_i_5__1_0;
  wire \ap_CS_fsm[5]_i_3_n_9 ;
  wire \ap_CS_fsm[6]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_j_7;
  wire \axi_data_fu_92[23]_i_3_n_9 ;
  wire [23:0]\axi_data_fu_92_reg[23] ;
  wire [23:0]\axi_data_fu_92_reg[23]_0 ;
  wire axi_last_12_reg_152;
  wire \axi_last_fu_96_reg[0] ;
  wire \data_p1_reg[0] ;
  wire [23:0]\data_p1_reg[23] ;
  wire \eol_reg_163_reg[0] ;
  wire \eol_reg_163_reg[0]_0 ;
  wire \eol_reg_163_reg[0]_1 ;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg;
  wire [0:0]grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg_0;
  wire [11:0]icmp_ln3105_fu_203_p2_carry_i_1_0;
  wire icmp_ln3105_fu_203_p2_carry_i_5_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_6_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_7_n_9;
  wire icmp_ln3105_fu_203_p2_carry_i_8_n_9;
  wire \icmp_ln3105_reg_299_reg[0] ;
  wire [0:0]\icmp_ln3105_reg_299_reg[0]_0 ;
  wire [11:0]\j_fu_88_reg[11] ;
  wire or_ln3109_fu_215_p2__3;
  wire push;
  wire s_axis_video_TLAST_int_regslice;
  wire srcLayer0_full_n;

  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(srcLayer0_full_n),
        .I1(Q[1]),
        .I2(\eol_reg_163_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(push));
  LUT6 #(
    .INIT(64'h0008000800000008)) 
    ack_in_t_i_5__1
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I1(\icmp_ln3105_reg_299_reg[0]_0 ),
        .I2(CO),
        .I3(or_ln3109_fu_215_p2__3),
        .I4(\ap_CS_fsm[6]_i_3_n_9 ),
        .I5(srcLayer0_full_n),
        .O(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h4444FF4F44444444)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(AXIvideo2MultiPixStream_1_U0_ap_ready),
        .I1(Q[0]),
        .I2(ap_done_cache),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I4(\ap_CS_fsm[5]_i_3_n_9 ),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I1(CO),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(\ap_CS_fsm[5]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(srcLayer0_full_n),
        .I1(\ap_CS_fsm[6]_i_3_n_9 ),
        .I2(or_ln3109_fu_215_p2__3),
        .I3(CO),
        .I4(\icmp_ln3105_reg_299_reg[0]_0 ),
        .I5(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .O(ap_block_pp0_stage0_11001__0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\eol_reg_163_reg[0]_0 ),
        .O(\ap_CS_fsm[6]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \ap_CS_fsm[6]_i_4 
       (.I0(ack_in_t_i_5__1_0),
        .I1(ap_loop_init),
        .I2(\eol_reg_163_reg[0]_1 ),
        .I3(\eol_reg_163_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\axi_last_fu_96_reg[0] ),
        .O(or_ln3109_fu_215_p2__3));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h88880C00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hBBBBFB3B)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I3(CO),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__0_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[0]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [0]),
        .I1(\axi_data_fu_92_reg[23]_0 [0]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[10]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [10]),
        .I1(\axi_data_fu_92_reg[23]_0 [10]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[11]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [11]),
        .I1(\axi_data_fu_92_reg[23]_0 [11]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[12]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [12]),
        .I1(\axi_data_fu_92_reg[23]_0 [12]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[13]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [13]),
        .I1(\axi_data_fu_92_reg[23]_0 [13]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[14]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [14]),
        .I1(\axi_data_fu_92_reg[23]_0 [14]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[15]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [15]),
        .I1(\axi_data_fu_92_reg[23]_0 [15]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[16]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [16]),
        .I1(\axi_data_fu_92_reg[23]_0 [16]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [16]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[17]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [17]),
        .I1(\axi_data_fu_92_reg[23]_0 [17]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[18]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [18]),
        .I1(\axi_data_fu_92_reg[23]_0 [18]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [18]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[19]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [19]),
        .I1(\axi_data_fu_92_reg[23]_0 [19]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[1]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [1]),
        .I1(\axi_data_fu_92_reg[23]_0 [1]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[20]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [20]),
        .I1(\axi_data_fu_92_reg[23]_0 [20]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [20]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[21]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [21]),
        .I1(\axi_data_fu_92_reg[23]_0 [21]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [21]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[22]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [22]),
        .I1(\axi_data_fu_92_reg[23]_0 [22]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [22]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \axi_data_fu_92[23]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[23]_i_2 
       (.I0(\axi_data_fu_92_reg[23] [23]),
        .I1(\axi_data_fu_92_reg[23]_0 [23]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [23]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \axi_data_fu_92[23]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I1(or_ln3109_fu_215_p2__3),
        .I2(CO),
        .O(\axi_data_fu_92[23]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[2]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [2]),
        .I1(\axi_data_fu_92_reg[23]_0 [2]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[3]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [3]),
        .I1(\axi_data_fu_92_reg[23]_0 [3]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[4]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [4]),
        .I1(\axi_data_fu_92_reg[23]_0 [4]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[5]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [5]),
        .I1(\axi_data_fu_92_reg[23]_0 [5]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[6]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [6]),
        .I1(\axi_data_fu_92_reg[23]_0 [6]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[7]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [7]),
        .I1(\axi_data_fu_92_reg[23]_0 [7]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[8]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [8]),
        .I1(\axi_data_fu_92_reg[23]_0 [8]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_fu_92[9]_i_1 
       (.I0(\axi_data_fu_92_reg[23] [9]),
        .I1(\axi_data_fu_92_reg[23]_0 [9]),
        .I2(\axi_data_fu_92[23]_i_3_n_9 ),
        .O(\data_p1_reg[23] [9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_fu_96[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(\axi_data_fu_92[23]_i_3_n_9 ),
        .I2(axi_last_12_reg_152),
        .I3(ap_loop_init_int_reg_0),
        .I4(\axi_last_fu_96_reg[0] ),
        .O(\data_p1_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAA00C0AAAAAACA)) 
    \eol_reg_163[0]_i_1 
       (.I0(\eol_reg_163_reg[0]_1 ),
        .I1(\axi_last_fu_96_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\eol_reg_163_reg[0]_0 ),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(ap_loop_init),
        .O(\eol_reg_163_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \eol_reg_163[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'hFF404040FFFF4040)) 
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg_0),
        .I1(Q[0]),
        .I2(HwReg_layerEnableFlag_4_fu_298),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I5(CO),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln3105_fu_203_p2_carry_i_1
       (.I0(\j_fu_88_reg[11] [9]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln3105_fu_203_p2_carry_i_1_0[9]),
        .I4(icmp_ln3105_fu_203_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln3105_fu_203_p2_carry_i_2
       (.I0(\j_fu_88_reg[11] [6]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln3105_fu_203_p2_carry_i_1_0[6]),
        .I4(icmp_ln3105_fu_203_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln3105_fu_203_p2_carry_i_3
       (.I0(\j_fu_88_reg[11] [3]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln3105_fu_203_p2_carry_i_1_0[3]),
        .I4(icmp_ln3105_fu_203_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln3105_fu_203_p2_carry_i_4
       (.I0(\j_fu_88_reg[11] [0]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln3105_fu_203_p2_carry_i_1_0[0]),
        .I4(icmp_ln3105_fu_203_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln3105_fu_203_p2_carry_i_5
       (.I0(\j_fu_88_reg[11] [10]),
        .I1(icmp_ln3105_fu_203_p2_carry_i_1_0[10]),
        .I2(\j_fu_88_reg[11] [11]),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln3105_fu_203_p2_carry_i_1_0[11]),
        .O(icmp_ln3105_fu_203_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln3105_fu_203_p2_carry_i_6
       (.I0(\j_fu_88_reg[11] [7]),
        .I1(icmp_ln3105_fu_203_p2_carry_i_1_0[7]),
        .I2(\j_fu_88_reg[11] [8]),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln3105_fu_203_p2_carry_i_1_0[8]),
        .O(icmp_ln3105_fu_203_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln3105_fu_203_p2_carry_i_7
       (.I0(\j_fu_88_reg[11] [4]),
        .I1(icmp_ln3105_fu_203_p2_carry_i_1_0[4]),
        .I2(\j_fu_88_reg[11] [5]),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln3105_fu_203_p2_carry_i_1_0[5]),
        .O(icmp_ln3105_fu_203_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln3105_fu_203_p2_carry_i_8
       (.I0(\j_fu_88_reg[11] [1]),
        .I1(icmp_ln3105_fu_203_p2_carry_i_1_0[1]),
        .I2(\j_fu_88_reg[11] [2]),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln3105_fu_203_p2_carry_i_1_0[2]),
        .O(icmp_ln3105_fu_203_p2_carry_i_8_n_9));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln3105_reg_299[0]_i_1 
       (.I0(CO),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\eol_reg_163_reg[0]_0 ),
        .O(\icmp_ln3105_reg_299_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry__0_i_1
       (.I0(\j_fu_88_reg[11] [8]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry__0_i_2
       (.I0(\j_fu_88_reg[11] [7]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry__0_i_3
       (.I0(\j_fu_88_reg[11] [6]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry__0_i_4
       (.I0(\j_fu_88_reg[11] [5]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry__1_i_1
       (.I0(\j_fu_88_reg[11] [11]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry__1_i_2
       (.I0(\j_fu_88_reg[11] [10]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry__1_i_3
       (.I0(\j_fu_88_reg[11] [9]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry_i_1
       (.I0(\j_fu_88_reg[11] [0]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry_i_2
       (.I0(\j_fu_88_reg[11] [4]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry_i_3
       (.I0(\j_fu_88_reg[11] [3]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry_i_4
       (.I0(\j_fu_88_reg[11] [2]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_8_fu_209_p2_carry_i_5
       (.I0(\j_fu_88_reg[11] [1]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_7[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_88[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_88_reg[11] [0]),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_88[11]_i_1__1 
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_88[11]_i_2__1 
       (.I0(CO),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_135
   (s_axis_video_TREADY_int_regslice,
    E,
    D,
    \data_p1_reg[0] ,
    \data_p1_reg[0]_0 ,
    \HwReg_layerEnableFlag_1_reg_1151_reg[0] ,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
    sof_reg_83,
    axi_data_fu_1061,
    \sof_reg_83_reg[0] ,
    ap_rst_n,
    HwReg_layerEnableFlag_4_fu_298,
    s_axis_video_TLAST_int_regslice,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out,
    s_axis_video_TUSER_int_regslice);
  output s_axis_video_TREADY_int_regslice;
  output [0:0]E;
  output [1:0]D;
  output \data_p1_reg[0] ;
  output \data_p1_reg[0]_0 ;
  output \HwReg_layerEnableFlag_1_reg_1151_reg[0] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [3:0]Q;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[0]_1 ;
  input grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg;
  input sof_reg_83;
  input axi_data_fu_1061;
  input [0:0]\sof_reg_83_reg[0] ;
  input ap_rst_n;
  input HwReg_layerEnableFlag_4_fu_298;
  input s_axis_video_TLAST_int_regslice;
  input grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out;
  input s_axis_video_TUSER_int_regslice;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_state_reg[0]_1 ;
  wire \HwReg_layerEnableFlag_1_reg_1151_reg[0] ;
  wire HwReg_layerEnableFlag_4_fu_298;
  wire [3:0]Q;
  wire ack_in_t_i_4_n_9;
  wire \ap_CS_fsm[2]_i_2_n_9 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_9;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_9;
  wire ap_rst_n;
  wire axi_data_fu_1061;
  wire \data_p1_reg[0] ;
  wire \data_p1_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TUSER_int_regslice;
  wire sof_reg_83;
  wire [0:0]\sof_reg_83_reg[0] ;

  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ack_in_t_i_3__1
       (.I0(ack_in_t_i_4_n_9),
        .I1(Q[2]),
        .I2(\FSM_sequential_state_reg[0] ),
        .I3(Q[3]),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\FSM_sequential_state_reg[0]_1 ),
        .O(s_axis_video_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hC4000000)) 
    ack_in_t_i_4
       (.I0(sof_reg_83),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\sof_reg_83_reg[0] ),
        .I4(Q[1]),
        .O(ack_in_t_i_4_n_9));
  LUT6 #(
    .INIT(64'h8888FF8F88888888)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(HwReg_layerEnableFlag_4_fu_298),
        .I2(ap_done_cache),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .I4(\ap_CS_fsm[2]_i_2_n_9 ),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(sof_reg_83),
        .O(\ap_CS_fsm[2]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h08AA0800)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(sof_reg_83),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ap_done_cache_i_1__0
       (.I0(sof_reg_83),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT5 #(
    .INIT(32'h7D75FDF5)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(sof_reg_83),
        .I4(\sof_reg_83_reg[0] ),
        .O(ap_loop_init_int_i_1_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEAAAEAAAAAAAAAA)) 
    \axi_data_fu_106[23]_i_1 
       (.I0(axi_data_fu_1061),
        .I1(Q[1]),
        .I2(sof_reg_83),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\sof_reg_83_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hBFFFBBFF80008800)) 
    \axi_last_fu_54[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(\sof_reg_83_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .I4(sof_reg_83),
        .I5(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out),
        .O(\data_p1_reg[0] ));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg_i_1
       (.I0(HwReg_layerEnableFlag_4_fu_298),
        .I1(Q[0]),
        .I2(sof_reg_83),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .O(\HwReg_layerEnableFlag_1_reg_1151_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8800)) 
    \sof_reg_83[0]_i_1 
       (.I0(s_axis_video_TUSER_int_regslice),
        .I1(\sof_reg_83_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg),
        .I4(sof_reg_83),
        .O(\data_p1_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_136
   (\state_reg[0] ,
    D,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \data_p1_reg[0] ,
    \select_ln3150_reg_394_reg[0] ,
    \ap_CS_fsm_reg[7] ,
    ap_done_cache_reg_0,
    ap_clk,
    ap_loop_init_int_reg_0,
    eol_2_reg_114,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
    Q,
    \axi_data_fu_106_reg[23] ,
    \ap_CS_fsm_reg[9] ,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    select_ln3150_reg_394,
    axi_last_4_loc_fu_90);
  output \state_reg[0] ;
  output [23:0]D;
  output \ap_CS_fsm_reg[8] ;
  output [1:0]\ap_CS_fsm_reg[8]_0 ;
  output \data_p1_reg[0] ;
  output \select_ln3150_reg_394_reg[0] ;
  output \ap_CS_fsm_reg[7] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [0:0]ap_loop_init_int_reg_0;
  input eol_2_reg_114;
  input grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out;
  input [23:0]Q;
  input [23:0]\axi_data_fu_106_reg[23] ;
  input [1:0]\ap_CS_fsm_reg[9] ;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input select_ln3150_reg_394;
  input axi_last_4_loc_fu_90;

  wire [23:0]D;
  wire [23:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire [1:0]\ap_CS_fsm_reg[8]_0 ;
  wire [1:0]\ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_phi_mux_eol_2_phi_fu_117_p4__0;
  wire ap_rst_n;
  wire [23:0]\axi_data_fu_106_reg[23] ;
  wire axi_last_4_loc_fu_90;
  wire axi_last_4_loc_fu_900;
  wire \data_p1_reg[0] ;
  wire eol_2_reg_114;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln3150_reg_394;
  wire \select_ln3150_reg_394_reg[0] ;
  wire \state_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h0020A020)) 
    ack_in_t_i_6
       (.I0(ap_loop_init_int_reg_0),
        .I1(eol_2_reg_114),
        .I2(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .O(\state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hABFBAAAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg[9] [0]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I3(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .O(\ap_CS_fsm_reg[8]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h8A80)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I3(ap_done_cache),
        .O(\ap_CS_fsm_reg[8]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I3(eol_2_reg_114),
        .O(ap_phi_mux_eol_2_phi_fu_117_p4__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__1
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .I1(ap_loop_init_int),
        .I2(eol_2_reg_114),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'hFFD577D5FFD5FFD5)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I2(eol_2_reg_114),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .I5(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__1_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[10]_i_1 
       (.I0(Q[10]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[11]_i_1 
       (.I0(Q[11]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[12]_i_1 
       (.I0(Q[12]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[13]_i_1 
       (.I0(Q[13]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[14]_i_1 
       (.I0(Q[14]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[15]_i_1 
       (.I0(Q[15]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[16]_i_1 
       (.I0(Q[16]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[17]_i_1 
       (.I0(Q[17]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[18]_i_1 
       (.I0(Q[18]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[19]_i_1 
       (.I0(Q[19]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[20]_i_1 
       (.I0(Q[20]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[21]_i_1 
       (.I0(Q[21]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[22]_i_1 
       (.I0(Q[22]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[23]_i_2 
       (.I0(Q[23]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAA00080088000800)) 
    \axi_data_fu_106[23]_i_3 
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(eol_2_reg_114),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .O(\ap_CS_fsm_reg[8] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[7]_i_1 
       (.I0(Q[7]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[8]_i_1 
       (.I0(Q[8]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_106[9]_i_1 
       (.I0(Q[9]),
        .I1(ap_phi_mux_eol_2_phi_fu_117_p4__0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(\axi_data_fu_106_reg[23] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \axi_last_4_loc_fu_90[0]_i_1 
       (.I0(select_ln3150_reg_394),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I3(eol_2_reg_114),
        .I4(axi_last_4_loc_fu_900),
        .I5(axi_last_4_loc_fu_90),
        .O(\select_ln3150_reg_394_reg[0] ));
  LUT5 #(
    .INIT(32'hA8080000)) 
    \axi_last_4_loc_fu_90[0]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I1(eol_2_reg_114),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .O(axi_last_4_loc_fu_900));
  LUT6 #(
    .INIT(64'hF0F0F8F0B8F0F8F0)) 
    \axi_last_4_reg_103[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(ap_loop_init_int_reg_0),
        .I2(eol_2_reg_114),
        .I3(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .O(\data_p1_reg[0] ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[9] [0]),
        .I1(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out),
        .I2(ap_loop_init_int),
        .I3(eol_2_reg_114),
        .I4(grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_58
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x_3,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
    CO,
    srcLayer1Rgb_full_n,
    srcLayer1Yuv_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln897_fu_72_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x_3;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  input [0:0]CO;
  input srcLayer1Rgb_full_n;
  input srcLayer1Yuv_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln897_fu_72_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__4_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__10_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__10_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_3;
  wire full_n_reg;
  wire grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;
  wire [11:0]icmp_ln897_fu_72_p2_carry_i_1_0;
  wire icmp_ln897_fu_72_p2_carry_i_5_n_9;
  wire icmp_ln897_fu_72_p2_carry_i_6_n_9;
  wire icmp_ln897_fu_72_p2_carry_i_7_n_9;
  wire icmp_ln897_fu_72_p2_carry_i_8_n_9;
  wire srcLayer1Rgb_full_n;
  wire srcLayer1Yuv_empty_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__4_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__4_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__4 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__4_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__10
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer1Yuv_empty_n),
        .I2(srcLayer1Rgb_full_n),
        .I3(CO),
        .I4(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__10_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__10_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_rst_n),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer1Yuv_empty_n),
        .I4(srcLayer1Rgb_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__10
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__5
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer1Yuv_empty_n),
        .I2(srcLayer1Rgb_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__10_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg_i_1
       (.I0(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer1Rgb_full_n),
        .I3(srcLayer1Yuv_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_72_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_72_p2_carry_i_1_0[9]),
        .I4(icmp_ln897_fu_72_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_72_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_72_p2_carry_i_1_0[6]),
        .I4(icmp_ln897_fu_72_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_72_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_72_p2_carry_i_1_0[3]),
        .I4(icmp_ln897_fu_72_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_72_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_72_p2_carry_i_1_0[0]),
        .I4(icmp_ln897_fu_72_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_72_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln897_fu_72_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_72_p2_carry_i_1_0[11]),
        .O(icmp_ln897_fu_72_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_72_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln897_fu_72_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_72_p2_carry_i_1_0[8]),
        .O(icmp_ln897_fu_72_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_72_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln897_fu_72_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_72_p2_carry_i_1_0[5]),
        .O(icmp_ln897_fu_72_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_72_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln897_fu_72_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_72_p2_carry_i_1_0[2]),
        .O(icmp_ln897_fu_72_p2_carry_i_8_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_4_fu_78_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_3[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[11]_i_1__1 
       (.I0(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer1Rgb_full_n),
        .I4(srcLayer1Yuv_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_fu_40[11]_i_2__1 
       (.I0(CO),
        .I1(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .I2(srcLayer1Rgb_full_n),
        .I3(srcLayer1Yuv_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_59
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x_5,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
    CO,
    outLayer0_full_n,
    srcLayer0Yuv_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln897_fu_78_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    v_mix_yuv2rgb_false_4_U0_ap_start,
    HwReg_layerEnableFlag_0_val_c_empty_n,
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x_5;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg;
  input [0:0]CO;
  input outLayer0_full_n;
  input srcLayer0Yuv_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln897_fu_78_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input v_mix_yuv2rgb_false_4_U0_ap_start;
  input HwReg_layerEnableFlag_0_val_c_empty_n;
  input grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire HwReg_layerEnableFlag_0_val_c_empty_n;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__1_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_5;
  wire full_n_reg;
  wire grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0;
  wire [11:0]icmp_ln897_fu_78_p2_carry_i_1_0;
  wire icmp_ln897_fu_78_p2_carry_i_5_n_9;
  wire icmp_ln897_fu_78_p2_carry_i_6_n_9;
  wire icmp_ln897_fu_78_p2_carry_i_7_n_9;
  wire icmp_ln897_fu_78_p2_carry_i_8_n_9;
  wire outLayer0_full_n;
  wire srcLayer0Yuv_empty_n;
  wire v_mix_yuv2rgb_false_4_U0_ap_start;

  LUT5 #(
    .INIT(32'h54040404)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__1_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I4(HwReg_layerEnableFlag_0_val_c_empty_n),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__1_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__1_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__4
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer0Yuv_empty_n),
        .I2(outLayer0_full_n),
        .I3(CO),
        .I4(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer0Yuv_empty_n),
        .I4(outLayer0_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__4_n_9));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer0Yuv_empty_n),
        .I2(outLayer0_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg_i_1
       (.I0(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .I1(CO),
        .I2(outLayer0_full_n),
        .I3(srcLayer0Yuv_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_78_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_78_p2_carry_i_1_0[9]),
        .I4(icmp_ln897_fu_78_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_78_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_78_p2_carry_i_1_0[6]),
        .I4(icmp_ln897_fu_78_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_78_p2_carry_i_1_0[3]),
        .I4(icmp_ln897_fu_78_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln897_fu_78_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln897_fu_78_p2_carry_i_1_0[0]),
        .I4(icmp_ln897_fu_78_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_78_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln897_fu_78_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_78_p2_carry_i_1_0[11]),
        .O(icmp_ln897_fu_78_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_78_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln897_fu_78_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_78_p2_carry_i_1_0[8]),
        .O(icmp_ln897_fu_78_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_78_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln897_fu_78_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_78_p2_carry_i_1_0[5]),
        .O(icmp_ln897_fu_78_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln897_fu_78_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln897_fu_78_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln897_fu_78_p2_carry_i_1_0[2]),
        .O(icmp_ln897_fu_78_p2_carry_i_8_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_6_fu_84_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_5[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_46[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_46[11]_i_1 
       (.I0(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(outLayer0_full_n),
        .I4(srcLayer0Yuv_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_fu_46[11]_i_2 
       (.I0(CO),
        .I1(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .I2(outLayer0_full_n),
        .I3(srcLayer0Yuv_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_60
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x_7,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
    CO,
    srcLayer2x_full_n,
    srcLayer2Rgb_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln107_fu_72_p2_carry_i_1__0_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x_7;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  input [0:0]CO;
  input srcLayer2x_full_n;
  input srcLayer2Rgb_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln107_fu_72_p2_carry_i_1__0_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__9_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__19_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__19_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_7;
  wire full_n_reg;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;
  wire [11:0]icmp_ln107_fu_72_p2_carry_i_1__0_0;
  wire icmp_ln107_fu_72_p2_carry_i_5__0_n_9;
  wire icmp_ln107_fu_72_p2_carry_i_6__0_n_9;
  wire icmp_ln107_fu_72_p2_carry_i_7__0_n_9;
  wire icmp_ln107_fu_72_p2_carry_i_8__0_n_9;
  wire srcLayer2Rgb_empty_n;
  wire srcLayer2x_full_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__9_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__13 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__9_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0808A808)) 
    \ap_CS_fsm[2]_i_3__9 
       (.I0(\ap_CS_fsm_reg[1] [2]),
        .I1(ap_done_cache),
        .I2(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I3(CO),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(\ap_CS_fsm[2]_i_3__9_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__19
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer2Rgb_empty_n),
        .I2(srcLayer2x_full_n),
        .I3(CO),
        .I4(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__19_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__19_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__13
       (.I0(ap_rst_n),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer2Rgb_empty_n),
        .I4(srcLayer2x_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__19
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__19_n_9));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__11
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer2Rgb_empty_n),
        .I2(srcLayer2x_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__19_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg_i_1
       (.I0(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer2x_full_n),
        .I3(srcLayer2Rgb_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln107_fu_72_p2_carry_i_1__0
       (.I0(Q[9]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln107_fu_72_p2_carry_i_1__0_0[9]),
        .I4(icmp_ln107_fu_72_p2_carry_i_5__0_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln107_fu_72_p2_carry_i_2__0
       (.I0(Q[6]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln107_fu_72_p2_carry_i_1__0_0[6]),
        .I4(icmp_ln107_fu_72_p2_carry_i_6__0_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln107_fu_72_p2_carry_i_3__0
       (.I0(Q[3]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln107_fu_72_p2_carry_i_1__0_0[3]),
        .I4(icmp_ln107_fu_72_p2_carry_i_7__0_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln107_fu_72_p2_carry_i_4__0
       (.I0(Q[0]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln107_fu_72_p2_carry_i_1__0_0[0]),
        .I4(icmp_ln107_fu_72_p2_carry_i_8__0_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln107_fu_72_p2_carry_i_5__0
       (.I0(Q[10]),
        .I1(icmp_ln107_fu_72_p2_carry_i_1__0_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln107_fu_72_p2_carry_i_1__0_0[11]),
        .O(icmp_ln107_fu_72_p2_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln107_fu_72_p2_carry_i_6__0
       (.I0(Q[7]),
        .I1(icmp_ln107_fu_72_p2_carry_i_1__0_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln107_fu_72_p2_carry_i_1__0_0[8]),
        .O(icmp_ln107_fu_72_p2_carry_i_6__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln107_fu_72_p2_carry_i_7__0
       (.I0(Q[4]),
        .I1(icmp_ln107_fu_72_p2_carry_i_1__0_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln107_fu_72_p2_carry_i_1__0_0[5]),
        .O(icmp_ln107_fu_72_p2_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln107_fu_72_p2_carry_i_8__0
       (.I0(Q[1]),
        .I1(icmp_ln107_fu_72_p2_carry_i_1__0_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln107_fu_72_p2_carry_i_1__0_0[2]),
        .O(icmp_ln107_fu_72_p2_carry_i_8__0_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_8_fu_78_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_7[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__6 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[11]_i_1__6 
       (.I0(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer2x_full_n),
        .I4(srcLayer2Rgb_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_fu_40[11]_i_2__6 
       (.I0(CO),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(srcLayer2x_full_n),
        .I3(srcLayer2Rgb_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_61
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x_9,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
    CO,
    srcLayer1x_full_n,
    srcLayer1Rgb_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln107_fu_72_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x_9;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  input [0:0]CO;
  input srcLayer1x_full_n;
  input srcLayer1Rgb_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln107_fu_72_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__5_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__11_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__11_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_9;
  wire full_n_reg;
  wire grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  wire grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;
  wire [11:0]icmp_ln107_fu_72_p2_carry_i_1_0;
  wire icmp_ln107_fu_72_p2_carry_i_5_n_9;
  wire icmp_ln107_fu_72_p2_carry_i_6_n_9;
  wire icmp_ln107_fu_72_p2_carry_i_7_n_9;
  wire icmp_ln107_fu_72_p2_carry_i_8_n_9;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1x_full_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__5_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__5_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0808A808)) 
    \ap_CS_fsm[2]_i_3__5 
       (.I0(\ap_CS_fsm_reg[1] [2]),
        .I1(ap_done_cache),
        .I2(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I3(CO),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(\ap_CS_fsm[2]_i_3__5_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__11
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer1Rgb_empty_n),
        .I2(srcLayer1x_full_n),
        .I3(CO),
        .I4(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__11_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__11_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_rst_n),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer1Rgb_empty_n),
        .I4(srcLayer1x_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__11
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__6
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer1Rgb_empty_n),
        .I2(srcLayer1x_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__11_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg_i_1
       (.I0(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer1x_full_n),
        .I3(srcLayer1Rgb_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln107_fu_72_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln107_fu_72_p2_carry_i_1_0[9]),
        .I4(icmp_ln107_fu_72_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln107_fu_72_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln107_fu_72_p2_carry_i_1_0[6]),
        .I4(icmp_ln107_fu_72_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln107_fu_72_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln107_fu_72_p2_carry_i_1_0[3]),
        .I4(icmp_ln107_fu_72_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln107_fu_72_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln107_fu_72_p2_carry_i_1_0[0]),
        .I4(icmp_ln107_fu_72_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln107_fu_72_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln107_fu_72_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln107_fu_72_p2_carry_i_1_0[11]),
        .O(icmp_ln107_fu_72_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln107_fu_72_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln107_fu_72_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln107_fu_72_p2_carry_i_1_0[8]),
        .O(icmp_ln107_fu_72_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln107_fu_72_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln107_fu_72_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln107_fu_72_p2_carry_i_1_0[5]),
        .O(icmp_ln107_fu_72_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln107_fu_72_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln107_fu_72_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln107_fu_72_p2_carry_i_1_0[2]),
        .O(icmp_ln107_fu_72_p2_carry_i_8_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_10_fu_78_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_9[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__2 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[11]_i_1__2 
       (.I0(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer1x_full_n),
        .I4(srcLayer1Rgb_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_fu_40[11]_i_2__2 
       (.I0(CO),
        .I1(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .I2(srcLayer1x_full_n),
        .I3(srcLayer1Rgb_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_62
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
    CO,
    outYuv_full_n,
    outLayer2_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln1042_fu_78_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    v_mix_rgb2yuv_false_U0_ap_start,
    start_for_v_mix_444_to_422_false_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg;
  input [0:0]CO;
  input outYuv_full_n;
  input outLayer2_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln1042_fu_78_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input v_mix_rgb2yuv_false_U0_ap_start;
  input start_for_v_mix_444_to_422_false_U0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__10_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__21_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__21_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x;
  wire full_n_reg;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0;
  wire [11:0]icmp_ln1042_fu_78_p2_carry_i_1_0;
  wire icmp_ln1042_fu_78_p2_carry_i_5_n_9;
  wire icmp_ln1042_fu_78_p2_carry_i_6_n_9;
  wire icmp_ln1042_fu_78_p2_carry_i_7_n_9;
  wire icmp_ln1042_fu_78_p2_carry_i_8_n_9;
  wire outLayer2_empty_n;
  wire outYuv_full_n;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire v_mix_rgb2yuv_false_U0_ap_start;

  LUT6 #(
    .INIT(64'h5404540454040404)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__10_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(v_mix_rgb2yuv_false_U0_ap_start),
        .I4(start_for_v_mix_444_to_422_false_U0_full_n),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h1015)) 
    \ap_CS_fsm[2]_i_1__15 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm[2]_i_3__10_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__10 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__10_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__21
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(outLayer2_empty_n),
        .I2(outYuv_full_n),
        .I3(CO),
        .I4(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__21_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__21_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__15
       (.I0(ap_rst_n),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(outLayer2_empty_n),
        .I4(outYuv_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__21
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__21_n_9));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(outLayer2_empty_n),
        .I2(outYuv_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__21_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg_i_1
       (.I0(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .I1(CO),
        .I2(outYuv_full_n),
        .I3(outLayer2_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln1042_fu_78_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1042_fu_78_p2_carry_i_1_0[9]),
        .I4(icmp_ln1042_fu_78_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln1042_fu_78_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1042_fu_78_p2_carry_i_1_0[6]),
        .I4(icmp_ln1042_fu_78_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln1042_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1042_fu_78_p2_carry_i_1_0[3]),
        .I4(icmp_ln1042_fu_78_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln1042_fu_78_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1042_fu_78_p2_carry_i_1_0[0]),
        .I4(icmp_ln1042_fu_78_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1042_fu_78_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln1042_fu_78_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln1042_fu_78_p2_carry_i_1_0[11]),
        .O(icmp_ln1042_fu_78_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1042_fu_78_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln1042_fu_78_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln1042_fu_78_p2_carry_i_1_0[8]),
        .O(icmp_ln1042_fu_78_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1042_fu_78_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln1042_fu_78_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln1042_fu_78_p2_carry_i_1_0[5]),
        .O(icmp_ln1042_fu_78_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1042_fu_78_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln1042_fu_78_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln1042_fu_78_p2_carry_i_1_0[2]),
        .O(icmp_ln1042_fu_78_p2_carry_i_8_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    \x_05_fu_46[0]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_05_fu_46[11]_i_1__1 
       (.I0(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(outYuv_full_n),
        .I4(outLayer2_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_05_fu_46[11]_i_2__1 
       (.I0(CO),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(outYuv_full_n),
        .I3(outLayer2_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_11_fu_84_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[1]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_63
   (E,
    full_n_reg,
    ap_enable_reg_pp0_iter1_reg,
    SR,
    D,
    DI,
    S,
    \layerStartX_reg_309_reg[11] ,
    \x_fu_88_reg[11] ,
    \trunc_ln1812_4_reg_1036_reg[9] ,
    \add71_i_reg_365_reg[7] ,
    \x_fu_88_reg[7] ,
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg,
    \x_fu_88_reg[7]_0 ,
    and_ln476_3_fu_292_p2,
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready,
    \x_fu_88_reg[11]_0 ,
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_0,
    ap_done_cache_reg_0,
    ap_clk,
    CO,
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[3] ,
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1,
    ap_done_reg1,
    outLayer1_full_n,
    ap_enable_reg_pp0_iter2,
    outLayer0_empty_n,
    empty_reg_315,
    \icmp_ln465_reg_388[0]_i_2_0 ,
    srcLayer1x_empty_n,
    \icmp_ln465_reg_388[0]_i_2_1 ,
    Q,
    \x_fu_88_reg[11]_1 ,
    icmp_ln477_fu_256_p2_carry__0,
    \icmp_ln465_reg_388_reg[0] ,
    tmp_7_reg_330,
    rev18_reg_373,
    \and_ln476_3_reg_392_reg[0] ,
    \and_ln476_3_reg_392_reg[0]_0 ,
    notrhs_i_reg_378);
  output [0:0]E;
  output full_n_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output [1:0]D;
  output [1:0]DI;
  output [1:0]S;
  output [1:0]\layerStartX_reg_309_reg[11] ;
  output [1:0]\x_fu_88_reg[11] ;
  output [3:0]\trunc_ln1812_4_reg_1036_reg[9] ;
  output [3:0]\add71_i_reg_365_reg[7] ;
  output [3:0]\x_fu_88_reg[7] ;
  output [3:0]grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg;
  output [3:0]\x_fu_88_reg[7]_0 ;
  output and_ln476_3_fu_292_p2;
  output grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready;
  output [11:0]\x_fu_88_reg[11]_0 ;
  output grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_0;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [0:0]CO;
  input grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input [0:0]grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1;
  input ap_done_reg1;
  input outLayer1_full_n;
  input ap_enable_reg_pp0_iter2;
  input outLayer0_empty_n;
  input empty_reg_315;
  input \icmp_ln465_reg_388[0]_i_2_0 ;
  input srcLayer1x_empty_n;
  input \icmp_ln465_reg_388[0]_i_2_1 ;
  input [11:0]Q;
  input [11:0]\x_fu_88_reg[11]_1 ;
  input [11:0]icmp_ln477_fu_256_p2_carry__0;
  input [11:0]\icmp_ln465_reg_388_reg[0] ;
  input tmp_7_reg_330;
  input rev18_reg_373;
  input [0:0]\and_ln476_3_reg_392_reg[0] ;
  input [0:0]\and_ln476_3_reg_392_reg[0]_0 ;
  input notrhs_i_reg_378;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [3:0]\add71_i_reg_365_reg[7] ;
  wire and_ln476_3_fu_292_p2;
  wire [0:0]\and_ln476_3_reg_392_reg[0] ;
  wire [0:0]\and_ln476_3_reg_392_reg[0]_0 ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__12_n_9;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__12_n_9;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_12;
  wire empty_reg_315;
  wire full_n_reg;
  wire grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready;
  wire grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg;
  wire [3:0]grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg;
  wire grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_0;
  wire [0:0]grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1;
  wire \icmp_ln465_reg_388[0]_i_2_0 ;
  wire \icmp_ln465_reg_388[0]_i_2_1 ;
  wire \icmp_ln465_reg_388[0]_i_3_n_9 ;
  wire [11:0]\icmp_ln465_reg_388_reg[0] ;
  wire [11:0]icmp_ln477_fu_256_p2_carry__0;
  wire [1:0]\layerStartX_reg_309_reg[11] ;
  wire notrhs_i_reg_378;
  wire outLayer0_empty_n;
  wire outLayer1_full_n;
  wire rev18_reg_373;
  wire srcLayer1x_empty_n;
  wire tmp_7_reg_330;
  wire [3:0]\trunc_ln1812_4_reg_1036_reg[9] ;
  wire \x_fu_88[11]_i_4_n_9 ;
  wire \x_fu_88[11]_i_5_n_9 ;
  wire \x_fu_88[11]_i_6_n_9 ;
  wire \x_fu_88[4]_i_3_n_9 ;
  wire \x_fu_88[4]_i_4_n_9 ;
  wire \x_fu_88[4]_i_5_n_9 ;
  wire \x_fu_88[4]_i_6_n_9 ;
  wire \x_fu_88[8]_i_2_n_9 ;
  wire \x_fu_88[8]_i_3_n_9 ;
  wire \x_fu_88[8]_i_4_n_9 ;
  wire \x_fu_88[8]_i_5_n_9 ;
  wire [1:0]\x_fu_88_reg[11] ;
  wire [11:0]\x_fu_88_reg[11]_0 ;
  wire [11:0]\x_fu_88_reg[11]_1 ;
  wire \x_fu_88_reg[11]_i_3_n_11 ;
  wire \x_fu_88_reg[11]_i_3_n_12 ;
  wire \x_fu_88_reg[4]_i_1_n_10 ;
  wire \x_fu_88_reg[4]_i_1_n_11 ;
  wire \x_fu_88_reg[4]_i_1_n_12 ;
  wire \x_fu_88_reg[4]_i_1_n_9 ;
  wire [3:0]\x_fu_88_reg[7] ;
  wire [3:0]\x_fu_88_reg[7]_0 ;
  wire \x_fu_88_reg[8]_i_1_n_10 ;
  wire \x_fu_88_reg[8]_i_1_n_11 ;
  wire \x_fu_88_reg[8]_i_1_n_12 ;
  wire \x_fu_88_reg[8]_i_1_n_9 ;
  wire [3:2]\NLW_x_fu_88_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_88_reg[11]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00800000)) 
    \and_ln476_3_reg_392[0]_i_1 
       (.I0(tmp_7_reg_330),
        .I1(rev18_reg_373),
        .I2(\and_ln476_3_reg_392_reg[0] ),
        .I3(\and_ln476_3_reg_392_reg[0]_0 ),
        .I4(notrhs_i_reg_378),
        .O(and_ln476_3_fu_292_p2));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(full_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(ap_done_reg1),
        .I3(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__12
       (.I0(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I1(full_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__12_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__12_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__8
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(full_n_reg),
        .I3(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready));
  LUT5 #(
    .INIT(32'hFFBF33BB)) 
    ap_loop_init_int_i_1__12
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_rst_n),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I3(full_n_reg),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__12_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__12_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT5 #(
    .INIT(32'h8CFF8C8C)) 
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_i_1
       (.I0(full_n_reg),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(CO),
        .I3(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1),
        .I4(\ap_CS_fsm_reg[3] [1]),
        .O(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(\icmp_ln465_reg_388_reg[0] [9]),
        .I1(ap_sig_allocacmp_x_12[9]),
        .I2(\icmp_ln465_reg_388_reg[0] [11]),
        .I3(ap_sig_allocacmp_x_12[11]),
        .I4(ap_sig_allocacmp_x_12[10]),
        .I5(\icmp_ln465_reg_388_reg[0] [10]),
        .O(\trunc_ln1812_4_reg_1036_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_10
       (.I0(\x_fu_88_reg[11]_1 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[7]));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_11
       (.I0(\x_fu_88_reg[11]_1 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[3]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_12
       (.I0(\x_fu_88_reg[11]_1 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[5]));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_13
       (.I0(\x_fu_88_reg[11]_1 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[4]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_14
       (.I0(\x_fu_88_reg[11]_1 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[1]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_15
       (.I0(\x_fu_88_reg[11]_1 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\icmp_ln465_reg_388_reg[0] [6]),
        .I1(ap_sig_allocacmp_x_12[6]),
        .I2(\icmp_ln465_reg_388_reg[0] [8]),
        .I3(ap_sig_allocacmp_x_12[8]),
        .I4(ap_sig_allocacmp_x_12[7]),
        .I5(\icmp_ln465_reg_388_reg[0] [7]),
        .O(\trunc_ln1812_4_reg_1036_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\icmp_ln465_reg_388_reg[0] [3]),
        .I1(ap_sig_allocacmp_x_12[3]),
        .I2(\icmp_ln465_reg_388_reg[0] [5]),
        .I3(ap_sig_allocacmp_x_12[5]),
        .I4(ap_sig_allocacmp_x_12[4]),
        .I5(\icmp_ln465_reg_388_reg[0] [4]),
        .O(\trunc_ln1812_4_reg_1036_reg[9] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(ap_sig_allocacmp_x_12[0]),
        .I1(\icmp_ln465_reg_388_reg[0] [0]),
        .I2(\icmp_ln465_reg_388_reg[0] [1]),
        .I3(ap_sig_allocacmp_x_12[1]),
        .I4(\icmp_ln465_reg_388_reg[0] [2]),
        .I5(ap_sig_allocacmp_x_12[2]),
        .O(\trunc_ln1812_4_reg_1036_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_5
       (.I0(\x_fu_88_reg[11]_1 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[9]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_6
       (.I0(\x_fu_88_reg[11]_1 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[11]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_7
       (.I0(\x_fu_88_reg[11]_1 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[10]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_8
       (.I0(\x_fu_88_reg[11]_1 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[6]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    i__carry_i_9
       (.I0(\x_fu_88_reg[11]_1 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[8]));
  LUT3 #(
    .INIT(8'h4F)) 
    \icmp_ln465_reg_388[0]_i_2 
       (.I0(outLayer1_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln465_reg_388[0]_i_3_n_9 ),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hFFDFFF55FFDFFFDF)) 
    \icmp_ln465_reg_388[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(outLayer0_empty_n),
        .I2(empty_reg_315),
        .I3(\icmp_ln465_reg_388[0]_i_2_0 ),
        .I4(srcLayer1x_empty_n),
        .I5(\icmp_ln465_reg_388[0]_i_2_1 ),
        .O(\icmp_ln465_reg_388[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_256_p2_carry__0_i_3
       (.I0(icmp_ln477_fu_256_p2_carry__0[11]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [11]),
        .I4(icmp_ln477_fu_256_p2_carry__0[10]),
        .I5(\x_fu_88_reg[11]_1 [10]),
        .O(\layerStartX_reg_309_reg[11] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_256_p2_carry__0_i_4
       (.I0(icmp_ln477_fu_256_p2_carry__0[9]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [9]),
        .I4(icmp_ln477_fu_256_p2_carry__0[8]),
        .I5(\x_fu_88_reg[11]_1 [8]),
        .O(\layerStartX_reg_309_reg[11] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln477_fu_256_p2_carry__0_i_7
       (.I0(\x_fu_88_reg[11]_1 [11]),
        .I1(icmp_ln477_fu_256_p2_carry__0[11]),
        .I2(\x_fu_88_reg[11]_1 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(icmp_ln477_fu_256_p2_carry__0[10]),
        .O(\x_fu_88_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln477_fu_256_p2_carry__0_i_8
       (.I0(\x_fu_88_reg[11]_1 [9]),
        .I1(icmp_ln477_fu_256_p2_carry__0[9]),
        .I2(\x_fu_88_reg[11]_1 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(icmp_ln477_fu_256_p2_carry__0[8]),
        .O(\x_fu_88_reg[11] [0]));
  LUT6 #(
    .INIT(64'h8F888F00FF8F8F00)) 
    icmp_ln477_fu_256_p2_carry_i_1
       (.I0(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\x_fu_88_reg[11]_1 [7]),
        .I3(icmp_ln477_fu_256_p2_carry__0[7]),
        .I4(icmp_ln477_fu_256_p2_carry__0[6]),
        .I5(\x_fu_88_reg[11]_1 [6]),
        .O(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_256_p2_carry_i_2
       (.I0(icmp_ln477_fu_256_p2_carry__0[5]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [5]),
        .I4(icmp_ln477_fu_256_p2_carry__0[4]),
        .I5(\x_fu_88_reg[11]_1 [4]),
        .O(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_256_p2_carry_i_3
       (.I0(icmp_ln477_fu_256_p2_carry__0[3]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [3]),
        .I4(icmp_ln477_fu_256_p2_carry__0[2]),
        .I5(\x_fu_88_reg[11]_1 [2]),
        .O(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_256_p2_carry_i_4
       (.I0(icmp_ln477_fu_256_p2_carry__0[1]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [1]),
        .I4(icmp_ln477_fu_256_p2_carry__0[0]),
        .I5(\x_fu_88_reg[11]_1 [0]),
        .O(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln477_fu_256_p2_carry_i_5
       (.I0(\x_fu_88_reg[11]_1 [7]),
        .I1(icmp_ln477_fu_256_p2_carry__0[7]),
        .I2(\x_fu_88_reg[11]_1 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(icmp_ln477_fu_256_p2_carry__0[6]),
        .O(\x_fu_88_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln477_fu_256_p2_carry_i_6
       (.I0(\x_fu_88_reg[11]_1 [5]),
        .I1(icmp_ln477_fu_256_p2_carry__0[5]),
        .I2(\x_fu_88_reg[11]_1 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(icmp_ln477_fu_256_p2_carry__0[4]),
        .O(\x_fu_88_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln477_fu_256_p2_carry_i_7
       (.I0(\x_fu_88_reg[11]_1 [3]),
        .I1(icmp_ln477_fu_256_p2_carry__0[3]),
        .I2(\x_fu_88_reg[11]_1 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(icmp_ln477_fu_256_p2_carry__0[2]),
        .O(\x_fu_88_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln477_fu_256_p2_carry_i_8
       (.I0(\x_fu_88_reg[11]_1 [1]),
        .I1(icmp_ln477_fu_256_p2_carry__0[1]),
        .I2(\x_fu_88_reg[11]_1 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(icmp_ln477_fu_256_p2_carry__0[0]),
        .O(\x_fu_88_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_268_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [11]),
        .I4(Q[10]),
        .I5(\x_fu_88_reg[11]_1 [10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_268_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [9]),
        .I4(Q[8]),
        .I5(\x_fu_88_reg[11]_1 [8]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln478_fu_268_p2_carry__0_i_7
       (.I0(\x_fu_88_reg[11]_1 [11]),
        .I1(Q[11]),
        .I2(\x_fu_88_reg[11]_1 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(Q[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln478_fu_268_p2_carry__0_i_8
       (.I0(\x_fu_88_reg[11]_1 [9]),
        .I1(Q[9]),
        .I2(\x_fu_88_reg[11]_1 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(Q[8]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_268_p2_carry_i_1
       (.I0(Q[7]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [7]),
        .I4(Q[6]),
        .I5(\x_fu_88_reg[11]_1 [6]),
        .O(\add71_i_reg_365_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_268_p2_carry_i_2
       (.I0(Q[5]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [5]),
        .I4(Q[4]),
        .I5(\x_fu_88_reg[11]_1 [4]),
        .O(\add71_i_reg_365_reg[7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_268_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [3]),
        .I4(Q[2]),
        .I5(\x_fu_88_reg[11]_1 [2]),
        .O(\add71_i_reg_365_reg[7] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_268_p2_carry_i_4
       (.I0(Q[1]),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_88_reg[11]_1 [1]),
        .I4(Q[0]),
        .I5(\x_fu_88_reg[11]_1 [0]),
        .O(\add71_i_reg_365_reg[7] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln478_fu_268_p2_carry_i_5
       (.I0(\x_fu_88_reg[11]_1 [7]),
        .I1(Q[7]),
        .I2(\x_fu_88_reg[11]_1 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(Q[6]),
        .O(\x_fu_88_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln478_fu_268_p2_carry_i_6
       (.I0(\x_fu_88_reg[11]_1 [5]),
        .I1(Q[5]),
        .I2(\x_fu_88_reg[11]_1 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(Q[4]),
        .O(\x_fu_88_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln478_fu_268_p2_carry_i_7
       (.I0(\x_fu_88_reg[11]_1 [3]),
        .I1(Q[3]),
        .I2(\x_fu_88_reg[11]_1 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(Q[2]),
        .O(\x_fu_88_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln478_fu_268_p2_carry_i_8
       (.I0(\x_fu_88_reg[11]_1 [1]),
        .I1(Q[1]),
        .I2(\x_fu_88_reg[11]_1 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I5(Q[0]),
        .O(\x_fu_88_reg[7] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_88[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_fu_88_reg[11]_1 [0]),
        .O(\x_fu_88_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_88[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I3(full_n_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \x_fu_88[11]_i_2 
       (.I0(CO),
        .I1(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I2(full_n_reg),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[11]_i_4 
       (.I0(\x_fu_88_reg[11]_1 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[11]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[11]_i_5 
       (.I0(\x_fu_88_reg[11]_1 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[11]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[11]_i_6 
       (.I0(\x_fu_88_reg[11]_1 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[11]_i_6_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[4]_i_2 
       (.I0(\x_fu_88_reg[11]_1 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(ap_sig_allocacmp_x_12[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[4]_i_3 
       (.I0(\x_fu_88_reg[11]_1 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[4]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[4]_i_4 
       (.I0(\x_fu_88_reg[11]_1 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[4]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[4]_i_5 
       (.I0(\x_fu_88_reg[11]_1 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[4]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[4]_i_6 
       (.I0(\x_fu_88_reg[11]_1 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[4]_i_6_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[8]_i_2 
       (.I0(\x_fu_88_reg[11]_1 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[8]_i_2_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[8]_i_3 
       (.I0(\x_fu_88_reg[11]_1 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[8]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[8]_i_4 
       (.I0(\x_fu_88_reg[11]_1 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[8]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_88[8]_i_5 
       (.I0(\x_fu_88_reg[11]_1 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .O(\x_fu_88[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_88_reg[11]_i_3 
       (.CI(\x_fu_88_reg[8]_i_1_n_9 ),
        .CO({\NLW_x_fu_88_reg[11]_i_3_CO_UNCONNECTED [3:2],\x_fu_88_reg[11]_i_3_n_11 ,\x_fu_88_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_88_reg[11]_i_3_O_UNCONNECTED [3],\x_fu_88_reg[11]_0 [11:9]}),
        .S({1'b0,\x_fu_88[11]_i_4_n_9 ,\x_fu_88[11]_i_5_n_9 ,\x_fu_88[11]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_88_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_88_reg[4]_i_1_n_9 ,\x_fu_88_reg[4]_i_1_n_10 ,\x_fu_88_reg[4]_i_1_n_11 ,\x_fu_88_reg[4]_i_1_n_12 }),
        .CYINIT(ap_sig_allocacmp_x_12[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_88_reg[11]_0 [4:1]),
        .S({\x_fu_88[4]_i_3_n_9 ,\x_fu_88[4]_i_4_n_9 ,\x_fu_88[4]_i_5_n_9 ,\x_fu_88[4]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_88_reg[8]_i_1 
       (.CI(\x_fu_88_reg[4]_i_1_n_9 ),
        .CO({\x_fu_88_reg[8]_i_1_n_9 ,\x_fu_88_reg[8]_i_1_n_10 ,\x_fu_88_reg[8]_i_1_n_11 ,\x_fu_88_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_88_reg[11]_0 [8:5]),
        .S({\x_fu_88[8]_i_2_n_9 ,\x_fu_88[8]_i_3_n_9 ,\x_fu_88[8]_i_4_n_9 ,\x_fu_88[8]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_64
   (ap_rst_n_0,
    ap_block_pp0_stage0_11001__0,
    SR,
    E,
    D,
    S,
    DI,
    \layerStartX_reg_263_reg[10] ,
    \add71_reg_299_reg[11] ,
    \add71_reg_299_reg[10] ,
    \layerStartX_reg_263_reg[7] ,
    \layerStartX_reg_263_reg[6] ,
    \add71_reg_299_reg[7] ,
    \add71_reg_299_reg[6] ,
    \x_fu_66_reg[11] ,
    \ap_CS_fsm_reg[2] ,
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg,
    \notrhs_reg_312_reg[0] ,
    \icmp_ln465_reg_217_reg[0] ,
    ap_done_cache_reg_0,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    CO,
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[3] ,
    sel,
    outLayer1_empty_n,
    \icmp_ln465_reg_217_reg[0]_0 ,
    \and_ln476_4_reg_221_reg[0] ,
    srcLayer2x_empty_n,
    outLayer2_full_n,
    ap_enable_reg_pp0_iter2,
    icmp_ln465_fu_143_p2_carry,
    icmp_ln477_fu_163_p2_carry__0,
    Q,
    icmp_ln478_fu_175_p2_carry__0,
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg_0,
    \and_ln476_4_reg_221_reg[0]_0 ,
    \and_ln476_4_reg_221_reg[0]_1 ,
    notrhs_reg_312,
    \and_ln476_4_reg_221_reg[0]_2 );
  output ap_rst_n_0;
  output ap_block_pp0_stage0_11001__0;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]D;
  output [3:0]S;
  output [1:0]DI;
  output [1:0]\layerStartX_reg_263_reg[10] ;
  output [1:0]\add71_reg_299_reg[11] ;
  output [1:0]\add71_reg_299_reg[10] ;
  output [3:0]\layerStartX_reg_263_reg[7] ;
  output [3:0]\layerStartX_reg_263_reg[6] ;
  output [3:0]\add71_reg_299_reg[7] ;
  output [3:0]\add71_reg_299_reg[6] ;
  output [11:0]\x_fu_66_reg[11] ;
  output \ap_CS_fsm_reg[2] ;
  output grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg;
  output \notrhs_reg_312_reg[0] ;
  output \icmp_ln465_reg_217_reg[0] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input sel;
  input outLayer1_empty_n;
  input \icmp_ln465_reg_217_reg[0]_0 ;
  input \and_ln476_4_reg_221_reg[0] ;
  input srcLayer2x_empty_n;
  input outLayer2_full_n;
  input ap_enable_reg_pp0_iter2;
  input [11:0]icmp_ln465_fu_143_p2_carry;
  input [11:0]icmp_ln477_fu_163_p2_carry__0;
  input [11:0]Q;
  input [11:0]icmp_ln478_fu_175_p2_carry__0;
  input [0:0]grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg_0;
  input [0:0]\and_ln476_4_reg_221_reg[0]_0 ;
  input [0:0]\and_ln476_4_reg_221_reg[0]_1 ;
  input notrhs_reg_312;
  input \and_ln476_4_reg_221_reg[0]_2 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [1:0]\add71_reg_299_reg[10] ;
  wire [1:0]\add71_reg_299_reg[11] ;
  wire [3:0]\add71_reg_299_reg[6] ;
  wire [3:0]\add71_reg_299_reg[7] ;
  wire \and_ln476_4_reg_221_reg[0] ;
  wire [0:0]\and_ln476_4_reg_221_reg[0]_0 ;
  wire [0:0]\and_ln476_4_reg_221_reg[0]_1 ;
  wire \and_ln476_4_reg_221_reg[0]_2 ;
  wire \ap_CS_fsm[3]_i_3__0_n_9 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__20_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__20_n_9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_13;
  wire grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg;
  wire grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg;
  wire [0:0]grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg_0;
  wire [11:0]icmp_ln465_fu_143_p2_carry;
  wire \icmp_ln465_reg_217_reg[0] ;
  wire \icmp_ln465_reg_217_reg[0]_0 ;
  wire [11:0]icmp_ln477_fu_163_p2_carry__0;
  wire [11:0]icmp_ln478_fu_175_p2_carry__0;
  wire [1:0]\layerStartX_reg_263_reg[10] ;
  wire [3:0]\layerStartX_reg_263_reg[6] ;
  wire [3:0]\layerStartX_reg_263_reg[7] ;
  wire notrhs_reg_312;
  wire \notrhs_reg_312_reg[0] ;
  wire outLayer1_empty_n;
  wire outLayer2_full_n;
  wire sel;
  wire srcLayer2x_empty_n;
  wire \x_fu_66[11]_i_4_n_9 ;
  wire \x_fu_66[11]_i_5_n_9 ;
  wire \x_fu_66[11]_i_6_n_9 ;
  wire \x_fu_66[4]_i_3_n_9 ;
  wire \x_fu_66[4]_i_4_n_9 ;
  wire \x_fu_66[4]_i_5_n_9 ;
  wire \x_fu_66[4]_i_6_n_9 ;
  wire \x_fu_66[8]_i_2_n_9 ;
  wire \x_fu_66[8]_i_3_n_9 ;
  wire \x_fu_66[8]_i_4_n_9 ;
  wire \x_fu_66[8]_i_5_n_9 ;
  wire [11:0]\x_fu_66_reg[11] ;
  wire \x_fu_66_reg[11]_i_3_n_11 ;
  wire \x_fu_66_reg[11]_i_3_n_12 ;
  wire \x_fu_66_reg[4]_i_1_n_10 ;
  wire \x_fu_66_reg[4]_i_1_n_11 ;
  wire \x_fu_66_reg[4]_i_1_n_12 ;
  wire \x_fu_66_reg[4]_i_1_n_9 ;
  wire \x_fu_66_reg[8]_i_1_n_10 ;
  wire \x_fu_66_reg[8]_i_1_n_11 ;
  wire \x_fu_66_reg[8]_i_1_n_12 ;
  wire \x_fu_66_reg[8]_i_1_n_9 ;
  wire [3:2]\NLW_x_fu_66_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_66_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF400000004000)) 
    \and_ln476_4_reg_221[0]_i_1 
       (.I0(\and_ln476_4_reg_221_reg[0]_0 ),
        .I1(\and_ln476_4_reg_221_reg[0]_1 ),
        .I2(notrhs_reg_312),
        .I3(\and_ln476_4_reg_221_reg[0]_2 ),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(\and_ln476_4_reg_221_reg[0] ),
        .O(\notrhs_reg_312_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808AA08)) 
    \ap_CS_fsm[2]_i_1__14 
       (.I0(\ap_CS_fsm_reg[3] [2]),
        .I1(ap_done_cache),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(\ap_CS_fsm_reg[3] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[3] [2]),
        .I5(sel),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[3]_i_3__0_n_9 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(outLayer1_empty_n),
        .I3(\icmp_ln465_reg_217_reg[0]_0 ),
        .O(ap_block_pp0_stage0_11001__0));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(\and_ln476_4_reg_221_reg[0] ),
        .I1(\icmp_ln465_reg_217_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer2x_empty_n),
        .I4(outLayer2_full_n),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[3]_i_3__0_n_9 ));
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__20
       (.I0(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__20_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__20_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter1_i_1__14
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(CO),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hF5F5FF75)) 
    ap_loop_init_int_i_1__20
       (.I0(ap_rst_n),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__20_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__20_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_i_1
       (.I0(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg_0),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln465_fu_143_p2_carry_i_1
       (.I0(ap_sig_allocacmp_x_13[9]),
        .I1(icmp_ln465_fu_143_p2_carry[9]),
        .I2(icmp_ln465_fu_143_p2_carry[10]),
        .I3(ap_sig_allocacmp_x_13[10]),
        .I4(ap_sig_allocacmp_x_13[11]),
        .I5(icmp_ln465_fu_143_p2_carry[11]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_10
       (.I0(Q[8]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[8]));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_11
       (.I0(Q[3]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[3]));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_12
       (.I0(Q[4]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[4]));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_13
       (.I0(Q[5]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[5]));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_14
       (.I0(Q[1]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_15
       (.I0(Q[2]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln465_fu_143_p2_carry_i_2
       (.I0(ap_sig_allocacmp_x_13[6]),
        .I1(icmp_ln465_fu_143_p2_carry[6]),
        .I2(icmp_ln465_fu_143_p2_carry[7]),
        .I3(ap_sig_allocacmp_x_13[7]),
        .I4(ap_sig_allocacmp_x_13[8]),
        .I5(icmp_ln465_fu_143_p2_carry[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln465_fu_143_p2_carry_i_3
       (.I0(ap_sig_allocacmp_x_13[3]),
        .I1(icmp_ln465_fu_143_p2_carry[3]),
        .I2(icmp_ln465_fu_143_p2_carry[4]),
        .I3(ap_sig_allocacmp_x_13[4]),
        .I4(ap_sig_allocacmp_x_13[5]),
        .I5(icmp_ln465_fu_143_p2_carry[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln465_fu_143_p2_carry_i_4
       (.I0(ap_sig_allocacmp_x_13[0]),
        .I1(icmp_ln465_fu_143_p2_carry[0]),
        .I2(icmp_ln465_fu_143_p2_carry[1]),
        .I3(ap_sig_allocacmp_x_13[1]),
        .I4(ap_sig_allocacmp_x_13[2]),
        .I5(icmp_ln465_fu_143_p2_carry[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_5
       (.I0(Q[9]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[9]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_6
       (.I0(Q[10]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[10]));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_7
       (.I0(Q[11]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[11]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_8
       (.I0(Q[6]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[6]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln465_fu_143_p2_carry_i_9
       (.I0(Q[7]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[7]));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln465_reg_217[0]_i_1 
       (.I0(CO),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\icmp_ln465_reg_217_reg[0]_0 ),
        .O(\icmp_ln465_reg_217_reg[0] ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_163_p2_carry__0_i_3
       (.I0(icmp_ln477_fu_163_p2_carry__0[11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[11]),
        .I4(icmp_ln477_fu_163_p2_carry__0[10]),
        .I5(Q[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_163_p2_carry__0_i_4
       (.I0(icmp_ln477_fu_163_p2_carry__0[9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[9]),
        .I4(icmp_ln477_fu_163_p2_carry__0[8]),
        .I5(Q[8]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln477_fu_163_p2_carry__0_i_7
       (.I0(icmp_ln477_fu_163_p2_carry__0[10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(icmp_ln477_fu_163_p2_carry__0[11]),
        .O(\layerStartX_reg_263_reg[10] [1]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln477_fu_163_p2_carry__0_i_8
       (.I0(icmp_ln477_fu_163_p2_carry__0[8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(icmp_ln477_fu_163_p2_carry__0[9]),
        .O(\layerStartX_reg_263_reg[10] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_163_p2_carry_i_1
       (.I0(icmp_ln477_fu_163_p2_carry__0[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[7]),
        .I4(icmp_ln477_fu_163_p2_carry__0[6]),
        .I5(Q[6]),
        .O(\layerStartX_reg_263_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_163_p2_carry_i_2
       (.I0(icmp_ln477_fu_163_p2_carry__0[5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[5]),
        .I4(icmp_ln477_fu_163_p2_carry__0[4]),
        .I5(Q[4]),
        .O(\layerStartX_reg_263_reg[7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_163_p2_carry_i_3
       (.I0(icmp_ln477_fu_163_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[3]),
        .I4(icmp_ln477_fu_163_p2_carry__0[2]),
        .I5(Q[2]),
        .O(\layerStartX_reg_263_reg[7] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln477_fu_163_p2_carry_i_4
       (.I0(icmp_ln477_fu_163_p2_carry__0[1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[1]),
        .I4(icmp_ln477_fu_163_p2_carry__0[0]),
        .I5(Q[0]),
        .O(\layerStartX_reg_263_reg[7] [0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln477_fu_163_p2_carry_i_5
       (.I0(icmp_ln477_fu_163_p2_carry__0[6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(icmp_ln477_fu_163_p2_carry__0[7]),
        .O(\layerStartX_reg_263_reg[6] [3]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln477_fu_163_p2_carry_i_6
       (.I0(icmp_ln477_fu_163_p2_carry__0[4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(icmp_ln477_fu_163_p2_carry__0[5]),
        .O(\layerStartX_reg_263_reg[6] [2]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln477_fu_163_p2_carry_i_7
       (.I0(icmp_ln477_fu_163_p2_carry__0[2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(icmp_ln477_fu_163_p2_carry__0[3]),
        .O(\layerStartX_reg_263_reg[6] [1]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln477_fu_163_p2_carry_i_8
       (.I0(icmp_ln477_fu_163_p2_carry__0[0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(icmp_ln477_fu_163_p2_carry__0[1]),
        .O(\layerStartX_reg_263_reg[6] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_175_p2_carry__0_i_3
       (.I0(icmp_ln478_fu_175_p2_carry__0[11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[11]),
        .I4(icmp_ln478_fu_175_p2_carry__0[10]),
        .I5(Q[10]),
        .O(\add71_reg_299_reg[11] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_175_p2_carry__0_i_4
       (.I0(icmp_ln478_fu_175_p2_carry__0[9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[9]),
        .I4(icmp_ln478_fu_175_p2_carry__0[8]),
        .I5(Q[8]),
        .O(\add71_reg_299_reg[11] [0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln478_fu_175_p2_carry__0_i_7
       (.I0(icmp_ln478_fu_175_p2_carry__0[10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(icmp_ln478_fu_175_p2_carry__0[11]),
        .O(\add71_reg_299_reg[10] [1]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln478_fu_175_p2_carry__0_i_8
       (.I0(icmp_ln478_fu_175_p2_carry__0[8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(icmp_ln478_fu_175_p2_carry__0[9]),
        .O(\add71_reg_299_reg[10] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_175_p2_carry_i_1
       (.I0(icmp_ln478_fu_175_p2_carry__0[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[7]),
        .I4(icmp_ln478_fu_175_p2_carry__0[6]),
        .I5(Q[6]),
        .O(\add71_reg_299_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_175_p2_carry_i_2
       (.I0(icmp_ln478_fu_175_p2_carry__0[5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[5]),
        .I4(icmp_ln478_fu_175_p2_carry__0[4]),
        .I5(Q[4]),
        .O(\add71_reg_299_reg[7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_175_p2_carry_i_3
       (.I0(icmp_ln478_fu_175_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[3]),
        .I4(icmp_ln478_fu_175_p2_carry__0[2]),
        .I5(Q[2]),
        .O(\add71_reg_299_reg[7] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln478_fu_175_p2_carry_i_4
       (.I0(icmp_ln478_fu_175_p2_carry__0[1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[1]),
        .I4(icmp_ln478_fu_175_p2_carry__0[0]),
        .I5(Q[0]),
        .O(\add71_reg_299_reg[7] [0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln478_fu_175_p2_carry_i_5
       (.I0(icmp_ln478_fu_175_p2_carry__0[6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(icmp_ln478_fu_175_p2_carry__0[7]),
        .O(\add71_reg_299_reg[6] [3]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln478_fu_175_p2_carry_i_6
       (.I0(icmp_ln478_fu_175_p2_carry__0[4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(icmp_ln478_fu_175_p2_carry__0[5]),
        .O(\add71_reg_299_reg[6] [2]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln478_fu_175_p2_carry_i_7
       (.I0(icmp_ln478_fu_175_p2_carry__0[2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(icmp_ln478_fu_175_p2_carry__0[3]),
        .O(\add71_reg_299_reg[6] [1]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln478_fu_175_p2_carry_i_8
       (.I0(icmp_ln478_fu_175_p2_carry__0[0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(icmp_ln478_fu_175_p2_carry__0[1]),
        .O(\add71_reg_299_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_66[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_66_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_66[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_66[11]_i_2 
       (.I0(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[11]_i_4 
       (.I0(Q[11]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[11]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[11]_i_5 
       (.I0(Q[10]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[11]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[11]_i_6 
       (.I0(Q[9]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[11]_i_6_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[4]_i_2 
       (.I0(Q[0]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_13[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[4]_i_3 
       (.I0(Q[4]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[4]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[4]_i_4 
       (.I0(Q[3]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[4]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[4]_i_5 
       (.I0(Q[2]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[4]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[4]_i_6 
       (.I0(Q[1]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[4]_i_6_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[8]_i_2 
       (.I0(Q[8]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[8]_i_2_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[8]_i_3 
       (.I0(Q[7]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[8]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[8]_i_4 
       (.I0(Q[6]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[8]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_66[8]_i_5 
       (.I0(Q[5]),
        .I1(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_66[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_66_reg[11]_i_3 
       (.CI(\x_fu_66_reg[8]_i_1_n_9 ),
        .CO({\NLW_x_fu_66_reg[11]_i_3_CO_UNCONNECTED [3:2],\x_fu_66_reg[11]_i_3_n_11 ,\x_fu_66_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_66_reg[11]_i_3_O_UNCONNECTED [3],\x_fu_66_reg[11] [11:9]}),
        .S({1'b0,\x_fu_66[11]_i_4_n_9 ,\x_fu_66[11]_i_5_n_9 ,\x_fu_66[11]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_66_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_66_reg[4]_i_1_n_9 ,\x_fu_66_reg[4]_i_1_n_10 ,\x_fu_66_reg[4]_i_1_n_11 ,\x_fu_66_reg[4]_i_1_n_12 }),
        .CYINIT(ap_sig_allocacmp_x_13[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_66_reg[11] [4:1]),
        .S({\x_fu_66[4]_i_3_n_9 ,\x_fu_66[4]_i_4_n_9 ,\x_fu_66[4]_i_5_n_9 ,\x_fu_66[4]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_66_reg[8]_i_1 
       (.CI(\x_fu_66_reg[4]_i_1_n_9 ),
        .CO({\x_fu_66_reg[8]_i_1_n_9 ,\x_fu_66_reg[8]_i_1_n_10 ,\x_fu_66_reg[8]_i_1_n_11 ,\x_fu_66_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_66_reg[11] [8:5]),
        .S({\x_fu_66[8]_i_2_n_9 ,\x_fu_66[8]_i_3_n_9 ,\x_fu_66[8]_i_4_n_9 ,\x_fu_66[8]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_65
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
    CO,
    out422_full_n,
    outYuv_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln718_fu_78_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    v_mix_444_to_422_false_U0_ap_start,
    start_for_v_mix_422_to_420_false_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg;
  input [0:0]CO;
  input out422_full_n;
  input outYuv_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln718_fu_78_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input v_mix_444_to_422_false_U0_ap_start;
  input start_for_v_mix_422_to_420_false_U0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__11_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__22_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__22_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x;
  wire full_n_reg;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0;
  wire [11:0]icmp_ln718_fu_78_p2_carry_i_1_0;
  wire icmp_ln718_fu_78_p2_carry_i_5_n_9;
  wire icmp_ln718_fu_78_p2_carry_i_6_n_9;
  wire icmp_ln718_fu_78_p2_carry_i_7_n_9;
  wire icmp_ln718_fu_78_p2_carry_i_8_n_9;
  wire out422_full_n;
  wire outYuv_empty_n;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire v_mix_444_to_422_false_U0_ap_start;

  LUT6 #(
    .INIT(64'h5404540454040404)) 
    \ap_CS_fsm[1]_i_1__14 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__11_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(v_mix_444_to_422_false_U0_ap_start),
        .I4(start_for_v_mix_422_to_420_false_U0_full_n),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h1015)) 
    \ap_CS_fsm[2]_i_1__16 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm[2]_i_3__11_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__11 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__11_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__22
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(outYuv_empty_n),
        .I2(out422_full_n),
        .I3(CO),
        .I4(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__22_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__22_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__16
       (.I0(ap_rst_n),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(outYuv_empty_n),
        .I4(out422_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__22
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__22_n_9));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__13
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(outYuv_empty_n),
        .I2(out422_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__22_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg_i_1
       (.I0(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .I1(CO),
        .I2(out422_full_n),
        .I3(outYuv_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln718_fu_78_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln718_fu_78_p2_carry_i_1_0[9]),
        .I4(icmp_ln718_fu_78_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln718_fu_78_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln718_fu_78_p2_carry_i_1_0[6]),
        .I4(icmp_ln718_fu_78_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln718_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln718_fu_78_p2_carry_i_1_0[3]),
        .I4(icmp_ln718_fu_78_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln718_fu_78_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln718_fu_78_p2_carry_i_1_0[0]),
        .I4(icmp_ln718_fu_78_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln718_fu_78_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln718_fu_78_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln718_fu_78_p2_carry_i_1_0[11]),
        .O(icmp_ln718_fu_78_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln718_fu_78_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln718_fu_78_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln718_fu_78_p2_carry_i_1_0[8]),
        .O(icmp_ln718_fu_78_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln718_fu_78_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln718_fu_78_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln718_fu_78_p2_carry_i_1_0[5]),
        .O(icmp_ln718_fu_78_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln718_fu_78_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln718_fu_78_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln718_fu_78_p2_carry_i_1_0[2]),
        .O(icmp_ln718_fu_78_p2_carry_i_8_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    \x_05_fu_46[0]_i_1__2 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_05_fu_46[11]_i_1__2 
       (.I0(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(out422_full_n),
        .I4(outYuv_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_05_fu_46[11]_i_2__2 
       (.I0(CO),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(out422_full_n),
        .I3(outYuv_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_14_fu_84_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[1]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_66
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x_15,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
    CO,
    srcLayer2Yuv_full_n,
    srcLayer2Yuv422_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln105_fu_72_p2_carry_i_1__0_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x_15;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  input [0:0]CO;
  input srcLayer2Yuv_full_n;
  input srcLayer2Yuv422_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln105_fu_72_p2_carry_i_1__0_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__7_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__17_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__17_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_15;
  wire full_n_reg;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;
  wire [11:0]icmp_ln105_fu_72_p2_carry_i_1__0_0;
  wire icmp_ln105_fu_72_p2_carry_i_5__0_n_9;
  wire icmp_ln105_fu_72_p2_carry_i_6__0_n_9;
  wire icmp_ln105_fu_72_p2_carry_i_7__0_n_9;
  wire icmp_ln105_fu_72_p2_carry_i_8__0_n_9;
  wire srcLayer2Yuv422_empty_n;
  wire srcLayer2Yuv_full_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__7_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__11 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__7_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__7 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__7_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__17
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer2Yuv422_empty_n),
        .I2(srcLayer2Yuv_full_n),
        .I3(CO),
        .I4(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__17_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__17_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__11
       (.I0(ap_rst_n),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer2Yuv422_empty_n),
        .I4(srcLayer2Yuv_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__17
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__17_n_9));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__9
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer2Yuv422_empty_n),
        .I2(srcLayer2Yuv_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__17_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg_i_1
       (.I0(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer2Yuv_full_n),
        .I3(srcLayer2Yuv422_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_72_p2_carry_i_1__0
       (.I0(Q[9]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_72_p2_carry_i_1__0_0[9]),
        .I4(icmp_ln105_fu_72_p2_carry_i_5__0_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_72_p2_carry_i_2__0
       (.I0(Q[6]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_72_p2_carry_i_1__0_0[6]),
        .I4(icmp_ln105_fu_72_p2_carry_i_6__0_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_72_p2_carry_i_3__0
       (.I0(Q[3]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_72_p2_carry_i_1__0_0[3]),
        .I4(icmp_ln105_fu_72_p2_carry_i_7__0_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_72_p2_carry_i_4__0
       (.I0(Q[0]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_72_p2_carry_i_1__0_0[0]),
        .I4(icmp_ln105_fu_72_p2_carry_i_8__0_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_72_p2_carry_i_5__0
       (.I0(Q[10]),
        .I1(icmp_ln105_fu_72_p2_carry_i_1__0_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_72_p2_carry_i_1__0_0[11]),
        .O(icmp_ln105_fu_72_p2_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_72_p2_carry_i_6__0
       (.I0(Q[7]),
        .I1(icmp_ln105_fu_72_p2_carry_i_1__0_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_72_p2_carry_i_1__0_0[8]),
        .O(icmp_ln105_fu_72_p2_carry_i_6__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_72_p2_carry_i_7__0
       (.I0(Q[4]),
        .I1(icmp_ln105_fu_72_p2_carry_i_1__0_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_72_p2_carry_i_1__0_0[5]),
        .O(icmp_ln105_fu_72_p2_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_72_p2_carry_i_8__0
       (.I0(Q[1]),
        .I1(icmp_ln105_fu_72_p2_carry_i_1__0_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_72_p2_carry_i_1__0_0[2]),
        .O(icmp_ln105_fu_72_p2_carry_i_8__0_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_16_fu_78_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_15[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__4 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[11]_i_1__4 
       (.I0(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer2Yuv_full_n),
        .I4(srcLayer2Yuv422_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_fu_40[11]_i_2__4 
       (.I0(CO),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(srcLayer2Yuv_full_n),
        .I3(srcLayer2Yuv422_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_67
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x_17,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
    CO,
    srcLayer1Yuv_full_n,
    srcLayer1Yuv422_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln105_fu_72_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x_17;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  input [0:0]CO;
  input srcLayer1Yuv_full_n;
  input srcLayer1Yuv422_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln105_fu_72_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__3_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__9_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__9_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_17;
  wire full_n_reg;
  wire grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  wire grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;
  wire [11:0]icmp_ln105_fu_72_p2_carry_i_1_0;
  wire icmp_ln105_fu_72_p2_carry_i_5_n_9;
  wire icmp_ln105_fu_72_p2_carry_i_6_n_9;
  wire icmp_ln105_fu_72_p2_carry_i_7_n_9;
  wire icmp_ln105_fu_72_p2_carry_i_8_n_9;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv_full_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__3_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__3_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__3 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__3_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__9
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer1Yuv422_empty_n),
        .I2(srcLayer1Yuv_full_n),
        .I3(CO),
        .I4(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__9_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__9_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer1Yuv422_empty_n),
        .I4(srcLayer1Yuv_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__9
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__9_n_9));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__4
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer1Yuv422_empty_n),
        .I2(srcLayer1Yuv_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__9_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg_i_1
       (.I0(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer1Yuv_full_n),
        .I3(srcLayer1Yuv422_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_72_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_72_p2_carry_i_1_0[9]),
        .I4(icmp_ln105_fu_72_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_72_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_72_p2_carry_i_1_0[6]),
        .I4(icmp_ln105_fu_72_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_72_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_72_p2_carry_i_1_0[3]),
        .I4(icmp_ln105_fu_72_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_72_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_72_p2_carry_i_1_0[0]),
        .I4(icmp_ln105_fu_72_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_72_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln105_fu_72_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_72_p2_carry_i_1_0[11]),
        .O(icmp_ln105_fu_72_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_72_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln105_fu_72_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_72_p2_carry_i_1_0[8]),
        .O(icmp_ln105_fu_72_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_72_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln105_fu_72_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_72_p2_carry_i_1_0[5]),
        .O(icmp_ln105_fu_72_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_72_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln105_fu_72_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_72_p2_carry_i_1_0[2]),
        .O(icmp_ln105_fu_72_p2_carry_i_8_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_18_fu_78_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_17[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[11]_i_1__0 
       (.I0(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer1Yuv_full_n),
        .I4(srcLayer1Yuv422_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_fu_40[11]_i_2__0 
       (.I0(CO),
        .I1(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .I2(srcLayer1Yuv_full_n),
        .I3(srcLayer1Yuv422_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_68
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
    CO,
    srcLayer0Yuv_full_n,
    srcLayer0Yuv422_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln105_fu_78_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg;
  input [0:0]CO;
  input srcLayer0Yuv_full_n;
  input srcLayer0Yuv422_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln105_fu_78_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__0_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x;
  wire full_n_reg;
  wire grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg;
  wire grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0;
  wire [11:0]icmp_ln105_fu_78_p2_carry_i_1_0;
  wire icmp_ln105_fu_78_p2_carry_i_5_n_9;
  wire icmp_ln105_fu_78_p2_carry_i_6_n_9;
  wire icmp_ln105_fu_78_p2_carry_i_7_n_9;
  wire icmp_ln105_fu_78_p2_carry_i_8_n_9;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv_full_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__0_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__0_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__0_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer0Yuv422_empty_n),
        .I2(srcLayer0Yuv_full_n),
        .I3(CO),
        .I4(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer0Yuv422_empty_n),
        .I4(srcLayer0Yuv_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer0Yuv422_empty_n),
        .I2(srcLayer0Yuv_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg_i_1
       (.I0(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer0Yuv_full_n),
        .I3(srcLayer0Yuv422_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_78_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_78_p2_carry_i_1_0[9]),
        .I4(icmp_ln105_fu_78_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_78_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_78_p2_carry_i_1_0[6]),
        .I4(icmp_ln105_fu_78_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_78_p2_carry_i_1_0[3]),
        .I4(icmp_ln105_fu_78_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln105_fu_78_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln105_fu_78_p2_carry_i_1_0[0]),
        .I4(icmp_ln105_fu_78_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_78_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln105_fu_78_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_78_p2_carry_i_1_0[11]),
        .O(icmp_ln105_fu_78_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_78_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln105_fu_78_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_78_p2_carry_i_1_0[8]),
        .O(icmp_ln105_fu_78_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_78_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln105_fu_78_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_78_p2_carry_i_1_0[5]),
        .O(icmp_ln105_fu_78_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln105_fu_78_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln105_fu_78_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln105_fu_78_p2_carry_i_1_0[2]),
        .O(icmp_ln105_fu_78_p2_carry_i_8_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    \x_05_fu_46[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_05_fu_46[11]_i_1__0 
       (.I0(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer0Yuv_full_n),
        .I4(srcLayer0Yuv422_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_05_fu_46[11]_i_2__0 
       (.I0(CO),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(srcLayer0Yuv_full_n),
        .I3(srcLayer0Yuv422_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_19_fu_84_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[1]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_69
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
    CO,
    out420_full_n,
    out422_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln508_fu_78_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    v_mix_422_to_420_false_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg;
  input [0:0]CO;
  input out420_full_n;
  input out422_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln508_fu_78_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input v_mix_422_to_420_false_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__12_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__23_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__23_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x;
  wire full_n_reg;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0;
  wire [11:0]icmp_ln508_fu_78_p2_carry_i_1_0;
  wire icmp_ln508_fu_78_p2_carry_i_5_n_9;
  wire icmp_ln508_fu_78_p2_carry_i_6_n_9;
  wire icmp_ln508_fu_78_p2_carry_i_7_n_9;
  wire icmp_ln508_fu_78_p2_carry_i_8_n_9;
  wire out420_full_n;
  wire out422_empty_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire v_mix_422_to_420_false_U0_ap_start;

  LUT6 #(
    .INIT(64'h5404540454040404)) 
    \ap_CS_fsm[1]_i_1__15 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__12_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(v_mix_422_to_420_false_U0_ap_start),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h1015)) 
    \ap_CS_fsm[2]_i_1__17 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm[2]_i_3__12_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__12 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__12_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__23
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(out422_empty_n),
        .I2(out420_full_n),
        .I3(CO),
        .I4(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__23_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__23_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__17
       (.I0(ap_rst_n),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out422_empty_n),
        .I4(out420_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__23
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__23_n_9));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__14
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(out422_empty_n),
        .I2(out420_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__23_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg_i_1
       (.I0(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .I1(CO),
        .I2(out420_full_n),
        .I3(out422_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln508_fu_78_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln508_fu_78_p2_carry_i_1_0[9]),
        .I4(icmp_ln508_fu_78_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln508_fu_78_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln508_fu_78_p2_carry_i_1_0[6]),
        .I4(icmp_ln508_fu_78_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln508_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln508_fu_78_p2_carry_i_1_0[3]),
        .I4(icmp_ln508_fu_78_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln508_fu_78_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln508_fu_78_p2_carry_i_1_0[0]),
        .I4(icmp_ln508_fu_78_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln508_fu_78_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln508_fu_78_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln508_fu_78_p2_carry_i_1_0[11]),
        .O(icmp_ln508_fu_78_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln508_fu_78_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln508_fu_78_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln508_fu_78_p2_carry_i_1_0[8]),
        .O(icmp_ln508_fu_78_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln508_fu_78_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln508_fu_78_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln508_fu_78_p2_carry_i_1_0[5]),
        .O(icmp_ln508_fu_78_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln508_fu_78_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln508_fu_78_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln508_fu_78_p2_carry_i_1_0[2]),
        .O(icmp_ln508_fu_78_p2_carry_i_8_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    \x_05_fu_46[0]_i_1__3 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_05_fu_46[11]_i_1__3 
       (.I0(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(out420_full_n),
        .I4(out422_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_05_fu_46[11]_i_2__3 
       (.I0(CO),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(out420_full_n),
        .I3(out422_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_20_fu_84_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[1]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_70
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x_21,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
    CO,
    srcLayer2Yuv422_full_n,
    srcLayer2_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln76_fu_72_p2_carry_i_1__0_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x_21;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  input [0:0]CO;
  input srcLayer2Yuv422_full_n;
  input srcLayer2_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln76_fu_72_p2_carry_i_1__0_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__6_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__16_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__16_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_21;
  wire full_n_reg;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;
  wire [11:0]icmp_ln76_fu_72_p2_carry_i_1__0_0;
  wire icmp_ln76_fu_72_p2_carry_i_5__0_n_9;
  wire icmp_ln76_fu_72_p2_carry_i_6__0_n_9;
  wire icmp_ln76_fu_72_p2_carry_i_7__0_n_9;
  wire icmp_ln76_fu_72_p2_carry_i_8__0_n_9;
  wire srcLayer2Yuv422_full_n;
  wire srcLayer2_empty_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__6_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__10 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__6_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__6 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__6_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__16
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer2_empty_n),
        .I2(srcLayer2Yuv422_full_n),
        .I3(CO),
        .I4(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__16_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__16_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__10
       (.I0(ap_rst_n),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer2_empty_n),
        .I4(srcLayer2Yuv422_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__16
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__16_n_9));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__8
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer2_empty_n),
        .I2(srcLayer2Yuv422_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__16_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg_i_1
       (.I0(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer2Yuv422_full_n),
        .I3(srcLayer2_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_72_p2_carry_i_1__0
       (.I0(Q[9]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_72_p2_carry_i_1__0_0[9]),
        .I4(icmp_ln76_fu_72_p2_carry_i_5__0_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_72_p2_carry_i_2__0
       (.I0(Q[6]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_72_p2_carry_i_1__0_0[6]),
        .I4(icmp_ln76_fu_72_p2_carry_i_6__0_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_72_p2_carry_i_3__0
       (.I0(Q[3]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_72_p2_carry_i_1__0_0[3]),
        .I4(icmp_ln76_fu_72_p2_carry_i_7__0_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_72_p2_carry_i_4__0
       (.I0(Q[0]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_72_p2_carry_i_1__0_0[0]),
        .I4(icmp_ln76_fu_72_p2_carry_i_8__0_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_72_p2_carry_i_5__0
       (.I0(Q[10]),
        .I1(icmp_ln76_fu_72_p2_carry_i_1__0_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_72_p2_carry_i_1__0_0[11]),
        .O(icmp_ln76_fu_72_p2_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_72_p2_carry_i_6__0
       (.I0(Q[7]),
        .I1(icmp_ln76_fu_72_p2_carry_i_1__0_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_72_p2_carry_i_1__0_0[8]),
        .O(icmp_ln76_fu_72_p2_carry_i_6__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_72_p2_carry_i_7__0
       (.I0(Q[4]),
        .I1(icmp_ln76_fu_72_p2_carry_i_1__0_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_72_p2_carry_i_1__0_0[5]),
        .O(icmp_ln76_fu_72_p2_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_72_p2_carry_i_8__0
       (.I0(Q[1]),
        .I1(icmp_ln76_fu_72_p2_carry_i_1__0_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_72_p2_carry_i_1__0_0[2]),
        .O(icmp_ln76_fu_72_p2_carry_i_8__0_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_22_fu_78_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_21[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__3 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[11]_i_1__3 
       (.I0(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer2Yuv422_full_n),
        .I4(srcLayer2_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_fu_40[11]_i_2__3 
       (.I0(CO),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(srcLayer2Yuv422_full_n),
        .I3(srcLayer2_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_71
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x_23,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
    CO,
    srcLayer1Yuv422_full_n,
    srcLayer1_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln76_fu_72_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x_23;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  input [0:0]CO;
  input srcLayer1Yuv422_full_n;
  input srcLayer1_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln76_fu_72_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__2_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__8_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__8_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x_23;
  wire full_n_reg;
  wire grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  wire grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;
  wire [11:0]icmp_ln76_fu_72_p2_carry_i_1_0;
  wire icmp_ln76_fu_72_p2_carry_i_5_n_9;
  wire icmp_ln76_fu_72_p2_carry_i_6_n_9;
  wire icmp_ln76_fu_72_p2_carry_i_7_n_9;
  wire icmp_ln76_fu_72_p2_carry_i_8_n_9;
  wire srcLayer1Yuv422_full_n;
  wire srcLayer1_empty_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3__2_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3__2_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__2_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__8
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer1_empty_n),
        .I2(srcLayer1Yuv422_full_n),
        .I3(CO),
        .I4(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__8_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__8_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer1_empty_n),
        .I4(srcLayer1Yuv422_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__8
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer1_empty_n),
        .I2(srcLayer1Yuv422_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__8_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg_i_1
       (.I0(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer1Yuv422_full_n),
        .I3(srcLayer1_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_72_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_72_p2_carry_i_1_0[9]),
        .I4(icmp_ln76_fu_72_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_72_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_72_p2_carry_i_1_0[6]),
        .I4(icmp_ln76_fu_72_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_72_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_72_p2_carry_i_1_0[3]),
        .I4(icmp_ln76_fu_72_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_72_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_72_p2_carry_i_1_0[0]),
        .I4(icmp_ln76_fu_72_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_72_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln76_fu_72_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_72_p2_carry_i_1_0[11]),
        .O(icmp_ln76_fu_72_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_72_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln76_fu_72_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_72_p2_carry_i_1_0[8]),
        .O(icmp_ln76_fu_72_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_72_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln76_fu_72_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_72_p2_carry_i_1_0[5]),
        .O(icmp_ln76_fu_72_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_72_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln76_fu_72_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_72_p2_carry_i_1_0[2]),
        .O(icmp_ln76_fu_72_p2_carry_i_8_n_9));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_24_fu_78_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_23[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[11]_i_1 
       (.I0(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer1Yuv422_full_n),
        .I4(srcLayer1_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_fu_40[11]_i_2 
       (.I0(CO),
        .I1(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .I2(srcLayer1Yuv422_full_n),
        .I3(srcLayer1_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_72
   (SR,
    E,
    ap_rst_n_0,
    S,
    ap_sig_allocacmp_x,
    D,
    ap_loop_init_int_reg_0,
    full_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
    CO,
    srcLayer0Yuv422_full_n,
    srcLayer0_empty_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    icmp_ln76_fu_78_p2_carry_i_1_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0);
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_0;
  output [3:0]S;
  output [11:0]ap_sig_allocacmp_x;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output full_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg;
  input [0:0]CO;
  input srcLayer0Yuv422_full_n;
  input srcLayer0_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [11:0]Q;
  input [11:0]icmp_ln76_fu_78_p2_carry_i_1_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_9;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ap_sig_allocacmp_x;
  wire full_n_reg;
  wire grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg;
  wire grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0;
  wire [11:0]icmp_ln76_fu_78_p2_carry_i_1_0;
  wire icmp_ln76_fu_78_p2_carry_i_5_n_9;
  wire icmp_ln76_fu_78_p2_carry_i_6_n_9;
  wire icmp_ln76_fu_78_p2_carry_i_7_n_9;
  wire icmp_ln76_fu_78_p2_carry_i_8_n_9;
  wire srcLayer0Yuv422_full_n;
  wire srcLayer0_empty_n;

  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3_n_9 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001055)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm[2]_i_3_n_9 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h22E20000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__1),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer0_empty_n),
        .I2(srcLayer0Yuv422_full_n),
        .I3(CO),
        .I4(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer0_empty_n),
        .I4(srcLayer0Yuv422_full_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__1),
        .O(ap_loop_init_int_i_1__2_n_9));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer0_empty_n),
        .I2(srcLayer0Yuv422_full_n),
        .O(ap_block_pp0_stage0_11001__1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg_i_1
       (.I0(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .I1(CO),
        .I2(srcLayer0Yuv422_full_n),
        .I3(srcLayer0_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_78_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_78_p2_carry_i_1_0[9]),
        .I4(icmp_ln76_fu_78_p2_carry_i_5_n_9),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_78_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_78_p2_carry_i_1_0[6]),
        .I4(icmp_ln76_fu_78_p2_carry_i_6_n_9),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_78_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_78_p2_carry_i_1_0[3]),
        .I4(icmp_ln76_fu_78_p2_carry_i_7_n_9),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln76_fu_78_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln76_fu_78_p2_carry_i_1_0[0]),
        .I4(icmp_ln76_fu_78_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_78_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln76_fu_78_p2_carry_i_1_0[10]),
        .I2(Q[11]),
        .I3(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_78_p2_carry_i_1_0[11]),
        .O(icmp_ln76_fu_78_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_78_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln76_fu_78_p2_carry_i_1_0[7]),
        .I2(Q[8]),
        .I3(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_78_p2_carry_i_1_0[8]),
        .O(icmp_ln76_fu_78_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_78_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln76_fu_78_p2_carry_i_1_0[4]),
        .I2(Q[5]),
        .I3(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_78_p2_carry_i_1_0[5]),
        .O(icmp_ln76_fu_78_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln76_fu_78_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln76_fu_78_p2_carry_i_1_0[1]),
        .I2(Q[2]),
        .I3(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln76_fu_78_p2_carry_i_1_0[2]),
        .O(icmp_ln76_fu_78_p2_carry_i_8_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    \x_05_fu_46[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_05_fu_46[11]_i_1 
       (.I0(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(srcLayer0Yuv422_full_n),
        .I4(srcLayer0_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    \x_05_fu_46[11]_i_2 
       (.I0(CO),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(srcLayer0Yuv422_full_n),
        .I3(srcLayer0_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_25_fu_84_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x[1]));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_92
   (\ap_CS_fsm_reg[1] ,
    \icmp_ln3233_reg_223_reg[0] ,
    ap_block_pp0_stage0_subdone,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg,
    ap_done_cache_reg_0,
    E,
    SR,
    S,
    D,
    \cols_reg_191_reg[10] ,
    ap_sig_allocacmp_j_1,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_0,
    \icmp_ln3233_reg_223_reg[0]_0 ,
    ap_done_cache_reg_1,
    ap_clk,
    \ap_CS_fsm_reg[3] ,
    \sof_2_reg_141_reg[0] ,
    and_ln3231_reg_209,
    \sof_2_reg_141_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
    CO,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
    ap_rst_n,
    out420_empty_n,
    ap_done_cache_reg_2,
    m_axis_video_TREADY_int_regslice,
    axi_last_fu_177_p2_carry,
    icmp_ln3233_fu_161_p2_carry,
    Q,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_1);
  output \ap_CS_fsm_reg[1] ;
  output \icmp_ln3233_reg_223_reg[0] ;
  output ap_block_pp0_stage0_subdone;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg;
  output [1:0]ap_done_cache_reg_0;
  output [0:0]E;
  output [0:0]SR;
  output [3:0]S;
  output [0:0]D;
  output [3:0]\cols_reg_191_reg[10] ;
  output [11:0]ap_sig_allocacmp_j_1;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_0;
  output \icmp_ln3233_reg_223_reg[0]_0 ;
  input ap_done_cache_reg_1;
  input ap_clk;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input \sof_2_reg_141_reg[0] ;
  input and_ln3231_reg_209;
  input \sof_2_reg_141_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg;
  input [0:0]CO;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0;
  input ap_rst_n;
  input out420_empty_n;
  input [0:0]ap_done_cache_reg_2;
  input m_axis_video_TREADY_int_regslice;
  input [11:0]axi_last_fu_177_p2_carry;
  input [11:0]icmp_ln3233_fu_161_p2_carry;
  input [11:0]Q;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_1;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire and_ln3231_reg_209;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__24_n_9;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire [0:0]ap_done_cache_reg_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__24_n_9;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_j_1;
  wire [11:0]axi_last_fu_177_p2_carry;
  wire [3:0]\cols_reg_191_reg[10] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_0;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_1;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  wire [11:0]icmp_ln3233_fu_161_p2_carry;
  wire icmp_ln3233_fu_161_p2_carry_i_10_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_11_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_12_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_13_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_14_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_15_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_5_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_6_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_7_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_8_n_9;
  wire icmp_ln3233_fu_161_p2_carry_i_9_n_9;
  wire \icmp_ln3233_reg_223_reg[0] ;
  wire \icmp_ln3233_reg_223_reg[0]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire out420_empty_n;
  wire \sof_2_reg_141_reg[0] ;
  wire \sof_2_reg_141_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFF0202020)) 
    \ap_CS_fsm[2]_i_1__18 
       (.I0(ap_done_cache),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I2(\ap_CS_fsm_reg[3] [2]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\ap_CS_fsm_reg[3] [0]),
        .O(ap_done_cache_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D0D0D0)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_done_cache),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I2(\ap_CS_fsm_reg[3] [2]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0),
        .O(ap_done_cache_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__24
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__24_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__24_n_9),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT4 #(
    .INIT(16'hD580)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I2(CO),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT5 #(
    .INIT(32'hFFDD5DDD)) 
    ap_loop_init_int_i_1__24
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__24_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__24_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    axi_last_fu_177_p2_carry_i_1
       (.I0(icmp_ln3233_fu_161_p2_carry_i_5_n_9),
        .I1(axi_last_fu_177_p2_carry[10]),
        .I2(icmp_ln3233_fu_161_p2_carry_i_6_n_9),
        .I3(axi_last_fu_177_p2_carry[9]),
        .I4(axi_last_fu_177_p2_carry[11]),
        .I5(icmp_ln3233_fu_161_p2_carry_i_7_n_9),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    axi_last_fu_177_p2_carry_i_2
       (.I0(icmp_ln3233_fu_161_p2_carry_i_8_n_9),
        .I1(axi_last_fu_177_p2_carry[7]),
        .I2(icmp_ln3233_fu_161_p2_carry_i_9_n_9),
        .I3(axi_last_fu_177_p2_carry[6]),
        .I4(axi_last_fu_177_p2_carry[8]),
        .I5(icmp_ln3233_fu_161_p2_carry_i_10_n_9),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    axi_last_fu_177_p2_carry_i_3
       (.I0(icmp_ln3233_fu_161_p2_carry_i_11_n_9),
        .I1(axi_last_fu_177_p2_carry[4]),
        .I2(icmp_ln3233_fu_161_p2_carry_i_12_n_9),
        .I3(axi_last_fu_177_p2_carry[3]),
        .I4(axi_last_fu_177_p2_carry[5]),
        .I5(icmp_ln3233_fu_161_p2_carry_i_13_n_9),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    axi_last_fu_177_p2_carry_i_4
       (.I0(icmp_ln3233_fu_161_p2_carry_i_14_n_9),
        .I1(axi_last_fu_177_p2_carry[1]),
        .I2(D),
        .I3(axi_last_fu_177_p2_carry[0]),
        .I4(axi_last_fu_177_p2_carry[2]),
        .I5(icmp_ln3233_fu_161_p2_carry_i_15_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8000FFFF)) 
    \data_p1[23]_i_3 
       (.I0(out420_empty_n),
        .I1(ap_done_cache_reg_2),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(\ap_CS_fsm_reg[3] [2]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\sof_2_reg_141_reg[0]_0 ),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT5 #(
    .INIT(32'h70FF7070)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(CO),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_1),
        .I4(\ap_CS_fsm_reg[3] [1]),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln3233_fu_161_p2_carry_i_1
       (.I0(icmp_ln3233_fu_161_p2_carry_i_5_n_9),
        .I1(icmp_ln3233_fu_161_p2_carry[10]),
        .I2(icmp_ln3233_fu_161_p2_carry_i_6_n_9),
        .I3(icmp_ln3233_fu_161_p2_carry[9]),
        .I4(icmp_ln3233_fu_161_p2_carry[11]),
        .I5(icmp_ln3233_fu_161_p2_carry_i_7_n_9),
        .O(\cols_reg_191_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_10
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[8]),
        .O(icmp_ln3233_fu_161_p2_carry_i_10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_11
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[4]),
        .O(icmp_ln3233_fu_161_p2_carry_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_12
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[3]),
        .O(icmp_ln3233_fu_161_p2_carry_i_12_n_9));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_13
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[5]),
        .O(icmp_ln3233_fu_161_p2_carry_i_13_n_9));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_14
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(icmp_ln3233_fu_161_p2_carry_i_14_n_9));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_15
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[2]),
        .O(icmp_ln3233_fu_161_p2_carry_i_15_n_9));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln3233_fu_161_p2_carry_i_2
       (.I0(icmp_ln3233_fu_161_p2_carry_i_8_n_9),
        .I1(icmp_ln3233_fu_161_p2_carry[7]),
        .I2(icmp_ln3233_fu_161_p2_carry_i_9_n_9),
        .I3(icmp_ln3233_fu_161_p2_carry[6]),
        .I4(icmp_ln3233_fu_161_p2_carry[8]),
        .I5(icmp_ln3233_fu_161_p2_carry_i_10_n_9),
        .O(\cols_reg_191_reg[10] [2]));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln3233_fu_161_p2_carry_i_3
       (.I0(icmp_ln3233_fu_161_p2_carry_i_11_n_9),
        .I1(icmp_ln3233_fu_161_p2_carry[4]),
        .I2(icmp_ln3233_fu_161_p2_carry_i_12_n_9),
        .I3(icmp_ln3233_fu_161_p2_carry[3]),
        .I4(icmp_ln3233_fu_161_p2_carry[5]),
        .I5(icmp_ln3233_fu_161_p2_carry_i_13_n_9),
        .O(\cols_reg_191_reg[10] [1]));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln3233_fu_161_p2_carry_i_4
       (.I0(icmp_ln3233_fu_161_p2_carry_i_14_n_9),
        .I1(icmp_ln3233_fu_161_p2_carry[1]),
        .I2(D),
        .I3(icmp_ln3233_fu_161_p2_carry[0]),
        .I4(icmp_ln3233_fu_161_p2_carry[2]),
        .I5(icmp_ln3233_fu_161_p2_carry_i_15_n_9),
        .O(\cols_reg_191_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_5
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[10]),
        .O(icmp_ln3233_fu_161_p2_carry_i_5_n_9));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_6
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[9]),
        .O(icmp_ln3233_fu_161_p2_carry_i_6_n_9));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_7
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[11]),
        .O(icmp_ln3233_fu_161_p2_carry_i_7_n_9));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_8
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[7]),
        .O(icmp_ln3233_fu_161_p2_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3233_fu_161_p2_carry_i_9
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[6]),
        .O(icmp_ln3233_fu_161_p2_carry_i_9_n_9));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln3233_reg_223[0]_i_1 
       (.I0(CO),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\sof_2_reg_141_reg[0]_0 ),
        .O(\icmp_ln3233_reg_223_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry_i_1
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry_i_2
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry_i_3
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry_i_4
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_167_p2_carry_i_5
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_84[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_84[11]_i_1 
       (.I0(CO),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_subdone),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_84[11]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I2(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hBBF0B0F000F0B0F0)) 
    \sof_2_reg_141[0]_i_1 
       (.I0(\sof_2_reg_141_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_init),
        .I5(\sof_2_reg_141_reg[0] ),
        .O(\icmp_ln3233_reg_223_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sof_2_reg_141[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .O(ap_loop_init));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \sof_reg_86[0]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(\sof_2_reg_141_reg[0] ),
        .I2(ap_NS_fsm1),
        .I3(and_ln3231_reg_209),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT5 #(
    .INIT(32'hF0202020)) 
    \sof_reg_86[0]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg),
        .I2(\ap_CS_fsm_reg[3] [2]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm1));
endmodule

module main_design_v_mix_0_0_reg_unsigned_short_1
   (E,
    \d_read_reg_26_reg[11]_0 ,
    ap_done_reg,
    MultiPixStream2AXIvideo_U0_ap_start,
    Q,
    \d_read_reg_26_reg[11]_1 ,
    ap_clk);
  output [0:0]E;
  output [11:0]\d_read_reg_26_reg[11]_0 ;
  input ap_done_reg;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [1:0]Q;
  input [11:0]\d_read_reg_26_reg[11]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire [11:0]\d_read_reg_26_reg[11]_0 ;
  wire [11:0]\d_read_reg_26_reg[11]_1 ;

  LUT4 #(
    .INIT(16'hFF40)) 
    \d_read_reg_26[11]_i_1__0 
       (.I0(ap_done_reg),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(E));
  FDRE \d_read_reg_26_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [0]),
        .Q(\d_read_reg_26_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [10]),
        .Q(\d_read_reg_26_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [11]),
        .Q(\d_read_reg_26_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [1]),
        .Q(\d_read_reg_26_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [2]),
        .Q(\d_read_reg_26_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [3]),
        .Q(\d_read_reg_26_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [4]),
        .Q(\d_read_reg_26_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [5]),
        .Q(\d_read_reg_26_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [6]),
        .Q(\d_read_reg_26_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [7]),
        .Q(\d_read_reg_26_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [8]),
        .Q(\d_read_reg_26_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [9]),
        .Q(\d_read_reg_26_reg[11]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_reg_unsigned_short_1" *) 
module main_design_v_mix_0_0_reg_unsigned_short_1_132
   (E,
    AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write,
    \d_read_reg_26_reg[11]_0 ,
    Q,
    HwReg_layerEnableFlag_0_val_c14_full_n,
    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
    start_for_v_mix_420_to_422_false_2_U0_full_n,
    \d_read_reg_26_reg[0]_0 ,
    \d_read_reg_26_reg[11]_1 ,
    ap_clk);
  output [0:0]E;
  output AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write;
  output [11:0]\d_read_reg_26_reg[11]_0 ;
  input [1:0]Q;
  input HwReg_layerEnableFlag_0_val_c14_full_n;
  input ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready;
  input grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  input start_for_v_mix_420_to_422_false_2_U0_full_n;
  input \d_read_reg_26_reg[0]_0 ;
  input [11:0]\d_read_reg_26_reg[11]_1 ;
  input ap_clk;

  wire AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write;
  wire [0:0]E;
  wire HwReg_layerEnableFlag_0_val_c14_full_n;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready;
  wire \d_read_reg_26_reg[0]_0 ;
  wire [11:0]\d_read_reg_26_reg[11]_0 ;
  wire [11:0]\d_read_reg_26_reg[11]_1 ;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire start_for_v_mix_420_to_422_false_2_U0_full_n;

  LUT6 #(
    .INIT(64'h0800080008000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(Q[0]),
        .I1(HwReg_layerEnableFlag_0_val_c14_full_n),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .I3(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I4(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .I5(\d_read_reg_26_reg[0]_0 ),
        .O(AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write));
  LUT2 #(
    .INIT(4'hE)) 
    \d_read_reg_26[11]_i_1 
       (.I0(AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write),
        .I1(Q[1]),
        .O(E));
  FDRE \d_read_reg_26_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [0]),
        .Q(\d_read_reg_26_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [10]),
        .Q(\d_read_reg_26_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [11]),
        .Q(\d_read_reg_26_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [1]),
        .Q(\d_read_reg_26_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [2]),
        .Q(\d_read_reg_26_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [3]),
        .Q(\d_read_reg_26_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [4]),
        .Q(\d_read_reg_26_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [5]),
        .Q(\d_read_reg_26_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [6]),
        .Q(\d_read_reg_26_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [7]),
        .Q(\d_read_reg_26_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [8]),
        .Q(\d_read_reg_26_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_1 [9]),
        .Q(\d_read_reg_26_reg[11]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_reg_unsigned_short_1" *) 
module main_design_v_mix_0_0_reg_unsigned_short_1_133
   (Q,
    E,
    \d_read_reg_26_reg[11]_0 ,
    ap_clk);
  output [11:0]Q;
  input [0:0]E;
  input [11:0]\d_read_reg_26_reg[11]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire [11:0]\d_read_reg_26_reg[11]_0 ;

  FDRE \d_read_reg_26_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_reg_unsigned_short_1" *) 
module main_design_v_mix_0_0_reg_unsigned_short_1_91
   (D,
    Q,
    \ap_CS_fsm_reg[1] ,
    \icmp_ln3231_reg_201_reg[0] ,
    \icmp_ln3231_reg_201_reg[0]_0 ,
    E,
    \d_read_reg_26_reg[11]_0 ,
    ap_clk);
  output [12:0]D;
  output [11:0]Q;
  output \ap_CS_fsm_reg[1] ;
  input [0:0]\icmp_ln3231_reg_201_reg[0] ;
  input \icmp_ln3231_reg_201_reg[0]_0 ;
  input [0:0]E;
  input [11:0]\d_read_reg_26_reg[11]_0 ;
  input ap_clk;

  wire [12:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire [11:0]\d_read_reg_26_reg[11]_0 ;
  wire \icmp_ln3231_reg_201[0]_i_2_n_9 ;
  wire \icmp_ln3231_reg_201[0]_i_3_n_9 ;
  wire \icmp_ln3231_reg_201[0]_i_4_n_9 ;
  wire [0:0]\icmp_ln3231_reg_201_reg[0] ;
  wire \icmp_ln3231_reg_201_reg[0]_0 ;
  wire \sub_reg_196[12]_i_2_n_9 ;
  wire \sub_reg_196[12]_i_3_n_9 ;
  wire \sub_reg_196[12]_i_4_n_9 ;
  wire \sub_reg_196[4]_i_2_n_9 ;
  wire \sub_reg_196[4]_i_3_n_9 ;
  wire \sub_reg_196[4]_i_4_n_9 ;
  wire \sub_reg_196[4]_i_5_n_9 ;
  wire \sub_reg_196[8]_i_2_n_9 ;
  wire \sub_reg_196[8]_i_3_n_9 ;
  wire \sub_reg_196[8]_i_4_n_9 ;
  wire \sub_reg_196[8]_i_5_n_9 ;
  wire \sub_reg_196_reg[12]_i_1_n_10 ;
  wire \sub_reg_196_reg[12]_i_1_n_11 ;
  wire \sub_reg_196_reg[12]_i_1_n_12 ;
  wire \sub_reg_196_reg[4]_i_1_n_10 ;
  wire \sub_reg_196_reg[4]_i_1_n_11 ;
  wire \sub_reg_196_reg[4]_i_1_n_12 ;
  wire \sub_reg_196_reg[4]_i_1_n_9 ;
  wire \sub_reg_196_reg[8]_i_1_n_10 ;
  wire \sub_reg_196_reg[8]_i_1_n_11 ;
  wire \sub_reg_196_reg[8]_i_1_n_12 ;
  wire \sub_reg_196_reg[8]_i_1_n_9 ;
  wire [3:3]\NLW_sub_reg_196_reg[12]_i_1_CO_UNCONNECTED ;

  FDRE \d_read_reg_26_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_26_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_26_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \icmp_ln3231_reg_201[0]_i_1 
       (.I0(\icmp_ln3231_reg_201[0]_i_2_n_9 ),
        .I1(\icmp_ln3231_reg_201[0]_i_3_n_9 ),
        .I2(\icmp_ln3231_reg_201[0]_i_4_n_9 ),
        .I3(\icmp_ln3231_reg_201_reg[0] ),
        .I4(\icmp_ln3231_reg_201_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln3231_reg_201[0]_i_2 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(\icmp_ln3231_reg_201_reg[0] ),
        .O(\icmp_ln3231_reg_201[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln3231_reg_201[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\icmp_ln3231_reg_201[0]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln3231_reg_201[0]_i_4 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\icmp_ln3231_reg_201[0]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[0]_i_1 
       (.I0(Q[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[12]_i_2 
       (.I0(Q[11]),
        .O(\sub_reg_196[12]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[12]_i_3 
       (.I0(Q[10]),
        .O(\sub_reg_196[12]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[12]_i_4 
       (.I0(Q[9]),
        .O(\sub_reg_196[12]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[4]_i_2 
       (.I0(Q[4]),
        .O(\sub_reg_196[4]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[4]_i_3 
       (.I0(Q[3]),
        .O(\sub_reg_196[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[4]_i_4 
       (.I0(Q[2]),
        .O(\sub_reg_196[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[4]_i_5 
       (.I0(Q[1]),
        .O(\sub_reg_196[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[8]_i_2 
       (.I0(Q[8]),
        .O(\sub_reg_196[8]_i_2_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[8]_i_3 
       (.I0(Q[7]),
        .O(\sub_reg_196[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[8]_i_4 
       (.I0(Q[6]),
        .O(\sub_reg_196[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_196[8]_i_5 
       (.I0(Q[5]),
        .O(\sub_reg_196[8]_i_5_n_9 ));
  CARRY4 \sub_reg_196_reg[12]_i_1 
       (.CI(\sub_reg_196_reg[8]_i_1_n_9 ),
        .CO({\NLW_sub_reg_196_reg[12]_i_1_CO_UNCONNECTED [3],\sub_reg_196_reg[12]_i_1_n_10 ,\sub_reg_196_reg[12]_i_1_n_11 ,\sub_reg_196_reg[12]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[11:9]}),
        .O(D[12:9]),
        .S({1'b1,\sub_reg_196[12]_i_2_n_9 ,\sub_reg_196[12]_i_3_n_9 ,\sub_reg_196[12]_i_4_n_9 }));
  CARRY4 \sub_reg_196_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_196_reg[4]_i_1_n_9 ,\sub_reg_196_reg[4]_i_1_n_10 ,\sub_reg_196_reg[4]_i_1_n_11 ,\sub_reg_196_reg[4]_i_1_n_12 }),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(D[4:1]),
        .S({\sub_reg_196[4]_i_2_n_9 ,\sub_reg_196[4]_i_3_n_9 ,\sub_reg_196[4]_i_4_n_9 ,\sub_reg_196[4]_i_5_n_9 }));
  CARRY4 \sub_reg_196_reg[8]_i_1 
       (.CI(\sub_reg_196_reg[4]_i_1_n_9 ),
        .CO({\sub_reg_196_reg[8]_i_1_n_9 ,\sub_reg_196_reg[8]_i_1_n_10 ,\sub_reg_196_reg[8]_i_1_n_11 ,\sub_reg_196_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(D[8:5]),
        .S({\sub_reg_196[8]_i_2_n_9 ,\sub_reg_196[8]_i_3_n_9 ,\sub_reg_196[8]_i_4_n_9 ,\sub_reg_196[8]_i_5_n_9 }));
endmodule

module main_design_v_mix_0_0_reg_unsigned_short_s
   (E,
    \d_read_reg_22_reg[11]_0 ,
    Q,
    \d_read_reg_22_reg[0]_0 ,
    \d_read_reg_22_reg[11]_1 ,
    ap_clk);
  output [0:0]E;
  output [11:0]\d_read_reg_22_reg[11]_0 ;
  input [0:0]Q;
  input [0:0]\d_read_reg_22_reg[0]_0 ;
  input [11:0]\d_read_reg_22_reg[11]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]\d_read_reg_22_reg[0]_0 ;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire [11:0]\d_read_reg_22_reg[11]_1 ;

  LUT2 #(
    .INIT(4'hE)) 
    \d_read_reg_22[11]_i_1__0 
       (.I0(Q),
        .I1(\d_read_reg_22_reg[0]_0 ),
        .O(E));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [0]),
        .Q(\d_read_reg_22_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [10]),
        .Q(\d_read_reg_22_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [11]),
        .Q(\d_read_reg_22_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [1]),
        .Q(\d_read_reg_22_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [2]),
        .Q(\d_read_reg_22_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [3]),
        .Q(\d_read_reg_22_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [4]),
        .Q(\d_read_reg_22_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [5]),
        .Q(\d_read_reg_22_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [6]),
        .Q(\d_read_reg_22_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [7]),
        .Q(\d_read_reg_22_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [8]),
        .Q(\d_read_reg_22_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [9]),
        .Q(\d_read_reg_22_reg[11]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_reg_unsigned_short_s" *) 
module main_design_v_mix_0_0_reg_unsigned_short_s_123
   (Q,
    E,
    \d_read_reg_22_reg[11]_0 ,
    ap_clk);
  output [11:0]Q;
  input [0:0]E;
  input [11:0]\d_read_reg_22_reg[11]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_reg_unsigned_short_s" *) 
module main_design_v_mix_0_0_reg_unsigned_short_s_127
   (E,
    \d_read_reg_22_reg[11]_0 ,
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
    Q,
    \d_read_reg_22_reg[11]_1 ,
    ap_clk);
  output [0:0]E;
  output [11:0]\d_read_reg_22_reg[11]_0 ;
  input AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  input [0:0]Q;
  input [11:0]\d_read_reg_22_reg[11]_1 ;
  input ap_clk;

  wire AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire [11:0]\d_read_reg_22_reg[11]_1 ;

  LUT2 #(
    .INIT(4'hE)) 
    \d_read_reg_22[11]_i_1 
       (.I0(AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write),
        .I1(Q),
        .O(E));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [0]),
        .Q(\d_read_reg_22_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [10]),
        .Q(\d_read_reg_22_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [11]),
        .Q(\d_read_reg_22_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [1]),
        .Q(\d_read_reg_22_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [2]),
        .Q(\d_read_reg_22_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [3]),
        .Q(\d_read_reg_22_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [4]),
        .Q(\d_read_reg_22_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [5]),
        .Q(\d_read_reg_22_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [6]),
        .Q(\d_read_reg_22_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [7]),
        .Q(\d_read_reg_22_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [8]),
        .Q(\d_read_reg_22_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_1 [9]),
        .Q(\d_read_reg_22_reg[11]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_reg_unsigned_short_s" *) 
module main_design_v_mix_0_0_reg_unsigned_short_s_128
   (Q,
    E,
    \d_read_reg_22_reg[11]_0 ,
    ap_clk);
  output [11:0]Q;
  input [0:0]E;
  input [11:0]\d_read_reg_22_reg[11]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    Q,
    \state_reg[1]_0 ,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg,
    \ap_CS_fsm_reg[4] ,
    m_axis_video_TDATA,
    SR,
    ap_clk,
    D,
    m_axis_video_TREADY,
    ack_in_t_reg_0,
    ap_start,
    \ap_CS_fsm_reg[0] ,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
    \ap_CS_fsm_reg[4]_0 ,
    E,
    \data_p2_reg[23]_0 ,
    \data_p1_reg[23]_0 ,
    \state_reg[1]_1 ,
    \data_p1_reg[15]_0 ,
    \data_p1_reg[15]_1 ,
    \data_p1_reg[16]_0 );
  output m_axis_video_TREADY_int_regslice;
  output [1:0]Q;
  output [1:0]\state_reg[1]_0 ;
  output [1:0]ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg;
  output \ap_CS_fsm_reg[4] ;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SR;
  input ap_clk;
  input [0:0]D;
  input m_axis_video_TREADY;
  input ack_in_t_reg_0;
  input ap_start;
  input [2:0]\ap_CS_fsm_reg[0] ;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done;
  input \ap_CS_fsm_reg[4]_0 ;
  input [0:0]E;
  input [23:0]\data_p2_reg[23]_0 ;
  input [0:0]\data_p1_reg[23]_0 ;
  input [0:0]\state_reg[1]_1 ;
  input [23:0]\data_p1_reg[15]_0 ;
  input [23:0]\data_p1_reg[15]_1 ;
  input \data_p1_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ack_in_t_i_1__7_n_9;
  wire ack_in_t_reg_0;
  wire \ap_CS_fsm[4]_i_2_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done;
  wire [1:0]ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg;
  wire [23:0]\data_p1_reg[15]_0 ;
  wire [23:0]\data_p1_reg[15]_1 ;
  wire \data_p1_reg[16]_0 ;
  wire [0:0]\data_p1_reg[23]_0 ;
  wire [23:0]data_p2;
  wire [23:0]\data_p2_reg[23]_0 ;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [1:1]next__0;
  wire [23:0]p_0_in;
  wire \state[0]_i_1__2_n_9 ;
  wire [1:0]\state_reg[1]_0 ;
  wire [0:0]\state_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT5 #(
    .INIT(32'h18184D48)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(Q[0]),
        .I1(m_axis_video_TREADY),
        .I2(Q[1]),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(ack_in_t_reg_0),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT5 #(
    .INIT(32'hF0FCE0FF)) 
    ack_in_t_i_1__7
       (.I0(ack_in_t_reg_0),
        .I1(m_axis_video_TREADY),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ack_in_t_i_1__7_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__7_n_9),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(SR));
  LUT6 #(
    .INIT(64'hF5DF5555F0CF0000)) 
    \ap_CS_fsm[0]_i_1__19 
       (.I0(ap_start),
        .I1(m_axis_video_TREADY),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[0] [2]),
        .I5(\ap_CS_fsm_reg[0] [0]),
        .O(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\ap_CS_fsm_reg[0] [1]),
        .I3(\ap_CS_fsm[4]_i_2_n_9 ),
        .O(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT4 #(
    .INIT(16'h2600)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(m_axis_video_TREADY),
        .I3(\ap_CS_fsm_reg[0] [2]),
        .O(\ap_CS_fsm[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[0]_i_1__8 
       (.I0(data_p2[0]),
        .I1(\data_p1_reg[15]_0 [8]),
        .I2(\data_p1_reg[15]_1 [8]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[10]_i_1__2 
       (.I0(data_p2[10]),
        .I1(\data_p1_reg[15]_0 [18]),
        .I2(\data_p1_reg[15]_1 [18]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[11]_i_1__2 
       (.I0(data_p2[11]),
        .I1(\data_p1_reg[15]_0 [19]),
        .I2(\data_p1_reg[15]_1 [19]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[12]_i_1__2 
       (.I0(data_p2[12]),
        .I1(\data_p1_reg[15]_0 [20]),
        .I2(\data_p1_reg[15]_1 [20]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[13]_i_1__2 
       (.I0(data_p2[13]),
        .I1(\data_p1_reg[15]_0 [21]),
        .I2(\data_p1_reg[15]_1 [21]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[14]_i_1__2 
       (.I0(data_p2[14]),
        .I1(\data_p1_reg[15]_0 [22]),
        .I2(\data_p1_reg[15]_1 [22]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[15]_i_1__2 
       (.I0(data_p2[15]),
        .I1(\data_p1_reg[15]_0 [23]),
        .I2(\data_p1_reg[15]_1 [23]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[16]_i_1__2 
       (.I0(data_p2[16]),
        .I1(\data_p1_reg[15]_0 [0]),
        .I2(\data_p1_reg[15]_1 [0]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[17]_i_1__2 
       (.I0(data_p2[17]),
        .I1(\data_p1_reg[15]_0 [1]),
        .I2(\data_p1_reg[15]_1 [1]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[18]_i_1__2 
       (.I0(data_p2[18]),
        .I1(\data_p1_reg[15]_0 [2]),
        .I2(\data_p1_reg[15]_1 [2]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[19]_i_1__2 
       (.I0(data_p2[19]),
        .I1(\data_p1_reg[15]_0 [3]),
        .I2(\data_p1_reg[15]_1 [3]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[1]_i_1__2 
       (.I0(data_p2[1]),
        .I1(\data_p1_reg[15]_0 [9]),
        .I2(\data_p1_reg[15]_1 [9]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[20]_i_1__2 
       (.I0(data_p2[20]),
        .I1(\data_p1_reg[15]_0 [4]),
        .I2(\data_p1_reg[15]_1 [4]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[21]_i_1__2 
       (.I0(data_p2[21]),
        .I1(\data_p1_reg[15]_0 [5]),
        .I2(\data_p1_reg[15]_1 [5]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[22]_i_1__2 
       (.I0(data_p2[22]),
        .I1(\data_p1_reg[15]_0 [6]),
        .I2(\data_p1_reg[15]_1 [6]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[22]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[23]_i_2__2 
       (.I0(data_p2[23]),
        .I1(\data_p1_reg[15]_0 [7]),
        .I2(\data_p1_reg[15]_1 [7]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[2]_i_1__2 
       (.I0(data_p2[2]),
        .I1(\data_p1_reg[15]_0 [10]),
        .I2(\data_p1_reg[15]_1 [10]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[3]_i_1__2 
       (.I0(data_p2[3]),
        .I1(\data_p1_reg[15]_0 [11]),
        .I2(\data_p1_reg[15]_1 [11]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[4]_i_1__2 
       (.I0(data_p2[4]),
        .I1(\data_p1_reg[15]_0 [12]),
        .I2(\data_p1_reg[15]_1 [12]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[5]_i_1__2 
       (.I0(data_p2[5]),
        .I1(\data_p1_reg[15]_0 [13]),
        .I2(\data_p1_reg[15]_1 [13]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[6]_i_1__2 
       (.I0(data_p2[6]),
        .I1(\data_p1_reg[15]_0 [14]),
        .I2(\data_p1_reg[15]_1 [14]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[7]_i_1__2 
       (.I0(data_p2[7]),
        .I1(\data_p1_reg[15]_0 [15]),
        .I2(\data_p1_reg[15]_1 [15]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[8]_i_1__2 
       (.I0(data_p2[8]),
        .I1(\data_p1_reg[15]_0 [16]),
        .I2(\data_p1_reg[15]_1 [16]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[9]_i_1__2 
       (.I0(data_p2[9]),
        .I1(\data_p1_reg[15]_0 [17]),
        .I2(\data_p1_reg[15]_1 [17]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[9]));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[0]),
        .Q(m_axis_video_TDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[10]),
        .Q(m_axis_video_TDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[11]),
        .Q(m_axis_video_TDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[12]),
        .Q(m_axis_video_TDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[13]),
        .Q(m_axis_video_TDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[14]),
        .Q(m_axis_video_TDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[15]),
        .Q(m_axis_video_TDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[16]),
        .Q(m_axis_video_TDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[17]),
        .Q(m_axis_video_TDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[18]),
        .Q(m_axis_video_TDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[19]),
        .Q(m_axis_video_TDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[1]),
        .Q(m_axis_video_TDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[20]),
        .Q(m_axis_video_TDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[21]),
        .Q(m_axis_video_TDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[22]),
        .Q(m_axis_video_TDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[23]),
        .Q(m_axis_video_TDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[2]),
        .Q(m_axis_video_TDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[3]),
        .Q(m_axis_video_TDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[4]),
        .Q(m_axis_video_TDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[5]),
        .Q(m_axis_video_TDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[6]),
        .Q(m_axis_video_TDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[7]),
        .Q(m_axis_video_TDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[8]),
        .Q(m_axis_video_TDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_0 ),
        .D(p_0_in[9]),
        .Q(m_axis_video_TDATA[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT4 #(
    .INIT(16'hA282)) 
    int_ap_start_i_2
       (.I0(\ap_CS_fsm_reg[0] [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axis_video_TREADY),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'h4CFC4CCC)) 
    \state[0]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(\state_reg[1]_0 [0]),
        .I2(\state_reg[1]_0 [1]),
        .I3(ack_in_t_reg_0),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(\state[0]_i_1__2_n_9 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_9 ),
        .Q(\state_reg[1]_0 [0]),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state_reg[1]_1 ),
        .Q(\state_reg[1]_0 [1]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both_1
   (vld_out,
    data_out,
    ack_in_t_reg_0,
    s_axis_video1_TREADY_int_regslice,
    s_axis_video1_TVALID,
    SR,
    ap_clk,
    s_axis_video1_TDATA);
  output vld_out;
  output [23:0]data_out;
  output ack_in_t_reg_0;
  input s_axis_video1_TREADY_int_regslice;
  input s_axis_video1_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [23:0]s_axis_video1_TDATA;

  wire [0:0]SR;
  wire ack_in_t_i_1__1_n_9;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire [23:0]data_out;
  wire [23:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [23:0]p_0_in;
  wire [23:0]s_axis_video1_TDATA;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_9 ;
  wire \state[1]_i_1__0_n_9 ;
  wire [1:0]state__0;
  wire vld_out;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video1_TREADY_int_regslice),
        .I3(s_axis_video1_TVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(state__0[0]),
        .I1(s_axis_video1_TREADY_int_regslice),
        .I2(state__0[1]),
        .I3(s_axis_video1_TVALID),
        .I4(ack_in_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__1
       (.I0(s_axis_video1_TVALID),
        .I1(s_axis_video1_TREADY_int_regslice),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__1_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_9),
        .Q(ack_in_t_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__2 
       (.I0(data_p2[0]),
        .I1(s_axis_video1_TDATA[0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(s_axis_video1_TDATA[10]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(s_axis_video1_TDATA[11]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(s_axis_video1_TDATA[12]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(s_axis_video1_TDATA[13]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(s_axis_video1_TDATA[14]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(s_axis_video1_TDATA[15]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(s_axis_video1_TDATA[16]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(s_axis_video1_TDATA[17]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(s_axis_video1_TDATA[18]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(s_axis_video1_TDATA[19]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(s_axis_video1_TDATA[1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(s_axis_video1_TDATA[20]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(s_axis_video1_TDATA[21]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(s_axis_video1_TDATA[22]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[23]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video1_TVALID),
        .I3(s_axis_video1_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_2__0 
       (.I0(data_p2[23]),
        .I1(s_axis_video1_TDATA[23]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(s_axis_video1_TDATA[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(s_axis_video1_TDATA[3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(s_axis_video1_TDATA[4]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(s_axis_video1_TDATA[5]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(s_axis_video1_TDATA[6]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(s_axis_video1_TDATA[7]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(s_axis_video1_TDATA[8]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(s_axis_video1_TDATA[9]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[9]));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(data_out[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(data_out[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(data_out[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(data_out[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(data_out[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(data_out[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(data_out[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(data_out[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(data_out[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(data_out[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(data_out[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(data_out[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(data_out[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(data_out[23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(data_out[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(data_out[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(data_out[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(data_out[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(data_out[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(data_out[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(data_out[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[23]_i_1__0 
       (.I0(s_axis_video1_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video1_TDATA[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__0 
       (.I0(s_axis_video1_TREADY_int_regslice),
        .I1(vld_out),
        .I2(state),
        .I3(ack_in_t_reg_0),
        .I4(s_axis_video1_TVALID),
        .O(\state[0]_i_1__0_n_9 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__0 
       (.I0(s_axis_video1_TREADY_int_regslice),
        .I1(state),
        .I2(s_axis_video1_TVALID),
        .I3(vld_out),
        .O(\state[1]_i_1__0_n_9 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_9 ),
        .Q(vld_out),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_9 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both_4
   (vld_out,
    data_out,
    ack_in_t_reg_0,
    s_axis_video2_TREADY_int_regslice,
    s_axis_video2_TVALID,
    SR,
    ap_clk,
    s_axis_video2_TDATA);
  output vld_out;
  output [23:0]data_out;
  output ack_in_t_reg_0;
  input s_axis_video2_TREADY_int_regslice;
  input s_axis_video2_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [23:0]s_axis_video2_TDATA;

  wire [0:0]SR;
  wire ack_in_t_i_1__4_n_9;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire [23:0]data_out;
  wire [23:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [23:0]p_0_in;
  wire [23:0]s_axis_video2_TDATA;
  wire s_axis_video2_TREADY_int_regslice;
  wire s_axis_video2_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_9 ;
  wire \state[1]_i_1__1_n_9 ;
  wire [1:0]state__0;
  wire vld_out;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video2_TREADY_int_regslice),
        .I3(s_axis_video2_TVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(state__0[0]),
        .I1(s_axis_video2_TREADY_int_regslice),
        .I2(state__0[1]),
        .I3(s_axis_video2_TVALID),
        .I4(ack_in_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__4
       (.I0(s_axis_video2_TVALID),
        .I1(s_axis_video2_TREADY_int_regslice),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__4_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__4_n_9),
        .Q(ack_in_t_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__5 
       (.I0(data_p2[0]),
        .I1(s_axis_video2_TDATA[0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(s_axis_video2_TDATA[10]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(s_axis_video2_TDATA[11]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(s_axis_video2_TDATA[12]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(s_axis_video2_TDATA[13]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(s_axis_video2_TDATA[14]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(s_axis_video2_TDATA[15]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(s_axis_video2_TDATA[16]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(s_axis_video2_TDATA[17]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(s_axis_video2_TDATA[18]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(s_axis_video2_TDATA[19]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(s_axis_video2_TDATA[1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(s_axis_video2_TDATA[20]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(s_axis_video2_TDATA[21]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(s_axis_video2_TDATA[22]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[23]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video2_TVALID),
        .I3(s_axis_video2_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_2__1 
       (.I0(data_p2[23]),
        .I1(s_axis_video2_TDATA[23]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(s_axis_video2_TDATA[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(s_axis_video2_TDATA[3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(s_axis_video2_TDATA[4]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(s_axis_video2_TDATA[5]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(s_axis_video2_TDATA[6]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(s_axis_video2_TDATA[7]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(s_axis_video2_TDATA[8]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(s_axis_video2_TDATA[9]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[9]));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(data_out[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(data_out[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(data_out[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(data_out[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(data_out[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(data_out[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(data_out[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(data_out[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(data_out[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(data_out[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(data_out[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(data_out[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(data_out[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(data_out[23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(data_out[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(data_out[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(data_out[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(data_out[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(data_out[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(data_out[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(data_out[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[23]_i_1__1 
       (.I0(s_axis_video2_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video2_TDATA[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__1 
       (.I0(s_axis_video2_TREADY_int_regslice),
        .I1(vld_out),
        .I2(state),
        .I3(ack_in_t_reg_0),
        .I4(s_axis_video2_TVALID),
        .O(\state[0]_i_1__1_n_9 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__1 
       (.I0(s_axis_video2_TREADY_int_regslice),
        .I1(state),
        .I2(s_axis_video2_TVALID),
        .I3(vld_out),
        .O(\state[1]_i_1__1_n_9 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_9 ),
        .Q(vld_out),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_9 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both_7
   (vld_out,
    data_out,
    ack_in_t_reg_0,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    SR,
    ap_clk,
    s_axis_video_TDATA);
  output vld_out;
  output [23:0]data_out;
  output ack_in_t_reg_0;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [23:0]s_axis_video_TDATA;

  wire [0:0]SR;
  wire ack_in_t_i_2_n_9;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire [23:0]data_out;
  wire [23:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [23:0]p_0_in;
  wire [23:0]s_axis_video_TDATA;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1_n_9 ;
  wire \state[1]_i_1_n_9 ;
  wire [1:0]state__0;
  wire vld_out;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(s_axis_video_TVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(state__0[1]),
        .I3(s_axis_video_TVALID),
        .I4(ack_in_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_2
       (.I0(s_axis_video_TVALID),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_2_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_2_n_9),
        .Q(ack_in_t_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(s_axis_video_TDATA[0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(s_axis_video_TDATA[10]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(s_axis_video_TDATA[11]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(s_axis_video_TDATA[12]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(s_axis_video_TDATA[13]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(s_axis_video_TDATA[14]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(s_axis_video_TDATA[15]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(s_axis_video_TDATA[16]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(s_axis_video_TDATA[17]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(s_axis_video_TDATA[18]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(s_axis_video_TDATA[19]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(s_axis_video_TDATA[1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(s_axis_video_TDATA[20]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(s_axis_video_TDATA[21]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(s_axis_video_TDATA[22]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[23]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video_TVALID),
        .I3(s_axis_video_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_2 
       (.I0(data_p2[23]),
        .I1(s_axis_video_TDATA[23]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(s_axis_video_TDATA[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(s_axis_video_TDATA[3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(s_axis_video_TDATA[4]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(s_axis_video_TDATA[5]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(s_axis_video_TDATA[6]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(s_axis_video_TDATA[7]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(s_axis_video_TDATA[8]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(s_axis_video_TDATA[9]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(p_0_in[9]));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(data_out[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(data_out[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(data_out[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(data_out[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(data_out[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(data_out[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(data_out[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(data_out[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(data_out[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(data_out[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(data_out[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(data_out[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(data_out[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(data_out[23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(data_out[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(data_out[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(data_out[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(data_out[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(data_out[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(data_out[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(data_out[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[23]_i_1 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(vld_out),
        .I2(state),
        .I3(ack_in_t_reg_0),
        .I4(s_axis_video_TVALID),
        .O(\state[0]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(state),
        .I2(s_axis_video_TVALID),
        .I3(vld_out),
        .O(\state[1]_i_1_n_9 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_9 ),
        .Q(vld_out),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_9 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both__parameterized1
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TLAST,
    Q,
    SR,
    ap_clk,
    \data_p2_reg[0]_0 ,
    D,
    m_axis_video_TREADY,
    ack_in_t_reg_1,
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST,
    load_p1);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TLAST;
  output [1:0]Q;
  input [0:0]SR;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]D;
  input m_axis_video_TREADY;
  input ack_in_t_reg_1;
  input grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST;
  input load_p1;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ack_in_t_i_1__9_n_9;
  wire ack_in_t_reg_0;
  wire ack_in_t_reg_1;
  wire ap_clk;
  wire \data_p1[0]_i_1__10_n_9 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST;
  wire load_p1;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [1:1]next__0;

  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT5 #(
    .INIT(32'h18184D48)) 
    \FSM_sequential_state[1]_i_1__10 
       (.I0(Q[0]),
        .I1(m_axis_video_TREADY),
        .I2(Q[1]),
        .I3(ack_in_t_reg_0),
        .I4(ack_in_t_reg_1),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT5 #(
    .INIT(32'hF0FCE0FF)) 
    ack_in_t_i_1__9
       (.I0(ack_in_t_reg_1),
        .I1(m_axis_video_TREADY),
        .I2(ack_in_t_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ack_in_t_i_1__9_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__9_n_9),
        .Q(ack_in_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[0]_i_1__10 
       (.I0(data_p2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST),
        .I4(load_p1),
        .I5(m_axis_video_TLAST),
        .O(\data_p1[0]_i_1__10_n_9 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__10_n_9 ),
        .Q(m_axis_video_TLAST),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both__parameterized1_0
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TUSER,
    Q,
    SR,
    ap_clk,
    \data_p2_reg[0]_0 ,
    D,
    m_axis_video_TREADY,
    ack_in_t_reg_1,
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
    load_p1);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TUSER;
  output [1:0]Q;
  input [0:0]SR;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]D;
  input m_axis_video_TREADY;
  input ack_in_t_reg_1;
  input grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  input load_p1;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ack_in_t_i_1__8_n_9;
  wire ack_in_t_reg_0;
  wire ack_in_t_reg_1;
  wire ap_clk;
  wire \data_p1[0]_i_1__9_n_9 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  wire load_p1;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire [1:1]next__0;

  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT5 #(
    .INIT(32'h18184D48)) 
    \FSM_sequential_state[1]_i_1__9 
       (.I0(Q[0]),
        .I1(m_axis_video_TREADY),
        .I2(Q[1]),
        .I3(ack_in_t_reg_0),
        .I4(ack_in_t_reg_1),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT5 #(
    .INIT(32'hF0FCE0FF)) 
    ack_in_t_i_1__8
       (.I0(ack_in_t_reg_1),
        .I1(m_axis_video_TREADY),
        .I2(ack_in_t_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ack_in_t_i_1__8_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__8_n_9),
        .Q(ack_in_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[0]_i_1__9 
       (.I0(data_p2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER),
        .I4(load_p1),
        .I5(m_axis_video_TUSER),
        .O(\data_p1[0]_i_1__9_n_9 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__9_n_9 ),
        .Q(m_axis_video_TUSER),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both__parameterized1_2
   (s_axis_video1_TLAST_int_regslice,
    SR,
    ap_clk,
    s_axis_video1_TREADY_int_regslice,
    s_axis_video1_TVALID,
    s_axis_video1_TLAST);
  output s_axis_video1_TLAST_int_regslice;
  input [0:0]SR;
  input ap_clk;
  input s_axis_video1_TREADY_int_regslice;
  input s_axis_video1_TVALID;
  input [0:0]s_axis_video1_TLAST;

  wire [0:0]SR;
  wire ack_in_t_i_1__3_n_9;
  wire ack_in_t_reg_n_9;
  wire ap_clk;
  wire \data_p1[0]_i_1__4_n_9 ;
  wire \data_p1[0]_i_2__2_n_9 ;
  wire data_p2;
  wire \data_p2[0]_i_1__2_n_9 ;
  wire [1:0]next__0;
  wire [0:0]s_axis_video1_TLAST;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video1_TREADY_int_regslice),
        .I3(s_axis_video1_TVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(state__0[0]),
        .I1(s_axis_video1_TREADY_int_regslice),
        .I2(state__0[1]),
        .I3(s_axis_video1_TVALID),
        .I4(ack_in_t_reg_n_9),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__3
       (.I0(s_axis_video1_TVALID),
        .I1(s_axis_video1_TREADY_int_regslice),
        .I2(ack_in_t_reg_n_9),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__3_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_9),
        .Q(ack_in_t_reg_n_9),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAFBFEFF2A080200)) 
    \data_p1[0]_i_1__4 
       (.I0(\data_p1[0]_i_2__2_n_9 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video1_TVALID),
        .I4(s_axis_video1_TREADY_int_regslice),
        .I5(s_axis_video1_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__4_n_9 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__2 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video1_TLAST),
        .O(\data_p1[0]_i_2__2_n_9 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__4_n_9 ),
        .Q(s_axis_video1_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__2 
       (.I0(s_axis_video1_TLAST),
        .I1(s_axis_video1_TVALID),
        .I2(ack_in_t_reg_n_9),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__2_n_9 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__2_n_9 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both__parameterized1_3
   (s_axis_video1_TUSER_int_regslice,
    SR,
    ap_clk,
    s_axis_video1_TREADY_int_regslice,
    s_axis_video1_TVALID,
    s_axis_video1_TUSER);
  output s_axis_video1_TUSER_int_regslice;
  input [0:0]SR;
  input ap_clk;
  input s_axis_video1_TREADY_int_regslice;
  input s_axis_video1_TVALID;
  input [0:0]s_axis_video1_TUSER;

  wire [0:0]SR;
  wire ack_in_t_i_1__2_n_9;
  wire ack_in_t_reg_n_9;
  wire ap_clk;
  wire \data_p1[0]_i_1__3_n_9 ;
  wire \data_p1[0]_i_2__1_n_9 ;
  wire data_p2;
  wire \data_p2[0]_i_1__1_n_9 ;
  wire [1:0]next__0;
  wire s_axis_video1_TREADY_int_regslice;
  wire [0:0]s_axis_video1_TUSER;
  wire s_axis_video1_TUSER_int_regslice;
  wire s_axis_video1_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video1_TREADY_int_regslice),
        .I3(s_axis_video1_TVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(state__0[0]),
        .I1(s_axis_video1_TREADY_int_regslice),
        .I2(state__0[1]),
        .I3(s_axis_video1_TVALID),
        .I4(ack_in_t_reg_n_9),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__2
       (.I0(s_axis_video1_TVALID),
        .I1(s_axis_video1_TREADY_int_regslice),
        .I2(ack_in_t_reg_n_9),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__2_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_9),
        .Q(ack_in_t_reg_n_9),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAFBFEFF2A080200)) 
    \data_p1[0]_i_1__3 
       (.I0(\data_p1[0]_i_2__1_n_9 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video1_TVALID),
        .I4(s_axis_video1_TREADY_int_regslice),
        .I5(s_axis_video1_TUSER_int_regslice),
        .O(\data_p1[0]_i_1__3_n_9 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__1 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video1_TUSER),
        .O(\data_p1[0]_i_2__1_n_9 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__3_n_9 ),
        .Q(s_axis_video1_TUSER_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__1 
       (.I0(s_axis_video1_TUSER),
        .I1(s_axis_video1_TVALID),
        .I2(ack_in_t_reg_n_9),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__1_n_9 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__1_n_9 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both__parameterized1_5
   (s_axis_video2_TLAST_int_regslice,
    SR,
    ap_clk,
    s_axis_video2_TREADY_int_regslice,
    s_axis_video2_TVALID,
    s_axis_video2_TLAST);
  output s_axis_video2_TLAST_int_regslice;
  input [0:0]SR;
  input ap_clk;
  input s_axis_video2_TREADY_int_regslice;
  input s_axis_video2_TVALID;
  input [0:0]s_axis_video2_TLAST;

  wire [0:0]SR;
  wire ack_in_t_i_1__6_n_9;
  wire ack_in_t_reg_n_9;
  wire ap_clk;
  wire \data_p1[0]_i_1__7_n_9 ;
  wire \data_p1[0]_i_2__4_n_9 ;
  wire data_p2;
  wire \data_p2[0]_i_1__4_n_9 ;
  wire [1:0]next__0;
  wire [0:0]s_axis_video2_TLAST;
  wire s_axis_video2_TLAST_int_regslice;
  wire s_axis_video2_TREADY_int_regslice;
  wire s_axis_video2_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__7 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video2_TREADY_int_regslice),
        .I3(s_axis_video2_TVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(state__0[0]),
        .I1(s_axis_video2_TREADY_int_regslice),
        .I2(state__0[1]),
        .I3(s_axis_video2_TVALID),
        .I4(ack_in_t_reg_n_9),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__6
       (.I0(s_axis_video2_TVALID),
        .I1(s_axis_video2_TREADY_int_regslice),
        .I2(ack_in_t_reg_n_9),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__6_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__6_n_9),
        .Q(ack_in_t_reg_n_9),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAFBFEFF2A080200)) 
    \data_p1[0]_i_1__7 
       (.I0(\data_p1[0]_i_2__4_n_9 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video2_TVALID),
        .I4(s_axis_video2_TREADY_int_regslice),
        .I5(s_axis_video2_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__7_n_9 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__4 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video2_TLAST),
        .O(\data_p1[0]_i_2__4_n_9 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__7_n_9 ),
        .Q(s_axis_video2_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__4 
       (.I0(s_axis_video2_TLAST),
        .I1(s_axis_video2_TVALID),
        .I2(ack_in_t_reg_n_9),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__4_n_9 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__4_n_9 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both__parameterized1_6
   (s_axis_video2_TUSER_int_regslice,
    SR,
    ap_clk,
    s_axis_video2_TREADY_int_regslice,
    s_axis_video2_TVALID,
    s_axis_video2_TUSER);
  output s_axis_video2_TUSER_int_regslice;
  input [0:0]SR;
  input ap_clk;
  input s_axis_video2_TREADY_int_regslice;
  input s_axis_video2_TVALID;
  input [0:0]s_axis_video2_TUSER;

  wire [0:0]SR;
  wire ack_in_t_i_1__5_n_9;
  wire ack_in_t_reg_n_9;
  wire ap_clk;
  wire \data_p1[0]_i_1__6_n_9 ;
  wire \data_p1[0]_i_2__3_n_9 ;
  wire data_p2;
  wire \data_p2[0]_i_1__3_n_9 ;
  wire [1:0]next__0;
  wire s_axis_video2_TREADY_int_regslice;
  wire [0:0]s_axis_video2_TUSER;
  wire s_axis_video2_TUSER_int_regslice;
  wire s_axis_video2_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video2_TREADY_int_regslice),
        .I3(s_axis_video2_TVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(state__0[0]),
        .I1(s_axis_video2_TREADY_int_regslice),
        .I2(state__0[1]),
        .I3(s_axis_video2_TVALID),
        .I4(ack_in_t_reg_n_9),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__5
       (.I0(s_axis_video2_TVALID),
        .I1(s_axis_video2_TREADY_int_regslice),
        .I2(ack_in_t_reg_n_9),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__5_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__5_n_9),
        .Q(ack_in_t_reg_n_9),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAFBFEFF2A080200)) 
    \data_p1[0]_i_1__6 
       (.I0(\data_p1[0]_i_2__3_n_9 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video2_TVALID),
        .I4(s_axis_video2_TREADY_int_regslice),
        .I5(s_axis_video2_TUSER_int_regslice),
        .O(\data_p1[0]_i_1__6_n_9 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__3 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video2_TUSER),
        .O(\data_p1[0]_i_2__3_n_9 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__6_n_9 ),
        .Q(s_axis_video2_TUSER_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__3 
       (.I0(s_axis_video2_TUSER),
        .I1(s_axis_video2_TVALID),
        .I2(ack_in_t_reg_n_9),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__3_n_9 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__3_n_9 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both__parameterized1_8
   (s_axis_video_TLAST_int_regslice,
    SR,
    ap_clk,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TLAST);
  output s_axis_video_TLAST_int_regslice;
  input [0:0]SR;
  input ap_clk;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TLAST;

  wire [0:0]SR;
  wire ack_in_t_i_1__0_n_9;
  wire ack_in_t_reg_n_9;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_9 ;
  wire \data_p1[0]_i_2__0_n_9 ;
  wire data_p2;
  wire \data_p2[0]_i_1__0_n_9 ;
  wire [1:0]next__0;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(s_axis_video_TVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state__0[0]),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(state__0[1]),
        .I3(s_axis_video_TVALID),
        .I4(ack_in_t_reg_n_9),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__0
       (.I0(s_axis_video_TVALID),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(ack_in_t_reg_n_9),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__0_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_9),
        .Q(ack_in_t_reg_n_9),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAFBFEFF2A080200)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1[0]_i_2__0_n_9 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TVALID),
        .I4(s_axis_video_TREADY_int_regslice),
        .I5(s_axis_video_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__1_n_9 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__0 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TLAST),
        .O(\data_p1[0]_i_2__0_n_9 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_9 ),
        .Q(s_axis_video_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_9),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__0_n_9 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__0_n_9 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "main_design_v_mix_0_0_regslice_both" *) 
module main_design_v_mix_0_0_regslice_both__parameterized1_9
   (s_axis_video_TUSER_int_regslice,
    SR,
    ap_clk,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TUSER);
  output s_axis_video_TUSER_int_regslice;
  input [0:0]SR;
  input ap_clk;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;

  wire [0:0]SR;
  wire ack_in_t_i_1_n_9;
  wire ack_in_t_reg_n_9;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_9 ;
  wire \data_p1[0]_i_2_n_9 ;
  wire data_p2;
  wire \data_p2[0]_i_1_n_9 ;
  wire [1:0]next__0;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TUSER_int_regslice;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(s_axis_video_TVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state__0[0]),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(state__0[1]),
        .I3(s_axis_video_TVALID),
        .I4(ack_in_t_reg_n_9),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1
       (.I0(s_axis_video_TVALID),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(ack_in_t_reg_n_9),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1_n_9));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_9),
        .Q(ack_in_t_reg_n_9),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAFBFEFF2A080200)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p1[0]_i_2_n_9 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TVALID),
        .I4(s_axis_video_TREADY_int_regslice),
        .I5(s_axis_video_TUSER_int_regslice),
        .O(\data_p1[0]_i_1__0_n_9 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TUSER),
        .O(\data_p1[0]_i_2_n_9 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__0_n_9 ),
        .Q(s_axis_video_TUSER_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_9),
        .I3(data_p2),
        .O(\data_p2[0]_i_1_n_9 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1_n_9 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0
   (MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_422_to_420_false_U0_ap_start,
    start_once_reg,
    empty_n_reg_0,
    CO,
    p_6_in,
    MultiPixStream2AXIvideo_U0_ap_ready);
  output MultiPixStream2AXIvideo_U0_ap_start;
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_422_to_420_false_U0_ap_start;
  input start_once_reg;
  input [0:0]empty_n_reg_0;
  input [0:0]CO;
  input p_6_in;
  input MultiPixStream2AXIvideo_U0_ap_ready;

  wire [0:0]CO;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire ap_clk;
  wire empty_n_i_1__73_n_9;
  wire [0:0]empty_n_reg_0;
  wire full_n_i_1__66_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_420_false_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__73
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(empty_n_i_1__73_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__73_n_9),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(full_n_reg_0));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__66
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(full_n_i_1__66_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__66_n_9),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_ready),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(v_mix_422_to_420_false_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0008080808080808)) 
    \mOutPtr[1]_i_2__14 
       (.I0(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I1(v_mix_422_to_420_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(empty_n_reg_0),
        .I4(CO),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0
   (v_mix_420_to_422_false_2_U0_ap_start,
    start_for_v_mix_420_to_422_false_2_U0_full_n,
    full_n_reg_0,
    ap_clk,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
    start_once_reg,
    v_mix_420_to_422_false_2_U0_ap_ready,
    Q,
    \mOutPtr_reg[0]_0 ,
    CO,
    push);
  output v_mix_420_to_422_false_2_U0_ap_start;
  output start_for_v_mix_420_to_422_false_2_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  input ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready;
  input start_once_reg;
  input v_mix_420_to_422_false_2_U0_ap_ready;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input push;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready;
  wire empty_n_i_1__37_n_9;
  wire full_n_i_1__37_n_9;
  wire full_n_reg_0;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire start_for_v_mix_420_to_422_false_2_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_2_U0_ap_ready;
  wire v_mix_420_to_422_false_2_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__37
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_420_to_422_false_2_U0_ap_start),
        .O(empty_n_i_1__37_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__37_n_9),
        .Q(v_mix_420_to_422_false_2_U0_ap_start),
        .R(full_n_reg_0));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__37
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .O(full_n_i_1__37_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__37_n_9),
        .Q(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2005DFF5DFFA200)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CO),
        .I3(v_mix_420_to_422_false_2_U0_ap_start),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000800080008)) 
    \mOutPtr[1]_i_2__0 
       (.I0(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .I1(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .I3(start_once_reg),
        .I4(v_mix_420_to_422_false_2_U0_ap_ready),
        .I5(v_mix_420_to_422_false_2_U0_ap_start),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h8888888888880888)) 
    \mOutPtr[1]_i_3 
       (.I0(v_mix_420_to_422_false_2_U0_ap_ready),
        .I1(v_mix_420_to_422_false_2_U0_ap_start),
        .I2(start_for_v_mix_420_to_422_false_2_U0_full_n),
        .I3(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready),
        .I5(start_once_reg),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0
   (v_mix_420_to_422_false_6_U0_ap_start,
    start_for_v_mix_420_to_422_false_6_U0_full_n,
    full_n_reg_0,
    full_n_reg_1,
    ap_clk,
    start_once_reg,
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
    Q,
    \mOutPtr_reg[0]_0 ,
    CO,
    v_mix_420_to_422_false_6_U0_ap_ready);
  output v_mix_420_to_422_false_6_U0_ap_start;
  output start_for_v_mix_420_to_422_false_6_U0_full_n;
  output full_n_reg_0;
  input full_n_reg_1;
  input ap_clk;
  input start_once_reg;
  input ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready;
  input grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input v_mix_420_to_422_false_6_U0_ap_ready;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready;
  wire empty_n_i_1__43_n_9;
  wire full_n_i_1__43_n_9;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire start_for_v_mix_420_to_422_false_6_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_6_U0_ap_ready;
  wire v_mix_420_to_422_false_6_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT4 #(
    .INIT(16'hF1FF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(start_for_v_mix_420_to_422_false_6_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .I3(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__43
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_420_to_422_false_6_U0_ap_start),
        .O(empty_n_i_1__43_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__43_n_9),
        .Q(v_mix_420_to_422_false_6_U0_ap_start),
        .R(full_n_reg_1));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__43
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_v_mix_420_to_422_false_6_U0_full_n),
        .O(full_n_i_1__43_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__43_n_9),
        .Q(start_for_v_mix_420_to_422_false_6_U0_full_n),
        .S(full_n_reg_1));
  LUT6 #(
    .INIT(64'hA2005DFF5DFFA200)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CO),
        .I3(v_mix_420_to_422_false_6_U0_ap_start),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \mOutPtr[0]_i_2__14 
       (.I0(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .I2(start_for_v_mix_420_to_422_false_6_U0_full_n),
        .I3(start_once_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000040004000400)) 
    \mOutPtr[1]_i_2__3 
       (.I0(start_once_reg),
        .I1(start_for_v_mix_420_to_422_false_6_U0_full_n),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .I3(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I4(v_mix_420_to_422_false_6_U0_ap_ready),
        .I5(v_mix_420_to_422_false_6_U0_ap_start),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    \mOutPtr[1]_i_3__0 
       (.I0(v_mix_420_to_422_false_6_U0_ap_ready),
        .I1(v_mix_420_to_422_false_6_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_v_mix_420_to_422_false_6_U0_full_n),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready),
        .I5(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_1));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_1));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0
   (v_mix_420_to_422_false_U0_ap_start,
    full_n_reg_0,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg,
    full_n_reg_1,
    ap_clk,
    HwReg_layerWidth_2_val_c28_full_n,
    HwReg_layerEnableFlag_2_val_c20_full_n,
    \ap_CS_fsm_reg[1] ,
    HwReg_layerHeight_2_val_c36_full_n,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
    start_once_reg,
    v_mix_420_to_422_false_U0_ap_ready);
  output v_mix_420_to_422_false_U0_ap_start;
  output [0:0]full_n_reg_0;
  output ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  input full_n_reg_1;
  input ap_clk;
  input HwReg_layerWidth_2_val_c28_full_n;
  input HwReg_layerEnableFlag_2_val_c20_full_n;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input HwReg_layerHeight_2_val_c36_full_n;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  input start_once_reg;
  input v_mix_420_to_422_false_U0_ap_ready;

  wire HwReg_layerEnableFlag_2_val_c20_full_n;
  wire HwReg_layerHeight_2_val_c36_full_n;
  wire HwReg_layerWidth_2_val_c28_full_n;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  wire empty_n_i_1__57_n_9;
  wire full_n_i_1__53_n_9;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_v_mix_420_to_422_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_U0_ap_ready;
  wire v_mix_420_to_422_false_U0_ap_start;

  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg),
        .I1(HwReg_layerWidth_2_val_c28_full_n),
        .I2(HwReg_layerEnableFlag_2_val_c20_full_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(HwReg_layerHeight_2_val_c36_full_n),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'h4440)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I1(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I2(start_for_v_mix_420_to_422_false_U0_full_n),
        .I3(start_once_reg),
        .O(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__57
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_420_to_422_false_U0_ap_start),
        .O(empty_n_i_1__57_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__57_n_9),
        .Q(v_mix_420_to_422_false_U0_ap_start),
        .R(full_n_reg_1));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__53
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_v_mix_420_to_422_false_U0_full_n),
        .O(full_n_i_1__53_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__53_n_9),
        .Q(start_for_v_mix_420_to_422_false_U0_full_n),
        .S(full_n_reg_1));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_420_to_422_false_U0_ap_ready),
        .I1(v_mix_420_to_422_false_U0_ap_start),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg),
        .I3(start_once_reg),
        .I4(start_for_v_mix_420_to_422_false_U0_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000000800080008)) 
    \mOutPtr[1]_i_2__7 
       (.I0(start_for_v_mix_420_to_422_false_U0_full_n),
        .I1(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I3(start_once_reg),
        .I4(v_mix_420_to_422_false_U0_ap_ready),
        .I5(v_mix_420_to_422_false_U0_ap_start),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h8888888888880888)) 
    \mOutPtr[1]_i_3__1 
       (.I0(v_mix_420_to_422_false_U0_ap_ready),
        .I1(v_mix_420_to_422_false_U0_ap_start),
        .I2(start_for_v_mix_420_to_422_false_U0_full_n),
        .I3(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(start_once_reg),
        .O(p_6_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_1));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_1));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0
   (v_mix_422_to_420_false_U0_ap_start,
    start_for_v_mix_422_to_420_false_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_444_to_422_false_U0_ap_start,
    start_once_reg,
    CO,
    Q,
    p_6_in,
    v_mix_422_to_420_false_U0_ap_ready);
  output v_mix_422_to_420_false_U0_ap_start;
  output start_for_v_mix_422_to_420_false_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_444_to_422_false_U0_ap_start;
  input start_once_reg;
  input [0:0]CO;
  input [0:0]Q;
  input p_6_in;
  input v_mix_422_to_420_false_U0_ap_ready;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire empty_n_i_1__72_n_9;
  wire full_n_i_1__65_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_420_false_U0_ap_ready;
  wire v_mix_422_to_420_false_U0_ap_start;
  wire v_mix_444_to_422_false_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__72
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_422_to_420_false_U0_ap_start),
        .O(empty_n_i_1__72_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__72_n_9),
        .Q(v_mix_422_to_420_false_U0_ap_start),
        .R(full_n_reg_0));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__65
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_v_mix_422_to_420_false_U0_full_n),
        .O(full_n_i_1__65_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__65_n_9),
        .Q(start_for_v_mix_422_to_420_false_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_422_to_420_false_U0_ap_ready),
        .I1(v_mix_422_to_420_false_U0_ap_start),
        .I2(start_for_v_mix_422_to_420_false_U0_full_n),
        .I3(v_mix_444_to_422_false_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0008080808080808)) 
    \mOutPtr[1]_i_2__13 
       (.I0(start_for_v_mix_422_to_420_false_U0_full_n),
        .I1(v_mix_444_to_422_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(CO),
        .I4(Q),
        .I5(v_mix_422_to_420_false_U0_ap_start),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0
   (v_mix_422_to_444_false_3_U0_ap_start,
    start_for_v_mix_422_to_444_false_3_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_420_to_422_false_2_U0_ap_start,
    start_once_reg,
    v_mix_422_to_444_false_3_U0_ap_ready,
    pop);
  output v_mix_422_to_444_false_3_U0_ap_start;
  output start_for_v_mix_422_to_444_false_3_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_420_to_422_false_2_U0_ap_start;
  input start_once_reg;
  input v_mix_422_to_444_false_3_U0_ap_ready;
  input pop;

  wire ap_clk;
  wire empty_n_i_1__39_n_9;
  wire full_n_i_1__39_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire start_for_v_mix_422_to_444_false_3_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_2_U0_ap_start;
  wire v_mix_422_to_444_false_3_U0_ap_ready;
  wire v_mix_422_to_444_false_3_U0_ap_start;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__39
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_422_to_444_false_3_U0_ap_start),
        .O(empty_n_i_1__39_n_9));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    empty_n_i_2__8
       (.I0(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .I1(v_mix_420_to_422_false_2_U0_ap_start),
        .I2(start_once_reg),
        .I3(v_mix_422_to_444_false_3_U0_ap_ready),
        .I4(v_mix_422_to_444_false_3_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_3__5
       (.I0(v_mix_422_to_444_false_3_U0_ap_ready),
        .I1(v_mix_422_to_444_false_3_U0_ap_start),
        .I2(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .I3(v_mix_420_to_422_false_2_U0_ap_start),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__39_n_9),
        .Q(v_mix_422_to_444_false_3_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    full_n_i_1__39
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(v_mix_420_to_422_false_2_U0_ap_start),
        .I4(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__39_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__39_n_9),
        .Q(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_422_to_444_false_3_U0_ap_ready),
        .I1(v_mix_422_to_444_false_3_U0_ap_start),
        .I2(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .I3(v_mix_420_to_422_false_2_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(v_mix_420_to_422_false_2_U0_ap_start),
        .I3(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .I4(pop),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0
   (v_mix_422_to_444_false_7_U0_ap_start,
    start_for_v_mix_422_to_444_false_7_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_420_to_422_false_6_U0_ap_start,
    start_once_reg,
    v_mix_422_to_444_false_7_U0_ap_ready,
    pop);
  output v_mix_422_to_444_false_7_U0_ap_start;
  output start_for_v_mix_422_to_444_false_7_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_420_to_422_false_6_U0_ap_start;
  input start_once_reg;
  input v_mix_422_to_444_false_7_U0_ap_ready;
  input pop;

  wire ap_clk;
  wire empty_n_i_1__45_n_9;
  wire full_n_i_1__45_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire start_for_v_mix_422_to_444_false_7_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_6_U0_ap_start;
  wire v_mix_422_to_444_false_7_U0_ap_ready;
  wire v_mix_422_to_444_false_7_U0_ap_start;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__45
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_422_to_444_false_7_U0_ap_start),
        .O(empty_n_i_1__45_n_9));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    empty_n_i_2__10
       (.I0(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .I1(v_mix_420_to_422_false_6_U0_ap_start),
        .I2(start_once_reg),
        .I3(v_mix_422_to_444_false_7_U0_ap_ready),
        .I4(v_mix_422_to_444_false_7_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_3__7
       (.I0(v_mix_422_to_444_false_7_U0_ap_ready),
        .I1(v_mix_422_to_444_false_7_U0_ap_start),
        .I2(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .I3(v_mix_420_to_422_false_6_U0_ap_start),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__45_n_9),
        .Q(v_mix_422_to_444_false_7_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    full_n_i_1__45
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(v_mix_420_to_422_false_6_U0_ap_start),
        .I4(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__45_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__45_n_9),
        .Q(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_422_to_444_false_7_U0_ap_ready),
        .I1(v_mix_422_to_444_false_7_U0_ap_start),
        .I2(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .I3(v_mix_420_to_422_false_6_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(v_mix_420_to_422_false_6_U0_ap_start),
        .I3(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .I4(pop),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0
   (v_mix_422_to_444_false_U0_ap_start,
    start_for_v_mix_422_to_444_false_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_420_to_422_false_U0_ap_start,
    start_once_reg,
    v_mix_422_to_444_false_U0_ap_ready,
    pop);
  output v_mix_422_to_444_false_U0_ap_start;
  output start_for_v_mix_422_to_444_false_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_420_to_422_false_U0_ap_start;
  input start_once_reg;
  input v_mix_422_to_444_false_U0_ap_ready;
  input pop;

  wire ap_clk;
  wire empty_n_i_1__59_n_9;
  wire full_n_i_1__55_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire start_for_v_mix_422_to_444_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_U0_ap_start;
  wire v_mix_422_to_444_false_U0_ap_ready;
  wire v_mix_422_to_444_false_U0_ap_start;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__59
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_422_to_444_false_U0_ap_start),
        .O(empty_n_i_1__59_n_9));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    empty_n_i_2__13
       (.I0(start_for_v_mix_422_to_444_false_U0_full_n),
        .I1(v_mix_420_to_422_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(v_mix_422_to_444_false_U0_ap_ready),
        .I4(v_mix_422_to_444_false_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_3__10
       (.I0(v_mix_422_to_444_false_U0_ap_ready),
        .I1(v_mix_422_to_444_false_U0_ap_start),
        .I2(start_for_v_mix_422_to_444_false_U0_full_n),
        .I3(v_mix_420_to_422_false_U0_ap_start),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__59_n_9),
        .Q(v_mix_422_to_444_false_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    full_n_i_1__55
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(v_mix_420_to_422_false_U0_ap_start),
        .I4(start_for_v_mix_422_to_444_false_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__55_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__55_n_9),
        .Q(start_for_v_mix_422_to_444_false_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_422_to_444_false_U0_ap_ready),
        .I1(v_mix_422_to_444_false_U0_ap_start),
        .I2(start_for_v_mix_422_to_444_false_U0_full_n),
        .I3(v_mix_420_to_422_false_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(v_mix_420_to_422_false_U0_ap_start),
        .I3(start_for_v_mix_422_to_444_false_U0_full_n),
        .I4(pop),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0
   (v_mix_444_to_422_false_U0_ap_start,
    start_for_v_mix_444_to_422_false_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_rgb2yuv_false_U0_ap_start,
    start_once_reg,
    CO,
    Q,
    p_6_in,
    v_mix_444_to_422_false_U0_ap_ready);
  output v_mix_444_to_422_false_U0_ap_start;
  output start_for_v_mix_444_to_422_false_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_rgb2yuv_false_U0_ap_start;
  input start_once_reg;
  input [0:0]CO;
  input [0:0]Q;
  input p_6_in;
  input v_mix_444_to_422_false_U0_ap_ready;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire empty_n_i_1__71_n_9;
  wire full_n_i_1__64_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_444_to_422_false_U0_ap_ready;
  wire v_mix_444_to_422_false_U0_ap_start;
  wire v_mix_rgb2yuv_false_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__71
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_444_to_422_false_U0_ap_start),
        .O(empty_n_i_1__71_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__71_n_9),
        .Q(v_mix_444_to_422_false_U0_ap_start),
        .R(full_n_reg_0));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__64
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_v_mix_444_to_422_false_U0_full_n),
        .O(full_n_i_1__64_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__64_n_9),
        .Q(start_for_v_mix_444_to_422_false_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_444_to_422_false_U0_ap_ready),
        .I1(v_mix_444_to_422_false_U0_ap_start),
        .I2(start_for_v_mix_444_to_422_false_U0_full_n),
        .I3(v_mix_rgb2yuv_false_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0008080808080808)) 
    \mOutPtr[1]_i_2__12 
       (.I0(start_for_v_mix_444_to_422_false_U0_full_n),
        .I1(v_mix_rgb2yuv_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(CO),
        .I4(Q),
        .I5(v_mix_444_to_422_false_U0_ap_start),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0
   (v_mix_core_alpha_false_false_10_U0_ap_start,
    start_for_v_mix_core_alpha_false_false_10_U0_full_n,
    full_n_reg_0,
    \mOutPtr_reg[3]_0 ,
    ap_clk,
    Q,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    start_once_reg,
    start_for_v_mix_core_alpha_false_false_U0_full_n,
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
    start_once_reg_reg,
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
    E);
  output v_mix_core_alpha_false_false_10_U0_ap_start;
  output start_for_v_mix_core_alpha_false_false_10_U0_full_n;
  output full_n_reg_0;
  input \mOutPtr_reg[3]_0 ;
  input ap_clk;
  input [0:0]Q;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input start_once_reg;
  input start_for_v_mix_core_alpha_false_false_U0_full_n;
  input grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  input start_once_reg_reg;
  input entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire empty_n_i_1__70_n_9;
  wire empty_n_i_2__0_n_9;
  wire empty_n_i_3__4_n_9;
  wire entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write;
  wire full_n1__3;
  wire full_n_i_1__63_n_9;
  wire full_n_reg_0;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire \mOutPtr[0]_i_1__44_n_9 ;
  wire \mOutPtr[1]_i_1__44_n_9 ;
  wire \mOutPtr[2]_i_1__44_n_9 ;
  wire \mOutPtr[3]_i_2__7_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[3]_0 ;
  wire p_9_in;
  wire start_for_v_mix_core_alpha_false_false_10_U0_full_n;
  wire start_for_v_mix_core_alpha_false_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire v_mix_core_alpha_false_false_10_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFFFFFF7FFFF0000)) 
    empty_n_i_1__70
       (.I0(empty_n_i_2__0_n_9),
        .I1(empty_n_i_3__4_n_9),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .I4(p_9_in),
        .I5(v_mix_core_alpha_false_false_10_U0_ap_start),
        .O(empty_n_i_1__70_n_9));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    empty_n_i_2__0
       (.I0(v_mix_core_alpha_false_false_10_U0_ap_start),
        .I1(Q),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(start_for_v_mix_core_alpha_false_false_10_U0_full_n),
        .I5(start_once_reg),
        .O(empty_n_i_2__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_3__4
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .O(empty_n_i_3__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__70_n_9),
        .Q(v_mix_core_alpha_false_false_10_U0_ap_start),
        .R(\mOutPtr_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    full_n_i_1__63
       (.I0(empty_n_i_2__0_n_9),
        .I1(full_n1__3),
        .I2(start_for_v_mix_core_alpha_false_false_10_U0_full_n),
        .O(full_n_i_1__63_n_9));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    full_n_i_2__25
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .I4(p_9_in),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__63_n_9),
        .Q(start_for_v_mix_core_alpha_false_false_10_U0_full_n),
        .S(\mOutPtr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__44 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__44_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__44 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__44_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__44 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_1__44_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__7 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(p_9_in),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__7_n_9 ));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    \mOutPtr[3]_i_3 
       (.I0(v_mix_core_alpha_false_false_10_U0_ap_start),
        .I1(Q),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(start_for_v_mix_core_alpha_false_false_10_U0_full_n),
        .I5(start_once_reg),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__44_n_9 ),
        .Q(mOutPtr_reg[0]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__44_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__44_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(\mOutPtr_reg[3]_0 ));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__7_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(\mOutPtr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F8F0)) 
    start_once_reg_i_1__14
       (.I0(start_for_v_mix_core_alpha_false_false_10_U0_full_n),
        .I1(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .I2(start_once_reg),
        .I3(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .I4(start_once_reg_reg),
        .I5(entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write),
        .O(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0
   (v_mix_core_alpha_false_false_U0_ap_start,
    start_for_v_mix_core_alpha_false_false_U0_full_n,
    empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    HwReg_layerScaleFactor_1_val25_c_empty_n,
    HwReg_layerStartY_1_val19_c_empty_n,
    HwReg_layerStartX_1_val17_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    p_9_in,
    full_n_reg_0,
    E);
  output v_mix_core_alpha_false_false_U0_ap_start;
  output start_for_v_mix_core_alpha_false_false_U0_full_n;
  output empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input HwReg_layerScaleFactor_1_val25_c_empty_n;
  input HwReg_layerStartY_1_val19_c_empty_n;
  input HwReg_layerStartX_1_val17_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input p_9_in;
  input full_n_reg_0;
  input [0:0]E;

  wire [0:0]E;
  wire HwReg_layerScaleFactor_1_val25_c_empty_n;
  wire HwReg_layerStartX_1_val17_c_empty_n;
  wire HwReg_layerStartY_1_val19_c_empty_n;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire empty_n_i_1__55_n_9;
  wire empty_n_i_3__3_n_9;
  wire empty_n_reg_0;
  wire full_n1__3;
  wire full_n_i_1__51_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__43_n_9 ;
  wire \mOutPtr[1]_i_1__40_n_9 ;
  wire \mOutPtr[2]_i_1__40_n_9 ;
  wire \mOutPtr[3]_i_2__3_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire p_9_in;
  wire start_for_v_mix_core_alpha_false_false_U0_full_n;
  wire v_mix_core_alpha_false_false_U0_ap_start;

  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(v_mix_core_alpha_false_false_U0_ap_start),
        .I1(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .I2(HwReg_layerStartY_1_val19_c_empty_n),
        .I3(HwReg_layerStartX_1_val17_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFF0000)) 
    empty_n_i_1__55
       (.I0(full_n_reg_0),
        .I1(empty_n_i_3__3_n_9),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .I4(p_9_in),
        .I5(v_mix_core_alpha_false_false_U0_ap_start),
        .O(empty_n_i_1__55_n_9));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_3__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .O(empty_n_i_3__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__55_n_9),
        .Q(v_mix_core_alpha_false_false_U0_ap_start),
        .R(\mOutPtr_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    full_n_i_1__51
       (.I0(full_n_reg_0),
        .I1(full_n1__3),
        .I2(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .O(full_n_i_1__51_n_9));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    full_n_i_2__21
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(p_9_in),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__51_n_9),
        .Q(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__43 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__43_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__40 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__40_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__40 
       (.I0(mOutPtr_reg[2]),
        .I1(p_9_in),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .O(\mOutPtr[2]_i_1__40_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(p_9_in),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .O(\mOutPtr[3]_i_2__3_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__43_n_9 ),
        .Q(mOutPtr_reg[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__40_n_9 ),
        .Q(mOutPtr_reg[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__40_n_9 ),
        .Q(mOutPtr_reg[2]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__3_n_9 ),
        .Q(mOutPtr_reg[3]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0
   (v_mix_rgb2yuv_false_U0_ap_start,
    start_for_v_mix_rgb2yuv_false_U0_full_n,
    full_n_reg_0,
    full_n_reg_1,
    ap_clk,
    start_once_reg,
    v_mix_core_alpha_false_false_10_U0_ap_start,
    CO,
    Q,
    p_6_in,
    v_mix_rgb2yuv_false_U0_ap_ready);
  output v_mix_rgb2yuv_false_U0_ap_start;
  output start_for_v_mix_rgb2yuv_false_U0_full_n;
  output full_n_reg_0;
  input full_n_reg_1;
  input ap_clk;
  input start_once_reg;
  input v_mix_core_alpha_false_false_10_U0_ap_start;
  input [0:0]CO;
  input [0:0]Q;
  input p_6_in;
  input v_mix_rgb2yuv_false_U0_ap_ready;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire empty_n_i_1__66_n_9;
  wire full_n_i_1__62_n_9;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_v_mix_rgb2yuv_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_core_alpha_false_false_10_U0_ap_start;
  wire v_mix_rgb2yuv_false_U0_ap_ready;
  wire v_mix_rgb2yuv_false_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__66
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_rgb2yuv_false_U0_ap_start),
        .O(empty_n_i_1__66_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__66_n_9),
        .Q(v_mix_rgb2yuv_false_U0_ap_start),
        .R(full_n_reg_1));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__62
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .O(full_n_i_1__62_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__62_n_9),
        .Q(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .S(full_n_reg_1));
  LUT3 #(
    .INIT(8'hE0)) 
    \layerStartX_reg_263[15]_i_3 
       (.I0(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I1(start_once_reg),
        .I2(v_mix_core_alpha_false_false_10_U0_ap_start),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_rgb2yuv_false_U0_ap_ready),
        .I1(v_mix_rgb2yuv_false_U0_ap_start),
        .I2(v_mix_core_alpha_false_false_10_U0_ap_start),
        .I3(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(p_6_in),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0008080808080808)) 
    \mOutPtr[1]_i_2__11 
       (.I0(v_mix_core_alpha_false_false_10_U0_ap_start),
        .I1(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I2(start_once_reg),
        .I3(CO),
        .I4(Q),
        .I5(v_mix_rgb2yuv_false_U0_ap_start),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_1));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_1));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0
   (v_mix_upsample_false_9_U0_ap_start,
    start_for_v_mix_upsample_false_9_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_yuv2rgb_false_8_U0_ap_start,
    start_once_reg,
    v_mix_upsample_false_9_U0_ap_ready,
    pop);
  output v_mix_upsample_false_9_U0_ap_start;
  output start_for_v_mix_upsample_false_9_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_yuv2rgb_false_8_U0_ap_start;
  input start_once_reg;
  input v_mix_upsample_false_9_U0_ap_ready;
  input pop;

  wire ap_clk;
  wire empty_n_i_1__49_n_9;
  wire full_n_i_1__49_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire start_for_v_mix_upsample_false_9_U0_full_n;
  wire start_once_reg;
  wire v_mix_upsample_false_9_U0_ap_ready;
  wire v_mix_upsample_false_9_U0_ap_start;
  wire v_mix_yuv2rgb_false_8_U0_ap_start;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__49
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_upsample_false_9_U0_ap_start),
        .O(empty_n_i_1__49_n_9));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    empty_n_i_2__12
       (.I0(start_for_v_mix_upsample_false_9_U0_full_n),
        .I1(v_mix_yuv2rgb_false_8_U0_ap_start),
        .I2(start_once_reg),
        .I3(v_mix_upsample_false_9_U0_ap_ready),
        .I4(v_mix_upsample_false_9_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_3__9
       (.I0(v_mix_upsample_false_9_U0_ap_ready),
        .I1(v_mix_upsample_false_9_U0_ap_start),
        .I2(start_for_v_mix_upsample_false_9_U0_full_n),
        .I3(v_mix_yuv2rgb_false_8_U0_ap_start),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__49_n_9),
        .Q(v_mix_upsample_false_9_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    full_n_i_1__49
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(v_mix_yuv2rgb_false_8_U0_ap_start),
        .I4(start_for_v_mix_upsample_false_9_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__49_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__49_n_9),
        .Q(start_for_v_mix_upsample_false_9_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_upsample_false_9_U0_ap_ready),
        .I1(v_mix_upsample_false_9_U0_ap_start),
        .I2(start_for_v_mix_upsample_false_9_U0_full_n),
        .I3(v_mix_yuv2rgb_false_8_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(v_mix_yuv2rgb_false_8_U0_ap_start),
        .I3(start_for_v_mix_upsample_false_9_U0_full_n),
        .I4(pop),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0
   (v_mix_upsample_false_U0_ap_start,
    start_for_v_mix_upsample_false_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_yuv2rgb_false_U0_ap_start,
    start_once_reg,
    v_mix_upsample_false_U0_ap_ready,
    pop);
  output v_mix_upsample_false_U0_ap_start;
  output start_for_v_mix_upsample_false_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_yuv2rgb_false_U0_ap_start;
  input start_once_reg;
  input v_mix_upsample_false_U0_ap_ready;
  input pop;

  wire ap_clk;
  wire empty_n_i_1__63_n_9;
  wire full_n_i_1__59_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_upsample_false_U0_ap_ready;
  wire v_mix_upsample_false_U0_ap_start;
  wire v_mix_yuv2rgb_false_U0_ap_start;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__63
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_upsample_false_U0_ap_start),
        .O(empty_n_i_1__63_n_9));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    empty_n_i_2__15
       (.I0(start_for_v_mix_upsample_false_U0_full_n),
        .I1(v_mix_yuv2rgb_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(v_mix_upsample_false_U0_ap_ready),
        .I4(v_mix_upsample_false_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_3__12
       (.I0(v_mix_upsample_false_U0_ap_ready),
        .I1(v_mix_upsample_false_U0_ap_start),
        .I2(start_for_v_mix_upsample_false_U0_full_n),
        .I3(v_mix_yuv2rgb_false_U0_ap_start),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__63_n_9),
        .Q(v_mix_upsample_false_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    full_n_i_1__59
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(v_mix_yuv2rgb_false_U0_ap_start),
        .I4(start_for_v_mix_upsample_false_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__59_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__59_n_9),
        .Q(start_for_v_mix_upsample_false_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_upsample_false_U0_ap_ready),
        .I1(v_mix_upsample_false_U0_ap_start),
        .I2(start_for_v_mix_upsample_false_U0_full_n),
        .I3(v_mix_yuv2rgb_false_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(v_mix_yuv2rgb_false_U0_ap_start),
        .I3(start_for_v_mix_upsample_false_U0_full_n),
        .I4(pop),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0
   (v_mix_yuv2rgb_false_4_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_4_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_422_to_444_false_3_U0_ap_start,
    start_once_reg,
    v_mix_yuv2rgb_false_4_U0_ap_ready,
    pop);
  output v_mix_yuv2rgb_false_4_U0_ap_start;
  output start_for_v_mix_yuv2rgb_false_4_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_422_to_444_false_3_U0_ap_start;
  input start_once_reg;
  input v_mix_yuv2rgb_false_4_U0_ap_ready;
  input pop;

  wire ap_clk;
  wire empty_n_i_1__41_n_9;
  wire full_n_i_1__41_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire start_for_v_mix_yuv2rgb_false_4_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_444_false_3_U0_ap_start;
  wire v_mix_yuv2rgb_false_4_U0_ap_ready;
  wire v_mix_yuv2rgb_false_4_U0_ap_start;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__41
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_yuv2rgb_false_4_U0_ap_start),
        .O(empty_n_i_1__41_n_9));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    empty_n_i_2__9
       (.I0(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .I1(v_mix_422_to_444_false_3_U0_ap_start),
        .I2(start_once_reg),
        .I3(v_mix_yuv2rgb_false_4_U0_ap_ready),
        .I4(v_mix_yuv2rgb_false_4_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_3__6
       (.I0(v_mix_yuv2rgb_false_4_U0_ap_ready),
        .I1(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I2(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .I3(v_mix_422_to_444_false_3_U0_ap_start),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__41_n_9),
        .Q(v_mix_yuv2rgb_false_4_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    full_n_i_1__41
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(v_mix_422_to_444_false_3_U0_ap_start),
        .I4(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__41_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__41_n_9),
        .Q(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_yuv2rgb_false_4_U0_ap_ready),
        .I1(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I2(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .I3(v_mix_422_to_444_false_3_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(v_mix_422_to_444_false_3_U0_ap_start),
        .I3(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .I4(pop),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0
   (v_mix_yuv2rgb_false_8_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_8_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_422_to_444_false_7_U0_ap_start,
    start_once_reg,
    v_mix_yuv2rgb_false_8_U0_ap_ready,
    pop);
  output v_mix_yuv2rgb_false_8_U0_ap_start;
  output start_for_v_mix_yuv2rgb_false_8_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_422_to_444_false_7_U0_ap_start;
  input start_once_reg;
  input v_mix_yuv2rgb_false_8_U0_ap_ready;
  input pop;

  wire ap_clk;
  wire empty_n_i_1__47_n_9;
  wire full_n_i_1__47_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire start_for_v_mix_yuv2rgb_false_8_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_444_false_7_U0_ap_start;
  wire v_mix_yuv2rgb_false_8_U0_ap_ready;
  wire v_mix_yuv2rgb_false_8_U0_ap_start;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__47
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_yuv2rgb_false_8_U0_ap_start),
        .O(empty_n_i_1__47_n_9));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    empty_n_i_2__11
       (.I0(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .I1(v_mix_422_to_444_false_7_U0_ap_start),
        .I2(start_once_reg),
        .I3(v_mix_yuv2rgb_false_8_U0_ap_ready),
        .I4(v_mix_yuv2rgb_false_8_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_3__8
       (.I0(v_mix_yuv2rgb_false_8_U0_ap_ready),
        .I1(v_mix_yuv2rgb_false_8_U0_ap_start),
        .I2(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .I3(v_mix_422_to_444_false_7_U0_ap_start),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__47_n_9),
        .Q(v_mix_yuv2rgb_false_8_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    full_n_i_1__47
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(v_mix_422_to_444_false_7_U0_ap_start),
        .I4(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__47_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__47_n_9),
        .Q(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_yuv2rgb_false_8_U0_ap_ready),
        .I1(v_mix_yuv2rgb_false_8_U0_ap_start),
        .I2(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .I3(v_mix_422_to_444_false_7_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(v_mix_422_to_444_false_7_U0_ap_start),
        .I3(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .I4(pop),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0
   (v_mix_yuv2rgb_false_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_U0_full_n,
    full_n_reg_0,
    ap_clk,
    v_mix_422_to_444_false_U0_ap_start,
    start_once_reg,
    v_mix_yuv2rgb_false_U0_ap_ready,
    pop);
  output v_mix_yuv2rgb_false_U0_ap_start;
  output start_for_v_mix_yuv2rgb_false_U0_full_n;
  input full_n_reg_0;
  input ap_clk;
  input v_mix_422_to_444_false_U0_ap_start;
  input start_once_reg;
  input v_mix_yuv2rgb_false_U0_ap_ready;
  input pop;

  wire ap_clk;
  wire empty_n_i_1__61_n_9;
  wire full_n_i_1__57_n_9;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire start_for_v_mix_yuv2rgb_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_444_false_U0_ap_start;
  wire v_mix_yuv2rgb_false_U0_ap_ready;
  wire v_mix_yuv2rgb_false_U0_ap_start;

  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__61
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(v_mix_yuv2rgb_false_U0_ap_start),
        .O(empty_n_i_1__61_n_9));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    empty_n_i_2__14
       (.I0(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I1(v_mix_422_to_444_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(v_mix_yuv2rgb_false_U0_ap_ready),
        .I4(v_mix_yuv2rgb_false_U0_ap_start),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_3__11
       (.I0(v_mix_yuv2rgb_false_U0_ap_ready),
        .I1(v_mix_yuv2rgb_false_U0_ap_start),
        .I2(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I3(v_mix_422_to_444_false_U0_ap_start),
        .I4(start_once_reg),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__61_n_9),
        .Q(v_mix_yuv2rgb_false_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    full_n_i_1__57
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg),
        .I3(v_mix_422_to_444_false_U0_ap_start),
        .I4(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__57_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__57_n_9),
        .Q(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .S(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_yuv2rgb_false_U0_ap_ready),
        .I1(v_mix_yuv2rgb_false_U0_ap_start),
        .I2(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I3(v_mix_422_to_444_false_U0_ap_start),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(v_mix_422_to_444_false_U0_ap_start),
        .I3(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I4(pop),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "13" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "5'b00001" *) 
(* ap_ST_fsm_state2 = "5'b00010" *) (* ap_ST_fsm_state3 = "5'b00100" *) (* ap_ST_fsm_state4 = "5'b01000" *) 
(* ap_ST_fsm_state5 = "5'b10000" *) (* hls_module = "yes" *) 
module main_design_v_mix_0_0_v_mix
   (ap_clk,
    ap_rst_n,
    s_axis_video_TDATA,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    s_axis_video1_TDATA,
    s_axis_video1_TVALID,
    s_axis_video1_TREADY,
    s_axis_video1_TKEEP,
    s_axis_video1_TSTRB,
    s_axis_video1_TUSER,
    s_axis_video1_TLAST,
    s_axis_video1_TID,
    s_axis_video1_TDEST,
    s_axis_video2_TDATA,
    s_axis_video2_TVALID,
    s_axis_video2_TREADY,
    s_axis_video2_TKEEP,
    s_axis_video2_TSTRB,
    s_axis_video2_TUSER,
    s_axis_video2_TLAST,
    s_axis_video2_TID,
    s_axis_video2_TDEST,
    layerAlpha_0,
    layerStartX_0,
    layerStartY_0,
    layerWidth_0,
    layerHeight_0,
    layerScaleFactor_0,
    layerVideoFormat_address0,
    layerVideoFormat_ce0,
    layerVideoFormat_we0,
    layerVideoFormat_d0,
    layerVideoFormat_q0,
    layerVideoFormat_address1,
    layerVideoFormat_ce1,
    layerVideoFormat_we1,
    layerVideoFormat_d1,
    layerVideoFormat_q1,
    layerStride_0,
    K11,
    K12,
    K13,
    K21,
    K22,
    K23,
    K31,
    K32,
    K33,
    ROffset,
    GOffset,
    BOffset,
    K11_2,
    K12_2,
    K13_2,
    K21_2,
    K22_2,
    K23_2,
    K31_2,
    K32_2,
    K33_2,
    YOffset,
    UOffset,
    VOffset,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [23:0]s_axis_video_TDATA;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  input [2:0]s_axis_video_TKEEP;
  input [2:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  input [23:0]s_axis_video1_TDATA;
  input s_axis_video1_TVALID;
  output s_axis_video1_TREADY;
  input [2:0]s_axis_video1_TKEEP;
  input [2:0]s_axis_video1_TSTRB;
  input [0:0]s_axis_video1_TUSER;
  input [0:0]s_axis_video1_TLAST;
  input [0:0]s_axis_video1_TID;
  input [0:0]s_axis_video1_TDEST;
  input [23:0]s_axis_video2_TDATA;
  input s_axis_video2_TVALID;
  output s_axis_video2_TREADY;
  input [2:0]s_axis_video2_TKEEP;
  input [2:0]s_axis_video2_TSTRB;
  input [0:0]s_axis_video2_TUSER;
  input [0:0]s_axis_video2_TLAST;
  input [0:0]s_axis_video2_TID;
  input [0:0]s_axis_video2_TDEST;
  input [15:0]layerAlpha_0;
  input [15:0]layerStartX_0;
  input [15:0]layerStartY_0;
  input [15:0]layerWidth_0;
  input [15:0]layerHeight_0;
  input [7:0]layerScaleFactor_0;
  output [1:0]layerVideoFormat_address0;
  output layerVideoFormat_ce0;
  output layerVideoFormat_we0;
  output [7:0]layerVideoFormat_d0;
  input [7:0]layerVideoFormat_q0;
  output [1:0]layerVideoFormat_address1;
  output layerVideoFormat_ce1;
  output layerVideoFormat_we1;
  output [7:0]layerVideoFormat_d1;
  input [7:0]layerVideoFormat_q1;
  input [15:0]layerStride_0;
  input [31:0]K11;
  input [31:0]K12;
  input [31:0]K13;
  input [31:0]K21;
  input [31:0]K22;
  input [31:0]K23;
  input [31:0]K31;
  input [31:0]K32;
  input [31:0]K33;
  input [31:0]ROffset;
  input [31:0]GOffset;
  input [31:0]BOffset;
  input [31:0]K11_2;
  input [31:0]K12_2;
  input [31:0]K13_2;
  input [31:0]K21_2;
  input [31:0]K22_2;
  input [31:0]K23_2;
  input [31:0]K31_2;
  input [31:0]K32_2;
  input [31:0]K33_2;
  input [31:0]YOffset;
  input [31:0]UOffset;
  input [31:0]VOffset;
  output [23:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [12:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [12:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_13;
  wire CTRL_s_axi_U_n_14;
  wire CTRL_s_axi_U_n_15;
  wire CTRL_s_axi_U_n_9;
  wire HwReg_layerEnableFlag_1_fu_788_p3;
  wire HwReg_layerEnableFlag_2_fu_740_p3;
  wire HwReg_layerEnableFlag_3_fu_294;
  wire HwReg_layerEnableFlag_4_fu_298;
  wire HwReg_layerEnableFlag_fu_796_p3;
  wire HwReg_layerEnableFlag_reg_1156;
  wire [15:0]HwReg_layerHeight_1_fu_756_p3;
  wire [15:0]HwReg_layerHeight_fu_812_p3;
  wire [7:0]HwReg_layerScaleFactor_1_fu_748_p3;
  wire [7:0]HwReg_layerScaleFactor_fu_804_p3;
  wire [15:0]HwReg_layerStartX_1_fu_780_p3;
  wire [15:0]HwReg_layerStartX_fu_836_p3;
  wire [15:0]HwReg_layerStartY_1_fu_772_p3;
  wire [15:0]HwReg_layerStartY_fu_828_p3;
  wire [15:0]HwReg_layerWidth_1_fu_764_p3;
  wire [15:0]HwReg_layerWidth_fu_820_p3;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9;
  wire [7:0]background_U_G;
  wire [7:0]background_V_B;
  wire [7:0]background_Y_R;
  wire data_p2;
  wire data_p2_8;
  wire [15:0]empty_78_fu_310;
  wire [15:0]empty_79_fu_314;
  wire [15:0]empty_80_fu_318;
  wire [15:0]empty_81_fu_322;
  wire [7:0]empty_82_fu_326;
  wire [15:0]empty_83_fu_330;
  wire [15:0]empty_84_fu_334;
  wire [15:0]empty_85_fu_338;
  wire [15:0]empty_86_fu_342;
  wire [7:0]empty_fu_306;
  wire grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg;
  wire [23:0]grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TDATA;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER;
  wire grp_VMixHlsDataFlowFunction_fu_476_n_13;
  wire grp_VMixHlsDataFlowFunction_fu_476_n_17;
  wire grp_VMixHlsDataFlowFunction_fu_476_n_19;
  wire grp_VMixHlsDataFlowFunction_fu_476_n_20;
  wire grp_VMixHlsDataFlowFunction_fu_476_n_25;
  wire grp_VMixHlsDataFlowFunction_fu_476_n_26;
  wire grp_VMixHlsDataFlowFunction_fu_476_n_27;
  wire grp_VMixHlsDataFlowFunction_fu_476_n_28;
  wire grp_VMixHlsDataFlowFunction_fu_476_n_29;
  wire [11:0]height;
  wire [1:0]i7_fu_346;
  wire interrupt;
  wire [15:0]layerHeight_1;
  wire [15:0]layerHeight_1_read_reg_1096;
  wire [15:0]layerHeight_2;
  wire [15:0]layerHeight_2_read_reg_1101;
  wire [7:0]layerScaleFactor_1;
  wire [7:0]layerScaleFactor_1_read_reg_1111;
  wire [7:0]layerScaleFactor_2;
  wire [7:0]layerScaleFactor_2_read_reg_1116;
  wire [15:0]layerWidth_1;
  wire [15:0]layerWidth_1_read_reg_1081;
  wire [15:0]layerWidth_2;
  wire [15:0]layerWidth_2_read_reg_1086;
  wire load_p1;
  wire load_p1_2;
  wire load_p1_4;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [0:0]next__0;
  wire [0:0]next__0_3;
  wire [0:0]next__0_5;
  wire [23:0]\out420_U/SRL_SIG_reg[0]_1 ;
  wire [23:0]\out420_U/SRL_SIG_reg[1]_0 ;
  wire regslice_both_m_axis_video_V_data_V_U_n_16;
  wire regslice_both_m_axis_video_V_last_V_U_n_9;
  wire regslice_both_m_axis_video_V_user_V_U_n_9;
  wire [12:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [12:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video1_TDATA;
  wire [23:0]s_axis_video1_TDATA_int_regslice;
  wire [0:0]s_axis_video1_TLAST;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY;
  wire s_axis_video1_TREADY_int_regslice;
  wire [0:0]s_axis_video1_TUSER;
  wire s_axis_video1_TUSER_int_regslice;
  wire s_axis_video1_TVALID;
  wire s_axis_video1_TVALID_int_regslice;
  wire [23:0]s_axis_video2_TDATA;
  wire [23:0]s_axis_video2_TDATA_int_regslice;
  wire [0:0]s_axis_video2_TLAST;
  wire s_axis_video2_TLAST_int_regslice;
  wire s_axis_video2_TREADY;
  wire s_axis_video2_TREADY_int_regslice;
  wire [0:0]s_axis_video2_TUSER;
  wire s_axis_video2_TUSER_int_regslice;
  wire s_axis_video2_TVALID;
  wire s_axis_video2_TVALID_int_regslice;
  wire [23:0]s_axis_video_TDATA;
  wire [23:0]s_axis_video_TDATA_int_regslice;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TUSER_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire [1:1]state;
  wire [1:0]state__0;
  wire [1:0]state__0_6;
  wire [1:0]state__0_7;
  wire [7:0]trunc_ln1812_1_reg_1021;
  wire [7:0]trunc_ln1812_2_reg_1026;
  wire [7:0]trunc_ln1812_3_reg_1031;
  wire [11:0]trunc_ln1812_4_reg_1036;
  wire [11:0]trunc_ln1812_5_reg_1041;
  wire [2:0]trunc_ln1812_reg_1016;
  wire [11:0]width;

  assign layerVideoFormat_address0[1] = \<const0> ;
  assign layerVideoFormat_address0[0] = \<const0> ;
  assign layerVideoFormat_address1[1] = \<const0> ;
  assign layerVideoFormat_address1[0] = \<const0> ;
  assign layerVideoFormat_ce0 = \<const0> ;
  assign layerVideoFormat_ce1 = \<const0> ;
  assign layerVideoFormat_d0[7] = \<const0> ;
  assign layerVideoFormat_d0[6] = \<const0> ;
  assign layerVideoFormat_d0[5] = \<const0> ;
  assign layerVideoFormat_d0[4] = \<const0> ;
  assign layerVideoFormat_d0[3] = \<const0> ;
  assign layerVideoFormat_d0[2] = \<const0> ;
  assign layerVideoFormat_d0[1] = \<const0> ;
  assign layerVideoFormat_d0[0] = \<const0> ;
  assign layerVideoFormat_d1[7] = \<const0> ;
  assign layerVideoFormat_d1[6] = \<const0> ;
  assign layerVideoFormat_d1[5] = \<const0> ;
  assign layerVideoFormat_d1[4] = \<const0> ;
  assign layerVideoFormat_d1[3] = \<const0> ;
  assign layerVideoFormat_d1[2] = \<const0> ;
  assign layerVideoFormat_d1[1] = \<const0> ;
  assign layerVideoFormat_d1[0] = \<const0> ;
  assign layerVideoFormat_we0 = \<const0> ;
  assign layerVideoFormat_we1 = \<const0> ;
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  main_design_v_mix_0_0_CTRL_s_axi CTRL_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .HwReg_layerEnableFlag_1_fu_788_p3(HwReg_layerEnableFlag_1_fu_788_p3),
        .HwReg_layerEnableFlag_2_fu_740_p3(HwReg_layerEnableFlag_2_fu_740_p3),
        .HwReg_layerEnableFlag_3_fu_294(HwReg_layerEnableFlag_3_fu_294),
        .HwReg_layerEnableFlag_4_fu_298(HwReg_layerEnableFlag_4_fu_298),
        .HwReg_layerEnableFlag_fu_796_p3(HwReg_layerEnableFlag_fu_796_p3),
        .HwReg_layerEnableFlag_reg_1156(HwReg_layerEnableFlag_reg_1156),
        .\HwReg_layerStartX_1_reg_1146_reg[15] (empty_81_fu_322),
        .\HwReg_layerStartX_reg_1181_reg[15] (empty_86_fu_342),
        .\HwReg_layerStartY_1_reg_1141_reg[15] (empty_80_fu_318),
        .\HwReg_layerStartY_reg_1176_reg[15] (empty_85_fu_338),
        .Q({ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .background_U_G(background_U_G),
        .background_V_B(background_V_B),
        .background_Y_R(background_Y_R),
        .height(height),
        .i7_fu_346(i7_fu_346),
        .\i7_fu_346_reg[0] (CTRL_s_axi_U_n_11),
        .\i7_fu_346_reg[1] (CTRL_s_axi_U_n_9),
        .\i7_fu_346_reg[1]_0 (HwReg_layerStartX_fu_836_p3),
        .\i7_fu_346_reg[1]_1 (HwReg_layerStartY_fu_828_p3),
        .int_ap_start_reg_0(regslice_both_m_axis_video_V_data_V_U_n_16),
        .\int_layerStartX_2_reg[15]_0 (HwReg_layerStartX_1_fu_780_p3),
        .\int_layerStartY_2_reg[15]_0 (HwReg_layerStartY_1_fu_772_p3),
        .interrupt(interrupt),
        .layerEnable({CTRL_s_axi_U_n_13,CTRL_s_axi_U_n_14,CTRL_s_axi_U_n_15}),
        .layerHeight_1(layerHeight_1),
        .layerHeight_2(layerHeight_2),
        .layerScaleFactor_1(layerScaleFactor_1),
        .layerScaleFactor_2(layerScaleFactor_2),
        .layerWidth_1(layerWidth_1),
        .layerWidth_2(layerWidth_2),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[11:0]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[11:2]),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .width(width));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerEnableFlag_1_reg_1151_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerEnableFlag_1_fu_788_p3),
        .Q(HwReg_layerEnableFlag_4_fu_298),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerEnableFlag_2_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerEnableFlag_2_fu_740_p3),
        .Q(HwReg_layerEnableFlag_3_fu_294),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerEnableFlag_5_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerEnableFlag_fu_796_p3),
        .Q(HwReg_layerEnableFlag_reg_1156),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[0]_i_1 
       (.I0(layerHeight_2_read_reg_1101[0]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[0]),
        .O(HwReg_layerHeight_1_fu_756_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[10]_i_1 
       (.I0(layerHeight_2_read_reg_1101[10]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[10]),
        .O(HwReg_layerHeight_1_fu_756_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[11]_i_1 
       (.I0(layerHeight_2_read_reg_1101[11]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[11]),
        .O(HwReg_layerHeight_1_fu_756_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[12]_i_1 
       (.I0(layerHeight_2_read_reg_1101[12]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[12]),
        .O(HwReg_layerHeight_1_fu_756_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[13]_i_1 
       (.I0(layerHeight_2_read_reg_1101[13]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[13]),
        .O(HwReg_layerHeight_1_fu_756_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[14]_i_1 
       (.I0(layerHeight_2_read_reg_1101[14]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[14]),
        .O(HwReg_layerHeight_1_fu_756_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[15]_i_1 
       (.I0(layerHeight_2_read_reg_1101[15]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[15]),
        .O(HwReg_layerHeight_1_fu_756_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[1]_i_1 
       (.I0(layerHeight_2_read_reg_1101[1]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[1]),
        .O(HwReg_layerHeight_1_fu_756_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[2]_i_1 
       (.I0(layerHeight_2_read_reg_1101[2]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[2]),
        .O(HwReg_layerHeight_1_fu_756_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[3]_i_1 
       (.I0(layerHeight_2_read_reg_1101[3]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[3]),
        .O(HwReg_layerHeight_1_fu_756_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[4]_i_1 
       (.I0(layerHeight_2_read_reg_1101[4]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[4]),
        .O(HwReg_layerHeight_1_fu_756_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[5]_i_1 
       (.I0(layerHeight_2_read_reg_1101[5]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[5]),
        .O(HwReg_layerHeight_1_fu_756_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[6]_i_1 
       (.I0(layerHeight_2_read_reg_1101[6]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[6]),
        .O(HwReg_layerHeight_1_fu_756_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[7]_i_1 
       (.I0(layerHeight_2_read_reg_1101[7]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[7]),
        .O(HwReg_layerHeight_1_fu_756_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[8]_i_1 
       (.I0(layerHeight_2_read_reg_1101[8]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[8]),
        .O(HwReg_layerHeight_1_fu_756_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerHeight_1_reg_1131[9]_i_1 
       (.I0(layerHeight_2_read_reg_1101[9]),
        .I1(i7_fu_346[1]),
        .I2(empty_78_fu_310[9]),
        .O(HwReg_layerHeight_1_fu_756_p3[9]));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[0]),
        .Q(empty_78_fu_310[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[10]),
        .Q(empty_78_fu_310[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[11]),
        .Q(empty_78_fu_310[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[12]),
        .Q(empty_78_fu_310[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[13]),
        .Q(empty_78_fu_310[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[14]),
        .Q(empty_78_fu_310[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[15]),
        .Q(empty_78_fu_310[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[1]),
        .Q(empty_78_fu_310[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[2]),
        .Q(empty_78_fu_310[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[3]),
        .Q(empty_78_fu_310[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[4]),
        .Q(empty_78_fu_310[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[5]),
        .Q(empty_78_fu_310[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[6]),
        .Q(empty_78_fu_310[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[7]),
        .Q(empty_78_fu_310[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[8]),
        .Q(empty_78_fu_310[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_1_reg_1131_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_1_fu_756_p3[9]),
        .Q(empty_78_fu_310[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[0]_i_1 
       (.I0(empty_83_fu_330[0]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[0]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[0]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[10]_i_1 
       (.I0(empty_83_fu_330[10]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[10]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[10]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[11]_i_1 
       (.I0(empty_83_fu_330[11]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[11]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[11]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[12]_i_1 
       (.I0(empty_83_fu_330[12]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[12]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[12]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[13]_i_1 
       (.I0(empty_83_fu_330[13]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[13]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[13]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[14]_i_1 
       (.I0(empty_83_fu_330[14]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[14]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[14]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[15]_i_1 
       (.I0(empty_83_fu_330[15]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[15]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[15]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[1]_i_1 
       (.I0(empty_83_fu_330[1]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[1]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[1]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[2]_i_1 
       (.I0(empty_83_fu_330[2]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[2]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[2]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[3]_i_1 
       (.I0(empty_83_fu_330[3]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[3]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[3]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[4]_i_1 
       (.I0(empty_83_fu_330[4]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[4]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[4]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[5]_i_1 
       (.I0(empty_83_fu_330[5]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[5]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[5]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[6]_i_1 
       (.I0(empty_83_fu_330[6]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[6]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[6]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[7]_i_1 
       (.I0(empty_83_fu_330[7]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[7]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[7]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[8]_i_1 
       (.I0(empty_83_fu_330[8]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[8]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[8]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerHeight_reg_1166[9]_i_1 
       (.I0(empty_83_fu_330[9]),
        .I1(i7_fu_346[0]),
        .I2(layerHeight_1_read_reg_1096[9]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerHeight_fu_812_p3[9]));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[0]),
        .Q(empty_83_fu_330[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[10]),
        .Q(empty_83_fu_330[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[11]),
        .Q(empty_83_fu_330[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[12]),
        .Q(empty_83_fu_330[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[13]),
        .Q(empty_83_fu_330[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[14]),
        .Q(empty_83_fu_330[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[15]),
        .Q(empty_83_fu_330[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[1]),
        .Q(empty_83_fu_330[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[2]),
        .Q(empty_83_fu_330[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[3]),
        .Q(empty_83_fu_330[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[4]),
        .Q(empty_83_fu_330[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[5]),
        .Q(empty_83_fu_330[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[6]),
        .Q(empty_83_fu_330[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[7]),
        .Q(empty_83_fu_330[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[8]),
        .Q(empty_83_fu_330[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerHeight_reg_1166_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerHeight_fu_812_p3[9]),
        .Q(empty_83_fu_330[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerScaleFactor_1_reg_1126[0]_i_1 
       (.I0(layerScaleFactor_2_read_reg_1116[0]),
        .I1(i7_fu_346[1]),
        .I2(empty_fu_306[0]),
        .O(HwReg_layerScaleFactor_1_fu_748_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerScaleFactor_1_reg_1126[1]_i_1 
       (.I0(layerScaleFactor_2_read_reg_1116[1]),
        .I1(i7_fu_346[1]),
        .I2(empty_fu_306[1]),
        .O(HwReg_layerScaleFactor_1_fu_748_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerScaleFactor_1_reg_1126[2]_i_1 
       (.I0(layerScaleFactor_2_read_reg_1116[2]),
        .I1(i7_fu_346[1]),
        .I2(empty_fu_306[2]),
        .O(HwReg_layerScaleFactor_1_fu_748_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerScaleFactor_1_reg_1126[3]_i_1 
       (.I0(layerScaleFactor_2_read_reg_1116[3]),
        .I1(i7_fu_346[1]),
        .I2(empty_fu_306[3]),
        .O(HwReg_layerScaleFactor_1_fu_748_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerScaleFactor_1_reg_1126[4]_i_1 
       (.I0(layerScaleFactor_2_read_reg_1116[4]),
        .I1(i7_fu_346[1]),
        .I2(empty_fu_306[4]),
        .O(HwReg_layerScaleFactor_1_fu_748_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerScaleFactor_1_reg_1126[5]_i_1 
       (.I0(layerScaleFactor_2_read_reg_1116[5]),
        .I1(i7_fu_346[1]),
        .I2(empty_fu_306[5]),
        .O(HwReg_layerScaleFactor_1_fu_748_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerScaleFactor_1_reg_1126[6]_i_1 
       (.I0(layerScaleFactor_2_read_reg_1116[6]),
        .I1(i7_fu_346[1]),
        .I2(empty_fu_306[6]),
        .O(HwReg_layerScaleFactor_1_fu_748_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerScaleFactor_1_reg_1126[7]_i_1 
       (.I0(layerScaleFactor_2_read_reg_1116[7]),
        .I1(i7_fu_346[1]),
        .I2(empty_fu_306[7]),
        .O(HwReg_layerScaleFactor_1_fu_748_p3[7]));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_1_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_1_fu_748_p3[0]),
        .Q(empty_fu_306[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_1_reg_1126_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_1_fu_748_p3[1]),
        .Q(empty_fu_306[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_1_reg_1126_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_1_fu_748_p3[2]),
        .Q(empty_fu_306[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_1_reg_1126_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_1_fu_748_p3[3]),
        .Q(empty_fu_306[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_1_reg_1126_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_1_fu_748_p3[4]),
        .Q(empty_fu_306[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_1_reg_1126_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_1_fu_748_p3[5]),
        .Q(empty_fu_306[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_1_reg_1126_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_1_fu_748_p3[6]),
        .Q(empty_fu_306[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_1_reg_1126_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_1_fu_748_p3[7]),
        .Q(empty_fu_306[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerScaleFactor_reg_1161[0]_i_1 
       (.I0(empty_82_fu_326[0]),
        .I1(i7_fu_346[0]),
        .I2(layerScaleFactor_1_read_reg_1111[0]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerScaleFactor_fu_804_p3[0]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerScaleFactor_reg_1161[1]_i_1 
       (.I0(empty_82_fu_326[1]),
        .I1(i7_fu_346[0]),
        .I2(layerScaleFactor_1_read_reg_1111[1]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerScaleFactor_fu_804_p3[1]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerScaleFactor_reg_1161[2]_i_1 
       (.I0(empty_82_fu_326[2]),
        .I1(i7_fu_346[0]),
        .I2(layerScaleFactor_1_read_reg_1111[2]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerScaleFactor_fu_804_p3[2]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerScaleFactor_reg_1161[3]_i_1 
       (.I0(empty_82_fu_326[3]),
        .I1(i7_fu_346[0]),
        .I2(layerScaleFactor_1_read_reg_1111[3]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerScaleFactor_fu_804_p3[3]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerScaleFactor_reg_1161[4]_i_1 
       (.I0(empty_82_fu_326[4]),
        .I1(i7_fu_346[0]),
        .I2(layerScaleFactor_1_read_reg_1111[4]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerScaleFactor_fu_804_p3[4]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerScaleFactor_reg_1161[5]_i_1 
       (.I0(empty_82_fu_326[5]),
        .I1(i7_fu_346[0]),
        .I2(layerScaleFactor_1_read_reg_1111[5]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerScaleFactor_fu_804_p3[5]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerScaleFactor_reg_1161[6]_i_1 
       (.I0(empty_82_fu_326[6]),
        .I1(i7_fu_346[0]),
        .I2(layerScaleFactor_1_read_reg_1111[6]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerScaleFactor_fu_804_p3[6]));
  LUT4 #(
    .INIT(16'hAAE2)) 
    \HwReg_layerScaleFactor_reg_1161[7]_i_1 
       (.I0(empty_82_fu_326[7]),
        .I1(i7_fu_346[0]),
        .I2(layerScaleFactor_1_read_reg_1111[7]),
        .I3(i7_fu_346[1]),
        .O(HwReg_layerScaleFactor_fu_804_p3[7]));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_fu_804_p3[0]),
        .Q(empty_82_fu_326[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_reg_1161_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_fu_804_p3[1]),
        .Q(empty_82_fu_326[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_reg_1161_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_fu_804_p3[2]),
        .Q(empty_82_fu_326[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_reg_1161_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_fu_804_p3[3]),
        .Q(empty_82_fu_326[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_fu_804_p3[4]),
        .Q(empty_82_fu_326[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_reg_1161_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_fu_804_p3[5]),
        .Q(empty_82_fu_326[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_reg_1161_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_fu_804_p3[6]),
        .Q(empty_82_fu_326[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerScaleFactor_reg_1161_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerScaleFactor_fu_804_p3[7]),
        .Q(empty_82_fu_326[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[0]),
        .Q(empty_81_fu_322[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[10]),
        .Q(empty_81_fu_322[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[11]),
        .Q(empty_81_fu_322[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[12]),
        .Q(empty_81_fu_322[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[13]),
        .Q(empty_81_fu_322[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[14]),
        .Q(empty_81_fu_322[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[15]),
        .Q(empty_81_fu_322[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[1]),
        .Q(empty_81_fu_322[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[2]),
        .Q(empty_81_fu_322[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[3]),
        .Q(empty_81_fu_322[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[4]),
        .Q(empty_81_fu_322[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[5]),
        .Q(empty_81_fu_322[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[6]),
        .Q(empty_81_fu_322[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[7]),
        .Q(empty_81_fu_322[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[8]),
        .Q(empty_81_fu_322[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_1_reg_1146_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_1_fu_780_p3[9]),
        .Q(empty_81_fu_322[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[0]),
        .Q(empty_86_fu_342[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[10]),
        .Q(empty_86_fu_342[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[11]),
        .Q(empty_86_fu_342[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[12]),
        .Q(empty_86_fu_342[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[13]),
        .Q(empty_86_fu_342[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[14]),
        .Q(empty_86_fu_342[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[15]),
        .Q(empty_86_fu_342[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[1]),
        .Q(empty_86_fu_342[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[2]),
        .Q(empty_86_fu_342[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[3]),
        .Q(empty_86_fu_342[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[4]),
        .Q(empty_86_fu_342[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[5]),
        .Q(empty_86_fu_342[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[6]),
        .Q(empty_86_fu_342[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[7]),
        .Q(empty_86_fu_342[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[8]),
        .Q(empty_86_fu_342[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartX_reg_1181_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartX_fu_836_p3[9]),
        .Q(empty_86_fu_342[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[0]),
        .Q(empty_80_fu_318[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[10]),
        .Q(empty_80_fu_318[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[11]),
        .Q(empty_80_fu_318[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[12]),
        .Q(empty_80_fu_318[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[13]),
        .Q(empty_80_fu_318[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[14]),
        .Q(empty_80_fu_318[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[15]),
        .Q(empty_80_fu_318[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[1]),
        .Q(empty_80_fu_318[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[2]),
        .Q(empty_80_fu_318[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[3]),
        .Q(empty_80_fu_318[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[4]),
        .Q(empty_80_fu_318[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[5]),
        .Q(empty_80_fu_318[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[6]),
        .Q(empty_80_fu_318[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[7]),
        .Q(empty_80_fu_318[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[8]),
        .Q(empty_80_fu_318[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_1_reg_1141_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_1_fu_772_p3[9]),
        .Q(empty_80_fu_318[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[0]),
        .Q(empty_85_fu_338[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[10]),
        .Q(empty_85_fu_338[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[11]),
        .Q(empty_85_fu_338[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[12]),
        .Q(empty_85_fu_338[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[13]),
        .Q(empty_85_fu_338[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[14]),
        .Q(empty_85_fu_338[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[15]),
        .Q(empty_85_fu_338[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[1]),
        .Q(empty_85_fu_338[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[2]),
        .Q(empty_85_fu_338[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[3]),
        .Q(empty_85_fu_338[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[4]),
        .Q(empty_85_fu_338[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[5]),
        .Q(empty_85_fu_338[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[6]),
        .Q(empty_85_fu_338[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[7]),
        .Q(empty_85_fu_338[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[8]),
        .Q(empty_85_fu_338[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerStartY_reg_1176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerStartY_fu_828_p3[9]),
        .Q(empty_85_fu_338[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[0]_i_1 
       (.I0(layerWidth_2_read_reg_1086[0]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[0]),
        .O(HwReg_layerWidth_1_fu_764_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[10]_i_1 
       (.I0(layerWidth_2_read_reg_1086[10]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[10]),
        .O(HwReg_layerWidth_1_fu_764_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[11]_i_1 
       (.I0(layerWidth_2_read_reg_1086[11]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[11]),
        .O(HwReg_layerWidth_1_fu_764_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[12]_i_1 
       (.I0(layerWidth_2_read_reg_1086[12]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[12]),
        .O(HwReg_layerWidth_1_fu_764_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[13]_i_1 
       (.I0(layerWidth_2_read_reg_1086[13]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[13]),
        .O(HwReg_layerWidth_1_fu_764_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[14]_i_1 
       (.I0(layerWidth_2_read_reg_1086[14]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[14]),
        .O(HwReg_layerWidth_1_fu_764_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[15]_i_1 
       (.I0(layerWidth_2_read_reg_1086[15]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[15]),
        .O(HwReg_layerWidth_1_fu_764_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[1]_i_1 
       (.I0(layerWidth_2_read_reg_1086[1]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[1]),
        .O(HwReg_layerWidth_1_fu_764_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[2]_i_1 
       (.I0(layerWidth_2_read_reg_1086[2]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[2]),
        .O(HwReg_layerWidth_1_fu_764_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[3]_i_1 
       (.I0(layerWidth_2_read_reg_1086[3]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[3]),
        .O(HwReg_layerWidth_1_fu_764_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[4]_i_1 
       (.I0(layerWidth_2_read_reg_1086[4]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[4]),
        .O(HwReg_layerWidth_1_fu_764_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[5]_i_1 
       (.I0(layerWidth_2_read_reg_1086[5]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[5]),
        .O(HwReg_layerWidth_1_fu_764_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[6]_i_1 
       (.I0(layerWidth_2_read_reg_1086[6]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[6]),
        .O(HwReg_layerWidth_1_fu_764_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[7]_i_1 
       (.I0(layerWidth_2_read_reg_1086[7]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[7]),
        .O(HwReg_layerWidth_1_fu_764_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[8]_i_1 
       (.I0(layerWidth_2_read_reg_1086[8]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[8]),
        .O(HwReg_layerWidth_1_fu_764_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HwReg_layerWidth_1_reg_1136[9]_i_1 
       (.I0(layerWidth_2_read_reg_1086[9]),
        .I1(i7_fu_346[1]),
        .I2(empty_79_fu_314[9]),
        .O(HwReg_layerWidth_1_fu_764_p3[9]));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[0]),
        .Q(empty_79_fu_314[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[10]),
        .Q(empty_79_fu_314[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[11]),
        .Q(empty_79_fu_314[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[12]),
        .Q(empty_79_fu_314[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[13]),
        .Q(empty_79_fu_314[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[14]),
        .Q(empty_79_fu_314[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[15]),
        .Q(empty_79_fu_314[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[1]),
        .Q(empty_79_fu_314[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[2]),
        .Q(empty_79_fu_314[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[3]),
        .Q(empty_79_fu_314[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[4]),
        .Q(empty_79_fu_314[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[5]),
        .Q(empty_79_fu_314[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[6]),
        .Q(empty_79_fu_314[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[7]),
        .Q(empty_79_fu_314[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[8]),
        .Q(empty_79_fu_314[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_1_reg_1136_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_1_fu_764_p3[9]),
        .Q(empty_79_fu_314[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[0]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[0]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[0]),
        .O(HwReg_layerWidth_fu_820_p3[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[10]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[10]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[10]),
        .O(HwReg_layerWidth_fu_820_p3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[11]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[11]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[11]),
        .O(HwReg_layerWidth_fu_820_p3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[12]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[12]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[12]),
        .O(HwReg_layerWidth_fu_820_p3[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[13]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[13]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[13]),
        .O(HwReg_layerWidth_fu_820_p3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[14]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[14]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[14]),
        .O(HwReg_layerWidth_fu_820_p3[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[15]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[15]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[15]),
        .O(HwReg_layerWidth_fu_820_p3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[1]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[1]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[1]),
        .O(HwReg_layerWidth_fu_820_p3[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[2]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[2]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[2]),
        .O(HwReg_layerWidth_fu_820_p3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[3]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[3]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[3]),
        .O(HwReg_layerWidth_fu_820_p3[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[4]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[4]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[4]),
        .O(HwReg_layerWidth_fu_820_p3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[5]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[5]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[5]),
        .O(HwReg_layerWidth_fu_820_p3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[6]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[6]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[6]),
        .O(HwReg_layerWidth_fu_820_p3[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[7]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[7]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[7]),
        .O(HwReg_layerWidth_fu_820_p3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[8]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[8]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[8]),
        .O(HwReg_layerWidth_fu_820_p3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \HwReg_layerWidth_reg_1171[9]_i_1 
       (.I0(i7_fu_346[1]),
        .I1(layerWidth_1_read_reg_1081[9]),
        .I2(i7_fu_346[0]),
        .I3(empty_84_fu_334[9]),
        .O(HwReg_layerWidth_fu_820_p3[9]));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[0]),
        .Q(empty_84_fu_334[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[10]),
        .Q(empty_84_fu_334[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[11]),
        .Q(empty_84_fu_334[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[12]),
        .Q(empty_84_fu_334[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[13]),
        .Q(empty_84_fu_334[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[14]),
        .Q(empty_84_fu_334[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[15]),
        .Q(empty_84_fu_334[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[1]),
        .Q(empty_84_fu_334[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[2]),
        .Q(empty_84_fu_334[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[3]),
        .Q(empty_84_fu_334[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[4]),
        .Q(empty_84_fu_334[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[5]),
        .Q(empty_84_fu_334[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[6]),
        .Q(empty_84_fu_334[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[7]),
        .Q(empty_84_fu_334[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[8]),
        .Q(empty_84_fu_334[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \HwReg_layerWidth_reg_1171_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(HwReg_layerWidth_fu_820_p3[9]),
        .Q(empty_84_fu_334[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__19 
       (.I0(i7_fu_346[0]),
        .I1(i7_fu_346[1]),
        .I2(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .I2(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_VMixHlsDataFlowFunction_fu_476_n_19),
        .Q(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_VMixHlsDataFlowFunction_fu_476_n_20),
        .Q(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9),
        .R(1'b0));
  main_design_v_mix_0_0_VMixHlsDataFlowFunction grp_VMixHlsDataFlowFunction_fu_476
       (.D(next__0_5),
        .E(load_p1_4),
        .\FSM_sequential_state_reg[0] (next__0_3),
        .\FSM_sequential_state_reg[0]_0 (next__0),
        .\FSM_sequential_state_reg[0]_1 (state__0_7),
        .\FSM_sequential_state_reg[0]_2 (state__0_6),
        .HwReg_layerEnableFlag_3_fu_294(HwReg_layerEnableFlag_3_fu_294),
        .HwReg_layerEnableFlag_4_fu_298(HwReg_layerEnableFlag_4_fu_298),
        .HwReg_layerEnableFlag_reg_1156(HwReg_layerEnableFlag_reg_1156),
        .Q(state__0),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][15] (empty_84_fu_334),
        .\SRL_SIG_reg[0][15]_0 (empty_83_fu_330),
        .\SRL_SIG_reg[0][15]_1 (empty_79_fu_314),
        .\SRL_SIG_reg[0][15]_2 (empty_78_fu_310),
        .\SRL_SIG_reg[0][23] (\out420_U/SRL_SIG_reg[0]_1 ),
        .\SRL_SIG_reg[0][2] (trunc_ln1812_reg_1016),
        .\SRL_SIG_reg[1][0] (s_axis_video1_TVALID_int_regslice),
        .\SRL_SIG_reg[1][0]_0 (s_axis_video2_TVALID_int_regslice),
        .\SRL_SIG_reg[1][23] (\out420_U/SRL_SIG_reg[1]_0 ),
        .\SRL_SIG_reg[1][7] (grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TDATA),
        .\addr_reg[0] (grp_VMixHlsDataFlowFunction_fu_476_n_29),
        .\ap_CS_fsm_reg[3] (grp_VMixHlsDataFlowFunction_fu_476_n_25),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] (trunc_ln1812_3_reg_1031),
        .\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] (trunc_ln1812_2_reg_1026),
        .\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] (trunc_ln1812_1_reg_1021),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_VMixHlsDataFlowFunction_fu_476_n_20),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg(grp_VMixHlsDataFlowFunction_fu_476_n_19),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9),
        .\axi_data_3_fu_92_reg[23] (s_axis_video1_TDATA_int_regslice),
        .\axi_data_fu_92_reg[23] (s_axis_video2_TDATA_int_regslice),
        .\axi_data_fu_92_reg[23]_0 (s_axis_video_TDATA_int_regslice),
        .\axi_last_reg_227_reg[0] (grp_VMixHlsDataFlowFunction_fu_476_n_17),
        .\d_read_reg_26_reg[11] (trunc_ln1812_4_reg_1036),
        .\d_read_reg_26_reg[11]_0 (trunc_ln1812_5_reg_1041),
        .data_p2(data_p2_8),
        .data_p2_1(data_p2),
        .\data_p2_reg[0] (regslice_both_m_axis_video_V_user_V_U_n_9),
        .\data_p2_reg[0]_0 (regslice_both_m_axis_video_V_last_V_U_n_9),
        .\data_p2_reg[0]_1 ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .empty_n_reg(grp_VMixHlsDataFlowFunction_fu_476_n_27),
        .grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST),
        .grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER),
        .\icmp_ln3233_reg_223_reg[0] (grp_VMixHlsDataFlowFunction_fu_476_n_28),
        .\layerStartX_reg_263_reg[15] (empty_81_fu_322),
        .\layerStartX_reg_309_reg[15] (empty_86_fu_342),
        .\layerStartY_reg_257_reg[15] (empty_80_fu_318),
        .\layerStartY_reg_303_reg[15] (empty_85_fu_338),
        .load_p1(load_p1_2),
        .load_p1_0(load_p1),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_0(grp_VMixHlsDataFlowFunction_fu_476_n_26),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TUSER_int_regslice(s_axis_video1_TUSER_int_regslice),
        .s_axis_video2_TLAST_int_regslice(s_axis_video2_TLAST_int_regslice),
        .s_axis_video2_TREADY_int_regslice(s_axis_video2_TREADY_int_regslice),
        .s_axis_video2_TUSER_int_regslice(s_axis_video2_TUSER_int_regslice),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER_int_regslice(s_axis_video_TUSER_int_regslice),
        .\shl_ln450_reg_274[15]_i_2 (empty_fu_306),
        .\shl_ln450_reg_325[15]_i_2 (empty_82_fu_326),
        .\sof_2_reg_141_reg[0] (grp_VMixHlsDataFlowFunction_fu_476_n_13),
        .\sof_reg_83_reg[0] (s_axis_video_TVALID_int_regslice),
        .\state_reg[1] ({state,m_axis_video_TVALID}));
  FDRE #(
    .INIT(1'b0)) 
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_VMixHlsDataFlowFunction_fu_476_n_25),
        .Q(grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \i7_fu_346_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_11),
        .Q(i7_fu_346[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i7_fu_346_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_9),
        .Q(i7_fu_346[1]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[0]),
        .Q(layerHeight_1_read_reg_1096[0]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[10]),
        .Q(layerHeight_1_read_reg_1096[10]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[11]),
        .Q(layerHeight_1_read_reg_1096[11]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[12]),
        .Q(layerHeight_1_read_reg_1096[12]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[13]),
        .Q(layerHeight_1_read_reg_1096[13]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[14]),
        .Q(layerHeight_1_read_reg_1096[14]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[15]),
        .Q(layerHeight_1_read_reg_1096[15]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[1]),
        .Q(layerHeight_1_read_reg_1096[1]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[2]),
        .Q(layerHeight_1_read_reg_1096[2]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[3]),
        .Q(layerHeight_1_read_reg_1096[3]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[4]),
        .Q(layerHeight_1_read_reg_1096[4]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[5]),
        .Q(layerHeight_1_read_reg_1096[5]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[6]),
        .Q(layerHeight_1_read_reg_1096[6]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[7]),
        .Q(layerHeight_1_read_reg_1096[7]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[8]),
        .Q(layerHeight_1_read_reg_1096[8]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_1096_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[9]),
        .Q(layerHeight_1_read_reg_1096[9]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[0]),
        .Q(layerHeight_2_read_reg_1101[0]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[10]),
        .Q(layerHeight_2_read_reg_1101[10]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[11]),
        .Q(layerHeight_2_read_reg_1101[11]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[12]),
        .Q(layerHeight_2_read_reg_1101[12]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[13]),
        .Q(layerHeight_2_read_reg_1101[13]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[14]),
        .Q(layerHeight_2_read_reg_1101[14]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[15]),
        .Q(layerHeight_2_read_reg_1101[15]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[1]),
        .Q(layerHeight_2_read_reg_1101[1]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[2]),
        .Q(layerHeight_2_read_reg_1101[2]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[3]),
        .Q(layerHeight_2_read_reg_1101[3]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[4]),
        .Q(layerHeight_2_read_reg_1101[4]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[5]),
        .Q(layerHeight_2_read_reg_1101[5]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[6]),
        .Q(layerHeight_2_read_reg_1101[6]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[7]),
        .Q(layerHeight_2_read_reg_1101[7]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[8]),
        .Q(layerHeight_2_read_reg_1101[8]),
        .R(1'b0));
  FDRE \layerHeight_2_read_reg_1101_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_2[9]),
        .Q(layerHeight_2_read_reg_1101[9]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[0]),
        .Q(layerScaleFactor_1_read_reg_1111[0]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[1]),
        .Q(layerScaleFactor_1_read_reg_1111[1]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[2]),
        .Q(layerScaleFactor_1_read_reg_1111[2]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[3]),
        .Q(layerScaleFactor_1_read_reg_1111[3]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[4]),
        .Q(layerScaleFactor_1_read_reg_1111[4]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_1111_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[5]),
        .Q(layerScaleFactor_1_read_reg_1111[5]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_1111_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[6]),
        .Q(layerScaleFactor_1_read_reg_1111[6]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_1111_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[7]),
        .Q(layerScaleFactor_1_read_reg_1111[7]),
        .R(1'b0));
  FDRE \layerScaleFactor_2_read_reg_1116_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_2[0]),
        .Q(layerScaleFactor_2_read_reg_1116[0]),
        .R(1'b0));
  FDRE \layerScaleFactor_2_read_reg_1116_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_2[1]),
        .Q(layerScaleFactor_2_read_reg_1116[1]),
        .R(1'b0));
  FDRE \layerScaleFactor_2_read_reg_1116_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_2[2]),
        .Q(layerScaleFactor_2_read_reg_1116[2]),
        .R(1'b0));
  FDRE \layerScaleFactor_2_read_reg_1116_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_2[3]),
        .Q(layerScaleFactor_2_read_reg_1116[3]),
        .R(1'b0));
  FDRE \layerScaleFactor_2_read_reg_1116_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_2[4]),
        .Q(layerScaleFactor_2_read_reg_1116[4]),
        .R(1'b0));
  FDRE \layerScaleFactor_2_read_reg_1116_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_2[5]),
        .Q(layerScaleFactor_2_read_reg_1116[5]),
        .R(1'b0));
  FDRE \layerScaleFactor_2_read_reg_1116_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_2[6]),
        .Q(layerScaleFactor_2_read_reg_1116[6]),
        .R(1'b0));
  FDRE \layerScaleFactor_2_read_reg_1116_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_2[7]),
        .Q(layerScaleFactor_2_read_reg_1116[7]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[0]),
        .Q(layerWidth_1_read_reg_1081[0]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[10]),
        .Q(layerWidth_1_read_reg_1081[10]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[11]),
        .Q(layerWidth_1_read_reg_1081[11]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[12]),
        .Q(layerWidth_1_read_reg_1081[12]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[13]),
        .Q(layerWidth_1_read_reg_1081[13]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[14]),
        .Q(layerWidth_1_read_reg_1081[14]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[15]),
        .Q(layerWidth_1_read_reg_1081[15]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[1]),
        .Q(layerWidth_1_read_reg_1081[1]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[2]),
        .Q(layerWidth_1_read_reg_1081[2]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[3]),
        .Q(layerWidth_1_read_reg_1081[3]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[4]),
        .Q(layerWidth_1_read_reg_1081[4]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[5]),
        .Q(layerWidth_1_read_reg_1081[5]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[6]),
        .Q(layerWidth_1_read_reg_1081[6]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[7]),
        .Q(layerWidth_1_read_reg_1081[7]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[8]),
        .Q(layerWidth_1_read_reg_1081[8]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_1081_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[9]),
        .Q(layerWidth_1_read_reg_1081[9]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[0]),
        .Q(layerWidth_2_read_reg_1086[0]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[10]),
        .Q(layerWidth_2_read_reg_1086[10]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[11]),
        .Q(layerWidth_2_read_reg_1086[11]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[12]),
        .Q(layerWidth_2_read_reg_1086[12]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[13]),
        .Q(layerWidth_2_read_reg_1086[13]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[14]),
        .Q(layerWidth_2_read_reg_1086[14]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[15]),
        .Q(layerWidth_2_read_reg_1086[15]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[1]),
        .Q(layerWidth_2_read_reg_1086[1]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[2]),
        .Q(layerWidth_2_read_reg_1086[2]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[3]),
        .Q(layerWidth_2_read_reg_1086[3]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[4]),
        .Q(layerWidth_2_read_reg_1086[4]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[5]),
        .Q(layerWidth_2_read_reg_1086[5]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[6]),
        .Q(layerWidth_2_read_reg_1086[6]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[7]),
        .Q(layerWidth_2_read_reg_1086[7]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[8]),
        .Q(layerWidth_2_read_reg_1086[8]),
        .R(1'b0));
  FDRE \layerWidth_2_read_reg_1086_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_2[9]),
        .Q(layerWidth_2_read_reg_1086[9]),
        .R(1'b0));
  main_design_v_mix_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.D(next__0_5),
        .E(grp_VMixHlsDataFlowFunction_fu_476_n_27),
        .Q(state__0),
        .SR(ap_rst_n_inv),
        .ack_in_t_reg_0(grp_VMixHlsDataFlowFunction_fu_476_n_28),
        .\ap_CS_fsm_reg[0] ({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[4] (regslice_both_m_axis_video_V_data_V_U_n_16),
        .\ap_CS_fsm_reg[4]_0 (ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .\data_p1_reg[15]_0 (\out420_U/SRL_SIG_reg[1]_0 ),
        .\data_p1_reg[15]_1 (\out420_U/SRL_SIG_reg[0]_1 ),
        .\data_p1_reg[16]_0 (grp_VMixHlsDataFlowFunction_fu_476_n_29),
        .\data_p1_reg[23]_0 (load_p1_4),
        .\data_p2_reg[23]_0 (grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TDATA),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\state_reg[1]_0 ({state,m_axis_video_TVALID}),
        .\state_reg[1]_1 (grp_VMixHlsDataFlowFunction_fu_476_n_26));
  main_design_v_mix_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.D(next__0),
        .Q(state__0_6),
        .SR(ap_rst_n_inv),
        .ack_in_t_reg_0(regslice_both_m_axis_video_V_last_V_U_n_9),
        .ack_in_t_reg_1(grp_VMixHlsDataFlowFunction_fu_476_n_28),
        .ap_clk(ap_clk),
        .data_p2(data_p2),
        .\data_p2_reg[0]_0 (grp_VMixHlsDataFlowFunction_fu_476_n_17),
        .grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST),
        .load_p1(load_p1),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  main_design_v_mix_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.D(next__0_3),
        .Q(state__0_7),
        .SR(ap_rst_n_inv),
        .ack_in_t_reg_0(regslice_both_m_axis_video_V_user_V_U_n_9),
        .ack_in_t_reg_1(grp_VMixHlsDataFlowFunction_fu_476_n_28),
        .ap_clk(ap_clk),
        .data_p2(data_p2_8),
        .\data_p2_reg[0]_0 (grp_VMixHlsDataFlowFunction_fu_476_n_13),
        .grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER),
        .load_p1(load_p1_2),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  main_design_v_mix_0_0_regslice_both_1 regslice_both_s_axis_video1_V_data_V_U
       (.SR(ap_rst_n_inv),
        .ack_in_t_reg_0(s_axis_video1_TREADY),
        .ap_clk(ap_clk),
        .data_out(s_axis_video1_TDATA_int_regslice),
        .s_axis_video1_TDATA(s_axis_video1_TDATA),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TVALID(s_axis_video1_TVALID),
        .vld_out(s_axis_video1_TVALID_int_regslice));
  main_design_v_mix_0_0_regslice_both__parameterized1_2 regslice_both_s_axis_video1_V_last_V_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .s_axis_video1_TLAST(s_axis_video1_TLAST),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TVALID(s_axis_video1_TVALID));
  main_design_v_mix_0_0_regslice_both__parameterized1_3 regslice_both_s_axis_video1_V_user_V_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TUSER(s_axis_video1_TUSER),
        .s_axis_video1_TUSER_int_regslice(s_axis_video1_TUSER_int_regslice),
        .s_axis_video1_TVALID(s_axis_video1_TVALID));
  main_design_v_mix_0_0_regslice_both_4 regslice_both_s_axis_video2_V_data_V_U
       (.SR(ap_rst_n_inv),
        .ack_in_t_reg_0(s_axis_video2_TREADY),
        .ap_clk(ap_clk),
        .data_out(s_axis_video2_TDATA_int_regslice),
        .s_axis_video2_TDATA(s_axis_video2_TDATA),
        .s_axis_video2_TREADY_int_regslice(s_axis_video2_TREADY_int_regslice),
        .s_axis_video2_TVALID(s_axis_video2_TVALID),
        .vld_out(s_axis_video2_TVALID_int_regslice));
  main_design_v_mix_0_0_regslice_both__parameterized1_5 regslice_both_s_axis_video2_V_last_V_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .s_axis_video2_TLAST(s_axis_video2_TLAST),
        .s_axis_video2_TLAST_int_regslice(s_axis_video2_TLAST_int_regslice),
        .s_axis_video2_TREADY_int_regslice(s_axis_video2_TREADY_int_regslice),
        .s_axis_video2_TVALID(s_axis_video2_TVALID));
  main_design_v_mix_0_0_regslice_both__parameterized1_6 regslice_both_s_axis_video2_V_user_V_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .s_axis_video2_TREADY_int_regslice(s_axis_video2_TREADY_int_regslice),
        .s_axis_video2_TUSER(s_axis_video2_TUSER),
        .s_axis_video2_TUSER_int_regslice(s_axis_video2_TUSER_int_regslice),
        .s_axis_video2_TVALID(s_axis_video2_TVALID));
  main_design_v_mix_0_0_regslice_both_7 regslice_both_s_axis_video_V_data_V_U
       (.SR(ap_rst_n_inv),
        .ack_in_t_reg_0(s_axis_video_TREADY),
        .ap_clk(ap_clk),
        .data_out(s_axis_video_TDATA_int_regslice),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .vld_out(s_axis_video_TVALID_int_regslice));
  main_design_v_mix_0_0_regslice_both__parameterized1_8 regslice_both_s_axis_video_V_last_V_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  main_design_v_mix_0_0_regslice_both__parameterized1_9 regslice_both_s_axis_video_V_user_V_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TUSER_int_regslice(s_axis_video_TUSER_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  FDRE \trunc_ln1812_1_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[0]),
        .Q(trunc_ln1812_1_reg_1021[0]),
        .R(1'b0));
  FDRE \trunc_ln1812_1_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[1]),
        .Q(trunc_ln1812_1_reg_1021[1]),
        .R(1'b0));
  FDRE \trunc_ln1812_1_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[2]),
        .Q(trunc_ln1812_1_reg_1021[2]),
        .R(1'b0));
  FDRE \trunc_ln1812_1_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[3]),
        .Q(trunc_ln1812_1_reg_1021[3]),
        .R(1'b0));
  FDRE \trunc_ln1812_1_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[4]),
        .Q(trunc_ln1812_1_reg_1021[4]),
        .R(1'b0));
  FDRE \trunc_ln1812_1_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[5]),
        .Q(trunc_ln1812_1_reg_1021[5]),
        .R(1'b0));
  FDRE \trunc_ln1812_1_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[6]),
        .Q(trunc_ln1812_1_reg_1021[6]),
        .R(1'b0));
  FDRE \trunc_ln1812_1_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[7]),
        .Q(trunc_ln1812_1_reg_1021[7]),
        .R(1'b0));
  FDRE \trunc_ln1812_2_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[0]),
        .Q(trunc_ln1812_2_reg_1026[0]),
        .R(1'b0));
  FDRE \trunc_ln1812_2_reg_1026_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[1]),
        .Q(trunc_ln1812_2_reg_1026[1]),
        .R(1'b0));
  FDRE \trunc_ln1812_2_reg_1026_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[2]),
        .Q(trunc_ln1812_2_reg_1026[2]),
        .R(1'b0));
  FDRE \trunc_ln1812_2_reg_1026_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[3]),
        .Q(trunc_ln1812_2_reg_1026[3]),
        .R(1'b0));
  FDRE \trunc_ln1812_2_reg_1026_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[4]),
        .Q(trunc_ln1812_2_reg_1026[4]),
        .R(1'b0));
  FDRE \trunc_ln1812_2_reg_1026_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[5]),
        .Q(trunc_ln1812_2_reg_1026[5]),
        .R(1'b0));
  FDRE \trunc_ln1812_2_reg_1026_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[6]),
        .Q(trunc_ln1812_2_reg_1026[6]),
        .R(1'b0));
  FDRE \trunc_ln1812_2_reg_1026_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[7]),
        .Q(trunc_ln1812_2_reg_1026[7]),
        .R(1'b0));
  FDRE \trunc_ln1812_3_reg_1031_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[0]),
        .Q(trunc_ln1812_3_reg_1031[0]),
        .R(1'b0));
  FDRE \trunc_ln1812_3_reg_1031_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[1]),
        .Q(trunc_ln1812_3_reg_1031[1]),
        .R(1'b0));
  FDRE \trunc_ln1812_3_reg_1031_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[2]),
        .Q(trunc_ln1812_3_reg_1031[2]),
        .R(1'b0));
  FDRE \trunc_ln1812_3_reg_1031_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[3]),
        .Q(trunc_ln1812_3_reg_1031[3]),
        .R(1'b0));
  FDRE \trunc_ln1812_3_reg_1031_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[4]),
        .Q(trunc_ln1812_3_reg_1031[4]),
        .R(1'b0));
  FDRE \trunc_ln1812_3_reg_1031_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[5]),
        .Q(trunc_ln1812_3_reg_1031[5]),
        .R(1'b0));
  FDRE \trunc_ln1812_3_reg_1031_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[6]),
        .Q(trunc_ln1812_3_reg_1031[6]),
        .R(1'b0));
  FDRE \trunc_ln1812_3_reg_1031_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[7]),
        .Q(trunc_ln1812_3_reg_1031[7]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[0]),
        .Q(trunc_ln1812_4_reg_1036[0]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[10]),
        .Q(trunc_ln1812_4_reg_1036[10]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[11]),
        .Q(trunc_ln1812_4_reg_1036[11]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[1]),
        .Q(trunc_ln1812_4_reg_1036[1]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[2]),
        .Q(trunc_ln1812_4_reg_1036[2]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[3]),
        .Q(trunc_ln1812_4_reg_1036[3]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[4]),
        .Q(trunc_ln1812_4_reg_1036[4]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[5]),
        .Q(trunc_ln1812_4_reg_1036[5]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[6]),
        .Q(trunc_ln1812_4_reg_1036[6]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[7]),
        .Q(trunc_ln1812_4_reg_1036[7]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[8]),
        .Q(trunc_ln1812_4_reg_1036[8]),
        .R(1'b0));
  FDRE \trunc_ln1812_4_reg_1036_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[9]),
        .Q(trunc_ln1812_4_reg_1036[9]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[0]),
        .Q(trunc_ln1812_5_reg_1041[0]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[10]),
        .Q(trunc_ln1812_5_reg_1041[10]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[11]),
        .Q(trunc_ln1812_5_reg_1041[11]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[1]),
        .Q(trunc_ln1812_5_reg_1041[1]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[2]),
        .Q(trunc_ln1812_5_reg_1041[2]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[3]),
        .Q(trunc_ln1812_5_reg_1041[3]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[4]),
        .Q(trunc_ln1812_5_reg_1041[4]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[5]),
        .Q(trunc_ln1812_5_reg_1041[5]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[6]),
        .Q(trunc_ln1812_5_reg_1041[6]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[7]),
        .Q(trunc_ln1812_5_reg_1041[7]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[8]),
        .Q(trunc_ln1812_5_reg_1041[8]),
        .R(1'b0));
  FDRE \trunc_ln1812_5_reg_1041_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[9]),
        .Q(trunc_ln1812_5_reg_1041[9]),
        .R(1'b0));
  FDRE \trunc_ln1812_reg_1016_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_s_axi_U_n_15),
        .Q(trunc_ln1812_reg_1016[0]),
        .R(1'b0));
  FDRE \trunc_ln1812_reg_1016_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_s_axi_U_n_14),
        .Q(trunc_ln1812_reg_1016[1]),
        .R(1'b0));
  FDRE \trunc_ln1812_reg_1016_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_s_axi_U_n_13),
        .Q(trunc_ln1812_reg_1016[2]),
        .R(1'b0));
endmodule

module main_design_v_mix_0_0_v_mix_420_to_422_false_2
   (start_once_reg,
    \layerEnableFlag_3_reg_137_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    CO,
    Q,
    v_mix_420_to_422_false_2_U0_ap_ready,
    ap_enable_reg_pp0_iter1_reg,
    p_6_in,
    E,
    y_07_fu_640,
    ap_clk,
    ap_done_cache_reg,
    \layerEnableFlag_3_reg_137_reg[0]_1 ,
    srcLayer0Yuv422_full_n,
    srcLayer0_empty_n,
    v_mix_420_to_422_false_2_U0_ap_start,
    start_for_v_mix_422_to_444_false_3_U0_full_n,
    HwReg_layerEnableFlag_0_val_c13_full_n,
    HwReg_layerEnableFlag_0_val_c14_empty_n,
    ap_rst_n,
    icmp_ln76_fu_78_p2_carry_i_1,
    \ap_CS_fsm_reg[2]_i_2_0 ,
    push,
    \mOutPtr_reg[0] ,
    full_n_reg);
  output start_once_reg;
  output \layerEnableFlag_3_reg_137_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]CO;
  output [0:0]Q;
  output v_mix_420_to_422_false_2_U0_ap_ready;
  output ap_enable_reg_pp0_iter1_reg;
  output p_6_in;
  output [0:0]E;
  input y_07_fu_640;
  input ap_clk;
  input ap_done_cache_reg;
  input \layerEnableFlag_3_reg_137_reg[0]_1 ;
  input srcLayer0Yuv422_full_n;
  input srcLayer0_empty_n;
  input v_mix_420_to_422_false_2_U0_ap_start;
  input start_for_v_mix_422_to_444_false_3_U0_full_n;
  input HwReg_layerEnableFlag_0_val_c13_full_n;
  input HwReg_layerEnableFlag_0_val_c14_empty_n;
  input ap_rst_n;
  input [11:0]icmp_ln76_fu_78_p2_carry_i_1;
  input [11:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  input push;
  input \mOutPtr_reg[0] ;
  input [0:0]full_n_reg;

  wire [0:0]CO;
  wire [0:0]E;
  wire HwReg_layerEnableFlag_0_val_c13_full_n;
  wire HwReg_layerEnableFlag_0_val_c14_empty_n;
  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_1__0_n_9 ;
  wire \ap_CS_fsm[2]_i_4_n_9 ;
  wire \ap_CS_fsm[2]_i_5_n_9 ;
  wire \ap_CS_fsm[2]_i_6_n_9 ;
  wire \ap_CS_fsm[2]_i_7_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire [0:0]full_n_reg;
  wire grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg;
  wire grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0;
  wire grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_10;
  wire grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_11;
  wire grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_9;
  wire [11:0]icmp_ln76_fu_78_p2_carry_i_1;
  wire \layerEnableFlag_3_reg_137_reg[0]_0 ;
  wire \layerEnableFlag_3_reg_137_reg[0]_1 ;
  wire \mOutPtr_reg[0] ;
  wire p_6_in;
  wire push;
  wire srcLayer0Yuv422_full_n;
  wire srcLayer0_empty_n;
  wire start_for_v_mix_422_to_444_false_3_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_9;
  wire v_mix_420_to_422_false_2_U0_ap_ready;
  wire v_mix_420_to_422_false_2_U0_ap_start;
  wire y_07_fu_640;
  wire \y_07_fu_64[0]_i_4_n_9 ;
  wire [11:0]y_07_fu_64_reg;
  wire \y_07_fu_64_reg[0]_i_3_n_10 ;
  wire \y_07_fu_64_reg[0]_i_3_n_11 ;
  wire \y_07_fu_64_reg[0]_i_3_n_12 ;
  wire \y_07_fu_64_reg[0]_i_3_n_13 ;
  wire \y_07_fu_64_reg[0]_i_3_n_14 ;
  wire \y_07_fu_64_reg[0]_i_3_n_15 ;
  wire \y_07_fu_64_reg[0]_i_3_n_16 ;
  wire \y_07_fu_64_reg[0]_i_3_n_9 ;
  wire \y_07_fu_64_reg[4]_i_1_n_10 ;
  wire \y_07_fu_64_reg[4]_i_1_n_11 ;
  wire \y_07_fu_64_reg[4]_i_1_n_12 ;
  wire \y_07_fu_64_reg[4]_i_1_n_13 ;
  wire \y_07_fu_64_reg[4]_i_1_n_14 ;
  wire \y_07_fu_64_reg[4]_i_1_n_15 ;
  wire \y_07_fu_64_reg[4]_i_1_n_16 ;
  wire \y_07_fu_64_reg[4]_i_1_n_9 ;
  wire \y_07_fu_64_reg[8]_i_1_n_10 ;
  wire \y_07_fu_64_reg[8]_i_1_n_11 ;
  wire \y_07_fu_64_reg[8]_i_1_n_12 ;
  wire \y_07_fu_64_reg[8]_i_1_n_13 ;
  wire \y_07_fu_64_reg[8]_i_1_n_14 ;
  wire \y_07_fu_64_reg[8]_i_1_n_15 ;
  wire \y_07_fu_64_reg[8]_i_1_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_y_07_fu_64_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT5 #(
    .INIT(32'hFFDD0F00)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\layerEnableFlag_3_reg_137_reg[0]_0 ),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .I4(Q),
        .O(\ap_CS_fsm[0]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(v_mix_420_to_422_false_2_U0_ap_start),
        .I2(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .I3(start_once_reg),
        .I4(HwReg_layerEnableFlag_0_val_c13_full_n),
        .I5(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(y_07_fu_64_reg[9]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [9]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [11]),
        .I3(y_07_fu_64_reg[11]),
        .I4(\ap_CS_fsm_reg[2]_i_2_0 [10]),
        .I5(y_07_fu_64_reg[10]),
        .O(\ap_CS_fsm[2]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(y_07_fu_64_reg[6]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [8]),
        .I3(y_07_fu_64_reg[8]),
        .I4(\ap_CS_fsm_reg[2]_i_2_0 [7]),
        .I5(y_07_fu_64_reg[7]),
        .O(\ap_CS_fsm[2]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(y_07_fu_64_reg[3]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [3]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [5]),
        .I3(y_07_fu_64_reg[5]),
        .I4(\ap_CS_fsm_reg[2]_i_2_0 [4]),
        .I5(y_07_fu_64_reg[4]),
        .O(\ap_CS_fsm[2]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(y_07_fu_64_reg[0]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [2]),
        .I3(y_07_fu_64_reg[2]),
        .I4(\ap_CS_fsm_reg[2]_i_2_0 [1]),
        .I5(y_07_fu_64_reg[1]),
        .O(\ap_CS_fsm[2]_i_7_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_10),
        .Q(Q),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_10 ,\ap_CS_fsm_reg[2]_i_2_n_11 ,\ap_CS_fsm_reg[2]_i_2_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4_n_9 ,\ap_CS_fsm[2]_i_5_n_9 ,\ap_CS_fsm[2]_i_6_n_9 ,\ap_CS_fsm[2]_i_7_n_9 }));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__17
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(HwReg_layerEnableFlag_0_val_c14_empty_n),
        .I2(full_n_reg),
        .O(p_6_in));
  main_design_v_mix_0_0_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94
       (.CO(CO),
        .D({grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_9,grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_10}),
        .E(E),
        .Q({ap_CS_fsm_state3,Q,\ap_CS_fsm_reg_n_9_[0] }),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[2] (\layerEnableFlag_3_reg_137_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_11),
        .grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .icmp_ln76_fu_78_p2_carry_i_1(icmp_ln76_fu_78_p2_carry_i_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .push(push),
        .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n),
        .srcLayer0_empty_n(srcLayer0_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_11),
        .Q(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \layerEnableFlag_3_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layerEnableFlag_3_reg_137_reg[0]_1 ),
        .Q(\layerEnableFlag_3_reg_137_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[1]_i_4 
       (.I0(Q),
        .I1(\layerEnableFlag_3_reg_137_reg[0]_0 ),
        .I2(CO),
        .O(v_mix_420_to_422_false_2_U0_ap_ready));
  LUT6 #(
    .INIT(64'h00F80000F8F8F8F8)) 
    start_once_reg_i_1__0
       (.I0(v_mix_420_to_422_false_2_U0_ap_start),
        .I1(start_for_v_mix_422_to_444_false_3_U0_full_n),
        .I2(start_once_reg),
        .I3(CO),
        .I4(\layerEnableFlag_3_reg_137_reg[0]_0 ),
        .I5(Q),
        .O(start_once_reg_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT3 #(
    .INIT(8'h20)) 
    \y_07_fu_64[0]_i_2 
       (.I0(\layerEnableFlag_3_reg_137_reg[0]_0 ),
        .I1(CO),
        .I2(Q),
        .O(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_07_fu_64[0]_i_4 
       (.I0(y_07_fu_64_reg[0]),
        .O(\y_07_fu_64[0]_i_4_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[0]_i_3_n_16 ),
        .Q(y_07_fu_64_reg[0]),
        .R(y_07_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_07_fu_64_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\y_07_fu_64_reg[0]_i_3_n_9 ,\y_07_fu_64_reg[0]_i_3_n_10 ,\y_07_fu_64_reg[0]_i_3_n_11 ,\y_07_fu_64_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_07_fu_64_reg[0]_i_3_n_13 ,\y_07_fu_64_reg[0]_i_3_n_14 ,\y_07_fu_64_reg[0]_i_3_n_15 ,\y_07_fu_64_reg[0]_i_3_n_16 }),
        .S({y_07_fu_64_reg[3:1],\y_07_fu_64[0]_i_4_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[8]_i_1_n_14 ),
        .Q(y_07_fu_64_reg[10]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[8]_i_1_n_13 ),
        .Q(y_07_fu_64_reg[11]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[0]_i_3_n_15 ),
        .Q(y_07_fu_64_reg[1]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[0]_i_3_n_14 ),
        .Q(y_07_fu_64_reg[2]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[0]_i_3_n_13 ),
        .Q(y_07_fu_64_reg[3]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[4]_i_1_n_16 ),
        .Q(y_07_fu_64_reg[4]),
        .R(y_07_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_07_fu_64_reg[4]_i_1 
       (.CI(\y_07_fu_64_reg[0]_i_3_n_9 ),
        .CO({\y_07_fu_64_reg[4]_i_1_n_9 ,\y_07_fu_64_reg[4]_i_1_n_10 ,\y_07_fu_64_reg[4]_i_1_n_11 ,\y_07_fu_64_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_07_fu_64_reg[4]_i_1_n_13 ,\y_07_fu_64_reg[4]_i_1_n_14 ,\y_07_fu_64_reg[4]_i_1_n_15 ,\y_07_fu_64_reg[4]_i_1_n_16 }),
        .S(y_07_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[4]_i_1_n_15 ),
        .Q(y_07_fu_64_reg[5]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[4]_i_1_n_14 ),
        .Q(y_07_fu_64_reg[6]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[4]_i_1_n_13 ),
        .Q(y_07_fu_64_reg[7]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[8]_i_1_n_16 ),
        .Q(y_07_fu_64_reg[8]),
        .R(y_07_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_07_fu_64_reg[8]_i_1 
       (.CI(\y_07_fu_64_reg[4]_i_1_n_9 ),
        .CO({\NLW_y_07_fu_64_reg[8]_i_1_CO_UNCONNECTED [3],\y_07_fu_64_reg[8]_i_1_n_10 ,\y_07_fu_64_reg[8]_i_1_n_11 ,\y_07_fu_64_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_07_fu_64_reg[8]_i_1_n_13 ,\y_07_fu_64_reg[8]_i_1_n_14 ,\y_07_fu_64_reg[8]_i_1_n_15 ,\y_07_fu_64_reg[8]_i_1_n_16 }),
        .S(y_07_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[8]_i_1_n_15 ),
        .Q(y_07_fu_64_reg[9]),
        .R(y_07_fu_640));
endmodule

module main_design_v_mix_0_0_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2
   (D,
    full_n_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    E,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
    srcLayer0Yuv422_full_n,
    srcLayer0_empty_n,
    ap_rst_n,
    icmp_ln76_fu_78_p2_carry_i_1,
    Q,
    CO,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
    push,
    \mOutPtr_reg[0] );
  output [1:0]D;
  output full_n_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]E;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg;
  input srcLayer0Yuv422_full_n;
  input srcLayer0_empty_n;
  input ap_rst_n;
  input [11:0]icmp_ln76_fu_78_p2_carry_i_1;
  input [2:0]Q;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[1] ;
  input grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0;
  input push;
  input \mOutPtr_reg[0] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg;
  wire grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0;
  wire icmp_ln76_fu_78_p2;
  wire [11:0]icmp_ln76_fu_78_p2_carry_i_1;
  wire icmp_ln76_fu_78_p2_carry_n_10;
  wire icmp_ln76_fu_78_p2_carry_n_11;
  wire icmp_ln76_fu_78_p2_carry_n_12;
  wire \mOutPtr_reg[0] ;
  wire push;
  wire srcLayer0Yuv422_full_n;
  wire srcLayer0_empty_n;
  wire \x_05_fu_46_reg_n_9_[0] ;
  wire \x_05_fu_46_reg_n_9_[10] ;
  wire \x_05_fu_46_reg_n_9_[11] ;
  wire \x_05_fu_46_reg_n_9_[1] ;
  wire \x_05_fu_46_reg_n_9_[2] ;
  wire \x_05_fu_46_reg_n_9_[3] ;
  wire \x_05_fu_46_reg_n_9_[4] ;
  wire \x_05_fu_46_reg_n_9_[5] ;
  wire \x_05_fu_46_reg_n_9_[6] ;
  wire \x_05_fu_46_reg_n_9_[7] ;
  wire \x_05_fu_46_reg_n_9_[8] ;
  wire \x_05_fu_46_reg_n_9_[9] ;
  wire [11:0]x_25_fu_84_p2;
  wire x_25_fu_84_p2_carry__0_n_10;
  wire x_25_fu_84_p2_carry__0_n_11;
  wire x_25_fu_84_p2_carry__0_n_12;
  wire x_25_fu_84_p2_carry__0_n_9;
  wire x_25_fu_84_p2_carry__1_n_11;
  wire x_25_fu_84_p2_carry__1_n_12;
  wire x_25_fu_84_p2_carry_n_10;
  wire x_25_fu_84_p2_carry_n_11;
  wire x_25_fu_84_p2_carry_n_12;
  wire x_25_fu_84_p2_carry_n_9;
  wire [3:0]NLW_icmp_ln76_fu_78_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_25_fu_84_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_25_fu_84_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__15 
       (.I0(Q[2]),
        .I1(srcLayer0Yuv422_full_n),
        .I2(srcLayer0_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_72 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln76_fu_78_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_05_fu_46_reg_n_9_[11] ,\x_05_fu_46_reg_n_9_[10] ,\x_05_fu_46_reg_n_9_[9] ,\x_05_fu_46_reg_n_9_[8] ,\x_05_fu_46_reg_n_9_[7] ,\x_05_fu_46_reg_n_9_[6] ,\x_05_fu_46_reg_n_9_[5] ,\x_05_fu_46_reg_n_9_[4] ,\x_05_fu_46_reg_n_9_[3] ,\x_05_fu_46_reg_n_9_[2] ,\x_05_fu_46_reg_n_9_[1] ,\x_05_fu_46_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (Q),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_25_fu_84_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x(ap_sig_allocacmp_x),
        .full_n_reg(full_n_reg),
        .grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg),
        .grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0(grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0),
        .icmp_ln76_fu_78_p2_carry_i_1_0(icmp_ln76_fu_78_p2_carry_i_1),
        .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n),
        .srcLayer0_empty_n(srcLayer0_empty_n));
  CARRY4 icmp_ln76_fu_78_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln76_fu_78_p2,icmp_ln76_fu_78_p2_carry_n_10,icmp_ln76_fu_78_p2_carry_n_11,icmp_ln76_fu_78_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln76_fu_78_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer0_empty_n),
        .I2(srcLayer0Yuv422_full_n),
        .I3(Q[2]),
        .I4(push),
        .I5(\mOutPtr_reg[0] ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[0]),
        .Q(\x_05_fu_46_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[10]),
        .Q(\x_05_fu_46_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[11]),
        .Q(\x_05_fu_46_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[1]),
        .Q(\x_05_fu_46_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[2]),
        .Q(\x_05_fu_46_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[3]),
        .Q(\x_05_fu_46_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[4]),
        .Q(\x_05_fu_46_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[5]),
        .Q(\x_05_fu_46_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[6]),
        .Q(\x_05_fu_46_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[7]),
        .Q(\x_05_fu_46_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[8]),
        .Q(\x_05_fu_46_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_25_fu_84_p2[9]),
        .Q(\x_05_fu_46_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_25_fu_84_p2_carry
       (.CI(1'b0),
        .CO({x_25_fu_84_p2_carry_n_9,x_25_fu_84_p2_carry_n_10,x_25_fu_84_p2_carry_n_11,x_25_fu_84_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_25_fu_84_p2[4:1]),
        .S(ap_sig_allocacmp_x[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_25_fu_84_p2_carry__0
       (.CI(x_25_fu_84_p2_carry_n_9),
        .CO({x_25_fu_84_p2_carry__0_n_9,x_25_fu_84_p2_carry__0_n_10,x_25_fu_84_p2_carry__0_n_11,x_25_fu_84_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_25_fu_84_p2[8:5]),
        .S(ap_sig_allocacmp_x[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_25_fu_84_p2_carry__1
       (.CI(x_25_fu_84_p2_carry__0_n_9),
        .CO({NLW_x_25_fu_84_p2_carry__1_CO_UNCONNECTED[3:2],x_25_fu_84_p2_carry__1_n_11,x_25_fu_84_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_25_fu_84_p2_carry__1_O_UNCONNECTED[3],x_25_fu_84_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x[11:9]}));
endmodule

module main_design_v_mix_0_0_v_mix_420_to_422_false_6
   (\layerEnableFlag_reg_151_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    start_once_reg,
    CO,
    Q,
    v_mix_420_to_422_false_6_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    HwReg_layerEnableFlag_1_val_c17_dout,
    ap_clk,
    y_fu_640,
    ap_done_cache_reg,
    srcLayer1Yuv422_full_n,
    srcLayer1_empty_n,
    HwReg_layerEnableFlag_1_val_c16_full_n,
    HwReg_layerEnableFlag_1_val_c17_empty_n,
    HwReg_layerHeight_1_val_c31_full_n,
    HwReg_layerWidth_1_val_c23_full_n,
    \height_reg_155_reg[0]_0 ,
    ap_rst_n,
    v_mix_420_to_422_false_6_U0_ap_start,
    start_for_v_mix_422_to_444_false_7_U0_full_n,
    push,
    \mOutPtr_reg[0] ,
    D,
    \height_reg_155_reg[11]_0 );
  output \layerEnableFlag_reg_151_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg;
  output [0:0]CO;
  output [0:0]Q;
  output v_mix_420_to_422_false_6_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  input HwReg_layerEnableFlag_1_val_c17_dout;
  input ap_clk;
  input y_fu_640;
  input ap_done_cache_reg;
  input srcLayer1Yuv422_full_n;
  input srcLayer1_empty_n;
  input HwReg_layerEnableFlag_1_val_c16_full_n;
  input HwReg_layerEnableFlag_1_val_c17_empty_n;
  input HwReg_layerHeight_1_val_c31_full_n;
  input HwReg_layerWidth_1_val_c23_full_n;
  input \height_reg_155_reg[0]_0 ;
  input ap_rst_n;
  input v_mix_420_to_422_false_6_U0_ap_start;
  input start_for_v_mix_422_to_444_false_7_U0_full_n;
  input push;
  input \mOutPtr_reg[0] ;
  input [11:0]D;
  input [11:0]\height_reg_155_reg[11]_0 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_layerEnableFlag_1_val_c16_full_n;
  wire HwReg_layerEnableFlag_1_val_c17_dout;
  wire HwReg_layerEnableFlag_1_val_c17_empty_n;
  wire HwReg_layerHeight_1_val_c31_full_n;
  wire HwReg_layerWidth_1_val_c23_full_n;
  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_1__4_n_9 ;
  wire \ap_CS_fsm[2]_i_4__2_n_9 ;
  wire \ap_CS_fsm[2]_i_5__2_n_9 ;
  wire \ap_CS_fsm[2]_i_6__2_n_9 ;
  wire \ap_CS_fsm[2]_i_7__2_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  wire grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;
  wire grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_10;
  wire grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_11;
  wire grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_9;
  wire [11:0]height_reg_155;
  wire \height_reg_155_reg[0]_0 ;
  wire [11:0]\height_reg_155_reg[11]_0 ;
  wire \layerEnableFlag_reg_151_reg[0]_0 ;
  wire \mOutPtr_reg[0] ;
  wire push;
  wire srcLayer1Yuv422_full_n;
  wire srcLayer1_empty_n;
  wire start_for_v_mix_422_to_444_false_7_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__3_n_9;
  wire v_mix_420_to_422_false_6_U0_ap_ready;
  wire v_mix_420_to_422_false_6_U0_ap_start;
  wire [11:0]width_reg_160;
  wire y_fu_640;
  wire \y_fu_64[0]_i_4_n_9 ;
  wire [11:0]y_fu_64_reg;
  wire \y_fu_64_reg[0]_i_3_n_10 ;
  wire \y_fu_64_reg[0]_i_3_n_11 ;
  wire \y_fu_64_reg[0]_i_3_n_12 ;
  wire \y_fu_64_reg[0]_i_3_n_13 ;
  wire \y_fu_64_reg[0]_i_3_n_14 ;
  wire \y_fu_64_reg[0]_i_3_n_15 ;
  wire \y_fu_64_reg[0]_i_3_n_16 ;
  wire \y_fu_64_reg[0]_i_3_n_9 ;
  wire \y_fu_64_reg[4]_i_1_n_10 ;
  wire \y_fu_64_reg[4]_i_1_n_11 ;
  wire \y_fu_64_reg[4]_i_1_n_12 ;
  wire \y_fu_64_reg[4]_i_1_n_13 ;
  wire \y_fu_64_reg[4]_i_1_n_14 ;
  wire \y_fu_64_reg[4]_i_1_n_15 ;
  wire \y_fu_64_reg[4]_i_1_n_16 ;
  wire \y_fu_64_reg[4]_i_1_n_9 ;
  wire \y_fu_64_reg[8]_i_1_n_10 ;
  wire \y_fu_64_reg[8]_i_1_n_11 ;
  wire \y_fu_64_reg[8]_i_1_n_12 ;
  wire \y_fu_64_reg[8]_i_1_n_13 ;
  wire \y_fu_64_reg[8]_i_1_n_14 ;
  wire \y_fu_64_reg[8]_i_1_n_15 ;
  wire \y_fu_64_reg[8]_i_1_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_64_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT5 #(
    .INIT(32'hFFDD0F00)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\layerEnableFlag_reg_151_reg[0]_0 ),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .I4(Q),
        .O(\ap_CS_fsm[0]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(y_fu_64_reg[9]),
        .I1(height_reg_155[9]),
        .I2(height_reg_155[11]),
        .I3(y_fu_64_reg[11]),
        .I4(height_reg_155[10]),
        .I5(y_fu_64_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__2_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(y_fu_64_reg[6]),
        .I1(height_reg_155[6]),
        .I2(height_reg_155[8]),
        .I3(y_fu_64_reg[8]),
        .I4(height_reg_155[7]),
        .I5(y_fu_64_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__2_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__2 
       (.I0(y_fu_64_reg[3]),
        .I1(height_reg_155[3]),
        .I2(height_reg_155[5]),
        .I3(y_fu_64_reg[5]),
        .I4(height_reg_155[4]),
        .I5(y_fu_64_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__2_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__2 
       (.I0(y_fu_64_reg[0]),
        .I1(height_reg_155[0]),
        .I2(height_reg_155[2]),
        .I3(y_fu_64_reg[2]),
        .I4(height_reg_155[1]),
        .I5(y_fu_64_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__2_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_10),
        .Q(Q),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__2_n_10 ,\ap_CS_fsm_reg[2]_i_2__2_n_11 ,\ap_CS_fsm_reg[2]_i_2__2_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__2_n_9 ,\ap_CS_fsm[2]_i_5__2_n_9 ,\ap_CS_fsm[2]_i_6__2_n_9 ,\ap_CS_fsm[2]_i_7__2_n_9 }));
  main_design_v_mix_0_0_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110
       (.CO(CO),
        .D({grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_9,grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_10}),
        .E(\ap_CS_fsm_reg[0]_0 ),
        .Q(width_reg_160),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\layerEnableFlag_reg_151_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_11),
        .full_n_reg_0(E),
        .grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state3,Q,\ap_CS_fsm_reg_n_9_[0] }),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .push(push),
        .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_11),
        .Q(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [0]),
        .Q(height_reg_155[0]),
        .R(1'b0));
  FDRE \height_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [10]),
        .Q(height_reg_155[10]),
        .R(1'b0));
  FDRE \height_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [11]),
        .Q(height_reg_155[11]),
        .R(1'b0));
  FDRE \height_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [1]),
        .Q(height_reg_155[1]),
        .R(1'b0));
  FDRE \height_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [2]),
        .Q(height_reg_155[2]),
        .R(1'b0));
  FDRE \height_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [3]),
        .Q(height_reg_155[3]),
        .R(1'b0));
  FDRE \height_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [4]),
        .Q(height_reg_155[4]),
        .R(1'b0));
  FDRE \height_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [5]),
        .Q(height_reg_155[5]),
        .R(1'b0));
  FDRE \height_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [6]),
        .Q(height_reg_155[6]),
        .R(1'b0));
  FDRE \height_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [7]),
        .Q(height_reg_155[7]),
        .R(1'b0));
  FDRE \height_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [8]),
        .Q(height_reg_155[8]),
        .R(1'b0));
  FDRE \height_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [9]),
        .Q(height_reg_155[9]),
        .R(1'b0));
  FDRE \layerEnableFlag_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(HwReg_layerEnableFlag_1_val_c17_dout),
        .Q(\layerEnableFlag_reg_151_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[1]_i_4__0 
       (.I0(Q),
        .I1(\layerEnableFlag_reg_151_reg[0]_0 ),
        .I2(CO),
        .O(v_mix_420_to_422_false_6_U0_ap_ready));
  LUT6 #(
    .INIT(64'h00F80000F8F8F8F8)) 
    start_once_reg_i_1__3
       (.I0(v_mix_420_to_422_false_6_U0_ap_start),
        .I1(start_for_v_mix_422_to_444_false_7_U0_full_n),
        .I2(start_once_reg),
        .I3(CO),
        .I4(\layerEnableFlag_reg_151_reg[0]_0 ),
        .I5(Q),
        .O(start_once_reg_i_1__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \width_reg_160[11]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(HwReg_layerEnableFlag_1_val_c16_full_n),
        .I2(HwReg_layerEnableFlag_1_val_c17_empty_n),
        .I3(HwReg_layerHeight_1_val_c31_full_n),
        .I4(HwReg_layerWidth_1_val_c23_full_n),
        .I5(\height_reg_155_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \y_fu_64[0]_i_2 
       (.I0(Q),
        .I1(CO),
        .I2(\layerEnableFlag_reg_151_reg[0]_0 ),
        .O(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_4 
       (.I0(y_fu_64_reg[0]),
        .O(\y_fu_64[0]_i_4_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3_n_16 ),
        .Q(y_fu_64_reg[0]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\y_fu_64_reg[0]_i_3_n_9 ,\y_fu_64_reg[0]_i_3_n_10 ,\y_fu_64_reg[0]_i_3_n_11 ,\y_fu_64_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_64_reg[0]_i_3_n_13 ,\y_fu_64_reg[0]_i_3_n_14 ,\y_fu_64_reg[0]_i_3_n_15 ,\y_fu_64_reg[0]_i_3_n_16 }),
        .S({y_fu_64_reg[3:1],\y_fu_64[0]_i_4_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1_n_14 ),
        .Q(y_fu_64_reg[10]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1_n_13 ),
        .Q(y_fu_64_reg[11]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3_n_15 ),
        .Q(y_fu_64_reg[1]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3_n_14 ),
        .Q(y_fu_64_reg[2]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3_n_13 ),
        .Q(y_fu_64_reg[3]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1_n_16 ),
        .Q(y_fu_64_reg[4]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[4]_i_1 
       (.CI(\y_fu_64_reg[0]_i_3_n_9 ),
        .CO({\y_fu_64_reg[4]_i_1_n_9 ,\y_fu_64_reg[4]_i_1_n_10 ,\y_fu_64_reg[4]_i_1_n_11 ,\y_fu_64_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[4]_i_1_n_13 ,\y_fu_64_reg[4]_i_1_n_14 ,\y_fu_64_reg[4]_i_1_n_15 ,\y_fu_64_reg[4]_i_1_n_16 }),
        .S(y_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1_n_15 ),
        .Q(y_fu_64_reg[5]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1_n_14 ),
        .Q(y_fu_64_reg[6]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1_n_13 ),
        .Q(y_fu_64_reg[7]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1_n_16 ),
        .Q(y_fu_64_reg[8]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[8]_i_1 
       (.CI(\y_fu_64_reg[4]_i_1_n_9 ),
        .CO({\NLW_y_fu_64_reg[8]_i_1_CO_UNCONNECTED [3],\y_fu_64_reg[8]_i_1_n_10 ,\y_fu_64_reg[8]_i_1_n_11 ,\y_fu_64_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[8]_i_1_n_13 ,\y_fu_64_reg[8]_i_1_n_14 ,\y_fu_64_reg[8]_i_1_n_15 ,\y_fu_64_reg[8]_i_1_n_16 }),
        .S(y_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1_n_15 ),
        .Q(y_fu_64_reg[9]),
        .R(y_fu_640));
endmodule

module main_design_v_mix_0_0_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2
   (D,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    full_n_reg_0,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
    srcLayer1Yuv422_full_n,
    srcLayer1_empty_n,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
    push,
    \mOutPtr_reg[0]_0 );
  output [1:0]D;
  output full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]full_n_reg_0;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  input srcLayer1Yuv422_full_n;
  input srcLayer1_empty_n;
  input ap_rst_n;
  input [11:0]Q;
  input [2:0]\mOutPtr_reg[0] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]E;
  input grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;
  input push;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_23;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  wire grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;
  wire icmp_ln76_fu_72_p2;
  wire icmp_ln76_fu_72_p2_carry_n_10;
  wire icmp_ln76_fu_72_p2_carry_n_11;
  wire icmp_ln76_fu_72_p2_carry_n_12;
  wire [2:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire push;
  wire srcLayer1Yuv422_full_n;
  wire srcLayer1_empty_n;
  wire [11:0]x_24_fu_78_p2;
  wire x_24_fu_78_p2_carry__0_n_10;
  wire x_24_fu_78_p2_carry__0_n_11;
  wire x_24_fu_78_p2_carry__0_n_12;
  wire x_24_fu_78_p2_carry__0_n_9;
  wire x_24_fu_78_p2_carry__1_n_11;
  wire x_24_fu_78_p2_carry__1_n_12;
  wire x_24_fu_78_p2_carry_n_10;
  wire x_24_fu_78_p2_carry_n_11;
  wire x_24_fu_78_p2_carry_n_12;
  wire x_24_fu_78_p2_carry_n_9;
  wire \x_fu_40_reg_n_9_[0] ;
  wire \x_fu_40_reg_n_9_[10] ;
  wire \x_fu_40_reg_n_9_[11] ;
  wire \x_fu_40_reg_n_9_[1] ;
  wire \x_fu_40_reg_n_9_[2] ;
  wire \x_fu_40_reg_n_9_[3] ;
  wire \x_fu_40_reg_n_9_[4] ;
  wire \x_fu_40_reg_n_9_[5] ;
  wire \x_fu_40_reg_n_9_[6] ;
  wire \x_fu_40_reg_n_9_[7] ;
  wire \x_fu_40_reg_n_9_[8] ;
  wire \x_fu_40_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln76_fu_72_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_24_fu_78_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_24_fu_78_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__16 
       (.I0(srcLayer1Yuv422_full_n),
        .I1(srcLayer1_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\mOutPtr_reg[0] [2]),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_71 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln76_fu_72_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_fu_40_reg_n_9_[11] ,\x_fu_40_reg_n_9_[10] ,\x_fu_40_reg_n_9_[9] ,\x_fu_40_reg_n_9_[8] ,\x_fu_40_reg_n_9_[7] ,\x_fu_40_reg_n_9_[6] ,\x_fu_40_reg_n_9_[5] ,\x_fu_40_reg_n_9_[4] ,\x_fu_40_reg_n_9_[3] ,\x_fu_40_reg_n_9_[2] ,\x_fu_40_reg_n_9_[1] ,\x_fu_40_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (\mOutPtr_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (E),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_24_fu_78_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x_23(ap_sig_allocacmp_x_23),
        .full_n_reg(full_n_reg),
        .grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0(grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .icmp_ln76_fu_72_p2_carry_i_1_0(Q),
        .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n));
  CARRY4 icmp_ln76_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln76_fu_72_p2,icmp_ln76_fu_72_p2_carry_n_10,icmp_ln76_fu_72_p2_carry_n_11,icmp_ln76_fu_72_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln76_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer1_empty_n),
        .I3(srcLayer1Yuv422_full_n),
        .I4(push),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_24_fu_78_p2_carry
       (.CI(1'b0),
        .CO({x_24_fu_78_p2_carry_n_9,x_24_fu_78_p2_carry_n_10,x_24_fu_78_p2_carry_n_11,x_24_fu_78_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x_23[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_24_fu_78_p2[4:1]),
        .S(ap_sig_allocacmp_x_23[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_24_fu_78_p2_carry__0
       (.CI(x_24_fu_78_p2_carry_n_9),
        .CO({x_24_fu_78_p2_carry__0_n_9,x_24_fu_78_p2_carry__0_n_10,x_24_fu_78_p2_carry__0_n_11,x_24_fu_78_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_24_fu_78_p2[8:5]),
        .S(ap_sig_allocacmp_x_23[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_24_fu_78_p2_carry__1
       (.CI(x_24_fu_78_p2_carry__0_n_9),
        .CO({NLW_x_24_fu_78_p2_carry__1_CO_UNCONNECTED[3:2],x_24_fu_78_p2_carry__1_n_11,x_24_fu_78_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_24_fu_78_p2_carry__1_O_UNCONNECTED[3],x_24_fu_78_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x_23[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[10]),
        .Q(\x_fu_40_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[11]),
        .Q(\x_fu_40_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_24_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module main_design_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2
   (D,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    full_n_reg_0,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
    srcLayer2Yuv422_full_n,
    srcLayer2_empty_n,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
    push,
    \mOutPtr_reg[0]_0 );
  output [1:0]D;
  output full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]full_n_reg_0;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  input srcLayer2Yuv422_full_n;
  input srcLayer2_empty_n;
  input ap_rst_n;
  input [11:0]Q;
  input [2:0]\mOutPtr_reg[0] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]E;
  input grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;
  input push;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_21;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;
  wire icmp_ln76_fu_72_p2;
  wire icmp_ln76_fu_72_p2_carry_n_10;
  wire icmp_ln76_fu_72_p2_carry_n_11;
  wire icmp_ln76_fu_72_p2_carry_n_12;
  wire [2:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire push;
  wire srcLayer2Yuv422_full_n;
  wire srcLayer2_empty_n;
  wire [11:0]x_22_fu_78_p2;
  wire x_22_fu_78_p2_carry__0_n_10;
  wire x_22_fu_78_p2_carry__0_n_11;
  wire x_22_fu_78_p2_carry__0_n_12;
  wire x_22_fu_78_p2_carry__0_n_9;
  wire x_22_fu_78_p2_carry__1_n_11;
  wire x_22_fu_78_p2_carry__1_n_12;
  wire x_22_fu_78_p2_carry_n_10;
  wire x_22_fu_78_p2_carry_n_11;
  wire x_22_fu_78_p2_carry_n_12;
  wire x_22_fu_78_p2_carry_n_9;
  wire \x_fu_40_reg_n_9_[0] ;
  wire \x_fu_40_reg_n_9_[10] ;
  wire \x_fu_40_reg_n_9_[11] ;
  wire \x_fu_40_reg_n_9_[1] ;
  wire \x_fu_40_reg_n_9_[2] ;
  wire \x_fu_40_reg_n_9_[3] ;
  wire \x_fu_40_reg_n_9_[4] ;
  wire \x_fu_40_reg_n_9_[5] ;
  wire \x_fu_40_reg_n_9_[6] ;
  wire \x_fu_40_reg_n_9_[7] ;
  wire \x_fu_40_reg_n_9_[8] ;
  wire \x_fu_40_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln76_fu_72_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_22_fu_78_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_22_fu_78_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__17 
       (.I0(srcLayer2Yuv422_full_n),
        .I1(srcLayer2_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\mOutPtr_reg[0] [2]),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_70 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln76_fu_72_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_fu_40_reg_n_9_[11] ,\x_fu_40_reg_n_9_[10] ,\x_fu_40_reg_n_9_[9] ,\x_fu_40_reg_n_9_[8] ,\x_fu_40_reg_n_9_[7] ,\x_fu_40_reg_n_9_[6] ,\x_fu_40_reg_n_9_[5] ,\x_fu_40_reg_n_9_[4] ,\x_fu_40_reg_n_9_[3] ,\x_fu_40_reg_n_9_[2] ,\x_fu_40_reg_n_9_[1] ,\x_fu_40_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (\mOutPtr_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (E),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_22_fu_78_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x_21(ap_sig_allocacmp_x_21),
        .full_n_reg(full_n_reg),
        .grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .icmp_ln76_fu_72_p2_carry_i_1__0_0(Q),
        .srcLayer2Yuv422_full_n(srcLayer2Yuv422_full_n),
        .srcLayer2_empty_n(srcLayer2_empty_n));
  CARRY4 icmp_ln76_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln76_fu_72_p2,icmp_ln76_fu_72_p2_carry_n_10,icmp_ln76_fu_72_p2_carry_n_11,icmp_ln76_fu_72_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln76_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__19 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer2_empty_n),
        .I3(srcLayer2Yuv422_full_n),
        .I4(push),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_22_fu_78_p2_carry
       (.CI(1'b0),
        .CO({x_22_fu_78_p2_carry_n_9,x_22_fu_78_p2_carry_n_10,x_22_fu_78_p2_carry_n_11,x_22_fu_78_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x_21[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_22_fu_78_p2[4:1]),
        .S(ap_sig_allocacmp_x_21[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_22_fu_78_p2_carry__0
       (.CI(x_22_fu_78_p2_carry_n_9),
        .CO({x_22_fu_78_p2_carry__0_n_9,x_22_fu_78_p2_carry__0_n_10,x_22_fu_78_p2_carry__0_n_11,x_22_fu_78_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_22_fu_78_p2[8:5]),
        .S(ap_sig_allocacmp_x_21[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_22_fu_78_p2_carry__1
       (.CI(x_22_fu_78_p2_carry__0_n_9),
        .CO({NLW_x_22_fu_78_p2_carry__1_CO_UNCONNECTED[3:2],x_22_fu_78_p2_carry__1_n_11,x_22_fu_78_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_22_fu_78_p2_carry__1_O_UNCONNECTED[3],x_22_fu_78_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x_21[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[10]),
        .Q(\x_fu_40_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[11]),
        .Q(\x_fu_40_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_22_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module main_design_v_mix_0_0_v_mix_420_to_422_false_s
   (\ap_CS_fsm_reg[0]_0 ,
    start_once_reg,
    v_mix_420_to_422_false_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    HwReg_layerEnableFlag_2_val_c20_dout,
    ap_clk,
    y_fu_640,
    ap_done_cache_reg,
    srcLayer2Yuv422_full_n,
    srcLayer2_empty_n,
    HwReg_layerEnableFlag_2_val_c19_full_n,
    HwReg_layerEnableFlag_2_val_c20_empty_n,
    HwReg_layerHeight_2_val_c35_full_n,
    HwReg_layerWidth_2_val_c27_full_n,
    \height_reg_155_reg[0]_0 ,
    ap_rst_n,
    v_mix_420_to_422_false_U0_ap_start,
    start_for_v_mix_422_to_444_false_U0_full_n,
    push,
    \mOutPtr_reg[0] ,
    D,
    \height_reg_155_reg[11]_0 );
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg;
  output v_mix_420_to_422_false_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  input HwReg_layerEnableFlag_2_val_c20_dout;
  input ap_clk;
  input y_fu_640;
  input ap_done_cache_reg;
  input srcLayer2Yuv422_full_n;
  input srcLayer2_empty_n;
  input HwReg_layerEnableFlag_2_val_c19_full_n;
  input HwReg_layerEnableFlag_2_val_c20_empty_n;
  input HwReg_layerHeight_2_val_c35_full_n;
  input HwReg_layerWidth_2_val_c27_full_n;
  input \height_reg_155_reg[0]_0 ;
  input ap_rst_n;
  input v_mix_420_to_422_false_U0_ap_start;
  input start_for_v_mix_422_to_444_false_U0_full_n;
  input push;
  input \mOutPtr_reg[0] ;
  input [11:0]D;
  input [11:0]\height_reg_155_reg[11]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_layerEnableFlag_2_val_c19_full_n;
  wire HwReg_layerEnableFlag_2_val_c20_dout;
  wire HwReg_layerEnableFlag_2_val_c20_empty_n;
  wire HwReg_layerHeight_2_val_c35_full_n;
  wire HwReg_layerWidth_2_val_c27_full_n;
  wire \ap_CS_fsm[0]_i_1__10_n_9 ;
  wire \ap_CS_fsm[2]_i_4__6_n_9 ;
  wire \ap_CS_fsm[2]_i_5__6_n_9 ;
  wire \ap_CS_fsm[2]_i_6__6_n_9 ;
  wire \ap_CS_fsm[2]_i_7__6_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_10;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_11;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_9;
  wire [11:0]height_reg_155;
  wire \height_reg_155_reg[0]_0 ;
  wire [11:0]\height_reg_155_reg[11]_0 ;
  wire icmp_ln74_fu_135_p2;
  wire \layerEnableFlag_reg_151_reg_n_9_[0] ;
  wire \mOutPtr_reg[0] ;
  wire push;
  wire srcLayer2Yuv422_full_n;
  wire srcLayer2_empty_n;
  wire start_for_v_mix_422_to_444_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__7_n_9;
  wire v_mix_420_to_422_false_U0_ap_ready;
  wire v_mix_420_to_422_false_U0_ap_start;
  wire [11:0]width_reg_160;
  wire y_fu_640;
  wire \y_fu_64[0]_i_4__2_n_9 ;
  wire [11:0]y_fu_64_reg;
  wire \y_fu_64_reg[0]_i_3__2_n_10 ;
  wire \y_fu_64_reg[0]_i_3__2_n_11 ;
  wire \y_fu_64_reg[0]_i_3__2_n_12 ;
  wire \y_fu_64_reg[0]_i_3__2_n_13 ;
  wire \y_fu_64_reg[0]_i_3__2_n_14 ;
  wire \y_fu_64_reg[0]_i_3__2_n_15 ;
  wire \y_fu_64_reg[0]_i_3__2_n_16 ;
  wire \y_fu_64_reg[0]_i_3__2_n_9 ;
  wire \y_fu_64_reg[4]_i_1__2_n_10 ;
  wire \y_fu_64_reg[4]_i_1__2_n_11 ;
  wire \y_fu_64_reg[4]_i_1__2_n_12 ;
  wire \y_fu_64_reg[4]_i_1__2_n_13 ;
  wire \y_fu_64_reg[4]_i_1__2_n_14 ;
  wire \y_fu_64_reg[4]_i_1__2_n_15 ;
  wire \y_fu_64_reg[4]_i_1__2_n_16 ;
  wire \y_fu_64_reg[4]_i_1__2_n_9 ;
  wire \y_fu_64_reg[8]_i_1__2_n_10 ;
  wire \y_fu_64_reg[8]_i_1__2_n_11 ;
  wire \y_fu_64_reg[8]_i_1__2_n_12 ;
  wire \y_fu_64_reg[8]_i_1__2_n_13 ;
  wire \y_fu_64_reg[8]_i_1__2_n_14 ;
  wire \y_fu_64_reg[8]_i_1__2_n_15 ;
  wire \y_fu_64_reg[8]_i_1__2_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_64_reg[8]_i_1__2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT5 #(
    .INIT(32'hFFDD0F00)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I1(icmp_ln74_fu_135_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__10_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__6 
       (.I0(y_fu_64_reg[9]),
        .I1(height_reg_155[9]),
        .I2(height_reg_155[11]),
        .I3(y_fu_64_reg[11]),
        .I4(height_reg_155[10]),
        .I5(y_fu_64_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__6_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__6 
       (.I0(y_fu_64_reg[6]),
        .I1(height_reg_155[6]),
        .I2(height_reg_155[8]),
        .I3(y_fu_64_reg[8]),
        .I4(height_reg_155[7]),
        .I5(y_fu_64_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__6_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__6 
       (.I0(y_fu_64_reg[3]),
        .I1(height_reg_155[3]),
        .I2(height_reg_155[5]),
        .I3(y_fu_64_reg[5]),
        .I4(height_reg_155[4]),
        .I5(y_fu_64_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__6_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__6 
       (.I0(y_fu_64_reg[0]),
        .I1(height_reg_155[0]),
        .I2(height_reg_155[2]),
        .I3(y_fu_64_reg[2]),
        .I4(height_reg_155[1]),
        .I5(y_fu_64_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__6_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__10_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_10),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__6 
       (.CI(1'b0),
        .CO({icmp_ln74_fu_135_p2,\ap_CS_fsm_reg[2]_i_2__6_n_10 ,\ap_CS_fsm_reg[2]_i_2__6_n_11 ,\ap_CS_fsm_reg[2]_i_2__6_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__6_n_9 ,\ap_CS_fsm[2]_i_5__6_n_9 ,\ap_CS_fsm[2]_i_6__6_n_9 ,\ap_CS_fsm[2]_i_7__6_n_9 }));
  main_design_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110
       (.CO(icmp_ln74_fu_135_p2),
        .D({grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_9,grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_10}),
        .E(\ap_CS_fsm_reg[0]_0 ),
        .Q(width_reg_160),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_11),
        .full_n_reg_0(E),
        .grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .push(push),
        .srcLayer2Yuv422_full_n(srcLayer2Yuv422_full_n),
        .srcLayer2_empty_n(srcLayer2_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_11),
        .Q(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [0]),
        .Q(height_reg_155[0]),
        .R(1'b0));
  FDRE \height_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [10]),
        .Q(height_reg_155[10]),
        .R(1'b0));
  FDRE \height_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [11]),
        .Q(height_reg_155[11]),
        .R(1'b0));
  FDRE \height_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [1]),
        .Q(height_reg_155[1]),
        .R(1'b0));
  FDRE \height_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [2]),
        .Q(height_reg_155[2]),
        .R(1'b0));
  FDRE \height_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [3]),
        .Q(height_reg_155[3]),
        .R(1'b0));
  FDRE \height_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [4]),
        .Q(height_reg_155[4]),
        .R(1'b0));
  FDRE \height_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [5]),
        .Q(height_reg_155[5]),
        .R(1'b0));
  FDRE \height_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [6]),
        .Q(height_reg_155[6]),
        .R(1'b0));
  FDRE \height_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [7]),
        .Q(height_reg_155[7]),
        .R(1'b0));
  FDRE \height_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [8]),
        .Q(height_reg_155[8]),
        .R(1'b0));
  FDRE \height_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [9]),
        .Q(height_reg_155[9]),
        .R(1'b0));
  FDRE \layerEnableFlag_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(HwReg_layerEnableFlag_2_val_c20_dout),
        .Q(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[0]_i_2__5 
       (.I0(ap_CS_fsm_state2),
        .I1(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I2(icmp_ln74_fu_135_p2),
        .O(v_mix_420_to_422_false_U0_ap_ready));
  LUT6 #(
    .INIT(64'h00F80000F8F8F8F8)) 
    start_once_reg_i_1__7
       (.I0(v_mix_420_to_422_false_U0_ap_start),
        .I1(start_for_v_mix_422_to_444_false_U0_full_n),
        .I2(start_once_reg),
        .I3(icmp_ln74_fu_135_p2),
        .I4(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I5(ap_CS_fsm_state2),
        .O(start_once_reg_i_1__7_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__7_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \width_reg_160[11]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(HwReg_layerEnableFlag_2_val_c19_full_n),
        .I2(HwReg_layerEnableFlag_2_val_c20_empty_n),
        .I3(HwReg_layerHeight_2_val_c35_full_n),
        .I4(HwReg_layerWidth_2_val_c27_full_n),
        .I5(\height_reg_155_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \y_fu_64[0]_i_2__2 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln74_fu_135_p2),
        .I2(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .O(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_4__2 
       (.I0(y_fu_64_reg[0]),
        .O(\y_fu_64[0]_i_4__2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__2_n_16 ),
        .Q(y_fu_64_reg[0]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\y_fu_64_reg[0]_i_3__2_n_9 ,\y_fu_64_reg[0]_i_3__2_n_10 ,\y_fu_64_reg[0]_i_3__2_n_11 ,\y_fu_64_reg[0]_i_3__2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_64_reg[0]_i_3__2_n_13 ,\y_fu_64_reg[0]_i_3__2_n_14 ,\y_fu_64_reg[0]_i_3__2_n_15 ,\y_fu_64_reg[0]_i_3__2_n_16 }),
        .S({y_fu_64_reg[3:1],\y_fu_64[0]_i_4__2_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__2_n_14 ),
        .Q(y_fu_64_reg[10]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__2_n_13 ),
        .Q(y_fu_64_reg[11]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__2_n_15 ),
        .Q(y_fu_64_reg[1]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__2_n_14 ),
        .Q(y_fu_64_reg[2]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__2_n_13 ),
        .Q(y_fu_64_reg[3]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__2_n_16 ),
        .Q(y_fu_64_reg[4]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[4]_i_1__2 
       (.CI(\y_fu_64_reg[0]_i_3__2_n_9 ),
        .CO({\y_fu_64_reg[4]_i_1__2_n_9 ,\y_fu_64_reg[4]_i_1__2_n_10 ,\y_fu_64_reg[4]_i_1__2_n_11 ,\y_fu_64_reg[4]_i_1__2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[4]_i_1__2_n_13 ,\y_fu_64_reg[4]_i_1__2_n_14 ,\y_fu_64_reg[4]_i_1__2_n_15 ,\y_fu_64_reg[4]_i_1__2_n_16 }),
        .S(y_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__2_n_15 ),
        .Q(y_fu_64_reg[5]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__2_n_14 ),
        .Q(y_fu_64_reg[6]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__2_n_13 ),
        .Q(y_fu_64_reg[7]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__2_n_16 ),
        .Q(y_fu_64_reg[8]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[8]_i_1__2 
       (.CI(\y_fu_64_reg[4]_i_1__2_n_9 ),
        .CO({\NLW_y_fu_64_reg[8]_i_1__2_CO_UNCONNECTED [3],\y_fu_64_reg[8]_i_1__2_n_10 ,\y_fu_64_reg[8]_i_1__2_n_11 ,\y_fu_64_reg[8]_i_1__2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[8]_i_1__2_n_13 ,\y_fu_64_reg[8]_i_1__2_n_14 ,\y_fu_64_reg[8]_i_1__2_n_15 ,\y_fu_64_reg[8]_i_1__2_n_16 }),
        .S(y_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__2_n_15 ),
        .Q(y_fu_64_reg[9]),
        .R(y_fu_640));
endmodule

module main_design_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2
   (\ap_CS_fsm_reg[2] ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    D,
    full_n_reg,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
    out420_full_n,
    out422_empty_n,
    Q,
    push_1,
    \mOutPtr_reg[0] ,
    ap_rst_n,
    icmp_ln508_fu_78_p2_carry_i_1,
    CO,
    v_mix_422_to_420_false_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    \ap_CS_fsm_reg[1] ,
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0);
  output \ap_CS_fsm_reg[2] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output [1:0]D;
  output full_n_reg;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg;
  input out420_full_n;
  input out422_empty_n;
  input [2:0]Q;
  input push_1;
  input \mOutPtr_reg[0] ;
  input ap_rst_n;
  input [11:0]icmp_ln508_fu_78_p2_carry_i_1;
  input [0:0]CO;
  input v_mix_422_to_420_false_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input \ap_CS_fsm_reg[1] ;
  input grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0;
  wire icmp_ln508_fu_78_p2;
  wire [11:0]icmp_ln508_fu_78_p2_carry_i_1;
  wire icmp_ln508_fu_78_p2_carry_n_10;
  wire icmp_ln508_fu_78_p2_carry_n_11;
  wire icmp_ln508_fu_78_p2_carry_n_12;
  wire \mOutPtr_reg[0] ;
  wire out420_full_n;
  wire out422_empty_n;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_1;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire v_mix_422_to_420_false_U0_ap_start;
  wire \x_05_fu_46_reg_n_9_[0] ;
  wire \x_05_fu_46_reg_n_9_[10] ;
  wire \x_05_fu_46_reg_n_9_[11] ;
  wire \x_05_fu_46_reg_n_9_[1] ;
  wire \x_05_fu_46_reg_n_9_[2] ;
  wire \x_05_fu_46_reg_n_9_[3] ;
  wire \x_05_fu_46_reg_n_9_[4] ;
  wire \x_05_fu_46_reg_n_9_[5] ;
  wire \x_05_fu_46_reg_n_9_[6] ;
  wire \x_05_fu_46_reg_n_9_[7] ;
  wire \x_05_fu_46_reg_n_9_[8] ;
  wire \x_05_fu_46_reg_n_9_[9] ;
  wire [11:0]x_20_fu_84_p2;
  wire x_20_fu_84_p2_carry__0_n_10;
  wire x_20_fu_84_p2_carry__0_n_11;
  wire x_20_fu_84_p2_carry__0_n_12;
  wire x_20_fu_84_p2_carry__0_n_9;
  wire x_20_fu_84_p2_carry__1_n_11;
  wire x_20_fu_84_p2_carry__1_n_12;
  wire x_20_fu_84_p2_carry_n_10;
  wire x_20_fu_84_p2_carry_n_11;
  wire x_20_fu_84_p2_carry_n_12;
  wire x_20_fu_84_p2_carry_n_9;
  wire [3:0]NLW_icmp_ln508_fu_78_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_20_fu_84_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_20_fu_84_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__14 
       (.I0(out420_full_n),
        .I1(out422_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__34 
       (.I0(out420_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(push_1),
        .I4(out422_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_69 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln508_fu_78_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_05_fu_46_reg_n_9_[11] ,\x_05_fu_46_reg_n_9_[10] ,\x_05_fu_46_reg_n_9_[9] ,\x_05_fu_46_reg_n_9_[8] ,\x_05_fu_46_reg_n_9_[7] ,\x_05_fu_46_reg_n_9_[6] ,\x_05_fu_46_reg_n_9_[5] ,\x_05_fu_46_reg_n_9_[4] ,\x_05_fu_46_reg_n_9_[3] ,\x_05_fu_46_reg_n_9_[2] ,\x_05_fu_46_reg_n_9_[1] ,\x_05_fu_46_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (Q),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_20_fu_84_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x(ap_sig_allocacmp_x),
        .full_n_reg(full_n_reg),
        .grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .icmp_ln508_fu_78_p2_carry_i_1_0(icmp_ln508_fu_78_p2_carry_i_1),
        .out420_full_n(out420_full_n),
        .out422_empty_n(out422_empty_n),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start));
  CARRY4 icmp_ln508_fu_78_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln508_fu_78_p2,icmp_ln508_fu_78_p2_carry_n_10,icmp_ln508_fu_78_p2_carry_n_11,icmp_ln508_fu_78_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln508_fu_78_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__34 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(out422_empty_n),
        .I3(out420_full_n),
        .I4(push_1),
        .I5(\mOutPtr_reg[0] ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__13 
       (.I0(push_1),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out422_empty_n),
        .I4(out420_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__13 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(out422_empty_n),
        .I3(out420_full_n),
        .I4(push_1),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[0]),
        .Q(\x_05_fu_46_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[10]),
        .Q(\x_05_fu_46_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[11]),
        .Q(\x_05_fu_46_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[1]),
        .Q(\x_05_fu_46_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[2]),
        .Q(\x_05_fu_46_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[3]),
        .Q(\x_05_fu_46_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[4]),
        .Q(\x_05_fu_46_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[5]),
        .Q(\x_05_fu_46_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[6]),
        .Q(\x_05_fu_46_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[7]),
        .Q(\x_05_fu_46_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[8]),
        .Q(\x_05_fu_46_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_20_fu_84_p2[9]),
        .Q(\x_05_fu_46_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_20_fu_84_p2_carry
       (.CI(1'b0),
        .CO({x_20_fu_84_p2_carry_n_9,x_20_fu_84_p2_carry_n_10,x_20_fu_84_p2_carry_n_11,x_20_fu_84_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_20_fu_84_p2[4:1]),
        .S(ap_sig_allocacmp_x[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_20_fu_84_p2_carry__0
       (.CI(x_20_fu_84_p2_carry_n_9),
        .CO({x_20_fu_84_p2_carry__0_n_9,x_20_fu_84_p2_carry__0_n_10,x_20_fu_84_p2_carry__0_n_11,x_20_fu_84_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_20_fu_84_p2[8:5]),
        .S(ap_sig_allocacmp_x[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_20_fu_84_p2_carry__1
       (.CI(x_20_fu_84_p2_carry__0_n_9),
        .CO({NLW_x_20_fu_84_p2_carry__1_CO_UNCONNECTED[3:2],x_20_fu_84_p2_carry__1_n_11,x_20_fu_84_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_20_fu_84_p2_carry__1_O_UNCONNECTED[3],x_20_fu_84_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x[11:9]}));
endmodule

module main_design_v_mix_0_0_v_mix_422_to_420_false_s
   (start_once_reg,
    \ap_CS_fsm_reg[2]_0 ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    p_6_in_0,
    CO,
    Q,
    v_mix_422_to_420_false_U0_ap_ready,
    out420_full_n,
    out422_empty_n,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    v_mix_422_to_420_false_U0_ap_start,
    push_1,
    \mOutPtr_reg[0] ,
    start_for_v_mix_422_to_420_false_U0_full_n,
    v_mix_444_to_422_false_U0_ap_start,
    start_once_reg_2,
    ap_clk,
    ap_done_cache_reg,
    ap_rst_n,
    icmp_ln508_fu_78_p2_carry_i_1,
    \ap_CS_fsm_reg[2]_i_2__12_0 );
  output start_once_reg;
  output \ap_CS_fsm_reg[2]_0 ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output p_6_in_0;
  output [0:0]CO;
  output [0:0]Q;
  output v_mix_422_to_420_false_U0_ap_ready;
  input out420_full_n;
  input out422_empty_n;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input v_mix_422_to_420_false_U0_ap_start;
  input push_1;
  input \mOutPtr_reg[0] ;
  input start_for_v_mix_422_to_420_false_U0_full_n;
  input v_mix_444_to_422_false_U0_ap_start;
  input start_once_reg_2;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_rst_n;
  input [11:0]icmp_ln508_fu_78_p2_carry_i_1;
  input [11:0]\ap_CS_fsm_reg[2]_i_2__12_0 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__17_n_9 ;
  wire \ap_CS_fsm[2]_i_4__12_n_9 ;
  wire \ap_CS_fsm[2]_i_5__12_n_9 ;
  wire \ap_CS_fsm[2]_i_6__12_n_9 ;
  wire \ap_CS_fsm[2]_i_7__12_n_9 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2__12_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__12_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__12_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__12_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_14;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_15;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_16;
  wire [11:0]icmp_ln508_fu_78_p2_carry_i_1;
  wire \mOutPtr_reg[0] ;
  wire out420_full_n;
  wire out422_empty_n;
  wire p_6_in;
  wire p_6_in_0;
  wire p_9_in;
  wire push;
  wire push_1;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_2;
  wire start_once_reg_i_1__13_n_9;
  wire v_mix_422_to_420_false_U0_ap_ready;
  wire v_mix_422_to_420_false_U0_ap_start;
  wire v_mix_444_to_422_false_U0_ap_start;
  wire \y_07_fu_46[0]_i_1_n_9 ;
  wire \y_07_fu_46[0]_i_4_n_9 ;
  wire [11:0]y_07_fu_46_reg;
  wire \y_07_fu_46_reg[0]_i_3_n_10 ;
  wire \y_07_fu_46_reg[0]_i_3_n_11 ;
  wire \y_07_fu_46_reg[0]_i_3_n_12 ;
  wire \y_07_fu_46_reg[0]_i_3_n_13 ;
  wire \y_07_fu_46_reg[0]_i_3_n_14 ;
  wire \y_07_fu_46_reg[0]_i_3_n_15 ;
  wire \y_07_fu_46_reg[0]_i_3_n_16 ;
  wire \y_07_fu_46_reg[0]_i_3_n_9 ;
  wire \y_07_fu_46_reg[4]_i_1_n_10 ;
  wire \y_07_fu_46_reg[4]_i_1_n_11 ;
  wire \y_07_fu_46_reg[4]_i_1_n_12 ;
  wire \y_07_fu_46_reg[4]_i_1_n_13 ;
  wire \y_07_fu_46_reg[4]_i_1_n_14 ;
  wire \y_07_fu_46_reg[4]_i_1_n_15 ;
  wire \y_07_fu_46_reg[4]_i_1_n_16 ;
  wire \y_07_fu_46_reg[4]_i_1_n_9 ;
  wire \y_07_fu_46_reg[8]_i_1_n_10 ;
  wire \y_07_fu_46_reg[8]_i_1_n_11 ;
  wire \y_07_fu_46_reg[8]_i_1_n_12 ;
  wire \y_07_fu_46_reg[8]_i_1_n_13 ;
  wire \y_07_fu_46_reg[8]_i_1_n_14 ;
  wire \y_07_fu_46_reg[8]_i_1_n_15 ;
  wire \y_07_fu_46_reg[8]_i_1_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__12_O_UNCONNECTED ;
  wire [3:3]\NLW_y_07_fu_46_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFAAAA333F0000)) 
    \ap_CS_fsm[0]_i_1__17 
       (.I0(CO),
        .I1(v_mix_422_to_420_false_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_9_[0] ),
        .I5(Q),
        .O(\ap_CS_fsm[0]_i_1__17_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__12 
       (.I0(y_07_fu_46_reg[9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__12_0 [9]),
        .I2(\ap_CS_fsm_reg[2]_i_2__12_0 [11]),
        .I3(y_07_fu_46_reg[11]),
        .I4(\ap_CS_fsm_reg[2]_i_2__12_0 [10]),
        .I5(y_07_fu_46_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__12_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__12 
       (.I0(y_07_fu_46_reg[6]),
        .I1(\ap_CS_fsm_reg[2]_i_2__12_0 [6]),
        .I2(\ap_CS_fsm_reg[2]_i_2__12_0 [8]),
        .I3(y_07_fu_46_reg[8]),
        .I4(\ap_CS_fsm_reg[2]_i_2__12_0 [7]),
        .I5(y_07_fu_46_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__12_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__12 
       (.I0(y_07_fu_46_reg[3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__12_0 [3]),
        .I2(\ap_CS_fsm_reg[2]_i_2__12_0 [5]),
        .I3(y_07_fu_46_reg[5]),
        .I4(\ap_CS_fsm_reg[2]_i_2__12_0 [4]),
        .I5(y_07_fu_46_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__12_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__12 
       (.I0(y_07_fu_46_reg[0]),
        .I1(\ap_CS_fsm_reg[2]_i_2__12_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2__12_0 [2]),
        .I3(y_07_fu_46_reg[2]),
        .I4(\ap_CS_fsm_reg[2]_i_2__12_0 [1]),
        .I5(y_07_fu_46_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__12_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__17_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_15),
        .Q(Q),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_14),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__12 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__12_n_10 ,\ap_CS_fsm_reg[2]_i_2__12_n_11 ,\ap_CS_fsm_reg[2]_i_2__12_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__12_n_9 ,\ap_CS_fsm[2]_i_5__12_n_9 ,\ap_CS_fsm[2]_i_6__12_n_9 ,\ap_CS_fsm[2]_i_7__12_n_9 }));
  main_design_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62
       (.CO(CO),
        .D({grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_14,grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_15}),
        .Q({ap_CS_fsm_state3,Q,\ap_CS_fsm_reg_n_9_[0] }),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[1] (start_once_reg),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_16),
        .grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .icmp_ln508_fu_78_p2_carry_i_1(icmp_ln508_fu_78_p2_carry_i_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .out420_full_n(out420_full_n),
        .out422_empty_n(out422_empty_n),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_1(push_1),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_16),
        .Q(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2__11 
       (.I0(CO),
        .I1(Q),
        .O(v_mix_422_to_420_false_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    \mOutPtr[1]_i_3__4 
       (.I0(CO),
        .I1(Q),
        .I2(v_mix_422_to_420_false_U0_ap_start),
        .I3(start_for_v_mix_422_to_420_false_U0_full_n),
        .I4(v_mix_444_to_422_false_U0_ap_start),
        .I5(start_once_reg_2),
        .O(p_6_in_0));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT5 #(
    .INIT(32'h00F8F8F8)) 
    start_once_reg_i_1__13
       (.I0(v_mix_422_to_420_false_U0_ap_start),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(Q),
        .I4(CO),
        .O(start_once_reg_i_1__13_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__13_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT4 #(
    .INIT(16'hE000)) 
    \y_07_fu_46[0]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(v_mix_422_to_420_false_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .O(\y_07_fu_46[0]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_07_fu_46[0]_i_2 
       (.I0(Q),
        .I1(CO),
        .O(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_07_fu_46[0]_i_4 
       (.I0(y_07_fu_46_reg[0]),
        .O(\y_07_fu_46[0]_i_4_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[0]_i_3_n_16 ),
        .Q(y_07_fu_46_reg[0]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_07_fu_46_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\y_07_fu_46_reg[0]_i_3_n_9 ,\y_07_fu_46_reg[0]_i_3_n_10 ,\y_07_fu_46_reg[0]_i_3_n_11 ,\y_07_fu_46_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_07_fu_46_reg[0]_i_3_n_13 ,\y_07_fu_46_reg[0]_i_3_n_14 ,\y_07_fu_46_reg[0]_i_3_n_15 ,\y_07_fu_46_reg[0]_i_3_n_16 }),
        .S({y_07_fu_46_reg[3:1],\y_07_fu_46[0]_i_4_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[8]_i_1_n_14 ),
        .Q(y_07_fu_46_reg[10]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[8]_i_1_n_13 ),
        .Q(y_07_fu_46_reg[11]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[0]_i_3_n_15 ),
        .Q(y_07_fu_46_reg[1]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[0]_i_3_n_14 ),
        .Q(y_07_fu_46_reg[2]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[0]_i_3_n_13 ),
        .Q(y_07_fu_46_reg[3]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[4]_i_1_n_16 ),
        .Q(y_07_fu_46_reg[4]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_07_fu_46_reg[4]_i_1 
       (.CI(\y_07_fu_46_reg[0]_i_3_n_9 ),
        .CO({\y_07_fu_46_reg[4]_i_1_n_9 ,\y_07_fu_46_reg[4]_i_1_n_10 ,\y_07_fu_46_reg[4]_i_1_n_11 ,\y_07_fu_46_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_07_fu_46_reg[4]_i_1_n_13 ,\y_07_fu_46_reg[4]_i_1_n_14 ,\y_07_fu_46_reg[4]_i_1_n_15 ,\y_07_fu_46_reg[4]_i_1_n_16 }),
        .S(y_07_fu_46_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[4]_i_1_n_15 ),
        .Q(y_07_fu_46_reg[5]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[4]_i_1_n_14 ),
        .Q(y_07_fu_46_reg[6]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[4]_i_1_n_13 ),
        .Q(y_07_fu_46_reg[7]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[8]_i_1_n_16 ),
        .Q(y_07_fu_46_reg[8]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_07_fu_46_reg[8]_i_1 
       (.CI(\y_07_fu_46_reg[4]_i_1_n_9 ),
        .CO({\NLW_y_07_fu_46_reg[8]_i_1_CO_UNCONNECTED [3],\y_07_fu_46_reg[8]_i_1_n_10 ,\y_07_fu_46_reg[8]_i_1_n_11 ,\y_07_fu_46_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_07_fu_46_reg[8]_i_1_n_13 ,\y_07_fu_46_reg[8]_i_1_n_14 ,\y_07_fu_46_reg[8]_i_1_n_15 ,\y_07_fu_46_reg[8]_i_1_n_16 }),
        .S(y_07_fu_46_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0),
        .D(\y_07_fu_46_reg[8]_i_1_n_15 ),
        .Q(y_07_fu_46_reg[9]),
        .R(\y_07_fu_46[0]_i_1_n_9 ));
endmodule

module main_design_v_mix_0_0_v_mix_422_to_444_false_3
   (start_once_reg,
    \layerEnableFlag_2_reg_137_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    v_mix_422_to_444_false_3_U0_ap_ready,
    ap_enable_reg_pp0_iter1_reg,
    push,
    push_0,
    pop,
    addr110_out,
    p_9_in,
    p_6_in,
    y_07_fu_640,
    ap_clk,
    ap_done_cache_reg,
    \layerEnableFlag_2_reg_137_reg[0]_1 ,
    srcLayer0Yuv_full_n,
    srcLayer0Yuv422_empty_n,
    v_mix_422_to_444_false_3_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_4_U0_full_n,
    HwReg_layerEnableFlag_0_val_c_full_n,
    HwReg_layerEnableFlag_0_val_c13_empty_n,
    ap_rst_n,
    icmp_ln105_fu_78_p2_carry_i_1,
    \ap_CS_fsm_reg[2]_i_2__0_0 ,
    E,
    \mOutPtr_reg[0] );
  output start_once_reg;
  output \layerEnableFlag_2_reg_137_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output v_mix_422_to_444_false_3_U0_ap_ready;
  output ap_enable_reg_pp0_iter1_reg;
  output push;
  output push_0;
  output pop;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  input y_07_fu_640;
  input ap_clk;
  input ap_done_cache_reg;
  input \layerEnableFlag_2_reg_137_reg[0]_1 ;
  input srcLayer0Yuv_full_n;
  input srcLayer0Yuv422_empty_n;
  input v_mix_422_to_444_false_3_U0_ap_start;
  input start_for_v_mix_yuv2rgb_false_4_U0_full_n;
  input HwReg_layerEnableFlag_0_val_c_full_n;
  input HwReg_layerEnableFlag_0_val_c13_empty_n;
  input ap_rst_n;
  input [11:0]icmp_ln105_fu_78_p2_carry_i_1;
  input [11:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;
  input [0:0]E;
  input \mOutPtr_reg[0] ;

  wire [0:0]E;
  wire HwReg_layerEnableFlag_0_val_c13_empty_n;
  wire HwReg_layerEnableFlag_0_val_c_full_n;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__1_n_9 ;
  wire \ap_CS_fsm[2]_i_4__0_n_9 ;
  wire \ap_CS_fsm[2]_i_5__0_n_9 ;
  wire \ap_CS_fsm[2]_i_6__0_n_9 ;
  wire \ap_CS_fsm[2]_i_7__0_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg;
  wire grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0;
  wire grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_10;
  wire grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_11;
  wire grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_9;
  wire icmp_ln103_fu_111_p2;
  wire [11:0]icmp_ln105_fu_78_p2_carry_i_1;
  wire \layerEnableFlag_2_reg_137_reg[0]_0 ;
  wire \layerEnableFlag_2_reg_137_reg[0]_1 ;
  wire \mOutPtr_reg[0] ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire push;
  wire push_0;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv_full_n;
  wire start_for_v_mix_yuv2rgb_false_4_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_9;
  wire v_mix_422_to_444_false_3_U0_ap_ready;
  wire v_mix_422_to_444_false_3_U0_ap_start;
  wire y_07_fu_640;
  wire \y_07_fu_64[0]_i_4__0_n_9 ;
  wire [11:0]y_07_fu_64_reg;
  wire \y_07_fu_64_reg[0]_i_3__0_n_10 ;
  wire \y_07_fu_64_reg[0]_i_3__0_n_11 ;
  wire \y_07_fu_64_reg[0]_i_3__0_n_12 ;
  wire \y_07_fu_64_reg[0]_i_3__0_n_13 ;
  wire \y_07_fu_64_reg[0]_i_3__0_n_14 ;
  wire \y_07_fu_64_reg[0]_i_3__0_n_15 ;
  wire \y_07_fu_64_reg[0]_i_3__0_n_16 ;
  wire \y_07_fu_64_reg[0]_i_3__0_n_9 ;
  wire \y_07_fu_64_reg[4]_i_1__0_n_10 ;
  wire \y_07_fu_64_reg[4]_i_1__0_n_11 ;
  wire \y_07_fu_64_reg[4]_i_1__0_n_12 ;
  wire \y_07_fu_64_reg[4]_i_1__0_n_13 ;
  wire \y_07_fu_64_reg[4]_i_1__0_n_14 ;
  wire \y_07_fu_64_reg[4]_i_1__0_n_15 ;
  wire \y_07_fu_64_reg[4]_i_1__0_n_16 ;
  wire \y_07_fu_64_reg[4]_i_1__0_n_9 ;
  wire \y_07_fu_64_reg[8]_i_1__0_n_10 ;
  wire \y_07_fu_64_reg[8]_i_1__0_n_11 ;
  wire \y_07_fu_64_reg[8]_i_1__0_n_12 ;
  wire \y_07_fu_64_reg[8]_i_1__0_n_13 ;
  wire \y_07_fu_64_reg[8]_i_1__0_n_14 ;
  wire \y_07_fu_64_reg[8]_i_1__0_n_15 ;
  wire \y_07_fu_64_reg[8]_i_1__0_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_y_07_fu_64_reg[8]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT5 #(
    .INIT(32'hFFDD0F00)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\layerEnableFlag_2_reg_137_reg[0]_0 ),
        .I1(icmp_ln103_fu_111_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__1_n_9 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(v_mix_422_to_444_false_3_U0_ap_start),
        .I2(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .I3(start_once_reg),
        .I4(HwReg_layerEnableFlag_0_val_c_full_n),
        .I5(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(y_07_fu_64_reg[9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [9]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [11]),
        .I3(y_07_fu_64_reg[11]),
        .I4(\ap_CS_fsm_reg[2]_i_2__0_0 [10]),
        .I5(y_07_fu_64_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__0_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(y_07_fu_64_reg[6]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [6]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [8]),
        .I3(y_07_fu_64_reg[8]),
        .I4(\ap_CS_fsm_reg[2]_i_2__0_0 [7]),
        .I5(y_07_fu_64_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__0_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(y_07_fu_64_reg[3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [3]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [5]),
        .I3(y_07_fu_64_reg[5]),
        .I4(\ap_CS_fsm_reg[2]_i_2__0_0 [4]),
        .I5(y_07_fu_64_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__0_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(y_07_fu_64_reg[0]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [2]),
        .I3(y_07_fu_64_reg[2]),
        .I4(\ap_CS_fsm_reg[2]_i_2__0_0 [1]),
        .I5(y_07_fu_64_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__0_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__1_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_10),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(1'b0),
        .CO({icmp_ln103_fu_111_p2,\ap_CS_fsm_reg[2]_i_2__0_n_10 ,\ap_CS_fsm_reg[2]_i_2__0_n_11 ,\ap_CS_fsm_reg[2]_i_2__0_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__0_n_9 ,\ap_CS_fsm[2]_i_5__0_n_9 ,\ap_CS_fsm[2]_i_6__0_n_9 ,\ap_CS_fsm[2]_i_7__0_n_9 }));
  main_design_v_mix_0_0_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94
       (.CO(icmp_ln103_fu_111_p2),
        .D({grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_9,grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_10}),
        .E(E),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[2] (\layerEnableFlag_2_reg_137_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_11),
        .grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .icmp_ln105_fu_78_p2_carry_i_1(icmp_ln105_fu_78_p2_carry_i_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .srcLayer0Yuv422_empty_n(srcLayer0Yuv422_empty_n),
        .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_11),
        .Q(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \layerEnableFlag_2_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layerEnableFlag_2_reg_137_reg[0]_1 ),
        .Q(\layerEnableFlag_2_reg_137_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\layerEnableFlag_2_reg_137_reg[0]_0 ),
        .I2(icmp_ln103_fu_111_p2),
        .O(v_mix_422_to_444_false_3_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \mOutPtr[1]_i_2 
       (.I0(HwReg_layerEnableFlag_0_val_c13_empty_n),
        .I1(HwReg_layerEnableFlag_0_val_c_full_n),
        .I2(start_once_reg),
        .I3(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .I4(v_mix_422_to_444_false_3_U0_ap_start),
        .I5(\ap_CS_fsm_reg_n_9_[0] ),
        .O(push_0));
  LUT4 #(
    .INIT(16'h8A00)) 
    \mOutPtr[1]_i_2__1 
       (.I0(v_mix_422_to_444_false_3_U0_ap_start),
        .I1(icmp_ln103_fu_111_p2),
        .I2(\layerEnableFlag_2_reg_137_reg[0]_0 ),
        .I3(ap_CS_fsm_state2),
        .O(pop));
  LUT6 #(
    .INIT(64'h00F80000F8F8F8F8)) 
    start_once_reg_i_1__1
       (.I0(v_mix_422_to_444_false_3_U0_ap_start),
        .I1(start_for_v_mix_yuv2rgb_false_4_U0_full_n),
        .I2(start_once_reg),
        .I3(icmp_ln103_fu_111_p2),
        .I4(\layerEnableFlag_2_reg_137_reg[0]_0 ),
        .I5(ap_CS_fsm_state2),
        .O(start_once_reg_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT3 #(
    .INIT(8'h20)) 
    \y_07_fu_64[0]_i_2__0 
       (.I0(\layerEnableFlag_2_reg_137_reg[0]_0 ),
        .I1(icmp_ln103_fu_111_p2),
        .I2(ap_CS_fsm_state2),
        .O(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_07_fu_64[0]_i_4__0 
       (.I0(y_07_fu_64_reg[0]),
        .O(\y_07_fu_64[0]_i_4__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[0]_i_3__0_n_16 ),
        .Q(y_07_fu_64_reg[0]),
        .R(y_07_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_07_fu_64_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\y_07_fu_64_reg[0]_i_3__0_n_9 ,\y_07_fu_64_reg[0]_i_3__0_n_10 ,\y_07_fu_64_reg[0]_i_3__0_n_11 ,\y_07_fu_64_reg[0]_i_3__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_07_fu_64_reg[0]_i_3__0_n_13 ,\y_07_fu_64_reg[0]_i_3__0_n_14 ,\y_07_fu_64_reg[0]_i_3__0_n_15 ,\y_07_fu_64_reg[0]_i_3__0_n_16 }),
        .S({y_07_fu_64_reg[3:1],\y_07_fu_64[0]_i_4__0_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[8]_i_1__0_n_14 ),
        .Q(y_07_fu_64_reg[10]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[8]_i_1__0_n_13 ),
        .Q(y_07_fu_64_reg[11]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[0]_i_3__0_n_15 ),
        .Q(y_07_fu_64_reg[1]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[0]_i_3__0_n_14 ),
        .Q(y_07_fu_64_reg[2]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[0]_i_3__0_n_13 ),
        .Q(y_07_fu_64_reg[3]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[4]_i_1__0_n_16 ),
        .Q(y_07_fu_64_reg[4]),
        .R(y_07_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_07_fu_64_reg[4]_i_1__0 
       (.CI(\y_07_fu_64_reg[0]_i_3__0_n_9 ),
        .CO({\y_07_fu_64_reg[4]_i_1__0_n_9 ,\y_07_fu_64_reg[4]_i_1__0_n_10 ,\y_07_fu_64_reg[4]_i_1__0_n_11 ,\y_07_fu_64_reg[4]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_07_fu_64_reg[4]_i_1__0_n_13 ,\y_07_fu_64_reg[4]_i_1__0_n_14 ,\y_07_fu_64_reg[4]_i_1__0_n_15 ,\y_07_fu_64_reg[4]_i_1__0_n_16 }),
        .S(y_07_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[4]_i_1__0_n_15 ),
        .Q(y_07_fu_64_reg[5]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[4]_i_1__0_n_14 ),
        .Q(y_07_fu_64_reg[6]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[4]_i_1__0_n_13 ),
        .Q(y_07_fu_64_reg[7]),
        .R(y_07_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[8]_i_1__0_n_16 ),
        .Q(y_07_fu_64_reg[8]),
        .R(y_07_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_07_fu_64_reg[8]_i_1__0 
       (.CI(\y_07_fu_64_reg[4]_i_1__0_n_9 ),
        .CO({\NLW_y_07_fu_64_reg[8]_i_1__0_CO_UNCONNECTED [3],\y_07_fu_64_reg[8]_i_1__0_n_10 ,\y_07_fu_64_reg[8]_i_1__0_n_11 ,\y_07_fu_64_reg[8]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_07_fu_64_reg[8]_i_1__0_n_13 ,\y_07_fu_64_reg[8]_i_1__0_n_14 ,\y_07_fu_64_reg[8]_i_1__0_n_15 ,\y_07_fu_64_reg[8]_i_1__0_n_16 }),
        .S(y_07_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_07_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .D(\y_07_fu_64_reg[8]_i_1__0_n_15 ),
        .Q(y_07_fu_64_reg[9]),
        .R(y_07_fu_640));
endmodule

module main_design_v_mix_0_0_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2
   (D,
    full_n_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    push,
    addr110_out,
    p_9_in,
    p_6_in,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
    srcLayer0Yuv_full_n,
    srcLayer0Yuv422_empty_n,
    ap_rst_n,
    icmp_ln105_fu_78_p2_carry_i_1,
    Q,
    CO,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
    E,
    \mOutPtr_reg[0] );
  output [1:0]D;
  output full_n_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output push;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg;
  input srcLayer0Yuv_full_n;
  input srcLayer0Yuv422_empty_n;
  input ap_rst_n;
  input [11:0]icmp_ln105_fu_78_p2_carry_i_1;
  input [2:0]Q;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[1] ;
  input grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0;
  input [0:0]E;
  input \mOutPtr_reg[0] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg;
  wire grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0;
  wire icmp_ln105_fu_78_p2;
  wire [11:0]icmp_ln105_fu_78_p2_carry_i_1;
  wire icmp_ln105_fu_78_p2_carry_n_10;
  wire icmp_ln105_fu_78_p2_carry_n_11;
  wire icmp_ln105_fu_78_p2_carry_n_12;
  wire \mOutPtr_reg[0] ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv_full_n;
  wire \x_05_fu_46_reg_n_9_[0] ;
  wire \x_05_fu_46_reg_n_9_[10] ;
  wire \x_05_fu_46_reg_n_9_[11] ;
  wire \x_05_fu_46_reg_n_9_[1] ;
  wire \x_05_fu_46_reg_n_9_[2] ;
  wire \x_05_fu_46_reg_n_9_[3] ;
  wire \x_05_fu_46_reg_n_9_[4] ;
  wire \x_05_fu_46_reg_n_9_[5] ;
  wire \x_05_fu_46_reg_n_9_[6] ;
  wire \x_05_fu_46_reg_n_9_[7] ;
  wire \x_05_fu_46_reg_n_9_[8] ;
  wire \x_05_fu_46_reg_n_9_[9] ;
  wire [11:0]x_19_fu_84_p2;
  wire x_19_fu_84_p2_carry__0_n_10;
  wire x_19_fu_84_p2_carry__0_n_11;
  wire x_19_fu_84_p2_carry__0_n_12;
  wire x_19_fu_84_p2_carry__0_n_9;
  wire x_19_fu_84_p2_carry__1_n_11;
  wire x_19_fu_84_p2_carry__1_n_12;
  wire x_19_fu_84_p2_carry_n_10;
  wire x_19_fu_84_p2_carry_n_11;
  wire x_19_fu_84_p2_carry_n_12;
  wire x_19_fu_84_p2_carry_n_9;
  wire [3:0]NLW_icmp_ln105_fu_78_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_19_fu_84_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_19_fu_84_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(Q[2]),
        .I1(srcLayer0Yuv_full_n),
        .I2(srcLayer0Yuv422_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__0 
       (.I0(Q[2]),
        .I1(srcLayer0Yuv_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(E),
        .I4(srcLayer0Yuv422_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_68 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln105_fu_78_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_05_fu_46_reg_n_9_[11] ,\x_05_fu_46_reg_n_9_[10] ,\x_05_fu_46_reg_n_9_[9] ,\x_05_fu_46_reg_n_9_[8] ,\x_05_fu_46_reg_n_9_[7] ,\x_05_fu_46_reg_n_9_[6] ,\x_05_fu_46_reg_n_9_[5] ,\x_05_fu_46_reg_n_9_[4] ,\x_05_fu_46_reg_n_9_[3] ,\x_05_fu_46_reg_n_9_[2] ,\x_05_fu_46_reg_n_9_[1] ,\x_05_fu_46_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (Q),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_19_fu_84_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x(ap_sig_allocacmp_x),
        .full_n_reg(full_n_reg),
        .grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg),
        .grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0(grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0),
        .icmp_ln105_fu_78_p2_carry_i_1_0(icmp_ln105_fu_78_p2_carry_i_1),
        .srcLayer0Yuv422_empty_n(srcLayer0Yuv422_empty_n),
        .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n));
  CARRY4 icmp_ln105_fu_78_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln105_fu_78_p2,icmp_ln105_fu_78_p2_carry_n_10,icmp_ln105_fu_78_p2_carry_n_11,icmp_ln105_fu_78_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln105_fu_78_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer0Yuv422_empty_n),
        .I2(srcLayer0Yuv_full_n),
        .I3(Q[2]),
        .I4(E),
        .I5(\mOutPtr_reg[0] ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2 
       (.I0(E),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer0Yuv422_empty_n),
        .I3(srcLayer0Yuv_full_n),
        .I4(Q[2]),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(srcLayer0Yuv422_empty_n),
        .I2(srcLayer0Yuv_full_n),
        .I3(Q[2]),
        .I4(E),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[0]),
        .Q(\x_05_fu_46_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[10]),
        .Q(\x_05_fu_46_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[11]),
        .Q(\x_05_fu_46_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[1]),
        .Q(\x_05_fu_46_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[2]),
        .Q(\x_05_fu_46_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[3]),
        .Q(\x_05_fu_46_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[4]),
        .Q(\x_05_fu_46_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[5]),
        .Q(\x_05_fu_46_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[6]),
        .Q(\x_05_fu_46_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[7]),
        .Q(\x_05_fu_46_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[8]),
        .Q(\x_05_fu_46_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_19_fu_84_p2[9]),
        .Q(\x_05_fu_46_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_19_fu_84_p2_carry
       (.CI(1'b0),
        .CO({x_19_fu_84_p2_carry_n_9,x_19_fu_84_p2_carry_n_10,x_19_fu_84_p2_carry_n_11,x_19_fu_84_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_19_fu_84_p2[4:1]),
        .S(ap_sig_allocacmp_x[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_19_fu_84_p2_carry__0
       (.CI(x_19_fu_84_p2_carry_n_9),
        .CO({x_19_fu_84_p2_carry__0_n_9,x_19_fu_84_p2_carry__0_n_10,x_19_fu_84_p2_carry__0_n_11,x_19_fu_84_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_19_fu_84_p2[8:5]),
        .S(ap_sig_allocacmp_x[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_19_fu_84_p2_carry__1
       (.CI(x_19_fu_84_p2_carry__0_n_9),
        .CO({NLW_x_19_fu_84_p2_carry__1_CO_UNCONNECTED[3:2],x_19_fu_84_p2_carry__1_n_11,x_19_fu_84_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_19_fu_84_p2_carry__1_O_UNCONNECTED[3],x_19_fu_84_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x[11:9]}));
endmodule

module main_design_v_mix_0_0_v_mix_422_to_444_false_7
   (\ap_CS_fsm_reg[0]_0 ,
    start_once_reg,
    v_mix_422_to_444_false_7_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    push,
    pop,
    addr110_out,
    p_9_in,
    p_6_in,
    HwReg_layerEnableFlag_1_val_c16_dout,
    ap_clk,
    y_fu_640,
    ap_done_cache_reg,
    srcLayer1Yuv_full_n,
    srcLayer1Yuv422_empty_n,
    HwReg_layerEnableFlag_1_val_c15_full_n,
    HwReg_layerEnableFlag_1_val_c16_empty_n,
    HwReg_layerHeight_1_val_c30_full_n,
    HwReg_layerWidth_1_val_c22_full_n,
    \height_reg_155_reg[0]_0 ,
    ap_rst_n,
    v_mix_422_to_444_false_7_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_8_U0_full_n,
    E,
    \mOutPtr_reg[0] ,
    D,
    \height_reg_155_reg[11]_0 );
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg;
  output v_mix_422_to_444_false_7_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output push;
  output pop;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  input HwReg_layerEnableFlag_1_val_c16_dout;
  input ap_clk;
  input y_fu_640;
  input ap_done_cache_reg;
  input srcLayer1Yuv_full_n;
  input srcLayer1Yuv422_empty_n;
  input HwReg_layerEnableFlag_1_val_c15_full_n;
  input HwReg_layerEnableFlag_1_val_c16_empty_n;
  input HwReg_layerHeight_1_val_c30_full_n;
  input HwReg_layerWidth_1_val_c22_full_n;
  input \height_reg_155_reg[0]_0 ;
  input ap_rst_n;
  input v_mix_422_to_444_false_7_U0_ap_start;
  input start_for_v_mix_yuv2rgb_false_8_U0_full_n;
  input [0:0]E;
  input \mOutPtr_reg[0] ;
  input [11:0]D;
  input [11:0]\height_reg_155_reg[11]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_layerEnableFlag_1_val_c15_full_n;
  wire HwReg_layerEnableFlag_1_val_c16_dout;
  wire HwReg_layerEnableFlag_1_val_c16_empty_n;
  wire HwReg_layerHeight_1_val_c30_full_n;
  wire HwReg_layerWidth_1_val_c22_full_n;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__5_n_9 ;
  wire \ap_CS_fsm[2]_i_4__3_n_9 ;
  wire \ap_CS_fsm[2]_i_5__3_n_9 ;
  wire \ap_CS_fsm[2]_i_6__3_n_9 ;
  wire \ap_CS_fsm[2]_i_7__3_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  wire grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;
  wire grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_10;
  wire grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_11;
  wire grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_9;
  wire [11:0]height_reg_155;
  wire \height_reg_155_reg[0]_0 ;
  wire [11:0]\height_reg_155_reg[11]_0 ;
  wire icmp_ln103_fu_135_p2;
  wire \layerEnableFlag_reg_151_reg_n_9_[0] ;
  wire \mOutPtr_reg[0] ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire push;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv_full_n;
  wire start_for_v_mix_yuv2rgb_false_8_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__4_n_9;
  wire v_mix_422_to_444_false_7_U0_ap_ready;
  wire v_mix_422_to_444_false_7_U0_ap_start;
  wire [11:0]width_reg_160;
  wire y_fu_640;
  wire \y_fu_64[0]_i_4__0_n_9 ;
  wire [11:0]y_fu_64_reg;
  wire \y_fu_64_reg[0]_i_3__0_n_10 ;
  wire \y_fu_64_reg[0]_i_3__0_n_11 ;
  wire \y_fu_64_reg[0]_i_3__0_n_12 ;
  wire \y_fu_64_reg[0]_i_3__0_n_13 ;
  wire \y_fu_64_reg[0]_i_3__0_n_14 ;
  wire \y_fu_64_reg[0]_i_3__0_n_15 ;
  wire \y_fu_64_reg[0]_i_3__0_n_16 ;
  wire \y_fu_64_reg[0]_i_3__0_n_9 ;
  wire \y_fu_64_reg[4]_i_1__0_n_10 ;
  wire \y_fu_64_reg[4]_i_1__0_n_11 ;
  wire \y_fu_64_reg[4]_i_1__0_n_12 ;
  wire \y_fu_64_reg[4]_i_1__0_n_13 ;
  wire \y_fu_64_reg[4]_i_1__0_n_14 ;
  wire \y_fu_64_reg[4]_i_1__0_n_15 ;
  wire \y_fu_64_reg[4]_i_1__0_n_16 ;
  wire \y_fu_64_reg[4]_i_1__0_n_9 ;
  wire \y_fu_64_reg[8]_i_1__0_n_10 ;
  wire \y_fu_64_reg[8]_i_1__0_n_11 ;
  wire \y_fu_64_reg[8]_i_1__0_n_12 ;
  wire \y_fu_64_reg[8]_i_1__0_n_13 ;
  wire \y_fu_64_reg[8]_i_1__0_n_14 ;
  wire \y_fu_64_reg[8]_i_1__0_n_15 ;
  wire \y_fu_64_reg[8]_i_1__0_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_64_reg[8]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT5 #(
    .INIT(32'hFFDD0F00)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I1(icmp_ln103_fu_135_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__5_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__3 
       (.I0(y_fu_64_reg[9]),
        .I1(height_reg_155[9]),
        .I2(height_reg_155[11]),
        .I3(y_fu_64_reg[11]),
        .I4(height_reg_155[10]),
        .I5(y_fu_64_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__3_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__3 
       (.I0(y_fu_64_reg[6]),
        .I1(height_reg_155[6]),
        .I2(height_reg_155[8]),
        .I3(y_fu_64_reg[8]),
        .I4(height_reg_155[7]),
        .I5(y_fu_64_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__3_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__3 
       (.I0(y_fu_64_reg[3]),
        .I1(height_reg_155[3]),
        .I2(height_reg_155[5]),
        .I3(y_fu_64_reg[5]),
        .I4(height_reg_155[4]),
        .I5(y_fu_64_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__3_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__3 
       (.I0(y_fu_64_reg[0]),
        .I1(height_reg_155[0]),
        .I2(height_reg_155[2]),
        .I3(y_fu_64_reg[2]),
        .I4(height_reg_155[1]),
        .I5(y_fu_64_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__3_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__5_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_10),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__3 
       (.CI(1'b0),
        .CO({icmp_ln103_fu_135_p2,\ap_CS_fsm_reg[2]_i_2__3_n_10 ,\ap_CS_fsm_reg[2]_i_2__3_n_11 ,\ap_CS_fsm_reg[2]_i_2__3_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__3_n_9 ,\ap_CS_fsm[2]_i_5__3_n_9 ,\ap_CS_fsm[2]_i_6__3_n_9 ,\ap_CS_fsm[2]_i_7__3_n_9 }));
  main_design_v_mix_0_0_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110
       (.CO(icmp_ln103_fu_135_p2),
        .D({grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_9,grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_10}),
        .E(\ap_CS_fsm_reg[0]_0 ),
        .Q(width_reg_160),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_11),
        .grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .\mOutPtr_reg[0]_0 (E),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0] ),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .srcLayer1Yuv422_empty_n(srcLayer1Yuv422_empty_n),
        .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_11),
        .Q(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [0]),
        .Q(height_reg_155[0]),
        .R(1'b0));
  FDRE \height_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [10]),
        .Q(height_reg_155[10]),
        .R(1'b0));
  FDRE \height_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [11]),
        .Q(height_reg_155[11]),
        .R(1'b0));
  FDRE \height_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [1]),
        .Q(height_reg_155[1]),
        .R(1'b0));
  FDRE \height_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [2]),
        .Q(height_reg_155[2]),
        .R(1'b0));
  FDRE \height_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [3]),
        .Q(height_reg_155[3]),
        .R(1'b0));
  FDRE \height_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [4]),
        .Q(height_reg_155[4]),
        .R(1'b0));
  FDRE \height_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [5]),
        .Q(height_reg_155[5]),
        .R(1'b0));
  FDRE \height_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [6]),
        .Q(height_reg_155[6]),
        .R(1'b0));
  FDRE \height_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [7]),
        .Q(height_reg_155[7]),
        .R(1'b0));
  FDRE \height_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [8]),
        .Q(height_reg_155[8]),
        .R(1'b0));
  FDRE \height_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [9]),
        .Q(height_reg_155[9]),
        .R(1'b0));
  FDRE \layerEnableFlag_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(HwReg_layerEnableFlag_1_val_c16_dout),
        .Q(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[0]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I2(icmp_ln103_fu_135_p2),
        .O(v_mix_422_to_444_false_7_U0_ap_ready));
  LUT4 #(
    .INIT(16'h8A00)) 
    \mOutPtr[1]_i_2__4 
       (.I0(v_mix_422_to_444_false_7_U0_ap_start),
        .I1(icmp_ln103_fu_135_p2),
        .I2(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I3(ap_CS_fsm_state2),
        .O(pop));
  LUT6 #(
    .INIT(64'h00F80000F8F8F8F8)) 
    start_once_reg_i_1__4
       (.I0(v_mix_422_to_444_false_7_U0_ap_start),
        .I1(start_for_v_mix_yuv2rgb_false_8_U0_full_n),
        .I2(start_once_reg),
        .I3(icmp_ln103_fu_135_p2),
        .I4(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I5(ap_CS_fsm_state2),
        .O(start_once_reg_i_1__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__4_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \width_reg_160[11]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(HwReg_layerEnableFlag_1_val_c15_full_n),
        .I2(HwReg_layerEnableFlag_1_val_c16_empty_n),
        .I3(HwReg_layerHeight_1_val_c30_full_n),
        .I4(HwReg_layerWidth_1_val_c22_full_n),
        .I5(\height_reg_155_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \y_fu_64[0]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln103_fu_135_p2),
        .I2(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .O(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_4__0 
       (.I0(y_fu_64_reg[0]),
        .O(\y_fu_64[0]_i_4__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__0_n_16 ),
        .Q(y_fu_64_reg[0]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\y_fu_64_reg[0]_i_3__0_n_9 ,\y_fu_64_reg[0]_i_3__0_n_10 ,\y_fu_64_reg[0]_i_3__0_n_11 ,\y_fu_64_reg[0]_i_3__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_64_reg[0]_i_3__0_n_13 ,\y_fu_64_reg[0]_i_3__0_n_14 ,\y_fu_64_reg[0]_i_3__0_n_15 ,\y_fu_64_reg[0]_i_3__0_n_16 }),
        .S({y_fu_64_reg[3:1],\y_fu_64[0]_i_4__0_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__0_n_14 ),
        .Q(y_fu_64_reg[10]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__0_n_13 ),
        .Q(y_fu_64_reg[11]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__0_n_15 ),
        .Q(y_fu_64_reg[1]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__0_n_14 ),
        .Q(y_fu_64_reg[2]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__0_n_13 ),
        .Q(y_fu_64_reg[3]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__0_n_16 ),
        .Q(y_fu_64_reg[4]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[4]_i_1__0 
       (.CI(\y_fu_64_reg[0]_i_3__0_n_9 ),
        .CO({\y_fu_64_reg[4]_i_1__0_n_9 ,\y_fu_64_reg[4]_i_1__0_n_10 ,\y_fu_64_reg[4]_i_1__0_n_11 ,\y_fu_64_reg[4]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[4]_i_1__0_n_13 ,\y_fu_64_reg[4]_i_1__0_n_14 ,\y_fu_64_reg[4]_i_1__0_n_15 ,\y_fu_64_reg[4]_i_1__0_n_16 }),
        .S(y_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__0_n_15 ),
        .Q(y_fu_64_reg[5]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__0_n_14 ),
        .Q(y_fu_64_reg[6]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__0_n_13 ),
        .Q(y_fu_64_reg[7]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__0_n_16 ),
        .Q(y_fu_64_reg[8]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[8]_i_1__0 
       (.CI(\y_fu_64_reg[4]_i_1__0_n_9 ),
        .CO({\NLW_y_fu_64_reg[8]_i_1__0_CO_UNCONNECTED [3],\y_fu_64_reg[8]_i_1__0_n_10 ,\y_fu_64_reg[8]_i_1__0_n_11 ,\y_fu_64_reg[8]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[8]_i_1__0_n_13 ,\y_fu_64_reg[8]_i_1__0_n_14 ,\y_fu_64_reg[8]_i_1__0_n_15 ,\y_fu_64_reg[8]_i_1__0_n_16 }),
        .S(y_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__0_n_15 ),
        .Q(y_fu_64_reg[9]),
        .R(y_fu_640));
endmodule

module main_design_v_mix_0_0_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2
   (D,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    push,
    addr110_out,
    p_9_in,
    p_6_in,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
    srcLayer1Yuv_full_n,
    srcLayer1Yuv422_empty_n,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 );
  output [1:0]D;
  output full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output push;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  input srcLayer1Yuv_full_n;
  input srcLayer1Yuv422_empty_n;
  input ap_rst_n;
  input [11:0]Q;
  input [2:0]\mOutPtr_reg[0] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]E;
  input grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_17;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  wire grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;
  wire icmp_ln105_fu_72_p2;
  wire icmp_ln105_fu_72_p2_carry_n_10;
  wire icmp_ln105_fu_72_p2_carry_n_11;
  wire icmp_ln105_fu_72_p2_carry_n_12;
  wire [2:0]\mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv_full_n;
  wire [11:0]x_18_fu_78_p2;
  wire x_18_fu_78_p2_carry__0_n_10;
  wire x_18_fu_78_p2_carry__0_n_11;
  wire x_18_fu_78_p2_carry__0_n_12;
  wire x_18_fu_78_p2_carry__0_n_9;
  wire x_18_fu_78_p2_carry__1_n_11;
  wire x_18_fu_78_p2_carry__1_n_12;
  wire x_18_fu_78_p2_carry_n_10;
  wire x_18_fu_78_p2_carry_n_11;
  wire x_18_fu_78_p2_carry_n_12;
  wire x_18_fu_78_p2_carry_n_9;
  wire \x_fu_40_reg_n_9_[0] ;
  wire \x_fu_40_reg_n_9_[10] ;
  wire \x_fu_40_reg_n_9_[11] ;
  wire \x_fu_40_reg_n_9_[1] ;
  wire \x_fu_40_reg_n_9_[2] ;
  wire \x_fu_40_reg_n_9_[3] ;
  wire \x_fu_40_reg_n_9_[4] ;
  wire \x_fu_40_reg_n_9_[5] ;
  wire \x_fu_40_reg_n_9_[6] ;
  wire \x_fu_40_reg_n_9_[7] ;
  wire \x_fu_40_reg_n_9_[8] ;
  wire \x_fu_40_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln105_fu_72_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_18_fu_78_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_18_fu_78_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__3 
       (.I0(srcLayer1Yuv_full_n),
        .I1(srcLayer1Yuv422_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\mOutPtr_reg[0] [2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__6 
       (.I0(srcLayer1Yuv_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\mOutPtr_reg[0] [2]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(srcLayer1Yuv422_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_67 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln105_fu_72_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_fu_40_reg_n_9_[11] ,\x_fu_40_reg_n_9_[10] ,\x_fu_40_reg_n_9_[9] ,\x_fu_40_reg_n_9_[8] ,\x_fu_40_reg_n_9_[7] ,\x_fu_40_reg_n_9_[6] ,\x_fu_40_reg_n_9_[5] ,\x_fu_40_reg_n_9_[4] ,\x_fu_40_reg_n_9_[3] ,\x_fu_40_reg_n_9_[2] ,\x_fu_40_reg_n_9_[1] ,\x_fu_40_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (\mOutPtr_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (E),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_18_fu_78_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x_17(ap_sig_allocacmp_x_17),
        .full_n_reg(full_n_reg),
        .grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0(grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .icmp_ln105_fu_72_p2_carry_i_1_0(Q),
        .srcLayer1Yuv422_empty_n(srcLayer1Yuv422_empty_n),
        .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n));
  CARRY4 icmp_ln105_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln105_fu_72_p2,icmp_ln105_fu_72_p2_carry_n_10,icmp_ln105_fu_72_p2_carry_n_11,icmp_ln105_fu_72_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln105_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer1Yuv422_empty_n),
        .I3(srcLayer1Yuv_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[0] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer1Yuv422_empty_n),
        .I4(srcLayer1Yuv_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__2 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer1Yuv422_empty_n),
        .I3(srcLayer1Yuv_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(p_6_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_18_fu_78_p2_carry
       (.CI(1'b0),
        .CO({x_18_fu_78_p2_carry_n_9,x_18_fu_78_p2_carry_n_10,x_18_fu_78_p2_carry_n_11,x_18_fu_78_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x_17[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_18_fu_78_p2[4:1]),
        .S(ap_sig_allocacmp_x_17[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_18_fu_78_p2_carry__0
       (.CI(x_18_fu_78_p2_carry_n_9),
        .CO({x_18_fu_78_p2_carry__0_n_9,x_18_fu_78_p2_carry__0_n_10,x_18_fu_78_p2_carry__0_n_11,x_18_fu_78_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_18_fu_78_p2[8:5]),
        .S(ap_sig_allocacmp_x_17[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_18_fu_78_p2_carry__1
       (.CI(x_18_fu_78_p2_carry__0_n_9),
        .CO({NLW_x_18_fu_78_p2_carry__1_CO_UNCONNECTED[3:2],x_18_fu_78_p2_carry__1_n_11,x_18_fu_78_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_18_fu_78_p2_carry__1_O_UNCONNECTED[3],x_18_fu_78_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x_17[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[10]),
        .Q(\x_fu_40_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[11]),
        .Q(\x_fu_40_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_18_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module main_design_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2
   (D,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    push,
    addr110_out,
    p_9_in,
    p_6_in,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
    srcLayer2Yuv_full_n,
    srcLayer2Yuv422_empty_n,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 );
  output [1:0]D;
  output full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output push;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  input srcLayer2Yuv_full_n;
  input srcLayer2Yuv422_empty_n;
  input ap_rst_n;
  input [11:0]Q;
  input [2:0]\mOutPtr_reg[0] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]E;
  input grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_15;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;
  wire icmp_ln105_fu_72_p2;
  wire icmp_ln105_fu_72_p2_carry_n_10;
  wire icmp_ln105_fu_72_p2_carry_n_11;
  wire icmp_ln105_fu_72_p2_carry_n_12;
  wire [2:0]\mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire srcLayer2Yuv422_empty_n;
  wire srcLayer2Yuv_full_n;
  wire [11:0]x_16_fu_78_p2;
  wire x_16_fu_78_p2_carry__0_n_10;
  wire x_16_fu_78_p2_carry__0_n_11;
  wire x_16_fu_78_p2_carry__0_n_12;
  wire x_16_fu_78_p2_carry__0_n_9;
  wire x_16_fu_78_p2_carry__1_n_11;
  wire x_16_fu_78_p2_carry__1_n_12;
  wire x_16_fu_78_p2_carry_n_10;
  wire x_16_fu_78_p2_carry_n_11;
  wire x_16_fu_78_p2_carry_n_12;
  wire x_16_fu_78_p2_carry_n_9;
  wire \x_fu_40_reg_n_9_[0] ;
  wire \x_fu_40_reg_n_9_[10] ;
  wire \x_fu_40_reg_n_9_[11] ;
  wire \x_fu_40_reg_n_9_[1] ;
  wire \x_fu_40_reg_n_9_[2] ;
  wire \x_fu_40_reg_n_9_[3] ;
  wire \x_fu_40_reg_n_9_[4] ;
  wire \x_fu_40_reg_n_9_[5] ;
  wire \x_fu_40_reg_n_9_[6] ;
  wire \x_fu_40_reg_n_9_[7] ;
  wire \x_fu_40_reg_n_9_[8] ;
  wire \x_fu_40_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln105_fu_72_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_16_fu_78_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_16_fu_78_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__8 
       (.I0(srcLayer2Yuv_full_n),
        .I1(srcLayer2Yuv422_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\mOutPtr_reg[0] [2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__22 
       (.I0(srcLayer2Yuv_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\mOutPtr_reg[0] [2]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(srcLayer2Yuv422_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_66 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln105_fu_72_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_fu_40_reg_n_9_[11] ,\x_fu_40_reg_n_9_[10] ,\x_fu_40_reg_n_9_[9] ,\x_fu_40_reg_n_9_[8] ,\x_fu_40_reg_n_9_[7] ,\x_fu_40_reg_n_9_[6] ,\x_fu_40_reg_n_9_[5] ,\x_fu_40_reg_n_9_[4] ,\x_fu_40_reg_n_9_[3] ,\x_fu_40_reg_n_9_[2] ,\x_fu_40_reg_n_9_[1] ,\x_fu_40_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (\mOutPtr_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (E),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_16_fu_78_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x_15(ap_sig_allocacmp_x_15),
        .full_n_reg(full_n_reg),
        .grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .icmp_ln105_fu_72_p2_carry_i_1__0_0(Q),
        .srcLayer2Yuv422_empty_n(srcLayer2Yuv422_empty_n),
        .srcLayer2Yuv_full_n(srcLayer2Yuv_full_n));
  CARRY4 icmp_ln105_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln105_fu_72_p2,icmp_ln105_fu_72_p2_carry_n_10,icmp_ln105_fu_72_p2_carry_n_11,icmp_ln105_fu_72_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln105_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__22 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer2Yuv422_empty_n),
        .I3(srcLayer2Yuv_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__7 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[0] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer2Yuv422_empty_n),
        .I4(srcLayer2Yuv_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__7 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer2Yuv422_empty_n),
        .I3(srcLayer2Yuv_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(p_6_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_16_fu_78_p2_carry
       (.CI(1'b0),
        .CO({x_16_fu_78_p2_carry_n_9,x_16_fu_78_p2_carry_n_10,x_16_fu_78_p2_carry_n_11,x_16_fu_78_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x_15[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_16_fu_78_p2[4:1]),
        .S(ap_sig_allocacmp_x_15[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_16_fu_78_p2_carry__0
       (.CI(x_16_fu_78_p2_carry_n_9),
        .CO({x_16_fu_78_p2_carry__0_n_9,x_16_fu_78_p2_carry__0_n_10,x_16_fu_78_p2_carry__0_n_11,x_16_fu_78_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_16_fu_78_p2[8:5]),
        .S(ap_sig_allocacmp_x_15[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_16_fu_78_p2_carry__1
       (.CI(x_16_fu_78_p2_carry__0_n_9),
        .CO({NLW_x_16_fu_78_p2_carry__1_CO_UNCONNECTED[3:2],x_16_fu_78_p2_carry__1_n_11,x_16_fu_78_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_16_fu_78_p2_carry__1_O_UNCONNECTED[3],x_16_fu_78_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x_15[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[10]),
        .Q(\x_fu_40_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[11]),
        .Q(\x_fu_40_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_16_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module main_design_v_mix_0_0_v_mix_422_to_444_false_s
   (\ap_CS_fsm_reg[0]_0 ,
    start_once_reg,
    v_mix_422_to_444_false_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    push,
    pop,
    addr110_out,
    p_9_in,
    p_6_in,
    HwReg_layerEnableFlag_2_val_c19_dout,
    ap_clk,
    y_fu_640,
    ap_done_cache_reg,
    srcLayer2Yuv_full_n,
    srcLayer2Yuv422_empty_n,
    HwReg_layerEnableFlag_2_val_c18_full_n,
    HwReg_layerEnableFlag_2_val_c19_empty_n,
    HwReg_layerHeight_2_val_c34_full_n,
    HwReg_layerWidth_2_val_c26_full_n,
    \height_reg_155_reg[0]_0 ,
    ap_rst_n,
    v_mix_422_to_444_false_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_U0_full_n,
    E,
    \mOutPtr_reg[0] ,
    D,
    \height_reg_155_reg[11]_0 );
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg;
  output v_mix_422_to_444_false_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output push;
  output pop;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  input HwReg_layerEnableFlag_2_val_c19_dout;
  input ap_clk;
  input y_fu_640;
  input ap_done_cache_reg;
  input srcLayer2Yuv_full_n;
  input srcLayer2Yuv422_empty_n;
  input HwReg_layerEnableFlag_2_val_c18_full_n;
  input HwReg_layerEnableFlag_2_val_c19_empty_n;
  input HwReg_layerHeight_2_val_c34_full_n;
  input HwReg_layerWidth_2_val_c26_full_n;
  input \height_reg_155_reg[0]_0 ;
  input ap_rst_n;
  input v_mix_422_to_444_false_U0_ap_start;
  input start_for_v_mix_yuv2rgb_false_U0_full_n;
  input [0:0]E;
  input \mOutPtr_reg[0] ;
  input [11:0]D;
  input [11:0]\height_reg_155_reg[11]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_layerEnableFlag_2_val_c18_full_n;
  wire HwReg_layerEnableFlag_2_val_c19_dout;
  wire HwReg_layerEnableFlag_2_val_c19_empty_n;
  wire HwReg_layerHeight_2_val_c34_full_n;
  wire HwReg_layerWidth_2_val_c26_full_n;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__11_n_9 ;
  wire \ap_CS_fsm[2]_i_4__7_n_9 ;
  wire \ap_CS_fsm[2]_i_5__7_n_9 ;
  wire \ap_CS_fsm[2]_i_6__7_n_9 ;
  wire \ap_CS_fsm[2]_i_7__7_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__7_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__7_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__7_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_10;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_11;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_9;
  wire [11:0]height_reg_155;
  wire \height_reg_155_reg[0]_0 ;
  wire [11:0]\height_reg_155_reg[11]_0 ;
  wire icmp_ln103_fu_135_p2;
  wire \layerEnableFlag_reg_151_reg_n_9_[0] ;
  wire \mOutPtr_reg[0] ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire push;
  wire srcLayer2Yuv422_empty_n;
  wire srcLayer2Yuv_full_n;
  wire start_for_v_mix_yuv2rgb_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__8_n_9;
  wire v_mix_422_to_444_false_U0_ap_ready;
  wire v_mix_422_to_444_false_U0_ap_start;
  wire [11:0]width_reg_160;
  wire y_fu_640;
  wire \y_fu_64[0]_i_4__3_n_9 ;
  wire [11:0]y_fu_64_reg;
  wire \y_fu_64_reg[0]_i_3__3_n_10 ;
  wire \y_fu_64_reg[0]_i_3__3_n_11 ;
  wire \y_fu_64_reg[0]_i_3__3_n_12 ;
  wire \y_fu_64_reg[0]_i_3__3_n_13 ;
  wire \y_fu_64_reg[0]_i_3__3_n_14 ;
  wire \y_fu_64_reg[0]_i_3__3_n_15 ;
  wire \y_fu_64_reg[0]_i_3__3_n_16 ;
  wire \y_fu_64_reg[0]_i_3__3_n_9 ;
  wire \y_fu_64_reg[4]_i_1__3_n_10 ;
  wire \y_fu_64_reg[4]_i_1__3_n_11 ;
  wire \y_fu_64_reg[4]_i_1__3_n_12 ;
  wire \y_fu_64_reg[4]_i_1__3_n_13 ;
  wire \y_fu_64_reg[4]_i_1__3_n_14 ;
  wire \y_fu_64_reg[4]_i_1__3_n_15 ;
  wire \y_fu_64_reg[4]_i_1__3_n_16 ;
  wire \y_fu_64_reg[4]_i_1__3_n_9 ;
  wire \y_fu_64_reg[8]_i_1__3_n_10 ;
  wire \y_fu_64_reg[8]_i_1__3_n_11 ;
  wire \y_fu_64_reg[8]_i_1__3_n_12 ;
  wire \y_fu_64_reg[8]_i_1__3_n_13 ;
  wire \y_fu_64_reg[8]_i_1__3_n_14 ;
  wire \y_fu_64_reg[8]_i_1__3_n_15 ;
  wire \y_fu_64_reg[8]_i_1__3_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_64_reg[8]_i_1__3_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT5 #(
    .INIT(32'hFFDD0F00)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I1(icmp_ln103_fu_135_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__11_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__7 
       (.I0(y_fu_64_reg[9]),
        .I1(height_reg_155[9]),
        .I2(height_reg_155[11]),
        .I3(y_fu_64_reg[11]),
        .I4(height_reg_155[10]),
        .I5(y_fu_64_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__7_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__7 
       (.I0(y_fu_64_reg[6]),
        .I1(height_reg_155[6]),
        .I2(height_reg_155[8]),
        .I3(y_fu_64_reg[8]),
        .I4(height_reg_155[7]),
        .I5(y_fu_64_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__7_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__7 
       (.I0(y_fu_64_reg[3]),
        .I1(height_reg_155[3]),
        .I2(height_reg_155[5]),
        .I3(y_fu_64_reg[5]),
        .I4(height_reg_155[4]),
        .I5(y_fu_64_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__7_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__7 
       (.I0(y_fu_64_reg[0]),
        .I1(height_reg_155[0]),
        .I2(height_reg_155[2]),
        .I3(y_fu_64_reg[2]),
        .I4(height_reg_155[1]),
        .I5(y_fu_64_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__7_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__11_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_10),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__7 
       (.CI(1'b0),
        .CO({icmp_ln103_fu_135_p2,\ap_CS_fsm_reg[2]_i_2__7_n_10 ,\ap_CS_fsm_reg[2]_i_2__7_n_11 ,\ap_CS_fsm_reg[2]_i_2__7_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__7_n_9 ,\ap_CS_fsm[2]_i_5__7_n_9 ,\ap_CS_fsm[2]_i_6__7_n_9 ,\ap_CS_fsm[2]_i_7__7_n_9 }));
  main_design_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110
       (.CO(icmp_ln103_fu_135_p2),
        .D({grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_9,grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_10}),
        .E(\ap_CS_fsm_reg[0]_0 ),
        .Q(width_reg_160),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_11),
        .grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .\mOutPtr_reg[0]_0 (E),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0] ),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .srcLayer2Yuv422_empty_n(srcLayer2Yuv422_empty_n),
        .srcLayer2Yuv_full_n(srcLayer2Yuv_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_11),
        .Q(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [0]),
        .Q(height_reg_155[0]),
        .R(1'b0));
  FDRE \height_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [10]),
        .Q(height_reg_155[10]),
        .R(1'b0));
  FDRE \height_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [11]),
        .Q(height_reg_155[11]),
        .R(1'b0));
  FDRE \height_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [1]),
        .Q(height_reg_155[1]),
        .R(1'b0));
  FDRE \height_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [2]),
        .Q(height_reg_155[2]),
        .R(1'b0));
  FDRE \height_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [3]),
        .Q(height_reg_155[3]),
        .R(1'b0));
  FDRE \height_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [4]),
        .Q(height_reg_155[4]),
        .R(1'b0));
  FDRE \height_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [5]),
        .Q(height_reg_155[5]),
        .R(1'b0));
  FDRE \height_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [6]),
        .Q(height_reg_155[6]),
        .R(1'b0));
  FDRE \height_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [7]),
        .Q(height_reg_155[7]),
        .R(1'b0));
  FDRE \height_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [8]),
        .Q(height_reg_155[8]),
        .R(1'b0));
  FDRE \height_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [9]),
        .Q(height_reg_155[9]),
        .R(1'b0));
  FDRE \layerEnableFlag_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(HwReg_layerEnableFlag_2_val_c19_dout),
        .Q(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[0]_i_2__6 
       (.I0(ap_CS_fsm_state2),
        .I1(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I2(icmp_ln103_fu_135_p2),
        .O(v_mix_422_to_444_false_U0_ap_ready));
  LUT4 #(
    .INIT(16'h8A00)) 
    \mOutPtr[1]_i_2__8 
       (.I0(v_mix_422_to_444_false_U0_ap_start),
        .I1(icmp_ln103_fu_135_p2),
        .I2(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I3(ap_CS_fsm_state2),
        .O(pop));
  LUT6 #(
    .INIT(64'h00F80000F8F8F8F8)) 
    start_once_reg_i_1__8
       (.I0(v_mix_422_to_444_false_U0_ap_start),
        .I1(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I2(start_once_reg),
        .I3(icmp_ln103_fu_135_p2),
        .I4(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I5(ap_CS_fsm_state2),
        .O(start_once_reg_i_1__8_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__8_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \width_reg_160[11]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(HwReg_layerEnableFlag_2_val_c18_full_n),
        .I2(HwReg_layerEnableFlag_2_val_c19_empty_n),
        .I3(HwReg_layerHeight_2_val_c34_full_n),
        .I4(HwReg_layerWidth_2_val_c26_full_n),
        .I5(\height_reg_155_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \y_fu_64[0]_i_2__3 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln103_fu_135_p2),
        .I2(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .O(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_4__3 
       (.I0(y_fu_64_reg[0]),
        .O(\y_fu_64[0]_i_4__3_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__3_n_16 ),
        .Q(y_fu_64_reg[0]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\y_fu_64_reg[0]_i_3__3_n_9 ,\y_fu_64_reg[0]_i_3__3_n_10 ,\y_fu_64_reg[0]_i_3__3_n_11 ,\y_fu_64_reg[0]_i_3__3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_64_reg[0]_i_3__3_n_13 ,\y_fu_64_reg[0]_i_3__3_n_14 ,\y_fu_64_reg[0]_i_3__3_n_15 ,\y_fu_64_reg[0]_i_3__3_n_16 }),
        .S({y_fu_64_reg[3:1],\y_fu_64[0]_i_4__3_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__3_n_14 ),
        .Q(y_fu_64_reg[10]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__3_n_13 ),
        .Q(y_fu_64_reg[11]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__3_n_15 ),
        .Q(y_fu_64_reg[1]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__3_n_14 ),
        .Q(y_fu_64_reg[2]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__3_n_13 ),
        .Q(y_fu_64_reg[3]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__3_n_16 ),
        .Q(y_fu_64_reg[4]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[4]_i_1__3 
       (.CI(\y_fu_64_reg[0]_i_3__3_n_9 ),
        .CO({\y_fu_64_reg[4]_i_1__3_n_9 ,\y_fu_64_reg[4]_i_1__3_n_10 ,\y_fu_64_reg[4]_i_1__3_n_11 ,\y_fu_64_reg[4]_i_1__3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[4]_i_1__3_n_13 ,\y_fu_64_reg[4]_i_1__3_n_14 ,\y_fu_64_reg[4]_i_1__3_n_15 ,\y_fu_64_reg[4]_i_1__3_n_16 }),
        .S(y_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__3_n_15 ),
        .Q(y_fu_64_reg[5]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__3_n_14 ),
        .Q(y_fu_64_reg[6]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__3_n_13 ),
        .Q(y_fu_64_reg[7]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__3_n_16 ),
        .Q(y_fu_64_reg[8]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[8]_i_1__3 
       (.CI(\y_fu_64_reg[4]_i_1__3_n_9 ),
        .CO({\NLW_y_fu_64_reg[8]_i_1__3_CO_UNCONNECTED [3],\y_fu_64_reg[8]_i_1__3_n_10 ,\y_fu_64_reg[8]_i_1__3_n_11 ,\y_fu_64_reg[8]_i_1__3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[8]_i_1__3_n_13 ,\y_fu_64_reg[8]_i_1__3_n_14 ,\y_fu_64_reg[8]_i_1__3_n_15 ,\y_fu_64_reg[8]_i_1__3_n_16 }),
        .S(y_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__3_n_15 ),
        .Q(y_fu_64_reg[9]),
        .R(y_fu_640));
endmodule

module main_design_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2
   (\ap_CS_fsm_reg[2] ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    D,
    full_n_reg,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
    out422_full_n,
    outYuv_empty_n,
    Q,
    push_1,
    \mOutPtr_reg[0] ,
    ap_rst_n,
    icmp_ln718_fu_78_p2_carry_i_1,
    CO,
    v_mix_444_to_422_false_U0_ap_start,
    start_for_v_mix_422_to_420_false_U0_full_n,
    \ap_CS_fsm_reg[1] ,
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0);
  output \ap_CS_fsm_reg[2] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output [1:0]D;
  output full_n_reg;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg;
  input out422_full_n;
  input outYuv_empty_n;
  input [2:0]Q;
  input push_1;
  input \mOutPtr_reg[0] ;
  input ap_rst_n;
  input [11:0]icmp_ln718_fu_78_p2_carry_i_1;
  input [0:0]CO;
  input v_mix_444_to_422_false_U0_ap_start;
  input start_for_v_mix_422_to_420_false_U0_full_n;
  input \ap_CS_fsm_reg[1] ;
  input grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0;
  wire icmp_ln718_fu_78_p2;
  wire [11:0]icmp_ln718_fu_78_p2_carry_i_1;
  wire icmp_ln718_fu_78_p2_carry_n_10;
  wire icmp_ln718_fu_78_p2_carry_n_11;
  wire icmp_ln718_fu_78_p2_carry_n_12;
  wire \mOutPtr_reg[0] ;
  wire out422_full_n;
  wire outYuv_empty_n;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_1;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire v_mix_444_to_422_false_U0_ap_start;
  wire \x_05_fu_46_reg_n_9_[0] ;
  wire \x_05_fu_46_reg_n_9_[10] ;
  wire \x_05_fu_46_reg_n_9_[11] ;
  wire \x_05_fu_46_reg_n_9_[1] ;
  wire \x_05_fu_46_reg_n_9_[2] ;
  wire \x_05_fu_46_reg_n_9_[3] ;
  wire \x_05_fu_46_reg_n_9_[4] ;
  wire \x_05_fu_46_reg_n_9_[5] ;
  wire \x_05_fu_46_reg_n_9_[6] ;
  wire \x_05_fu_46_reg_n_9_[7] ;
  wire \x_05_fu_46_reg_n_9_[8] ;
  wire \x_05_fu_46_reg_n_9_[9] ;
  wire [11:0]x_14_fu_84_p2;
  wire x_14_fu_84_p2_carry__0_n_10;
  wire x_14_fu_84_p2_carry__0_n_11;
  wire x_14_fu_84_p2_carry__0_n_12;
  wire x_14_fu_84_p2_carry__0_n_9;
  wire x_14_fu_84_p2_carry__1_n_11;
  wire x_14_fu_84_p2_carry__1_n_12;
  wire x_14_fu_84_p2_carry_n_10;
  wire x_14_fu_84_p2_carry_n_11;
  wire x_14_fu_84_p2_carry_n_12;
  wire x_14_fu_84_p2_carry_n_9;
  wire [3:0]NLW_icmp_ln718_fu_78_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_14_fu_84_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_14_fu_84_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__13 
       (.I0(out422_full_n),
        .I1(outYuv_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__33 
       (.I0(out422_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(push_1),
        .I4(outYuv_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_65 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln718_fu_78_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_05_fu_46_reg_n_9_[11] ,\x_05_fu_46_reg_n_9_[10] ,\x_05_fu_46_reg_n_9_[9] ,\x_05_fu_46_reg_n_9_[8] ,\x_05_fu_46_reg_n_9_[7] ,\x_05_fu_46_reg_n_9_[6] ,\x_05_fu_46_reg_n_9_[5] ,\x_05_fu_46_reg_n_9_[4] ,\x_05_fu_46_reg_n_9_[3] ,\x_05_fu_46_reg_n_9_[2] ,\x_05_fu_46_reg_n_9_[1] ,\x_05_fu_46_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (Q),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_14_fu_84_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x(ap_sig_allocacmp_x),
        .full_n_reg(full_n_reg),
        .grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .icmp_ln718_fu_78_p2_carry_i_1_0(icmp_ln718_fu_78_p2_carry_i_1),
        .out422_full_n(out422_full_n),
        .outYuv_empty_n(outYuv_empty_n),
        .start_for_v_mix_422_to_420_false_U0_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
        .v_mix_444_to_422_false_U0_ap_start(v_mix_444_to_422_false_U0_ap_start));
  CARRY4 icmp_ln718_fu_78_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln718_fu_78_p2,icmp_ln718_fu_78_p2_carry_n_10,icmp_ln718_fu_78_p2_carry_n_11,icmp_ln718_fu_78_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln718_fu_78_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__33 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(outYuv_empty_n),
        .I3(out422_full_n),
        .I4(push_1),
        .I5(\mOutPtr_reg[0] ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__12 
       (.I0(push_1),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(outYuv_empty_n),
        .I4(out422_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__12 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(outYuv_empty_n),
        .I3(out422_full_n),
        .I4(push_1),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[0]),
        .Q(\x_05_fu_46_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[10]),
        .Q(\x_05_fu_46_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[11]),
        .Q(\x_05_fu_46_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[1]),
        .Q(\x_05_fu_46_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[2]),
        .Q(\x_05_fu_46_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[3]),
        .Q(\x_05_fu_46_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[4]),
        .Q(\x_05_fu_46_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[5]),
        .Q(\x_05_fu_46_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[6]),
        .Q(\x_05_fu_46_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[7]),
        .Q(\x_05_fu_46_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[8]),
        .Q(\x_05_fu_46_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_14_fu_84_p2[9]),
        .Q(\x_05_fu_46_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_14_fu_84_p2_carry
       (.CI(1'b0),
        .CO({x_14_fu_84_p2_carry_n_9,x_14_fu_84_p2_carry_n_10,x_14_fu_84_p2_carry_n_11,x_14_fu_84_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_14_fu_84_p2[4:1]),
        .S(ap_sig_allocacmp_x[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_14_fu_84_p2_carry__0
       (.CI(x_14_fu_84_p2_carry_n_9),
        .CO({x_14_fu_84_p2_carry__0_n_9,x_14_fu_84_p2_carry__0_n_10,x_14_fu_84_p2_carry__0_n_11,x_14_fu_84_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_14_fu_84_p2[8:5]),
        .S(ap_sig_allocacmp_x[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_14_fu_84_p2_carry__1
       (.CI(x_14_fu_84_p2_carry__0_n_9),
        .CO({NLW_x_14_fu_84_p2_carry__1_CO_UNCONNECTED[3:2],x_14_fu_84_p2_carry__1_n_11,x_14_fu_84_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_14_fu_84_p2_carry__1_O_UNCONNECTED[3],x_14_fu_84_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x[11:9]}));
endmodule

module main_design_v_mix_0_0_v_mix_444_to_422_false_s
   (start_once_reg,
    \ap_CS_fsm_reg[2]_0 ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    p_6_in_0,
    CO,
    Q,
    v_mix_444_to_422_false_U0_ap_ready,
    out422_full_n,
    outYuv_empty_n,
    start_for_v_mix_422_to_420_false_U0_full_n,
    v_mix_444_to_422_false_U0_ap_start,
    push_1,
    \mOutPtr_reg[0] ,
    start_for_v_mix_444_to_422_false_U0_full_n,
    v_mix_rgb2yuv_false_U0_ap_start,
    start_once_reg_2,
    ap_clk,
    ap_done_cache_reg,
    ap_rst_n,
    icmp_ln718_fu_78_p2_carry_i_1,
    \ap_CS_fsm_reg[2]_i_2__11_0 );
  output start_once_reg;
  output \ap_CS_fsm_reg[2]_0 ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output p_6_in_0;
  output [0:0]CO;
  output [0:0]Q;
  output v_mix_444_to_422_false_U0_ap_ready;
  input out422_full_n;
  input outYuv_empty_n;
  input start_for_v_mix_422_to_420_false_U0_full_n;
  input v_mix_444_to_422_false_U0_ap_start;
  input push_1;
  input \mOutPtr_reg[0] ;
  input start_for_v_mix_444_to_422_false_U0_full_n;
  input v_mix_rgb2yuv_false_U0_ap_start;
  input start_once_reg_2;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_rst_n;
  input [11:0]icmp_ln718_fu_78_p2_carry_i_1;
  input [11:0]\ap_CS_fsm_reg[2]_i_2__11_0 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__16_n_9 ;
  wire \ap_CS_fsm[2]_i_4__11_n_9 ;
  wire \ap_CS_fsm[2]_i_5__11_n_9 ;
  wire \ap_CS_fsm[2]_i_6__11_n_9 ;
  wire \ap_CS_fsm[2]_i_7__11_n_9 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2__11_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__11_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__11_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__11_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_14;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_15;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_16;
  wire [11:0]icmp_ln718_fu_78_p2_carry_i_1;
  wire \mOutPtr_reg[0] ;
  wire out422_full_n;
  wire outYuv_empty_n;
  wire p_6_in;
  wire p_6_in_0;
  wire p_9_in;
  wire push;
  wire push_1;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_2;
  wire start_once_reg_i_1__12_n_9;
  wire v_mix_444_to_422_false_U0_ap_ready;
  wire v_mix_444_to_422_false_U0_ap_start;
  wire v_mix_rgb2yuv_false_U0_ap_start;
  wire \y_fu_46[0]_i_1__0_n_9 ;
  wire \y_fu_46[0]_i_4__0_n_9 ;
  wire [11:0]y_fu_46_reg;
  wire \y_fu_46_reg[0]_i_3__0_n_10 ;
  wire \y_fu_46_reg[0]_i_3__0_n_11 ;
  wire \y_fu_46_reg[0]_i_3__0_n_12 ;
  wire \y_fu_46_reg[0]_i_3__0_n_13 ;
  wire \y_fu_46_reg[0]_i_3__0_n_14 ;
  wire \y_fu_46_reg[0]_i_3__0_n_15 ;
  wire \y_fu_46_reg[0]_i_3__0_n_16 ;
  wire \y_fu_46_reg[0]_i_3__0_n_9 ;
  wire \y_fu_46_reg[4]_i_1__0_n_10 ;
  wire \y_fu_46_reg[4]_i_1__0_n_11 ;
  wire \y_fu_46_reg[4]_i_1__0_n_12 ;
  wire \y_fu_46_reg[4]_i_1__0_n_13 ;
  wire \y_fu_46_reg[4]_i_1__0_n_14 ;
  wire \y_fu_46_reg[4]_i_1__0_n_15 ;
  wire \y_fu_46_reg[4]_i_1__0_n_16 ;
  wire \y_fu_46_reg[4]_i_1__0_n_9 ;
  wire \y_fu_46_reg[8]_i_1__0_n_10 ;
  wire \y_fu_46_reg[8]_i_1__0_n_11 ;
  wire \y_fu_46_reg[8]_i_1__0_n_12 ;
  wire \y_fu_46_reg[8]_i_1__0_n_13 ;
  wire \y_fu_46_reg[8]_i_1__0_n_14 ;
  wire \y_fu_46_reg[8]_i_1__0_n_15 ;
  wire \y_fu_46_reg[8]_i_1__0_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__11_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_46_reg[8]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFAAAA333F0000)) 
    \ap_CS_fsm[0]_i_1__16 
       (.I0(CO),
        .I1(v_mix_444_to_422_false_U0_ap_start),
        .I2(start_for_v_mix_422_to_420_false_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_9_[0] ),
        .I5(Q),
        .O(\ap_CS_fsm[0]_i_1__16_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__11 
       (.I0(y_fu_46_reg[9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__11_0 [9]),
        .I2(\ap_CS_fsm_reg[2]_i_2__11_0 [11]),
        .I3(y_fu_46_reg[11]),
        .I4(\ap_CS_fsm_reg[2]_i_2__11_0 [10]),
        .I5(y_fu_46_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__11_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__11 
       (.I0(y_fu_46_reg[6]),
        .I1(\ap_CS_fsm_reg[2]_i_2__11_0 [6]),
        .I2(\ap_CS_fsm_reg[2]_i_2__11_0 [8]),
        .I3(y_fu_46_reg[8]),
        .I4(\ap_CS_fsm_reg[2]_i_2__11_0 [7]),
        .I5(y_fu_46_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__11_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__11 
       (.I0(y_fu_46_reg[3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__11_0 [3]),
        .I2(\ap_CS_fsm_reg[2]_i_2__11_0 [5]),
        .I3(y_fu_46_reg[5]),
        .I4(\ap_CS_fsm_reg[2]_i_2__11_0 [4]),
        .I5(y_fu_46_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__11_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__11 
       (.I0(y_fu_46_reg[0]),
        .I1(\ap_CS_fsm_reg[2]_i_2__11_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2__11_0 [2]),
        .I3(y_fu_46_reg[2]),
        .I4(\ap_CS_fsm_reg[2]_i_2__11_0 [1]),
        .I5(y_fu_46_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__11_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__16_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_15),
        .Q(Q),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_14),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__11 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__11_n_10 ,\ap_CS_fsm_reg[2]_i_2__11_n_11 ,\ap_CS_fsm_reg[2]_i_2__11_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__11_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__11_n_9 ,\ap_CS_fsm[2]_i_5__11_n_9 ,\ap_CS_fsm[2]_i_6__11_n_9 ,\ap_CS_fsm[2]_i_7__11_n_9 }));
  main_design_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62
       (.CO(CO),
        .D({grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_14,grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_15}),
        .Q({ap_CS_fsm_state3,Q,\ap_CS_fsm_reg_n_9_[0] }),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[1] (start_once_reg),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_16),
        .grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .icmp_ln718_fu_78_p2_carry_i_1(icmp_ln718_fu_78_p2_carry_i_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .out422_full_n(out422_full_n),
        .outYuv_empty_n(outYuv_empty_n),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_1(push_1),
        .start_for_v_mix_422_to_420_false_U0_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
        .v_mix_444_to_422_false_U0_ap_start(v_mix_444_to_422_false_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_16),
        .Q(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2__10 
       (.I0(CO),
        .I1(Q),
        .O(v_mix_444_to_422_false_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    \mOutPtr[1]_i_3__3 
       (.I0(CO),
        .I1(Q),
        .I2(v_mix_444_to_422_false_U0_ap_start),
        .I3(start_for_v_mix_444_to_422_false_U0_full_n),
        .I4(v_mix_rgb2yuv_false_U0_ap_start),
        .I5(start_once_reg_2),
        .O(p_6_in_0));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT5 #(
    .INIT(32'h00F8F8F8)) 
    start_once_reg_i_1__12
       (.I0(v_mix_444_to_422_false_U0_ap_start),
        .I1(start_for_v_mix_422_to_420_false_U0_full_n),
        .I2(start_once_reg),
        .I3(Q),
        .I4(CO),
        .O(start_once_reg_i_1__12_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__12_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT4 #(
    .INIT(16'hE000)) 
    \y_fu_46[0]_i_1__0 
       (.I0(start_once_reg),
        .I1(start_for_v_mix_422_to_420_false_U0_full_n),
        .I2(v_mix_444_to_422_false_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .O(\y_fu_46[0]_i_1__0_n_9 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_46[0]_i_2__0 
       (.I0(Q),
        .I1(CO),
        .O(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_46[0]_i_4__0 
       (.I0(y_fu_46_reg[0]),
        .O(\y_fu_46[0]_i_4__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[0]_i_3__0_n_16 ),
        .Q(y_fu_46_reg[0]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_46_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\y_fu_46_reg[0]_i_3__0_n_9 ,\y_fu_46_reg[0]_i_3__0_n_10 ,\y_fu_46_reg[0]_i_3__0_n_11 ,\y_fu_46_reg[0]_i_3__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_46_reg[0]_i_3__0_n_13 ,\y_fu_46_reg[0]_i_3__0_n_14 ,\y_fu_46_reg[0]_i_3__0_n_15 ,\y_fu_46_reg[0]_i_3__0_n_16 }),
        .S({y_fu_46_reg[3:1],\y_fu_46[0]_i_4__0_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[8]_i_1__0_n_14 ),
        .Q(y_fu_46_reg[10]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[8]_i_1__0_n_13 ),
        .Q(y_fu_46_reg[11]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[0]_i_3__0_n_15 ),
        .Q(y_fu_46_reg[1]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[0]_i_3__0_n_14 ),
        .Q(y_fu_46_reg[2]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[0]_i_3__0_n_13 ),
        .Q(y_fu_46_reg[3]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[4]_i_1__0_n_16 ),
        .Q(y_fu_46_reg[4]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_46_reg[4]_i_1__0 
       (.CI(\y_fu_46_reg[0]_i_3__0_n_9 ),
        .CO({\y_fu_46_reg[4]_i_1__0_n_9 ,\y_fu_46_reg[4]_i_1__0_n_10 ,\y_fu_46_reg[4]_i_1__0_n_11 ,\y_fu_46_reg[4]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_46_reg[4]_i_1__0_n_13 ,\y_fu_46_reg[4]_i_1__0_n_14 ,\y_fu_46_reg[4]_i_1__0_n_15 ,\y_fu_46_reg[4]_i_1__0_n_16 }),
        .S(y_fu_46_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[4]_i_1__0_n_15 ),
        .Q(y_fu_46_reg[5]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[4]_i_1__0_n_14 ),
        .Q(y_fu_46_reg[6]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[4]_i_1__0_n_13 ),
        .Q(y_fu_46_reg[7]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[8]_i_1__0_n_16 ),
        .Q(y_fu_46_reg[8]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_46_reg[8]_i_1__0 
       (.CI(\y_fu_46_reg[4]_i_1__0_n_9 ),
        .CO({\NLW_y_fu_46_reg[8]_i_1__0_CO_UNCONNECTED [3],\y_fu_46_reg[8]_i_1__0_n_10 ,\y_fu_46_reg[8]_i_1__0_n_11 ,\y_fu_46_reg[8]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_46_reg[8]_i_1__0_n_13 ,\y_fu_46_reg[8]_i_1__0_n_14 ,\y_fu_46_reg[8]_i_1__0_n_15 ,\y_fu_46_reg[8]_i_1__0_n_16 }),
        .S(y_fu_46_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[8]_i_1__0_n_15 ),
        .Q(y_fu_46_reg[9]),
        .R(\y_fu_46[0]_i_1__0_n_9 ));
endmodule

module main_design_v_mix_0_0_v_mix_core_alpha_false_false_10
   (Q,
    \icmp_ln465_reg_217_reg[0] ,
    and_ln476_4_reg_221,
    start_once_reg,
    \y_fu_80_reg[9]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    p_6_in,
    p_9_in,
    \mOutPtr_reg[0]_0 ,
    p_6_in_0,
    p_9_in_1,
    push,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ,
    ap_clk,
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
    hwReg_6_val_dout,
    ap_done_cache_reg,
    ap_rst_n,
    outLayer1_empty_n,
    srcLayer2x_empty_n,
    outLayer2_full_n,
    HwReg_layerHeight_2_val_c_empty_n,
    HwReg_layerWidth_2_val_c_empty_n,
    HwReg_layerStartY_2_val20_c_empty_n,
    icmp_ln465_fu_143_p2_carry,
    \ap_CS_fsm_reg[0]_i_2__0_0 ,
    v_mix_core_alpha_false_false_10_U0_ap_start,
    start_for_v_mix_rgb2yuv_false_U0_full_n,
    \mOutPtr_reg[0]_1 ,
    E,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[0]_3 ,
    D,
    \shl_ln450_reg_274_reg[15]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ,
    \layerStartY_reg_257_reg[15]_0 ,
    \shl_ln449_reg_269_reg[15]_0 );
  output [0:0]Q;
  output \icmp_ln465_reg_217_reg[0] ;
  output and_ln476_4_reg_221;
  output start_once_reg;
  output [0:0]\y_fu_80_reg[9]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \mOutPtr_reg[0] ;
  output p_6_in;
  output p_9_in;
  output \mOutPtr_reg[0]_0 ;
  output p_6_in_0;
  output p_9_in_1;
  output push;
  output [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;
  input ap_clk;
  input v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;
  input [0:0]hwReg_6_val_dout;
  input ap_done_cache_reg;
  input ap_rst_n;
  input outLayer1_empty_n;
  input srcLayer2x_empty_n;
  input outLayer2_full_n;
  input HwReg_layerHeight_2_val_c_empty_n;
  input HwReg_layerWidth_2_val_c_empty_n;
  input HwReg_layerStartY_2_val20_c_empty_n;
  input [11:0]icmp_ln465_fu_143_p2_carry;
  input [11:0]\ap_CS_fsm_reg[0]_i_2__0_0 ;
  input v_mix_core_alpha_false_false_10_U0_ap_start;
  input start_for_v_mix_rgb2yuv_false_U0_full_n;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]E;
  input \mOutPtr_reg[0]_2 ;
  input [0:0]\mOutPtr_reg[0]_3 ;
  input [15:0]D;
  input [15:0]\shl_ln450_reg_274_reg[15]_0 ;
  input [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ;
  input [15:0]\layerStartY_reg_257_reg[15]_0 ;
  input [15:0]\shl_ln449_reg_269_reg[15]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire HwReg_layerHeight_2_val_c_empty_n;
  wire HwReg_layerStartY_2_val20_c_empty_n;
  wire HwReg_layerWidth_2_val_c_empty_n;
  wire [0:0]Q;
  wire [16:0]add60_fu_187_p2;
  wire [16:0]add60_reg_294;
  wire \add60_reg_294[11]_i_2_n_9 ;
  wire \add60_reg_294[11]_i_3_n_9 ;
  wire \add60_reg_294[11]_i_4_n_9 ;
  wire \add60_reg_294[11]_i_5_n_9 ;
  wire \add60_reg_294[15]_i_2_n_9 ;
  wire \add60_reg_294[15]_i_3_n_9 ;
  wire \add60_reg_294[15]_i_4_n_9 ;
  wire \add60_reg_294[15]_i_5_n_9 ;
  wire \add60_reg_294[3]_i_2_n_9 ;
  wire \add60_reg_294[3]_i_3_n_9 ;
  wire \add60_reg_294[3]_i_4_n_9 ;
  wire \add60_reg_294[3]_i_5_n_9 ;
  wire \add60_reg_294[7]_i_2_n_9 ;
  wire \add60_reg_294[7]_i_3_n_9 ;
  wire \add60_reg_294[7]_i_4_n_9 ;
  wire \add60_reg_294[7]_i_5_n_9 ;
  wire \add60_reg_294_reg[11]_i_1_n_10 ;
  wire \add60_reg_294_reg[11]_i_1_n_11 ;
  wire \add60_reg_294_reg[11]_i_1_n_12 ;
  wire \add60_reg_294_reg[11]_i_1_n_9 ;
  wire \add60_reg_294_reg[15]_i_1_n_10 ;
  wire \add60_reg_294_reg[15]_i_1_n_11 ;
  wire \add60_reg_294_reg[15]_i_1_n_12 ;
  wire \add60_reg_294_reg[15]_i_1_n_9 ;
  wire \add60_reg_294_reg[3]_i_1_n_10 ;
  wire \add60_reg_294_reg[3]_i_1_n_11 ;
  wire \add60_reg_294_reg[3]_i_1_n_12 ;
  wire \add60_reg_294_reg[3]_i_1_n_9 ;
  wire \add60_reg_294_reg[7]_i_1_n_10 ;
  wire \add60_reg_294_reg[7]_i_1_n_11 ;
  wire \add60_reg_294_reg[7]_i_1_n_12 ;
  wire \add60_reg_294_reg[7]_i_1_n_9 ;
  wire [16:0]add71_fu_199_p2;
  wire [16:0]add71_reg_299;
  wire \add71_reg_299[11]_i_2_n_9 ;
  wire \add71_reg_299[11]_i_3_n_9 ;
  wire \add71_reg_299[11]_i_4_n_9 ;
  wire \add71_reg_299[11]_i_5_n_9 ;
  wire \add71_reg_299[15]_i_2_n_9 ;
  wire \add71_reg_299[15]_i_3_n_9 ;
  wire \add71_reg_299[15]_i_4_n_9 ;
  wire \add71_reg_299[15]_i_5_n_9 ;
  wire \add71_reg_299[3]_i_2_n_9 ;
  wire \add71_reg_299[3]_i_3_n_9 ;
  wire \add71_reg_299[3]_i_4_n_9 ;
  wire \add71_reg_299[3]_i_5_n_9 ;
  wire \add71_reg_299[7]_i_2_n_9 ;
  wire \add71_reg_299[7]_i_3_n_9 ;
  wire \add71_reg_299[7]_i_4_n_9 ;
  wire \add71_reg_299[7]_i_5_n_9 ;
  wire \add71_reg_299_reg[11]_i_1_n_10 ;
  wire \add71_reg_299_reg[11]_i_1_n_11 ;
  wire \add71_reg_299_reg[11]_i_1_n_12 ;
  wire \add71_reg_299_reg[11]_i_1_n_9 ;
  wire \add71_reg_299_reg[15]_i_1_n_10 ;
  wire \add71_reg_299_reg[15]_i_1_n_11 ;
  wire \add71_reg_299_reg[15]_i_1_n_12 ;
  wire \add71_reg_299_reg[15]_i_1_n_9 ;
  wire \add71_reg_299_reg[3]_i_1_n_10 ;
  wire \add71_reg_299_reg[3]_i_1_n_11 ;
  wire \add71_reg_299_reg[3]_i_1_n_12 ;
  wire \add71_reg_299_reg[3]_i_1_n_9 ;
  wire \add71_reg_299_reg[7]_i_1_n_10 ;
  wire \add71_reg_299_reg[7]_i_1_n_11 ;
  wire \add71_reg_299_reg[7]_i_1_n_12 ;
  wire \add71_reg_299_reg[7]_i_1_n_9 ;
  wire and_ln476_4_reg_221;
  wire \ap_CS_fsm[0]_i_3__0_n_9 ;
  wire \ap_CS_fsm[0]_i_4__1_n_9 ;
  wire \ap_CS_fsm[0]_i_5__1_n_9 ;
  wire \ap_CS_fsm[0]_i_6__1_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [11:0]\ap_CS_fsm_reg[0]_i_2__0_0 ;
  wire \ap_CS_fsm_reg[0]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_2__0_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ;
  wire ap_rst_n;
  wire grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg;
  wire grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0;
  wire grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_n_13;
  wire [0:0]hwReg_6_val_dout;
  wire [11:0]icmp_ln465_fu_143_p2_carry;
  wire \icmp_ln465_reg_217_reg[0] ;
  wire [15:0]layerStartX_reg_263;
  wire [15:0]layerStartY_reg_257;
  wire [15:0]\layerStartY_reg_257_reg[15]_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [0:0]\mOutPtr_reg[0]_3 ;
  wire notrhs_fu_239_p2;
  wire notrhs_reg_312;
  wire \notrhs_reg_312[0]_i_10_n_9 ;
  wire \notrhs_reg_312[0]_i_11_n_9 ;
  wire \notrhs_reg_312[0]_i_12_n_9 ;
  wire \notrhs_reg_312[0]_i_13_n_9 ;
  wire \notrhs_reg_312[0]_i_14_n_9 ;
  wire \notrhs_reg_312[0]_i_15_n_9 ;
  wire \notrhs_reg_312[0]_i_16_n_9 ;
  wire \notrhs_reg_312[0]_i_17_n_9 ;
  wire \notrhs_reg_312[0]_i_18_n_9 ;
  wire \notrhs_reg_312[0]_i_19_n_9 ;
  wire \notrhs_reg_312[0]_i_1_n_9 ;
  wire \notrhs_reg_312[0]_i_20_n_9 ;
  wire \notrhs_reg_312[0]_i_21_n_9 ;
  wire \notrhs_reg_312[0]_i_4_n_9 ;
  wire \notrhs_reg_312[0]_i_6_n_9 ;
  wire \notrhs_reg_312[0]_i_7_n_9 ;
  wire \notrhs_reg_312[0]_i_8_n_9 ;
  wire \notrhs_reg_312[0]_i_9_n_9 ;
  wire \notrhs_reg_312_reg[0]_i_3_n_10 ;
  wire \notrhs_reg_312_reg[0]_i_3_n_11 ;
  wire \notrhs_reg_312_reg[0]_i_3_n_12 ;
  wire \notrhs_reg_312_reg[0]_i_3_n_9 ;
  wire \notrhs_reg_312_reg[0]_i_5_n_10 ;
  wire \notrhs_reg_312_reg[0]_i_5_n_11 ;
  wire \notrhs_reg_312_reg[0]_i_5_n_12 ;
  wire \notrhs_reg_312_reg[0]_i_5_n_9 ;
  wire outLayer1_empty_n;
  wire outLayer2_full_n;
  wire p_6_in;
  wire p_6_in_0;
  wire p_9_in;
  wire p_9_in_1;
  wire push;
  wire rev12_fu_232_p2;
  wire rev12_reg_307;
  wire \rev12_reg_307[0]_i_10_n_9 ;
  wire \rev12_reg_307[0]_i_11_n_9 ;
  wire \rev12_reg_307[0]_i_12_n_9 ;
  wire \rev12_reg_307[0]_i_13_n_9 ;
  wire \rev12_reg_307[0]_i_14_n_9 ;
  wire \rev12_reg_307[0]_i_15_n_9 ;
  wire \rev12_reg_307[0]_i_16_n_9 ;
  wire \rev12_reg_307[0]_i_17_n_9 ;
  wire \rev12_reg_307[0]_i_18_n_9 ;
  wire \rev12_reg_307[0]_i_19_n_9 ;
  wire \rev12_reg_307[0]_i_4_n_9 ;
  wire \rev12_reg_307[0]_i_5_n_9 ;
  wire \rev12_reg_307[0]_i_6_n_9 ;
  wire \rev12_reg_307[0]_i_7_n_9 ;
  wire \rev12_reg_307[0]_i_8_n_9 ;
  wire \rev12_reg_307[0]_i_9_n_9 ;
  wire \rev12_reg_307_reg[0]_i_2_n_10 ;
  wire \rev12_reg_307_reg[0]_i_2_n_11 ;
  wire \rev12_reg_307_reg[0]_i_2_n_12 ;
  wire \rev12_reg_307_reg[0]_i_3_n_10 ;
  wire \rev12_reg_307_reg[0]_i_3_n_11 ;
  wire \rev12_reg_307_reg[0]_i_3_n_12 ;
  wire \rev12_reg_307_reg[0]_i_3_n_9 ;
  wire [15:0]shl_ln449_reg_269;
  wire [15:0]\shl_ln449_reg_269_reg[15]_0 ;
  wire [15:0]shl_ln450_reg_274;
  wire [15:0]\shl_ln450_reg_274_reg[15]_0 ;
  wire srcLayer2x_empty_n;
  wire start_for_v_mix_rgb2yuv_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__10_n_9;
  wire tmp_5_reg_279;
  wire ult_fu_227_p2;
  wire v_mix_core_alpha_false_false_10_U0_ap_start;
  wire v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read;
  wire \y_fu_80[0]_i_3_n_9 ;
  wire [11:0]y_fu_80_reg;
  wire \y_fu_80_reg[0]_i_2_n_10 ;
  wire \y_fu_80_reg[0]_i_2_n_11 ;
  wire \y_fu_80_reg[0]_i_2_n_12 ;
  wire \y_fu_80_reg[0]_i_2_n_13 ;
  wire \y_fu_80_reg[0]_i_2_n_14 ;
  wire \y_fu_80_reg[0]_i_2_n_15 ;
  wire \y_fu_80_reg[0]_i_2_n_16 ;
  wire \y_fu_80_reg[0]_i_2_n_9 ;
  wire \y_fu_80_reg[4]_i_1_n_10 ;
  wire \y_fu_80_reg[4]_i_1_n_11 ;
  wire \y_fu_80_reg[4]_i_1_n_12 ;
  wire \y_fu_80_reg[4]_i_1_n_13 ;
  wire \y_fu_80_reg[4]_i_1_n_14 ;
  wire \y_fu_80_reg[4]_i_1_n_15 ;
  wire \y_fu_80_reg[4]_i_1_n_16 ;
  wire \y_fu_80_reg[4]_i_1_n_9 ;
  wire \y_fu_80_reg[8]_i_1_n_10 ;
  wire \y_fu_80_reg[8]_i_1_n_11 ;
  wire \y_fu_80_reg[8]_i_1_n_12 ;
  wire \y_fu_80_reg[8]_i_1_n_13 ;
  wire \y_fu_80_reg[8]_i_1_n_14 ;
  wire \y_fu_80_reg[8]_i_1_n_15 ;
  wire \y_fu_80_reg[8]_i_1_n_16 ;
  wire [0:0]\y_fu_80_reg[9]_0 ;
  wire [3:1]\NLW_add60_reg_294_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add60_reg_294_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add71_reg_299_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add71_reg_299_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:1]\NLW_notrhs_reg_312_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_notrhs_reg_312_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_notrhs_reg_312_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_notrhs_reg_312_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_rev12_reg_307_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rev12_reg_307_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_rev12_reg_307_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_rev12_reg_307_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_80_reg[8]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[11]_i_2 
       (.I0(shl_ln449_reg_269[11]),
        .I1(layerStartY_reg_257[11]),
        .O(\add60_reg_294[11]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[11]_i_3 
       (.I0(shl_ln449_reg_269[10]),
        .I1(layerStartY_reg_257[10]),
        .O(\add60_reg_294[11]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[11]_i_4 
       (.I0(shl_ln449_reg_269[9]),
        .I1(layerStartY_reg_257[9]),
        .O(\add60_reg_294[11]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[11]_i_5 
       (.I0(shl_ln449_reg_269[8]),
        .I1(layerStartY_reg_257[8]),
        .O(\add60_reg_294[11]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[15]_i_2 
       (.I0(shl_ln449_reg_269[15]),
        .I1(layerStartY_reg_257[15]),
        .O(\add60_reg_294[15]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[15]_i_3 
       (.I0(shl_ln449_reg_269[14]),
        .I1(layerStartY_reg_257[14]),
        .O(\add60_reg_294[15]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[15]_i_4 
       (.I0(shl_ln449_reg_269[13]),
        .I1(layerStartY_reg_257[13]),
        .O(\add60_reg_294[15]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[15]_i_5 
       (.I0(shl_ln449_reg_269[12]),
        .I1(layerStartY_reg_257[12]),
        .O(\add60_reg_294[15]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[3]_i_2 
       (.I0(shl_ln449_reg_269[3]),
        .I1(layerStartY_reg_257[3]),
        .O(\add60_reg_294[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[3]_i_3 
       (.I0(shl_ln449_reg_269[2]),
        .I1(layerStartY_reg_257[2]),
        .O(\add60_reg_294[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[3]_i_4 
       (.I0(shl_ln449_reg_269[1]),
        .I1(layerStartY_reg_257[1]),
        .O(\add60_reg_294[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[3]_i_5 
       (.I0(shl_ln449_reg_269[0]),
        .I1(layerStartY_reg_257[0]),
        .O(\add60_reg_294[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[7]_i_2 
       (.I0(shl_ln449_reg_269[7]),
        .I1(layerStartY_reg_257[7]),
        .O(\add60_reg_294[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[7]_i_3 
       (.I0(shl_ln449_reg_269[6]),
        .I1(layerStartY_reg_257[6]),
        .O(\add60_reg_294[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[7]_i_4 
       (.I0(shl_ln449_reg_269[5]),
        .I1(layerStartY_reg_257[5]),
        .O(\add60_reg_294[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_reg_294[7]_i_5 
       (.I0(shl_ln449_reg_269[4]),
        .I1(layerStartY_reg_257[4]),
        .O(\add60_reg_294[7]_i_5_n_9 ));
  FDRE \add60_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[0]),
        .Q(add60_reg_294[0]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[10]),
        .Q(add60_reg_294[10]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[11]),
        .Q(add60_reg_294[11]),
        .R(1'b0));
  CARRY4 \add60_reg_294_reg[11]_i_1 
       (.CI(\add60_reg_294_reg[7]_i_1_n_9 ),
        .CO({\add60_reg_294_reg[11]_i_1_n_9 ,\add60_reg_294_reg[11]_i_1_n_10 ,\add60_reg_294_reg[11]_i_1_n_11 ,\add60_reg_294_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln449_reg_269[11:8]),
        .O(add60_fu_187_p2[11:8]),
        .S({\add60_reg_294[11]_i_2_n_9 ,\add60_reg_294[11]_i_3_n_9 ,\add60_reg_294[11]_i_4_n_9 ,\add60_reg_294[11]_i_5_n_9 }));
  FDRE \add60_reg_294_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[12]),
        .Q(add60_reg_294[12]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[13]),
        .Q(add60_reg_294[13]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[14]),
        .Q(add60_reg_294[14]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[15]),
        .Q(add60_reg_294[15]),
        .R(1'b0));
  CARRY4 \add60_reg_294_reg[15]_i_1 
       (.CI(\add60_reg_294_reg[11]_i_1_n_9 ),
        .CO({\add60_reg_294_reg[15]_i_1_n_9 ,\add60_reg_294_reg[15]_i_1_n_10 ,\add60_reg_294_reg[15]_i_1_n_11 ,\add60_reg_294_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln449_reg_269[15:12]),
        .O(add60_fu_187_p2[15:12]),
        .S({\add60_reg_294[15]_i_2_n_9 ,\add60_reg_294[15]_i_3_n_9 ,\add60_reg_294[15]_i_4_n_9 ,\add60_reg_294[15]_i_5_n_9 }));
  FDRE \add60_reg_294_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[16]),
        .Q(add60_reg_294[16]),
        .R(1'b0));
  CARRY4 \add60_reg_294_reg[16]_i_1 
       (.CI(\add60_reg_294_reg[15]_i_1_n_9 ),
        .CO({\NLW_add60_reg_294_reg[16]_i_1_CO_UNCONNECTED [3:1],add60_fu_187_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add60_reg_294_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add60_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[1]),
        .Q(add60_reg_294[1]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[2]),
        .Q(add60_reg_294[2]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[3]),
        .Q(add60_reg_294[3]),
        .R(1'b0));
  CARRY4 \add60_reg_294_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add60_reg_294_reg[3]_i_1_n_9 ,\add60_reg_294_reg[3]_i_1_n_10 ,\add60_reg_294_reg[3]_i_1_n_11 ,\add60_reg_294_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln449_reg_269[3:0]),
        .O(add60_fu_187_p2[3:0]),
        .S({\add60_reg_294[3]_i_2_n_9 ,\add60_reg_294[3]_i_3_n_9 ,\add60_reg_294[3]_i_4_n_9 ,\add60_reg_294[3]_i_5_n_9 }));
  FDRE \add60_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[4]),
        .Q(add60_reg_294[4]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[5]),
        .Q(add60_reg_294[5]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[6]),
        .Q(add60_reg_294[6]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[7]),
        .Q(add60_reg_294[7]),
        .R(1'b0));
  CARRY4 \add60_reg_294_reg[7]_i_1 
       (.CI(\add60_reg_294_reg[3]_i_1_n_9 ),
        .CO({\add60_reg_294_reg[7]_i_1_n_9 ,\add60_reg_294_reg[7]_i_1_n_10 ,\add60_reg_294_reg[7]_i_1_n_11 ,\add60_reg_294_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln449_reg_269[7:4]),
        .O(add60_fu_187_p2[7:4]),
        .S({\add60_reg_294[7]_i_2_n_9 ,\add60_reg_294[7]_i_3_n_9 ,\add60_reg_294[7]_i_4_n_9 ,\add60_reg_294[7]_i_5_n_9 }));
  FDRE \add60_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[8]),
        .Q(add60_reg_294[8]),
        .R(1'b0));
  FDRE \add60_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_fu_187_p2[9]),
        .Q(add60_reg_294[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[11]_i_2 
       (.I0(shl_ln450_reg_274[11]),
        .I1(layerStartX_reg_263[11]),
        .O(\add71_reg_299[11]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[11]_i_3 
       (.I0(shl_ln450_reg_274[10]),
        .I1(layerStartX_reg_263[10]),
        .O(\add71_reg_299[11]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[11]_i_4 
       (.I0(shl_ln450_reg_274[9]),
        .I1(layerStartX_reg_263[9]),
        .O(\add71_reg_299[11]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[11]_i_5 
       (.I0(shl_ln450_reg_274[8]),
        .I1(layerStartX_reg_263[8]),
        .O(\add71_reg_299[11]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[15]_i_2 
       (.I0(shl_ln450_reg_274[15]),
        .I1(layerStartX_reg_263[15]),
        .O(\add71_reg_299[15]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[15]_i_3 
       (.I0(shl_ln450_reg_274[14]),
        .I1(layerStartX_reg_263[14]),
        .O(\add71_reg_299[15]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[15]_i_4 
       (.I0(shl_ln450_reg_274[13]),
        .I1(layerStartX_reg_263[13]),
        .O(\add71_reg_299[15]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[15]_i_5 
       (.I0(shl_ln450_reg_274[12]),
        .I1(layerStartX_reg_263[12]),
        .O(\add71_reg_299[15]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[3]_i_2 
       (.I0(shl_ln450_reg_274[3]),
        .I1(layerStartX_reg_263[3]),
        .O(\add71_reg_299[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[3]_i_3 
       (.I0(shl_ln450_reg_274[2]),
        .I1(layerStartX_reg_263[2]),
        .O(\add71_reg_299[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[3]_i_4 
       (.I0(shl_ln450_reg_274[1]),
        .I1(layerStartX_reg_263[1]),
        .O(\add71_reg_299[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[3]_i_5 
       (.I0(shl_ln450_reg_274[0]),
        .I1(layerStartX_reg_263[0]),
        .O(\add71_reg_299[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[7]_i_2 
       (.I0(shl_ln450_reg_274[7]),
        .I1(layerStartX_reg_263[7]),
        .O(\add71_reg_299[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[7]_i_3 
       (.I0(shl_ln450_reg_274[6]),
        .I1(layerStartX_reg_263[6]),
        .O(\add71_reg_299[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[7]_i_4 
       (.I0(shl_ln450_reg_274[5]),
        .I1(layerStartX_reg_263[5]),
        .O(\add71_reg_299[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_reg_299[7]_i_5 
       (.I0(shl_ln450_reg_274[4]),
        .I1(layerStartX_reg_263[4]),
        .O(\add71_reg_299[7]_i_5_n_9 ));
  FDRE \add71_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[0]),
        .Q(add71_reg_299[0]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[10]),
        .Q(add71_reg_299[10]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[11]),
        .Q(add71_reg_299[11]),
        .R(1'b0));
  CARRY4 \add71_reg_299_reg[11]_i_1 
       (.CI(\add71_reg_299_reg[7]_i_1_n_9 ),
        .CO({\add71_reg_299_reg[11]_i_1_n_9 ,\add71_reg_299_reg[11]_i_1_n_10 ,\add71_reg_299_reg[11]_i_1_n_11 ,\add71_reg_299_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln450_reg_274[11:8]),
        .O(add71_fu_199_p2[11:8]),
        .S({\add71_reg_299[11]_i_2_n_9 ,\add71_reg_299[11]_i_3_n_9 ,\add71_reg_299[11]_i_4_n_9 ,\add71_reg_299[11]_i_5_n_9 }));
  FDRE \add71_reg_299_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[12]),
        .Q(add71_reg_299[12]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[13]),
        .Q(add71_reg_299[13]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[14]),
        .Q(add71_reg_299[14]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[15]),
        .Q(add71_reg_299[15]),
        .R(1'b0));
  CARRY4 \add71_reg_299_reg[15]_i_1 
       (.CI(\add71_reg_299_reg[11]_i_1_n_9 ),
        .CO({\add71_reg_299_reg[15]_i_1_n_9 ,\add71_reg_299_reg[15]_i_1_n_10 ,\add71_reg_299_reg[15]_i_1_n_11 ,\add71_reg_299_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln450_reg_274[15:12]),
        .O(add71_fu_199_p2[15:12]),
        .S({\add71_reg_299[15]_i_2_n_9 ,\add71_reg_299[15]_i_3_n_9 ,\add71_reg_299[15]_i_4_n_9 ,\add71_reg_299[15]_i_5_n_9 }));
  FDRE \add71_reg_299_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[16]),
        .Q(add71_reg_299[16]),
        .R(1'b0));
  CARRY4 \add71_reg_299_reg[16]_i_1 
       (.CI(\add71_reg_299_reg[15]_i_1_n_9 ),
        .CO({\NLW_add71_reg_299_reg[16]_i_1_CO_UNCONNECTED [3:1],add71_fu_199_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add71_reg_299_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add71_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[1]),
        .Q(add71_reg_299[1]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[2]),
        .Q(add71_reg_299[2]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[3]),
        .Q(add71_reg_299[3]),
        .R(1'b0));
  CARRY4 \add71_reg_299_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add71_reg_299_reg[3]_i_1_n_9 ,\add71_reg_299_reg[3]_i_1_n_10 ,\add71_reg_299_reg[3]_i_1_n_11 ,\add71_reg_299_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln450_reg_274[3:0]),
        .O(add71_fu_199_p2[3:0]),
        .S({\add71_reg_299[3]_i_2_n_9 ,\add71_reg_299[3]_i_3_n_9 ,\add71_reg_299[3]_i_4_n_9 ,\add71_reg_299[3]_i_5_n_9 }));
  FDRE \add71_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[4]),
        .Q(add71_reg_299[4]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[5]),
        .Q(add71_reg_299[5]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[6]),
        .Q(add71_reg_299[6]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[7]),
        .Q(add71_reg_299[7]),
        .R(1'b0));
  CARRY4 \add71_reg_299_reg[7]_i_1 
       (.CI(\add71_reg_299_reg[3]_i_1_n_9 ),
        .CO({\add71_reg_299_reg[7]_i_1_n_9 ,\add71_reg_299_reg[7]_i_1_n_10 ,\add71_reg_299_reg[7]_i_1_n_11 ,\add71_reg_299_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln450_reg_274[7:4]),
        .O(add71_fu_199_p2[7:4]),
        .S({\add71_reg_299[7]_i_2_n_9 ,\add71_reg_299[7]_i_3_n_9 ,\add71_reg_299[7]_i_4_n_9 ,\add71_reg_299[7]_i_5_n_9 }));
  FDRE \add71_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[8]),
        .Q(add71_reg_299[8]),
        .R(1'b0));
  FDRE \add71_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_fu_199_p2[9]),
        .Q(add71_reg_299[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__14 
       (.I0(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(\y_fu_80_reg[9]_0 ),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(y_fu_80_reg[9]),
        .I1(\ap_CS_fsm_reg[0]_i_2__0_0 [9]),
        .I2(y_fu_80_reg[10]),
        .I3(\ap_CS_fsm_reg[0]_i_2__0_0 [10]),
        .I4(\ap_CS_fsm_reg[0]_i_2__0_0 [11]),
        .I5(y_fu_80_reg[11]),
        .O(\ap_CS_fsm[0]_i_3__0_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_4__1 
       (.I0(y_fu_80_reg[6]),
        .I1(\ap_CS_fsm_reg[0]_i_2__0_0 [6]),
        .I2(y_fu_80_reg[7]),
        .I3(\ap_CS_fsm_reg[0]_i_2__0_0 [7]),
        .I4(\ap_CS_fsm_reg[0]_i_2__0_0 [8]),
        .I5(y_fu_80_reg[8]),
        .O(\ap_CS_fsm[0]_i_4__1_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_5__1 
       (.I0(y_fu_80_reg[3]),
        .I1(\ap_CS_fsm_reg[0]_i_2__0_0 [3]),
        .I2(y_fu_80_reg[4]),
        .I3(\ap_CS_fsm_reg[0]_i_2__0_0 [4]),
        .I4(\ap_CS_fsm_reg[0]_i_2__0_0 [5]),
        .I5(y_fu_80_reg[5]),
        .O(\ap_CS_fsm[0]_i_5__1_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_6__1 
       (.I0(y_fu_80_reg[0]),
        .I1(\ap_CS_fsm_reg[0]_i_2__0_0 [0]),
        .I2(y_fu_80_reg[1]),
        .I3(\ap_CS_fsm_reg[0]_i_2__0_0 [1]),
        .I4(\ap_CS_fsm_reg[0]_i_2__0_0 [2]),
        .I5(y_fu_80_reg[2]),
        .O(\ap_CS_fsm[0]_i_6__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\y_fu_80_reg[9]_0 ,\ap_CS_fsm_reg[0]_i_2__0_n_10 ,\ap_CS_fsm_reg[0]_i_2__0_n_11 ,\ap_CS_fsm_reg[0]_i_2__0_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_3__0_n_9 ,\ap_CS_fsm[0]_i_4__1_n_9 ,\ap_CS_fsm[0]_i_5__1_n_9 ,\ap_CS_fsm[0]_i_6__1_n_9 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  main_design_v_mix_0_0_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132
       (.CO(\y_fu_80_reg[9]_0 ),
        .D(ap_NS_fsm[3:2]),
        .E(E),
        .Q(add71_reg_299),
        .\and_ln476_4_reg_221_reg[0]_0 (and_ln476_4_reg_221),
        .\ap_CS_fsm_reg[2] (grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_n_13),
        .\ap_CS_fsm_reg[3] ({ap_CS_fsm_state4,Q,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .icmp_ln465_fu_143_p2_carry_0(icmp_ln465_fu_143_p2_carry),
        .\icmp_ln465_reg_217_reg[0]_0 (\icmp_ln465_reg_217_reg[0] ),
        .icmp_ln477_fu_163_p2_carry__0_0(layerStartX_reg_263),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[0]_3 (\mOutPtr_reg[0]_3 ),
        .notrhs_reg_312(notrhs_reg_312),
        .outLayer1_empty_n(outLayer1_empty_n),
        .outLayer2_full_n(outLayer2_full_n),
        .p_6_in(p_6_in),
        .p_6_in_0(p_6_in_0),
        .p_9_in(p_9_in),
        .p_9_in_1(p_9_in_1),
        .push(push),
        .rev12_reg_307(rev12_reg_307),
        .sel(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .srcLayer2x_empty_n(srcLayer2x_empty_n),
        .tmp_5_reg_279(tmp_5_reg_279));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_n_13),
        .Q(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \layerStartX_reg_263[15]_i_2 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(HwReg_layerHeight_2_val_c_empty_n),
        .I2(HwReg_layerWidth_2_val_c_empty_n),
        .I3(HwReg_layerStartY_2_val20_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \layerStartX_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[0]),
        .Q(layerStartX_reg_263[0]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[10] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[10]),
        .Q(layerStartX_reg_263[10]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[11] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[11]),
        .Q(layerStartX_reg_263[11]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[12] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[12]),
        .Q(layerStartX_reg_263[12]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[13] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[13]),
        .Q(layerStartX_reg_263[13]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[14] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[14]),
        .Q(layerStartX_reg_263[14]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[15] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[15]),
        .Q(layerStartX_reg_263[15]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[1]),
        .Q(layerStartX_reg_263[1]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[2]),
        .Q(layerStartX_reg_263[2]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[3]),
        .Q(layerStartX_reg_263[3]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[4]),
        .Q(layerStartX_reg_263[4]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[5]),
        .Q(layerStartX_reg_263[5]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[6]),
        .Q(layerStartX_reg_263[6]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[7]),
        .Q(layerStartX_reg_263[7]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[8] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[8]),
        .Q(layerStartX_reg_263[8]),
        .R(1'b0));
  FDRE \layerStartX_reg_263_reg[9] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(D[9]),
        .Q(layerStartX_reg_263[9]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [0]),
        .Q(layerStartY_reg_257[0]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[10] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [10]),
        .Q(layerStartY_reg_257[10]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[11] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [11]),
        .Q(layerStartY_reg_257[11]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[12] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [12]),
        .Q(layerStartY_reg_257[12]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[13] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [13]),
        .Q(layerStartY_reg_257[13]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[14] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [14]),
        .Q(layerStartY_reg_257[14]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[15] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [15]),
        .Q(layerStartY_reg_257[15]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [1]),
        .Q(layerStartY_reg_257[1]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [2]),
        .Q(layerStartY_reg_257[2]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [3]),
        .Q(layerStartY_reg_257[3]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [4]),
        .Q(layerStartY_reg_257[4]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [5]),
        .Q(layerStartY_reg_257[5]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [6]),
        .Q(layerStartY_reg_257[6]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [7]),
        .Q(layerStartY_reg_257[7]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [8]),
        .Q(layerStartY_reg_257[8]),
        .R(1'b0));
  FDRE \layerStartY_reg_257_reg[9] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\layerStartY_reg_257_reg[15]_0 [9]),
        .Q(layerStartY_reg_257[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \notrhs_reg_312[0]_i_1 
       (.I0(notrhs_fu_239_p2),
        .I1(Q),
        .I2(notrhs_reg_312),
        .O(\notrhs_reg_312[0]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \notrhs_reg_312[0]_i_10 
       (.I0(add60_reg_294[15]),
        .I1(add60_reg_294[14]),
        .O(\notrhs_reg_312[0]_i_10_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \notrhs_reg_312[0]_i_11 
       (.I0(add60_reg_294[13]),
        .I1(add60_reg_294[12]),
        .O(\notrhs_reg_312[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_reg_312[0]_i_12 
       (.I0(add60_reg_294[10]),
        .I1(y_fu_80_reg[10]),
        .I2(add60_reg_294[11]),
        .I3(y_fu_80_reg[11]),
        .O(\notrhs_reg_312[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_reg_312[0]_i_13 
       (.I0(add60_reg_294[8]),
        .I1(y_fu_80_reg[8]),
        .I2(add60_reg_294[9]),
        .I3(y_fu_80_reg[9]),
        .O(\notrhs_reg_312[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \notrhs_reg_312[0]_i_14 
       (.I0(add60_reg_294[7]),
        .I1(y_fu_80_reg[7]),
        .I2(add60_reg_294[6]),
        .I3(y_fu_80_reg[6]),
        .O(\notrhs_reg_312[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \notrhs_reg_312[0]_i_15 
       (.I0(add60_reg_294[5]),
        .I1(y_fu_80_reg[5]),
        .I2(add60_reg_294[4]),
        .I3(y_fu_80_reg[4]),
        .O(\notrhs_reg_312[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \notrhs_reg_312[0]_i_16 
       (.I0(add60_reg_294[3]),
        .I1(y_fu_80_reg[3]),
        .I2(add60_reg_294[2]),
        .I3(y_fu_80_reg[2]),
        .O(\notrhs_reg_312[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \notrhs_reg_312[0]_i_17 
       (.I0(add60_reg_294[1]),
        .I1(y_fu_80_reg[1]),
        .I2(add60_reg_294[0]),
        .I3(y_fu_80_reg[0]),
        .O(\notrhs_reg_312[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_reg_312[0]_i_18 
       (.I0(add60_reg_294[6]),
        .I1(y_fu_80_reg[6]),
        .I2(add60_reg_294[7]),
        .I3(y_fu_80_reg[7]),
        .O(\notrhs_reg_312[0]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_reg_312[0]_i_19 
       (.I0(add60_reg_294[4]),
        .I1(y_fu_80_reg[4]),
        .I2(add60_reg_294[5]),
        .I3(y_fu_80_reg[5]),
        .O(\notrhs_reg_312[0]_i_19_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_reg_312[0]_i_20 
       (.I0(add60_reg_294[2]),
        .I1(y_fu_80_reg[2]),
        .I2(add60_reg_294[3]),
        .I3(y_fu_80_reg[3]),
        .O(\notrhs_reg_312[0]_i_20_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_reg_312[0]_i_21 
       (.I0(add60_reg_294[0]),
        .I1(y_fu_80_reg[0]),
        .I2(add60_reg_294[1]),
        .I3(y_fu_80_reg[1]),
        .O(\notrhs_reg_312[0]_i_21_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \notrhs_reg_312[0]_i_4 
       (.I0(add60_reg_294[16]),
        .O(\notrhs_reg_312[0]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \notrhs_reg_312[0]_i_6 
       (.I0(add60_reg_294[14]),
        .I1(add60_reg_294[15]),
        .O(\notrhs_reg_312[0]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \notrhs_reg_312[0]_i_7 
       (.I0(add60_reg_294[12]),
        .I1(add60_reg_294[13]),
        .O(\notrhs_reg_312[0]_i_7_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \notrhs_reg_312[0]_i_8 
       (.I0(add60_reg_294[11]),
        .I1(y_fu_80_reg[11]),
        .I2(add60_reg_294[10]),
        .I3(y_fu_80_reg[10]),
        .O(\notrhs_reg_312[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \notrhs_reg_312[0]_i_9 
       (.I0(add60_reg_294[9]),
        .I1(y_fu_80_reg[9]),
        .I2(add60_reg_294[8]),
        .I3(y_fu_80_reg[8]),
        .O(\notrhs_reg_312[0]_i_9_n_9 ));
  FDRE \notrhs_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\notrhs_reg_312[0]_i_1_n_9 ),
        .Q(notrhs_reg_312),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \notrhs_reg_312_reg[0]_i_2 
       (.CI(\notrhs_reg_312_reg[0]_i_3_n_9 ),
        .CO({\NLW_notrhs_reg_312_reg[0]_i_2_CO_UNCONNECTED [3:1],notrhs_fu_239_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add60_reg_294[16]}),
        .O(\NLW_notrhs_reg_312_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\notrhs_reg_312[0]_i_4_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \notrhs_reg_312_reg[0]_i_3 
       (.CI(\notrhs_reg_312_reg[0]_i_5_n_9 ),
        .CO({\notrhs_reg_312_reg[0]_i_3_n_9 ,\notrhs_reg_312_reg[0]_i_3_n_10 ,\notrhs_reg_312_reg[0]_i_3_n_11 ,\notrhs_reg_312_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\notrhs_reg_312[0]_i_6_n_9 ,\notrhs_reg_312[0]_i_7_n_9 ,\notrhs_reg_312[0]_i_8_n_9 ,\notrhs_reg_312[0]_i_9_n_9 }),
        .O(\NLW_notrhs_reg_312_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\notrhs_reg_312[0]_i_10_n_9 ,\notrhs_reg_312[0]_i_11_n_9 ,\notrhs_reg_312[0]_i_12_n_9 ,\notrhs_reg_312[0]_i_13_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \notrhs_reg_312_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\notrhs_reg_312_reg[0]_i_5_n_9 ,\notrhs_reg_312_reg[0]_i_5_n_10 ,\notrhs_reg_312_reg[0]_i_5_n_11 ,\notrhs_reg_312_reg[0]_i_5_n_12 }),
        .CYINIT(1'b0),
        .DI({\notrhs_reg_312[0]_i_14_n_9 ,\notrhs_reg_312[0]_i_15_n_9 ,\notrhs_reg_312[0]_i_16_n_9 ,\notrhs_reg_312[0]_i_17_n_9 }),
        .O(\NLW_notrhs_reg_312_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\notrhs_reg_312[0]_i_18_n_9 ,\notrhs_reg_312[0]_i_19_n_9 ,\notrhs_reg_312[0]_i_20_n_9 ,\notrhs_reg_312[0]_i_21_n_9 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev12_reg_307[0]_i_10 
       (.I0(layerStartY_reg_257[10]),
        .I1(y_fu_80_reg[10]),
        .I2(layerStartY_reg_257[11]),
        .I3(y_fu_80_reg[11]),
        .O(\rev12_reg_307[0]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev12_reg_307[0]_i_11 
       (.I0(layerStartY_reg_257[8]),
        .I1(y_fu_80_reg[8]),
        .I2(layerStartY_reg_257[9]),
        .I3(y_fu_80_reg[9]),
        .O(\rev12_reg_307[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev12_reg_307[0]_i_12 
       (.I0(layerStartY_reg_257[7]),
        .I1(y_fu_80_reg[7]),
        .I2(layerStartY_reg_257[6]),
        .I3(y_fu_80_reg[6]),
        .O(\rev12_reg_307[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev12_reg_307[0]_i_13 
       (.I0(layerStartY_reg_257[5]),
        .I1(y_fu_80_reg[5]),
        .I2(layerStartY_reg_257[4]),
        .I3(y_fu_80_reg[4]),
        .O(\rev12_reg_307[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev12_reg_307[0]_i_14 
       (.I0(layerStartY_reg_257[3]),
        .I1(y_fu_80_reg[3]),
        .I2(layerStartY_reg_257[2]),
        .I3(y_fu_80_reg[2]),
        .O(\rev12_reg_307[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev12_reg_307[0]_i_15 
       (.I0(layerStartY_reg_257[1]),
        .I1(y_fu_80_reg[1]),
        .I2(layerStartY_reg_257[0]),
        .I3(y_fu_80_reg[0]),
        .O(\rev12_reg_307[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev12_reg_307[0]_i_16 
       (.I0(layerStartY_reg_257[6]),
        .I1(y_fu_80_reg[6]),
        .I2(layerStartY_reg_257[7]),
        .I3(y_fu_80_reg[7]),
        .O(\rev12_reg_307[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev12_reg_307[0]_i_17 
       (.I0(layerStartY_reg_257[4]),
        .I1(y_fu_80_reg[4]),
        .I2(layerStartY_reg_257[5]),
        .I3(y_fu_80_reg[5]),
        .O(\rev12_reg_307[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev12_reg_307[0]_i_18 
       (.I0(layerStartY_reg_257[2]),
        .I1(y_fu_80_reg[2]),
        .I2(layerStartY_reg_257[3]),
        .I3(y_fu_80_reg[3]),
        .O(\rev12_reg_307[0]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev12_reg_307[0]_i_19 
       (.I0(layerStartY_reg_257[0]),
        .I1(y_fu_80_reg[0]),
        .I2(layerStartY_reg_257[1]),
        .I3(y_fu_80_reg[1]),
        .O(\rev12_reg_307[0]_i_19_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rev12_reg_307[0]_i_4 
       (.I0(layerStartY_reg_257[14]),
        .I1(layerStartY_reg_257[15]),
        .O(\rev12_reg_307[0]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rev12_reg_307[0]_i_5 
       (.I0(layerStartY_reg_257[12]),
        .I1(layerStartY_reg_257[13]),
        .O(\rev12_reg_307[0]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev12_reg_307[0]_i_6 
       (.I0(layerStartY_reg_257[11]),
        .I1(y_fu_80_reg[11]),
        .I2(layerStartY_reg_257[10]),
        .I3(y_fu_80_reg[10]),
        .O(\rev12_reg_307[0]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev12_reg_307[0]_i_7 
       (.I0(layerStartY_reg_257[9]),
        .I1(y_fu_80_reg[9]),
        .I2(layerStartY_reg_257[8]),
        .I3(y_fu_80_reg[8]),
        .O(\rev12_reg_307[0]_i_7_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rev12_reg_307[0]_i_8 
       (.I0(layerStartY_reg_257[15]),
        .I1(layerStartY_reg_257[14]),
        .O(\rev12_reg_307[0]_i_8_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rev12_reg_307[0]_i_9 
       (.I0(layerStartY_reg_257[13]),
        .I1(layerStartY_reg_257[12]),
        .O(\rev12_reg_307[0]_i_9_n_9 ));
  FDRE \rev12_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(rev12_fu_232_p2),
        .Q(rev12_reg_307),
        .R(1'b0));
  CARRY4 \rev12_reg_307_reg[0]_i_1 
       (.CI(ult_fu_227_p2),
        .CO(\NLW_rev12_reg_307_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rev12_reg_307_reg[0]_i_1_O_UNCONNECTED [3:1],rev12_fu_232_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rev12_reg_307_reg[0]_i_2 
       (.CI(\rev12_reg_307_reg[0]_i_3_n_9 ),
        .CO({ult_fu_227_p2,\rev12_reg_307_reg[0]_i_2_n_10 ,\rev12_reg_307_reg[0]_i_2_n_11 ,\rev12_reg_307_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\rev12_reg_307[0]_i_4_n_9 ,\rev12_reg_307[0]_i_5_n_9 ,\rev12_reg_307[0]_i_6_n_9 ,\rev12_reg_307[0]_i_7_n_9 }),
        .O(\NLW_rev12_reg_307_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\rev12_reg_307[0]_i_8_n_9 ,\rev12_reg_307[0]_i_9_n_9 ,\rev12_reg_307[0]_i_10_n_9 ,\rev12_reg_307[0]_i_11_n_9 }));
  CARRY4 \rev12_reg_307_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\rev12_reg_307_reg[0]_i_3_n_9 ,\rev12_reg_307_reg[0]_i_3_n_10 ,\rev12_reg_307_reg[0]_i_3_n_11 ,\rev12_reg_307_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\rev12_reg_307[0]_i_12_n_9 ,\rev12_reg_307[0]_i_13_n_9 ,\rev12_reg_307[0]_i_14_n_9 ,\rev12_reg_307[0]_i_15_n_9 }),
        .O(\NLW_rev12_reg_307_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\rev12_reg_307[0]_i_16_n_9 ,\rev12_reg_307[0]_i_17_n_9 ,\rev12_reg_307[0]_i_18_n_9 ,\rev12_reg_307[0]_i_19_n_9 }));
  FDRE \shl_ln449_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [0]),
        .Q(shl_ln449_reg_269[0]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [10]),
        .Q(shl_ln449_reg_269[10]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [11]),
        .Q(shl_ln449_reg_269[11]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [12]),
        .Q(shl_ln449_reg_269[12]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[13] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [13]),
        .Q(shl_ln449_reg_269[13]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[14] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [14]),
        .Q(shl_ln449_reg_269[14]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[15] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [15]),
        .Q(shl_ln449_reg_269[15]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [1]),
        .Q(shl_ln449_reg_269[1]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [2]),
        .Q(shl_ln449_reg_269[2]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [3]),
        .Q(shl_ln449_reg_269[3]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [4]),
        .Q(shl_ln449_reg_269[4]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [5]),
        .Q(shl_ln449_reg_269[5]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [6]),
        .Q(shl_ln449_reg_269[6]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [7]),
        .Q(shl_ln449_reg_269[7]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [8]),
        .Q(shl_ln449_reg_269[8]),
        .R(1'b0));
  FDRE \shl_ln449_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln449_reg_269_reg[15]_0 [9]),
        .Q(shl_ln449_reg_269[9]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [0]),
        .Q(shl_ln450_reg_274[0]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[10] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [10]),
        .Q(shl_ln450_reg_274[10]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[11] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [11]),
        .Q(shl_ln450_reg_274[11]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[12] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [12]),
        .Q(shl_ln450_reg_274[12]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[13] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [13]),
        .Q(shl_ln450_reg_274[13]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[14] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [14]),
        .Q(shl_ln450_reg_274[14]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[15] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [15]),
        .Q(shl_ln450_reg_274[15]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [1]),
        .Q(shl_ln450_reg_274[1]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [2]),
        .Q(shl_ln450_reg_274[2]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [3]),
        .Q(shl_ln450_reg_274[3]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [4]),
        .Q(shl_ln450_reg_274[4]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [5]),
        .Q(shl_ln450_reg_274[5]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [6]),
        .Q(shl_ln450_reg_274[6]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [7]),
        .Q(shl_ln450_reg_274[7]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[8] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [8]),
        .Q(shl_ln450_reg_274[8]),
        .R(1'b0));
  FDRE \shl_ln450_reg_274_reg[9] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(\shl_ln450_reg_274_reg[15]_0 [9]),
        .Q(shl_ln450_reg_274[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00ECECEC)) 
    start_once_reg_i_1__10
       (.I0(v_mix_core_alpha_false_false_10_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I3(\y_fu_80_reg[9]_0 ),
        .I4(Q),
        .O(start_once_reg_i_1__10_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__10_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  FDRE \tmp_5_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read),
        .D(hwReg_6_val_dout),
        .Q(tmp_5_reg_279),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_80[0]_i_1 
       (.I0(Q),
        .I1(\y_fu_80_reg[9]_0 ),
        .O(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_80[0]_i_3 
       (.I0(y_fu_80_reg[0]),
        .O(\y_fu_80[0]_i_3_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[0]_i_2_n_16 ),
        .Q(y_fu_80_reg[0]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_80_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_80_reg[0]_i_2_n_9 ,\y_fu_80_reg[0]_i_2_n_10 ,\y_fu_80_reg[0]_i_2_n_11 ,\y_fu_80_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_80_reg[0]_i_2_n_13 ,\y_fu_80_reg[0]_i_2_n_14 ,\y_fu_80_reg[0]_i_2_n_15 ,\y_fu_80_reg[0]_i_2_n_16 }),
        .S({y_fu_80_reg[3:1],\y_fu_80[0]_i_3_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[8]_i_1_n_14 ),
        .Q(y_fu_80_reg[10]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[8]_i_1_n_13 ),
        .Q(y_fu_80_reg[11]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[0]_i_2_n_15 ),
        .Q(y_fu_80_reg[1]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[0]_i_2_n_14 ),
        .Q(y_fu_80_reg[2]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[0]_i_2_n_13 ),
        .Q(y_fu_80_reg[3]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[4]_i_1_n_16 ),
        .Q(y_fu_80_reg[4]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_80_reg[4]_i_1 
       (.CI(\y_fu_80_reg[0]_i_2_n_9 ),
        .CO({\y_fu_80_reg[4]_i_1_n_9 ,\y_fu_80_reg[4]_i_1_n_10 ,\y_fu_80_reg[4]_i_1_n_11 ,\y_fu_80_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_80_reg[4]_i_1_n_13 ,\y_fu_80_reg[4]_i_1_n_14 ,\y_fu_80_reg[4]_i_1_n_15 ,\y_fu_80_reg[4]_i_1_n_16 }),
        .S(y_fu_80_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[4]_i_1_n_15 ),
        .Q(y_fu_80_reg[5]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[4]_i_1_n_14 ),
        .Q(y_fu_80_reg[6]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[4]_i_1_n_13 ),
        .Q(y_fu_80_reg[7]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[8]_i_1_n_16 ),
        .Q(y_fu_80_reg[8]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_80_reg[8]_i_1 
       (.CI(\y_fu_80_reg[4]_i_1_n_9 ),
        .CO({\NLW_y_fu_80_reg[8]_i_1_CO_UNCONNECTED [3],\y_fu_80_reg[8]_i_1_n_10 ,\y_fu_80_reg[8]_i_1_n_11 ,\y_fu_80_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_80_reg[8]_i_1_n_13 ,\y_fu_80_reg[8]_i_1_n_14 ,\y_fu_80_reg[8]_i_1_n_15 ,\y_fu_80_reg[8]_i_1_n_16 }),
        .S(y_fu_80_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0),
        .D(\y_fu_80_reg[8]_i_1_n_15 ),
        .Q(y_fu_80_reg[9]),
        .R(v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read));
endmodule

module main_design_v_mix_0_0_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3
   (\icmp_ln465_reg_217_reg[0]_0 ,
    \and_ln476_4_reg_221_reg[0]_0 ,
    D,
    \ap_CS_fsm_reg[2] ,
    \mOutPtr_reg[0] ,
    p_6_in,
    p_9_in,
    \mOutPtr_reg[0]_0 ,
    p_6_in_0,
    p_9_in_1,
    push,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ,
    Q,
    ap_done_cache_reg,
    ap_clk,
    ap_rst_n,
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
    \ap_CS_fsm_reg[3] ,
    sel,
    outLayer1_empty_n,
    srcLayer2x_empty_n,
    outLayer2_full_n,
    icmp_ln465_fu_143_p2_carry_0,
    icmp_ln477_fu_163_p2_carry__0_0,
    tmp_5_reg_279,
    rev12_reg_307,
    CO,
    notrhs_reg_312,
    \mOutPtr_reg[0]_1 ,
    E,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[0]_3 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 );
  output \icmp_ln465_reg_217_reg[0]_0 ;
  output \and_ln476_4_reg_221_reg[0]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output \mOutPtr_reg[0] ;
  output p_6_in;
  output p_9_in;
  output \mOutPtr_reg[0]_0 ;
  output p_6_in_0;
  output p_9_in_1;
  output push;
  output [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ;
  input [16:0]Q;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_rst_n;
  input grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input sel;
  input outLayer1_empty_n;
  input srcLayer2x_empty_n;
  input outLayer2_full_n;
  input [11:0]icmp_ln465_fu_143_p2_carry_0;
  input [15:0]icmp_ln477_fu_163_p2_carry__0_0;
  input tmp_5_reg_279;
  input rev12_reg_307;
  input [0:0]CO;
  input notrhs_reg_312;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]E;
  input \mOutPtr_reg[0]_2 ;
  input [0:0]\mOutPtr_reg[0]_3 ;
  input [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [11:0]add_ln465_fu_149_p2;
  wire \and_ln476_4_reg_221[0]_i_2_n_9 ;
  wire \and_ln476_4_reg_221_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_condition_126;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_9;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 ;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 ;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg;
  wire icmp_ln465_fu_143_p2;
  wire [11:0]icmp_ln465_fu_143_p2_carry_0;
  wire icmp_ln465_fu_143_p2_carry_n_10;
  wire icmp_ln465_fu_143_p2_carry_n_11;
  wire icmp_ln465_fu_143_p2_carry_n_12;
  wire \icmp_ln465_reg_217_reg[0]_0 ;
  wire icmp_ln477_fu_163_p2;
  wire [15:0]icmp_ln477_fu_163_p2_carry__0_0;
  wire icmp_ln477_fu_163_p2_carry__0_i_1_n_9;
  wire icmp_ln477_fu_163_p2_carry__0_i_2_n_9;
  wire icmp_ln477_fu_163_p2_carry__0_i_5_n_9;
  wire icmp_ln477_fu_163_p2_carry__0_i_6_n_9;
  wire icmp_ln477_fu_163_p2_carry__0_n_10;
  wire icmp_ln477_fu_163_p2_carry__0_n_11;
  wire icmp_ln477_fu_163_p2_carry__0_n_12;
  wire icmp_ln477_fu_163_p2_carry_n_10;
  wire icmp_ln477_fu_163_p2_carry_n_11;
  wire icmp_ln477_fu_163_p2_carry_n_12;
  wire icmp_ln477_fu_163_p2_carry_n_9;
  wire icmp_ln478_fu_175_p2;
  wire icmp_ln478_fu_175_p2_carry__0_i_1_n_9;
  wire icmp_ln478_fu_175_p2_carry__0_i_2_n_9;
  wire icmp_ln478_fu_175_p2_carry__0_i_5_n_9;
  wire icmp_ln478_fu_175_p2_carry__0_i_6_n_9;
  wire icmp_ln478_fu_175_p2_carry__0_n_10;
  wire icmp_ln478_fu_175_p2_carry__0_n_11;
  wire icmp_ln478_fu_175_p2_carry__0_n_12;
  wire icmp_ln478_fu_175_p2_carry__0_n_9;
  wire icmp_ln478_fu_175_p2_carry__1_i_1_n_9;
  wire icmp_ln478_fu_175_p2_carry_n_10;
  wire icmp_ln478_fu_175_p2_carry_n_11;
  wire icmp_ln478_fu_175_p2_carry_n_12;
  wire icmp_ln478_fu_175_p2_carry_n_9;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [0:0]\mOutPtr_reg[0]_3 ;
  wire notrhs_reg_312;
  wire outLayer1_empty_n;
  wire outLayer2_full_n;
  wire p_3_in;
  wire p_6_in;
  wire p_6_in_0;
  wire p_9_in;
  wire p_9_in_1;
  wire push;
  wire rev12_reg_307;
  wire sel;
  wire srcLayer2x_empty_n;
  wire tmp_5_reg_279;
  wire x_fu_66;
  wire \x_fu_66_reg_n_9_[0] ;
  wire \x_fu_66_reg_n_9_[10] ;
  wire \x_fu_66_reg_n_9_[11] ;
  wire \x_fu_66_reg_n_9_[1] ;
  wire \x_fu_66_reg_n_9_[2] ;
  wire \x_fu_66_reg_n_9_[3] ;
  wire \x_fu_66_reg_n_9_[4] ;
  wire \x_fu_66_reg_n_9_[5] ;
  wire \x_fu_66_reg_n_9_[6] ;
  wire \x_fu_66_reg_n_9_[7] ;
  wire \x_fu_66_reg_n_9_[8] ;
  wire \x_fu_66_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln465_fu_143_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln477_fu_163_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln477_fu_163_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln478_fu_175_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln478_fu_175_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln478_fu_175_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln478_fu_175_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][23]_i_1__11 
       (.I0(outLayer2_full_n),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\ap_CS_fsm_reg[3] [2]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(push));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln476_4_reg_221[0]_i_2 
       (.I0(tmp_5_reg_279),
        .I1(rev12_reg_307),
        .O(\and_ln476_4_reg_221[0]_i_2_n_9 ));
  FDRE \and_ln476_4_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\and_ln476_4_reg_221_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(ap_condition_126));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [0]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [10]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [11]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [12]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [13]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [14]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [15]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [16]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [17]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [18]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [19]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [1]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [20]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [21]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [22]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [23]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [2]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [3]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [4]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [5]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [6]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [7]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [8]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_126),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1 [9]),
        .Q(\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0 [9]),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_64 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln465_fu_143_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .E(x_fu_66),
        .Q({\x_fu_66_reg_n_9_[11] ,\x_fu_66_reg_n_9_[10] ,\x_fu_66_reg_n_9_[9] ,\x_fu_66_reg_n_9_[8] ,\x_fu_66_reg_n_9_[7] ,\x_fu_66_reg_n_9_[6] ,\x_fu_66_reg_n_9_[5] ,\x_fu_66_reg_n_9_[4] ,\x_fu_66_reg_n_9_[3] ,\x_fu_66_reg_n_9_[2] ,\x_fu_66_reg_n_9_[1] ,\x_fu_66_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .\add71_reg_299_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .\add71_reg_299_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .\add71_reg_299_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}),
        .\add71_reg_299_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\and_ln476_4_reg_221_reg[0] (\and_ln476_4_reg_221_reg[0]_0 ),
        .\and_ln476_4_reg_221_reg[0]_0 (icmp_ln477_fu_163_p2),
        .\and_ln476_4_reg_221_reg[0]_1 (icmp_ln478_fu_175_p2),
        .\and_ln476_4_reg_221_reg[0]_2 (\and_ln476_4_reg_221[0]_i_2_n_9 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg(grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg),
        .grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_56),
        .grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg_0(CO),
        .icmp_ln465_fu_143_p2_carry(icmp_ln465_fu_143_p2_carry_0),
        .\icmp_ln465_reg_217_reg[0] (flow_control_loop_pipe_sequential_init_U_n_58),
        .\icmp_ln465_reg_217_reg[0]_0 (\icmp_ln465_reg_217_reg[0]_0 ),
        .icmp_ln477_fu_163_p2_carry__0(icmp_ln477_fu_163_p2_carry__0_0[11:0]),
        .icmp_ln478_fu_175_p2_carry__0(Q[11:0]),
        .\layerStartX_reg_263_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .\layerStartX_reg_263_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .\layerStartX_reg_263_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .notrhs_reg_312(notrhs_reg_312),
        .\notrhs_reg_312_reg[0] (flow_control_loop_pipe_sequential_init_U_n_57),
        .outLayer1_empty_n(outLayer1_empty_n),
        .outLayer2_full_n(outLayer2_full_n),
        .sel(sel),
        .srcLayer2x_empty_n(srcLayer2x_empty_n),
        .\x_fu_66_reg[11] (add_ln465_fu_149_p2));
  CARRY4 icmp_ln465_fu_143_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln465_fu_143_p2,icmp_ln465_fu_143_p2_carry_n_10,icmp_ln465_fu_143_p2_carry_n_11,icmp_ln465_fu_143_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln465_fu_143_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}));
  FDRE \icmp_ln465_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\icmp_ln465_reg_217_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln477_fu_163_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln477_fu_163_p2_carry_n_9,icmp_ln477_fu_163_p2_carry_n_10,icmp_ln477_fu_163_p2_carry_n_11,icmp_ln477_fu_163_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .O(NLW_icmp_ln477_fu_163_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln477_fu_163_p2_carry__0
       (.CI(icmp_ln477_fu_163_p2_carry_n_9),
        .CO({icmp_ln477_fu_163_p2,icmp_ln477_fu_163_p2_carry__0_n_10,icmp_ln477_fu_163_p2_carry__0_n_11,icmp_ln477_fu_163_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln477_fu_163_p2_carry__0_i_1_n_9,icmp_ln477_fu_163_p2_carry__0_i_2_n_9,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .O(NLW_icmp_ln477_fu_163_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln477_fu_163_p2_carry__0_i_5_n_9,icmp_ln477_fu_163_p2_carry__0_i_6_n_9,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln477_fu_163_p2_carry__0_i_1
       (.I0(icmp_ln477_fu_163_p2_carry__0_0[14]),
        .I1(icmp_ln477_fu_163_p2_carry__0_0[15]),
        .O(icmp_ln477_fu_163_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln477_fu_163_p2_carry__0_i_2
       (.I0(icmp_ln477_fu_163_p2_carry__0_0[12]),
        .I1(icmp_ln477_fu_163_p2_carry__0_0[13]),
        .O(icmp_ln477_fu_163_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln477_fu_163_p2_carry__0_i_5
       (.I0(icmp_ln477_fu_163_p2_carry__0_0[15]),
        .I1(icmp_ln477_fu_163_p2_carry__0_0[14]),
        .O(icmp_ln477_fu_163_p2_carry__0_i_5_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln477_fu_163_p2_carry__0_i_6
       (.I0(icmp_ln477_fu_163_p2_carry__0_0[13]),
        .I1(icmp_ln477_fu_163_p2_carry__0_0[12]),
        .O(icmp_ln477_fu_163_p2_carry__0_i_6_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln478_fu_175_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln478_fu_175_p2_carry_n_9,icmp_ln478_fu_175_p2_carry_n_10,icmp_ln478_fu_175_p2_carry_n_11,icmp_ln478_fu_175_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .O(NLW_icmp_ln478_fu_175_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln478_fu_175_p2_carry__0
       (.CI(icmp_ln478_fu_175_p2_carry_n_9),
        .CO({icmp_ln478_fu_175_p2_carry__0_n_9,icmp_ln478_fu_175_p2_carry__0_n_10,icmp_ln478_fu_175_p2_carry__0_n_11,icmp_ln478_fu_175_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln478_fu_175_p2_carry__0_i_1_n_9,icmp_ln478_fu_175_p2_carry__0_i_2_n_9,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .O(NLW_icmp_ln478_fu_175_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln478_fu_175_p2_carry__0_i_5_n_9,icmp_ln478_fu_175_p2_carry__0_i_6_n_9,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln478_fu_175_p2_carry__0_i_1
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(icmp_ln478_fu_175_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln478_fu_175_p2_carry__0_i_2
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(icmp_ln478_fu_175_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln478_fu_175_p2_carry__0_i_5
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(icmp_ln478_fu_175_p2_carry__0_i_5_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln478_fu_175_p2_carry__0_i_6
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(icmp_ln478_fu_175_p2_carry__0_i_6_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln478_fu_175_p2_carry__1
       (.CI(icmp_ln478_fu_175_p2_carry__0_n_9),
        .CO({NLW_icmp_ln478_fu_175_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln478_fu_175_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[16]}),
        .O(NLW_icmp_ln478_fu_175_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln478_fu_175_p2_carry__1_i_1_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln478_fu_175_p2_carry__1_i_1
       (.I0(Q[16]),
        .O(icmp_ln478_fu_175_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h1E)) 
    \mOutPtr[0]_i_1__18 
       (.I0(p_6_in),
        .I1(p_9_in),
        .I2(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  LUT3 #(
    .INIT(8'h1E)) 
    \mOutPtr[0]_i_1__31 
       (.I0(p_6_in_0),
        .I1(p_9_in_1),
        .I2(\mOutPtr_reg[0]_2 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__10 
       (.I0(\mOutPtr_reg[0]_3 ),
        .I1(p_3_in),
        .I2(\ap_CS_fsm_reg[3] [2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(srcLayer2x_empty_n),
        .O(p_9_in_1));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    \mOutPtr[2]_i_2__6 
       (.I0(E),
        .I1(\ap_CS_fsm_reg[3] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln465_reg_217_reg[0]_0 ),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(outLayer1_empty_n),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mOutPtr[2]_i_3__10 
       (.I0(p_3_in),
        .I1(\ap_CS_fsm_reg[3] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(srcLayer2x_empty_n),
        .I5(\mOutPtr_reg[0]_3 ),
        .O(p_6_in_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mOutPtr[2]_i_3__6 
       (.I0(\ap_CS_fsm_reg[3] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln465_reg_217_reg[0]_0 ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(outLayer1_empty_n),
        .I5(E),
        .O(p_6_in));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[2]_i_4 
       (.I0(\and_ln476_4_reg_221_reg[0]_0 ),
        .I1(\icmp_ln465_reg_217_reg[0]_0 ),
        .O(p_3_in));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[0]),
        .Q(\x_fu_66_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[10]),
        .Q(\x_fu_66_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[11]),
        .Q(\x_fu_66_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[1]),
        .Q(\x_fu_66_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[2]),
        .Q(\x_fu_66_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[3]),
        .Q(\x_fu_66_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[4]),
        .Q(\x_fu_66_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[5]),
        .Q(\x_fu_66_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[6]),
        .Q(\x_fu_66_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[7]),
        .Q(\x_fu_66_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[8]),
        .Q(\x_fu_66_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_66),
        .D(add_ln465_fu_149_p2[9]),
        .Q(\x_fu_66_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
endmodule

module main_design_v_mix_0_0_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3
   (\icmp_ln465_reg_388_reg[0]_0 ,
    \and_ln476_3_reg_392_reg[0]_0 ,
    D,
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg,
    \ap_CS_fsm_reg[3] ,
    addr110_out,
    p_9_in,
    p_6_in,
    \mOutPtr_reg[0] ,
    p_6_in_0,
    p_9_in_1,
    addr110_out_2,
    E,
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 ,
    ap_clk,
    Q,
    ap_done_cache_reg,
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
    ap_rst_n,
    empty_reg_315,
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 ,
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    CO,
    outLayer1_full_n,
    outLayer0_empty_n,
    srcLayer1x_empty_n,
    icmp_ln477_fu_256_p2_carry__0_0,
    \icmp_ln465_reg_388_reg[0]_1 ,
    tmp_7_reg_330,
    rev18_reg_373,
    notrhs_i_reg_378,
    push_4,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    push_5,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 );
  output \icmp_ln465_reg_388_reg[0]_0 ;
  output \and_ln476_3_reg_392_reg[0]_0 ;
  output [1:0]D;
  output grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg;
  output \ap_CS_fsm_reg[3] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output \mOutPtr_reg[0] ;
  output p_6_in_0;
  output p_9_in_1;
  output addr110_out_2;
  output [0:0]E;
  output [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 ;
  input ap_clk;
  input [16:0]Q;
  input ap_done_cache_reg;
  input grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg;
  input ap_rst_n;
  input empty_reg_315;
  input [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 ;
  input [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ;
  input [2:0]\ap_CS_fsm_reg[3]_0 ;
  input [0:0]CO;
  input outLayer1_full_n;
  input outLayer0_empty_n;
  input srcLayer1x_empty_n;
  input [15:0]icmp_ln477_fu_256_p2_carry__0_0;
  input [11:0]\icmp_ln465_reg_388_reg[0]_1 ;
  input tmp_7_reg_330;
  input rev18_reg_373;
  input notrhs_i_reg_378;
  input push_4;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input push_5;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [11:0]add_ln465_fu_242_p2;
  wire addr110_out;
  wire addr110_out_2;
  wire and_ln476_3_fu_292_p2;
  wire and_ln476_3_reg_392_pp0_iter1_reg;
  wire \and_ln476_3_reg_392_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire [2:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_160;
  wire ap_condition_162;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_9;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire [7:0]ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189;
  wire [7:0]\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180;
  wire [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171;
  wire [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]_i_1_n_9 ;
  wire [7:0]ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]_i_1_n_9 ;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 ;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 ;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 ;
  wire ap_rst_n;
  wire empty_reg_315;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready;
  wire grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg;
  wire grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg;
  wire icmp_ln465_fu_236_p24_in;
  wire \icmp_ln465_fu_236_p2_inferred__0/i__carry_n_10 ;
  wire \icmp_ln465_fu_236_p2_inferred__0/i__carry_n_11 ;
  wire \icmp_ln465_fu_236_p2_inferred__0/i__carry_n_12 ;
  wire icmp_ln465_reg_388_pp0_iter1_reg;
  wire \icmp_ln465_reg_388_reg[0]_0 ;
  wire [11:0]\icmp_ln465_reg_388_reg[0]_1 ;
  wire icmp_ln477_fu_256_p2;
  wire [15:0]icmp_ln477_fu_256_p2_carry__0_0;
  wire icmp_ln477_fu_256_p2_carry__0_i_1_n_9;
  wire icmp_ln477_fu_256_p2_carry__0_i_2_n_9;
  wire icmp_ln477_fu_256_p2_carry__0_i_5_n_9;
  wire icmp_ln477_fu_256_p2_carry__0_i_6_n_9;
  wire icmp_ln477_fu_256_p2_carry__0_n_10;
  wire icmp_ln477_fu_256_p2_carry__0_n_11;
  wire icmp_ln477_fu_256_p2_carry__0_n_12;
  wire icmp_ln477_fu_256_p2_carry_n_10;
  wire icmp_ln477_fu_256_p2_carry_n_11;
  wire icmp_ln477_fu_256_p2_carry_n_12;
  wire icmp_ln477_fu_256_p2_carry_n_9;
  wire icmp_ln478_fu_268_p2;
  wire icmp_ln478_fu_268_p2_carry__0_i_1_n_9;
  wire icmp_ln478_fu_268_p2_carry__0_i_2_n_9;
  wire icmp_ln478_fu_268_p2_carry__0_i_5_n_9;
  wire icmp_ln478_fu_268_p2_carry__0_i_6_n_9;
  wire icmp_ln478_fu_268_p2_carry__0_n_10;
  wire icmp_ln478_fu_268_p2_carry__0_n_11;
  wire icmp_ln478_fu_268_p2_carry__0_n_12;
  wire icmp_ln478_fu_268_p2_carry__0_n_9;
  wire icmp_ln478_fu_268_p2_carry__1_i_1_n_9;
  wire icmp_ln478_fu_268_p2_carry_n_10;
  wire icmp_ln478_fu_268_p2_carry_n_11;
  wire icmp_ln478_fu_268_p2_carry_n_12;
  wire icmp_ln478_fu_268_p2_carry_n_9;
  wire \mOutPtr[0]_i_2__4_n_9 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire notrhs_i_reg_378;
  wire outLayer0_empty_n;
  wire outLayer1_full_n;
  wire p_6_in;
  wire p_6_in_0;
  wire p_9_in;
  wire p_9_in_1;
  wire push_4;
  wire push_5;
  wire rev18_reg_373;
  wire srcLayer1x_empty_n;
  wire tmp_7_reg_330;
  wire \x_fu_88_reg_n_9_[0] ;
  wire \x_fu_88_reg_n_9_[10] ;
  wire \x_fu_88_reg_n_9_[11] ;
  wire \x_fu_88_reg_n_9_[1] ;
  wire \x_fu_88_reg_n_9_[2] ;
  wire \x_fu_88_reg_n_9_[3] ;
  wire \x_fu_88_reg_n_9_[4] ;
  wire \x_fu_88_reg_n_9_[5] ;
  wire \x_fu_88_reg_n_9_[6] ;
  wire \x_fu_88_reg_n_9_[7] ;
  wire \x_fu_88_reg_n_9_[8] ;
  wire \x_fu_88_reg_n_9_[9] ;
  wire [3:0]\NLW_icmp_ln465_fu_236_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln477_fu_256_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln477_fu_256_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln478_fu_268_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln478_fu_268_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln478_fu_268_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln478_fu_268_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[0]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[2]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [10]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[3]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [11]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[4]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [12]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[5]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [13]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[6]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [14]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[7]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [15]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[0]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [16]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[1]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [17]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[2]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [18]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[3]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [19]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[1]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[4]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [20]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[5]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [21]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[6]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][23]_i_1__6 
       (.I0(outLayer1_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[3]_0 [2]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_10),
        .O(E));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[7]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [23]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[2]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[3]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[4]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[5]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[6]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[7]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[0]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]),
        .I1(icmp_ln465_reg_388_pp0_iter1_reg),
        .I2(and_ln476_3_reg_392_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[1]),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 [9]));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \addr[0]_i_2__15 
       (.I0(\ap_CS_fsm_reg[3]_0 [2]),
        .I1(ap_condition_162),
        .I2(\icmp_ln465_reg_388_reg[0]_0 ),
        .I3(\and_ln476_3_reg_392_reg[0]_0 ),
        .I4(push_5),
        .I5(srcLayer1x_empty_n),
        .O(addr110_out_2));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \addr[0]_i_2__2 
       (.I0(\ap_CS_fsm_reg[3]_0 [2]),
        .I1(ap_condition_162),
        .I2(\icmp_ln465_reg_388_reg[0]_0 ),
        .I3(empty_reg_315),
        .I4(push_4),
        .I5(outLayer0_empty_n),
        .O(addr110_out));
  FDRE \and_ln476_3_reg_392_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln476_3_reg_392_reg[0]_0 ),
        .Q(and_ln476_3_reg_392_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln476_3_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln476_3_fu_292_p2),
        .Q(\and_ln476_3_reg_392_reg[0]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_10),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(flow_control_loop_pipe_sequential_init_U_n_10),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_9),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[7]_i_1 
       (.I0(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_10),
        .O(ap_condition_160));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 [6]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 [7]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 [6]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 [7]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 [6]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_160),
        .D(\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 [7]),
        .Q(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_10),
        .O(ap_condition_162));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[0]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [0]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[1]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [1]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [1]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[2]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [2]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [2]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[3]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [3]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [3]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[4]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [4]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [4]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[5]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [5]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [5]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[6]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [6]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [6]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[7]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [7]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [7]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]_i_1_n_9 ));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[0]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [8]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [8]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[1]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [9]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [9]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[2]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [10]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [10]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[3]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [11]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [11]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[4]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [12]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [12]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[5]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [13]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [13]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[6]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [14]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [14]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180[7]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [15]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [15]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]_i_1_n_9 ));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]_0 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[0]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [16]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [16]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[1]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [17]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [17]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[2]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [18]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [18]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[3]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [19]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [19]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[4]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [20]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [20]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[5]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [21]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [21]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[6]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [22]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [22]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171[7]),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(empty_reg_315),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 [23]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 [23]),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]_i_1_n_9 ));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_162),
        .D(\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]_i_1_n_9 ),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_63 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln465_fu_236_p24_in),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .E(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(Q[11:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_12),
        .\add71_i_reg_365_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .and_ln476_3_fu_292_p2(and_ln476_3_fu_292_p2),
        .\and_ln476_3_reg_392_reg[0] (icmp_ln478_fu_268_p2),
        .\and_ln476_3_reg_392_reg[0]_0 (icmp_ln477_fu_256_p2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .empty_reg_315(empty_reg_315),
        .full_n_reg(flow_control_loop_pipe_sequential_init_U_n_10),
        .grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready),
        .grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_0(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg),
        .grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1(CO),
        .\icmp_ln465_reg_388[0]_i_2_0 (\icmp_ln465_reg_388_reg[0]_0 ),
        .\icmp_ln465_reg_388[0]_i_2_1 (\and_ln476_3_reg_392_reg[0]_0 ),
        .\icmp_ln465_reg_388_reg[0] (\icmp_ln465_reg_388_reg[0]_1 ),
        .icmp_ln477_fu_256_p2_carry__0(icmp_ln477_fu_256_p2_carry__0_0[11:0]),
        .\layerStartX_reg_309_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .notrhs_i_reg_378(notrhs_i_reg_378),
        .outLayer0_empty_n(outLayer0_empty_n),
        .outLayer1_full_n(outLayer1_full_n),
        .rev18_reg_373(rev18_reg_373),
        .srcLayer1x_empty_n(srcLayer1x_empty_n),
        .tmp_7_reg_330(tmp_7_reg_330),
        .\trunc_ln1812_4_reg_1036_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .\x_fu_88_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .\x_fu_88_reg[11]_0 (add_ln465_fu_242_p2),
        .\x_fu_88_reg[11]_1 ({\x_fu_88_reg_n_9_[11] ,\x_fu_88_reg_n_9_[10] ,\x_fu_88_reg_n_9_[9] ,\x_fu_88_reg_n_9_[8] ,\x_fu_88_reg_n_9_[7] ,\x_fu_88_reg_n_9_[6] ,\x_fu_88_reg_n_9_[5] ,\x_fu_88_reg_n_9_[4] ,\x_fu_88_reg_n_9_[3] ,\x_fu_88_reg_n_9_[2] ,\x_fu_88_reg_n_9_[1] ,\x_fu_88_reg_n_9_[0] }),
        .\x_fu_88_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .\x_fu_88_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}));
  CARRY4 \icmp_ln465_fu_236_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({icmp_ln465_fu_236_p24_in,\icmp_ln465_fu_236_p2_inferred__0/i__carry_n_10 ,\icmp_ln465_fu_236_p2_inferred__0/i__carry_n_11 ,\icmp_ln465_fu_236_p2_inferred__0/i__carry_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln465_fu_236_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln465_reg_388[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_10),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln465_reg_388_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln465_reg_388_reg[0]_0 ),
        .Q(icmp_ln465_reg_388_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln465_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln465_fu_236_p24_in),
        .Q(\icmp_ln465_reg_388_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln477_fu_256_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln477_fu_256_p2_carry_n_9,icmp_ln477_fu_256_p2_carry_n_10,icmp_ln477_fu_256_p2_carry_n_11,icmp_ln477_fu_256_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .O(NLW_icmp_ln477_fu_256_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln477_fu_256_p2_carry__0
       (.CI(icmp_ln477_fu_256_p2_carry_n_9),
        .CO({icmp_ln477_fu_256_p2,icmp_ln477_fu_256_p2_carry__0_n_10,icmp_ln477_fu_256_p2_carry__0_n_11,icmp_ln477_fu_256_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln477_fu_256_p2_carry__0_i_1_n_9,icmp_ln477_fu_256_p2_carry__0_i_2_n_9,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .O(NLW_icmp_ln477_fu_256_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln477_fu_256_p2_carry__0_i_5_n_9,icmp_ln477_fu_256_p2_carry__0_i_6_n_9,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln477_fu_256_p2_carry__0_i_1
       (.I0(icmp_ln477_fu_256_p2_carry__0_0[15]),
        .I1(icmp_ln477_fu_256_p2_carry__0_0[14]),
        .O(icmp_ln477_fu_256_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln477_fu_256_p2_carry__0_i_2
       (.I0(icmp_ln477_fu_256_p2_carry__0_0[13]),
        .I1(icmp_ln477_fu_256_p2_carry__0_0[12]),
        .O(icmp_ln477_fu_256_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln477_fu_256_p2_carry__0_i_5
       (.I0(icmp_ln477_fu_256_p2_carry__0_0[14]),
        .I1(icmp_ln477_fu_256_p2_carry__0_0[15]),
        .O(icmp_ln477_fu_256_p2_carry__0_i_5_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln477_fu_256_p2_carry__0_i_6
       (.I0(icmp_ln477_fu_256_p2_carry__0_0[12]),
        .I1(icmp_ln477_fu_256_p2_carry__0_0[13]),
        .O(icmp_ln477_fu_256_p2_carry__0_i_6_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln478_fu_268_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln478_fu_268_p2_carry_n_9,icmp_ln478_fu_268_p2_carry_n_10,icmp_ln478_fu_268_p2_carry_n_11,icmp_ln478_fu_268_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .O(NLW_icmp_ln478_fu_268_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln478_fu_268_p2_carry__0
       (.CI(icmp_ln478_fu_268_p2_carry_n_9),
        .CO({icmp_ln478_fu_268_p2_carry__0_n_9,icmp_ln478_fu_268_p2_carry__0_n_10,icmp_ln478_fu_268_p2_carry__0_n_11,icmp_ln478_fu_268_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln478_fu_268_p2_carry__0_i_1_n_9,icmp_ln478_fu_268_p2_carry__0_i_2_n_9,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .O(NLW_icmp_ln478_fu_268_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln478_fu_268_p2_carry__0_i_5_n_9,icmp_ln478_fu_268_p2_carry__0_i_6_n_9,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln478_fu_268_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(icmp_ln478_fu_268_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln478_fu_268_p2_carry__0_i_2
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(icmp_ln478_fu_268_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln478_fu_268_p2_carry__0_i_5
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(icmp_ln478_fu_268_p2_carry__0_i_5_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln478_fu_268_p2_carry__0_i_6
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(icmp_ln478_fu_268_p2_carry__0_i_6_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln478_fu_268_p2_carry__1
       (.CI(icmp_ln478_fu_268_p2_carry__0_n_9),
        .CO({NLW_icmp_ln478_fu_268_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln478_fu_268_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[16]}),
        .O(NLW_icmp_ln478_fu_268_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln478_fu_268_p2_carry__1_i_1_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln478_fu_268_p2_carry__1_i_1
       (.I0(Q[16]),
        .O(icmp_ln478_fu_268_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h1E)) 
    \mOutPtr[0]_i_1__15 
       (.I0(p_6_in_0),
        .I1(p_9_in_1),
        .I2(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h4000BFFFBFFF4000)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr[0]_i_2__4_n_9 ),
        .I1(ap_condition_162),
        .I2(\ap_CS_fsm_reg[3]_0 [2]),
        .I3(outLayer0_empty_n),
        .I4(push_4),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[0]_i_2__4 
       (.I0(\icmp_ln465_reg_388_reg[0]_0 ),
        .I1(empty_reg_315),
        .O(\mOutPtr[0]_i_2__4_n_9 ));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__1 
       (.I0(push_4),
        .I1(empty_reg_315),
        .I2(\icmp_ln465_reg_388_reg[0]_0 ),
        .I3(ap_condition_162),
        .I4(\ap_CS_fsm_reg[3]_0 [2]),
        .I5(outLayer0_empty_n),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__5 
       (.I0(push_5),
        .I1(\and_ln476_3_reg_392_reg[0]_0 ),
        .I2(\icmp_ln465_reg_388_reg[0]_0 ),
        .I3(ap_condition_162),
        .I4(\ap_CS_fsm_reg[3]_0 [2]),
        .I5(srcLayer1x_empty_n),
        .O(p_9_in_1));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \mOutPtr[2]_i_3__1 
       (.I0(empty_reg_315),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(ap_condition_162),
        .I3(\ap_CS_fsm_reg[3]_0 [2]),
        .I4(outLayer0_empty_n),
        .I5(push_4),
        .O(p_6_in));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \mOutPtr[2]_i_3__5 
       (.I0(\and_ln476_3_reg_392_reg[0]_0 ),
        .I1(\icmp_ln465_reg_388_reg[0]_0 ),
        .I2(ap_condition_162),
        .I3(\ap_CS_fsm_reg[3]_0 [2]),
        .I4(srcLayer1x_empty_n),
        .I5(push_5),
        .O(p_6_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[0]),
        .Q(\x_fu_88_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[10]),
        .Q(\x_fu_88_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[11]),
        .Q(\x_fu_88_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[1]),
        .Q(\x_fu_88_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[2]),
        .Q(\x_fu_88_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[3]),
        .Q(\x_fu_88_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[4]),
        .Q(\x_fu_88_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[5]),
        .Q(\x_fu_88_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[6]),
        .Q(\x_fu_88_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[7]),
        .Q(\x_fu_88_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[8]),
        .Q(\x_fu_88_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(add_ln465_fu_242_p2[9]),
        .Q(\x_fu_88_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
endmodule

module main_design_v_mix_0_0_v_mix_core_alpha_false_false_s
   (\icmp_ln465_reg_388_reg[0] ,
    and_ln476_3_reg_392,
    Q,
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
    CO,
    \ap_CS_fsm_reg[3]_0 ,
    addr110_out,
    p_9_in,
    p_6_in,
    \mOutPtr_reg[0] ,
    p_6_in_0,
    p_9_in_1,
    addr110_out_2,
    E,
    push,
    \ap_CS_fsm_reg[2]_0 ,
    p_9_in_3,
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7] ,
    ap_clk,
    out,
    ap_done_cache_reg,
    ap_rst_n,
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 ,
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7] ,
    outLayer1_full_n,
    outLayer0_empty_n,
    srcLayer1x_empty_n,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    HwReg_layerStartX_1_val17_c_empty_n,
    HwReg_layerStartY_1_val19_c_empty_n,
    HwReg_layerScaleFactor_1_val25_c_empty_n,
    v_mix_core_alpha_false_false_U0_ap_start,
    \icmp_ln465_reg_388_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_i_2_0 ,
    push_4,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    push_5,
    HwReg_layerEnable_val16_c_full_n,
    full_n_reg,
    start_for_v_mix_core_alpha_false_false_U0_full_n,
    start_once_reg,
    D,
    \shl_ln450_reg_325_reg[15]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6] ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5] ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4] ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3] ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2] ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1] ,
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0] ,
    \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0] ,
    \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ,
    \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] ,
    \layerStartY_reg_303_reg[15]_0 ,
    \shl_ln449_reg_320_reg[15]_0 );
  output \icmp_ln465_reg_388_reg[0] ;
  output and_ln476_3_reg_392;
  output [0:0]Q;
  output v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  output [0:0]CO;
  output \ap_CS_fsm_reg[3]_0 ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output \mOutPtr_reg[0] ;
  output p_6_in_0;
  output p_9_in_1;
  output addr110_out_2;
  output [0:0]E;
  output push;
  output \ap_CS_fsm_reg[2]_0 ;
  output p_9_in_3;
  output [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7] ;
  input ap_clk;
  input [1:0]out;
  input ap_done_cache_reg;
  input ap_rst_n;
  input [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 ;
  input [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7] ;
  input outLayer1_full_n;
  input outLayer0_empty_n;
  input srcLayer1x_empty_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input HwReg_layerStartX_1_val17_c_empty_n;
  input HwReg_layerStartY_1_val19_c_empty_n;
  input HwReg_layerScaleFactor_1_val25_c_empty_n;
  input v_mix_core_alpha_false_false_U0_ap_start;
  input [11:0]\icmp_ln465_reg_388_reg[0]_0 ;
  input [11:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  input push_4;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input push_5;
  input HwReg_layerEnable_val16_c_full_n;
  input full_n_reg;
  input start_for_v_mix_core_alpha_false_false_U0_full_n;
  input start_once_reg;
  input [15:0]D;
  input [15:0]\shl_ln450_reg_325_reg[15]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0] ;
  input [7:0]\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0] ;
  input [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1] ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ;
  input [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] ;
  input [15:0]\layerStartY_reg_303_reg[15]_0 ;
  input [15:0]\shl_ln449_reg_320_reg[15]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire HwReg_layerEnable_val16_c_full_n;
  wire HwReg_layerScaleFactor_1_val25_c_empty_n;
  wire HwReg_layerStartX_1_val17_c_empty_n;
  wire HwReg_layerStartY_1_val19_c_empty_n;
  wire [0:0]Q;
  wire [16:0]add60_i_fu_233_p2;
  wire [16:0]add60_i_reg_360;
  wire \add60_i_reg_360[11]_i_2_n_9 ;
  wire \add60_i_reg_360[11]_i_3_n_9 ;
  wire \add60_i_reg_360[11]_i_4_n_9 ;
  wire \add60_i_reg_360[11]_i_5_n_9 ;
  wire \add60_i_reg_360[15]_i_2_n_9 ;
  wire \add60_i_reg_360[15]_i_3_n_9 ;
  wire \add60_i_reg_360[15]_i_4_n_9 ;
  wire \add60_i_reg_360[15]_i_5_n_9 ;
  wire \add60_i_reg_360[3]_i_2_n_9 ;
  wire \add60_i_reg_360[3]_i_3_n_9 ;
  wire \add60_i_reg_360[3]_i_4_n_9 ;
  wire \add60_i_reg_360[3]_i_5_n_9 ;
  wire \add60_i_reg_360[7]_i_2_n_9 ;
  wire \add60_i_reg_360[7]_i_3_n_9 ;
  wire \add60_i_reg_360[7]_i_4_n_9 ;
  wire \add60_i_reg_360[7]_i_5_n_9 ;
  wire \add60_i_reg_360_reg[11]_i_1_n_10 ;
  wire \add60_i_reg_360_reg[11]_i_1_n_11 ;
  wire \add60_i_reg_360_reg[11]_i_1_n_12 ;
  wire \add60_i_reg_360_reg[11]_i_1_n_9 ;
  wire \add60_i_reg_360_reg[15]_i_1_n_10 ;
  wire \add60_i_reg_360_reg[15]_i_1_n_11 ;
  wire \add60_i_reg_360_reg[15]_i_1_n_12 ;
  wire \add60_i_reg_360_reg[15]_i_1_n_9 ;
  wire \add60_i_reg_360_reg[3]_i_1_n_10 ;
  wire \add60_i_reg_360_reg[3]_i_1_n_11 ;
  wire \add60_i_reg_360_reg[3]_i_1_n_12 ;
  wire \add60_i_reg_360_reg[3]_i_1_n_9 ;
  wire \add60_i_reg_360_reg[7]_i_1_n_10 ;
  wire \add60_i_reg_360_reg[7]_i_1_n_11 ;
  wire \add60_i_reg_360_reg[7]_i_1_n_12 ;
  wire \add60_i_reg_360_reg[7]_i_1_n_9 ;
  wire [16:0]add71_i_fu_245_p2;
  wire [16:0]add71_i_reg_365;
  wire \add71_i_reg_365[11]_i_2_n_9 ;
  wire \add71_i_reg_365[11]_i_3_n_9 ;
  wire \add71_i_reg_365[11]_i_4_n_9 ;
  wire \add71_i_reg_365[11]_i_5_n_9 ;
  wire \add71_i_reg_365[15]_i_2_n_9 ;
  wire \add71_i_reg_365[15]_i_3_n_9 ;
  wire \add71_i_reg_365[15]_i_4_n_9 ;
  wire \add71_i_reg_365[15]_i_5_n_9 ;
  wire \add71_i_reg_365[3]_i_2_n_9 ;
  wire \add71_i_reg_365[3]_i_3_n_9 ;
  wire \add71_i_reg_365[3]_i_4_n_9 ;
  wire \add71_i_reg_365[3]_i_5_n_9 ;
  wire \add71_i_reg_365[7]_i_2_n_9 ;
  wire \add71_i_reg_365[7]_i_3_n_9 ;
  wire \add71_i_reg_365[7]_i_4_n_9 ;
  wire \add71_i_reg_365[7]_i_5_n_9 ;
  wire \add71_i_reg_365_reg[11]_i_1_n_10 ;
  wire \add71_i_reg_365_reg[11]_i_1_n_11 ;
  wire \add71_i_reg_365_reg[11]_i_1_n_12 ;
  wire \add71_i_reg_365_reg[11]_i_1_n_9 ;
  wire \add71_i_reg_365_reg[15]_i_1_n_10 ;
  wire \add71_i_reg_365_reg[15]_i_1_n_11 ;
  wire \add71_i_reg_365_reg[15]_i_1_n_12 ;
  wire \add71_i_reg_365_reg[15]_i_1_n_9 ;
  wire \add71_i_reg_365_reg[3]_i_1_n_10 ;
  wire \add71_i_reg_365_reg[3]_i_1_n_11 ;
  wire \add71_i_reg_365_reg[3]_i_1_n_12 ;
  wire \add71_i_reg_365_reg[3]_i_1_n_9 ;
  wire \add71_i_reg_365_reg[7]_i_1_n_10 ;
  wire \add71_i_reg_365_reg[7]_i_1_n_11 ;
  wire \add71_i_reg_365_reg[7]_i_1_n_12 ;
  wire \add71_i_reg_365_reg[7]_i_1_n_9 ;
  wire addr110_out;
  wire addr110_out_2;
  wire and_ln476_3_reg_392;
  wire \ap_CS_fsm[3]_i_4_n_9 ;
  wire \ap_CS_fsm[3]_i_5_n_9 ;
  wire \ap_CS_fsm[3]_i_6_n_9 ;
  wire \ap_CS_fsm[3]_i_7_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [11:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire [7:0]\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7] ;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7] ;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 ;
  wire [23:0]\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 ;
  wire ap_rst_n;
  wire empty_reg_315;
  wire full_n_reg;
  wire grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg;
  wire grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0;
  wire grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_n_13;
  wire \icmp_ln465_reg_388_reg[0] ;
  wire [11:0]\icmp_ln465_reg_388_reg[0]_0 ;
  wire [15:0]layerStartX_reg_309;
  wire [15:0]layerStartY_reg_303;
  wire [15:0]\layerStartY_reg_303_reg[15]_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire notrhs_i_fu_285_p2;
  wire notrhs_i_reg_378;
  wire \notrhs_i_reg_378[0]_i_10_n_9 ;
  wire \notrhs_i_reg_378[0]_i_11_n_9 ;
  wire \notrhs_i_reg_378[0]_i_12_n_9 ;
  wire \notrhs_i_reg_378[0]_i_13_n_9 ;
  wire \notrhs_i_reg_378[0]_i_14_n_9 ;
  wire \notrhs_i_reg_378[0]_i_15_n_9 ;
  wire \notrhs_i_reg_378[0]_i_16_n_9 ;
  wire \notrhs_i_reg_378[0]_i_17_n_9 ;
  wire \notrhs_i_reg_378[0]_i_18_n_9 ;
  wire \notrhs_i_reg_378[0]_i_19_n_9 ;
  wire \notrhs_i_reg_378[0]_i_1_n_9 ;
  wire \notrhs_i_reg_378[0]_i_20_n_9 ;
  wire \notrhs_i_reg_378[0]_i_21_n_9 ;
  wire \notrhs_i_reg_378[0]_i_4_n_9 ;
  wire \notrhs_i_reg_378[0]_i_6_n_9 ;
  wire \notrhs_i_reg_378[0]_i_7_n_9 ;
  wire \notrhs_i_reg_378[0]_i_8_n_9 ;
  wire \notrhs_i_reg_378[0]_i_9_n_9 ;
  wire \notrhs_i_reg_378_reg[0]_i_3_n_10 ;
  wire \notrhs_i_reg_378_reg[0]_i_3_n_11 ;
  wire \notrhs_i_reg_378_reg[0]_i_3_n_12 ;
  wire \notrhs_i_reg_378_reg[0]_i_3_n_9 ;
  wire \notrhs_i_reg_378_reg[0]_i_5_n_10 ;
  wire \notrhs_i_reg_378_reg[0]_i_5_n_11 ;
  wire \notrhs_i_reg_378_reg[0]_i_5_n_12 ;
  wire \notrhs_i_reg_378_reg[0]_i_5_n_9 ;
  wire [1:0]out;
  wire outLayer0_empty_n;
  wire outLayer1_full_n;
  wire p_6_in;
  wire p_6_in_0;
  wire p_9_in;
  wire p_9_in_1;
  wire p_9_in_3;
  wire push;
  wire push_4;
  wire push_5;
  wire rev18_fu_278_p2;
  wire rev18_reg_373;
  wire \rev18_reg_373[0]_i_10_n_9 ;
  wire \rev18_reg_373[0]_i_11_n_9 ;
  wire \rev18_reg_373[0]_i_12_n_9 ;
  wire \rev18_reg_373[0]_i_13_n_9 ;
  wire \rev18_reg_373[0]_i_14_n_9 ;
  wire \rev18_reg_373[0]_i_15_n_9 ;
  wire \rev18_reg_373[0]_i_16_n_9 ;
  wire \rev18_reg_373[0]_i_17_n_9 ;
  wire \rev18_reg_373[0]_i_18_n_9 ;
  wire \rev18_reg_373[0]_i_19_n_9 ;
  wire \rev18_reg_373[0]_i_4_n_9 ;
  wire \rev18_reg_373[0]_i_5_n_9 ;
  wire \rev18_reg_373[0]_i_6_n_9 ;
  wire \rev18_reg_373[0]_i_7_n_9 ;
  wire \rev18_reg_373[0]_i_8_n_9 ;
  wire \rev18_reg_373[0]_i_9_n_9 ;
  wire \rev18_reg_373_reg[0]_i_2_n_10 ;
  wire \rev18_reg_373_reg[0]_i_2_n_11 ;
  wire \rev18_reg_373_reg[0]_i_2_n_12 ;
  wire \rev18_reg_373_reg[0]_i_3_n_10 ;
  wire \rev18_reg_373_reg[0]_i_3_n_11 ;
  wire \rev18_reg_373_reg[0]_i_3_n_12 ;
  wire \rev18_reg_373_reg[0]_i_3_n_9 ;
  wire [15:0]shl_ln449_reg_320;
  wire [15:0]\shl_ln449_reg_320_reg[15]_0 ;
  wire [15:0]shl_ln450_reg_325;
  wire [15:0]\shl_ln450_reg_325_reg[15]_0 ;
  wire srcLayer1x_empty_n;
  wire start_for_v_mix_core_alpha_false_false_U0_full_n;
  wire start_once_reg;
  wire tmp_7_reg_330;
  wire ult_fu_273_p2;
  wire v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read;
  wire v_mix_core_alpha_false_false_U0_ap_start;
  wire \y_fu_92[0]_i_3_n_9 ;
  wire [11:0]y_fu_92_reg;
  wire \y_fu_92_reg[0]_i_2_n_10 ;
  wire \y_fu_92_reg[0]_i_2_n_11 ;
  wire \y_fu_92_reg[0]_i_2_n_12 ;
  wire \y_fu_92_reg[0]_i_2_n_13 ;
  wire \y_fu_92_reg[0]_i_2_n_14 ;
  wire \y_fu_92_reg[0]_i_2_n_15 ;
  wire \y_fu_92_reg[0]_i_2_n_16 ;
  wire \y_fu_92_reg[0]_i_2_n_9 ;
  wire \y_fu_92_reg[4]_i_1_n_10 ;
  wire \y_fu_92_reg[4]_i_1_n_11 ;
  wire \y_fu_92_reg[4]_i_1_n_12 ;
  wire \y_fu_92_reg[4]_i_1_n_13 ;
  wire \y_fu_92_reg[4]_i_1_n_14 ;
  wire \y_fu_92_reg[4]_i_1_n_15 ;
  wire \y_fu_92_reg[4]_i_1_n_16 ;
  wire \y_fu_92_reg[4]_i_1_n_9 ;
  wire \y_fu_92_reg[8]_i_1_n_10 ;
  wire \y_fu_92_reg[8]_i_1_n_11 ;
  wire \y_fu_92_reg[8]_i_1_n_12 ;
  wire \y_fu_92_reg[8]_i_1_n_13 ;
  wire \y_fu_92_reg[8]_i_1_n_14 ;
  wire \y_fu_92_reg[8]_i_1_n_15 ;
  wire \y_fu_92_reg[8]_i_1_n_16 ;
  wire [3:1]\NLW_add60_i_reg_360_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add60_i_reg_360_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add71_i_reg_365_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add71_i_reg_365_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_notrhs_i_reg_378_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_notrhs_i_reg_378_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_notrhs_i_reg_378_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_notrhs_i_reg_378_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_rev18_reg_373_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rev18_reg_373_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_rev18_reg_373_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_rev18_reg_373_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_92_reg[8]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .I1(HwReg_layerEnable_val16_c_full_n),
        .O(push));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[11]_i_2 
       (.I0(shl_ln449_reg_320[11]),
        .I1(layerStartY_reg_303[11]),
        .O(\add60_i_reg_360[11]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[11]_i_3 
       (.I0(shl_ln449_reg_320[10]),
        .I1(layerStartY_reg_303[10]),
        .O(\add60_i_reg_360[11]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[11]_i_4 
       (.I0(shl_ln449_reg_320[9]),
        .I1(layerStartY_reg_303[9]),
        .O(\add60_i_reg_360[11]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[11]_i_5 
       (.I0(shl_ln449_reg_320[8]),
        .I1(layerStartY_reg_303[8]),
        .O(\add60_i_reg_360[11]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[15]_i_2 
       (.I0(shl_ln449_reg_320[15]),
        .I1(layerStartY_reg_303[15]),
        .O(\add60_i_reg_360[15]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[15]_i_3 
       (.I0(shl_ln449_reg_320[14]),
        .I1(layerStartY_reg_303[14]),
        .O(\add60_i_reg_360[15]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[15]_i_4 
       (.I0(shl_ln449_reg_320[13]),
        .I1(layerStartY_reg_303[13]),
        .O(\add60_i_reg_360[15]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[15]_i_5 
       (.I0(shl_ln449_reg_320[12]),
        .I1(layerStartY_reg_303[12]),
        .O(\add60_i_reg_360[15]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[3]_i_2 
       (.I0(shl_ln449_reg_320[3]),
        .I1(layerStartY_reg_303[3]),
        .O(\add60_i_reg_360[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[3]_i_3 
       (.I0(shl_ln449_reg_320[2]),
        .I1(layerStartY_reg_303[2]),
        .O(\add60_i_reg_360[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[3]_i_4 
       (.I0(shl_ln449_reg_320[1]),
        .I1(layerStartY_reg_303[1]),
        .O(\add60_i_reg_360[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[3]_i_5 
       (.I0(shl_ln449_reg_320[0]),
        .I1(layerStartY_reg_303[0]),
        .O(\add60_i_reg_360[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[7]_i_2 
       (.I0(shl_ln449_reg_320[7]),
        .I1(layerStartY_reg_303[7]),
        .O(\add60_i_reg_360[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[7]_i_3 
       (.I0(shl_ln449_reg_320[6]),
        .I1(layerStartY_reg_303[6]),
        .O(\add60_i_reg_360[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[7]_i_4 
       (.I0(shl_ln449_reg_320[5]),
        .I1(layerStartY_reg_303[5]),
        .O(\add60_i_reg_360[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add60_i_reg_360[7]_i_5 
       (.I0(shl_ln449_reg_320[4]),
        .I1(layerStartY_reg_303[4]),
        .O(\add60_i_reg_360[7]_i_5_n_9 ));
  FDRE \add60_i_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[0]),
        .Q(add60_i_reg_360[0]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[10]),
        .Q(add60_i_reg_360[10]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[11]),
        .Q(add60_i_reg_360[11]),
        .R(1'b0));
  CARRY4 \add60_i_reg_360_reg[11]_i_1 
       (.CI(\add60_i_reg_360_reg[7]_i_1_n_9 ),
        .CO({\add60_i_reg_360_reg[11]_i_1_n_9 ,\add60_i_reg_360_reg[11]_i_1_n_10 ,\add60_i_reg_360_reg[11]_i_1_n_11 ,\add60_i_reg_360_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln449_reg_320[11:8]),
        .O(add60_i_fu_233_p2[11:8]),
        .S({\add60_i_reg_360[11]_i_2_n_9 ,\add60_i_reg_360[11]_i_3_n_9 ,\add60_i_reg_360[11]_i_4_n_9 ,\add60_i_reg_360[11]_i_5_n_9 }));
  FDRE \add60_i_reg_360_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[12]),
        .Q(add60_i_reg_360[12]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[13]),
        .Q(add60_i_reg_360[13]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[14]),
        .Q(add60_i_reg_360[14]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[15]),
        .Q(add60_i_reg_360[15]),
        .R(1'b0));
  CARRY4 \add60_i_reg_360_reg[15]_i_1 
       (.CI(\add60_i_reg_360_reg[11]_i_1_n_9 ),
        .CO({\add60_i_reg_360_reg[15]_i_1_n_9 ,\add60_i_reg_360_reg[15]_i_1_n_10 ,\add60_i_reg_360_reg[15]_i_1_n_11 ,\add60_i_reg_360_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln449_reg_320[15:12]),
        .O(add60_i_fu_233_p2[15:12]),
        .S({\add60_i_reg_360[15]_i_2_n_9 ,\add60_i_reg_360[15]_i_3_n_9 ,\add60_i_reg_360[15]_i_4_n_9 ,\add60_i_reg_360[15]_i_5_n_9 }));
  FDRE \add60_i_reg_360_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[16]),
        .Q(add60_i_reg_360[16]),
        .R(1'b0));
  CARRY4 \add60_i_reg_360_reg[16]_i_1 
       (.CI(\add60_i_reg_360_reg[15]_i_1_n_9 ),
        .CO({\NLW_add60_i_reg_360_reg[16]_i_1_CO_UNCONNECTED [3:1],add60_i_fu_233_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add60_i_reg_360_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add60_i_reg_360_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[1]),
        .Q(add60_i_reg_360[1]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[2]),
        .Q(add60_i_reg_360[2]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[3]),
        .Q(add60_i_reg_360[3]),
        .R(1'b0));
  CARRY4 \add60_i_reg_360_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add60_i_reg_360_reg[3]_i_1_n_9 ,\add60_i_reg_360_reg[3]_i_1_n_10 ,\add60_i_reg_360_reg[3]_i_1_n_11 ,\add60_i_reg_360_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln449_reg_320[3:0]),
        .O(add60_i_fu_233_p2[3:0]),
        .S({\add60_i_reg_360[3]_i_2_n_9 ,\add60_i_reg_360[3]_i_3_n_9 ,\add60_i_reg_360[3]_i_4_n_9 ,\add60_i_reg_360[3]_i_5_n_9 }));
  FDRE \add60_i_reg_360_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[4]),
        .Q(add60_i_reg_360[4]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[5]),
        .Q(add60_i_reg_360[5]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[6]),
        .Q(add60_i_reg_360[6]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[7]),
        .Q(add60_i_reg_360[7]),
        .R(1'b0));
  CARRY4 \add60_i_reg_360_reg[7]_i_1 
       (.CI(\add60_i_reg_360_reg[3]_i_1_n_9 ),
        .CO({\add60_i_reg_360_reg[7]_i_1_n_9 ,\add60_i_reg_360_reg[7]_i_1_n_10 ,\add60_i_reg_360_reg[7]_i_1_n_11 ,\add60_i_reg_360_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln449_reg_320[7:4]),
        .O(add60_i_fu_233_p2[7:4]),
        .S({\add60_i_reg_360[7]_i_2_n_9 ,\add60_i_reg_360[7]_i_3_n_9 ,\add60_i_reg_360[7]_i_4_n_9 ,\add60_i_reg_360[7]_i_5_n_9 }));
  FDRE \add60_i_reg_360_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[8]),
        .Q(add60_i_reg_360[8]),
        .R(1'b0));
  FDRE \add60_i_reg_360_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add60_i_fu_233_p2[9]),
        .Q(add60_i_reg_360[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[11]_i_2 
       (.I0(shl_ln450_reg_325[11]),
        .I1(layerStartX_reg_309[11]),
        .O(\add71_i_reg_365[11]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[11]_i_3 
       (.I0(shl_ln450_reg_325[10]),
        .I1(layerStartX_reg_309[10]),
        .O(\add71_i_reg_365[11]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[11]_i_4 
       (.I0(shl_ln450_reg_325[9]),
        .I1(layerStartX_reg_309[9]),
        .O(\add71_i_reg_365[11]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[11]_i_5 
       (.I0(shl_ln450_reg_325[8]),
        .I1(layerStartX_reg_309[8]),
        .O(\add71_i_reg_365[11]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[15]_i_2 
       (.I0(shl_ln450_reg_325[15]),
        .I1(layerStartX_reg_309[15]),
        .O(\add71_i_reg_365[15]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[15]_i_3 
       (.I0(shl_ln450_reg_325[14]),
        .I1(layerStartX_reg_309[14]),
        .O(\add71_i_reg_365[15]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[15]_i_4 
       (.I0(shl_ln450_reg_325[13]),
        .I1(layerStartX_reg_309[13]),
        .O(\add71_i_reg_365[15]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[15]_i_5 
       (.I0(shl_ln450_reg_325[12]),
        .I1(layerStartX_reg_309[12]),
        .O(\add71_i_reg_365[15]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[3]_i_2 
       (.I0(shl_ln450_reg_325[3]),
        .I1(layerStartX_reg_309[3]),
        .O(\add71_i_reg_365[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[3]_i_3 
       (.I0(shl_ln450_reg_325[2]),
        .I1(layerStartX_reg_309[2]),
        .O(\add71_i_reg_365[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[3]_i_4 
       (.I0(shl_ln450_reg_325[1]),
        .I1(layerStartX_reg_309[1]),
        .O(\add71_i_reg_365[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[3]_i_5 
       (.I0(shl_ln450_reg_325[0]),
        .I1(layerStartX_reg_309[0]),
        .O(\add71_i_reg_365[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[7]_i_2 
       (.I0(shl_ln450_reg_325[7]),
        .I1(layerStartX_reg_309[7]),
        .O(\add71_i_reg_365[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[7]_i_3 
       (.I0(shl_ln450_reg_325[6]),
        .I1(layerStartX_reg_309[6]),
        .O(\add71_i_reg_365[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[7]_i_4 
       (.I0(shl_ln450_reg_325[5]),
        .I1(layerStartX_reg_309[5]),
        .O(\add71_i_reg_365[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add71_i_reg_365[7]_i_5 
       (.I0(shl_ln450_reg_325[4]),
        .I1(layerStartX_reg_309[4]),
        .O(\add71_i_reg_365[7]_i_5_n_9 ));
  FDRE \add71_i_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[0]),
        .Q(add71_i_reg_365[0]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[10]),
        .Q(add71_i_reg_365[10]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[11]),
        .Q(add71_i_reg_365[11]),
        .R(1'b0));
  CARRY4 \add71_i_reg_365_reg[11]_i_1 
       (.CI(\add71_i_reg_365_reg[7]_i_1_n_9 ),
        .CO({\add71_i_reg_365_reg[11]_i_1_n_9 ,\add71_i_reg_365_reg[11]_i_1_n_10 ,\add71_i_reg_365_reg[11]_i_1_n_11 ,\add71_i_reg_365_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln450_reg_325[11:8]),
        .O(add71_i_fu_245_p2[11:8]),
        .S({\add71_i_reg_365[11]_i_2_n_9 ,\add71_i_reg_365[11]_i_3_n_9 ,\add71_i_reg_365[11]_i_4_n_9 ,\add71_i_reg_365[11]_i_5_n_9 }));
  FDRE \add71_i_reg_365_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[12]),
        .Q(add71_i_reg_365[12]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[13]),
        .Q(add71_i_reg_365[13]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[14]),
        .Q(add71_i_reg_365[14]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[15]),
        .Q(add71_i_reg_365[15]),
        .R(1'b0));
  CARRY4 \add71_i_reg_365_reg[15]_i_1 
       (.CI(\add71_i_reg_365_reg[11]_i_1_n_9 ),
        .CO({\add71_i_reg_365_reg[15]_i_1_n_9 ,\add71_i_reg_365_reg[15]_i_1_n_10 ,\add71_i_reg_365_reg[15]_i_1_n_11 ,\add71_i_reg_365_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln450_reg_325[15:12]),
        .O(add71_i_fu_245_p2[15:12]),
        .S({\add71_i_reg_365[15]_i_2_n_9 ,\add71_i_reg_365[15]_i_3_n_9 ,\add71_i_reg_365[15]_i_4_n_9 ,\add71_i_reg_365[15]_i_5_n_9 }));
  FDRE \add71_i_reg_365_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[16]),
        .Q(add71_i_reg_365[16]),
        .R(1'b0));
  CARRY4 \add71_i_reg_365_reg[16]_i_1 
       (.CI(\add71_i_reg_365_reg[15]_i_1_n_9 ),
        .CO({\NLW_add71_i_reg_365_reg[16]_i_1_CO_UNCONNECTED [3:1],add71_i_fu_245_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add71_i_reg_365_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add71_i_reg_365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[1]),
        .Q(add71_i_reg_365[1]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[2]),
        .Q(add71_i_reg_365[2]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[3]),
        .Q(add71_i_reg_365[3]),
        .R(1'b0));
  CARRY4 \add71_i_reg_365_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add71_i_reg_365_reg[3]_i_1_n_9 ,\add71_i_reg_365_reg[3]_i_1_n_10 ,\add71_i_reg_365_reg[3]_i_1_n_11 ,\add71_i_reg_365_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln450_reg_325[3:0]),
        .O(add71_i_fu_245_p2[3:0]),
        .S({\add71_i_reg_365[3]_i_2_n_9 ,\add71_i_reg_365[3]_i_3_n_9 ,\add71_i_reg_365[3]_i_4_n_9 ,\add71_i_reg_365[3]_i_5_n_9 }));
  FDRE \add71_i_reg_365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[4]),
        .Q(add71_i_reg_365[4]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[5]),
        .Q(add71_i_reg_365[5]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[6]),
        .Q(add71_i_reg_365[6]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[7]),
        .Q(add71_i_reg_365[7]),
        .R(1'b0));
  CARRY4 \add71_i_reg_365_reg[7]_i_1 
       (.CI(\add71_i_reg_365_reg[3]_i_1_n_9 ),
        .CO({\add71_i_reg_365_reg[7]_i_1_n_9 ,\add71_i_reg_365_reg[7]_i_1_n_10 ,\add71_i_reg_365_reg[7]_i_1_n_11 ,\add71_i_reg_365_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(shl_ln450_reg_325[7:4]),
        .O(add71_i_fu_245_p2[7:4]),
        .S({\add71_i_reg_365[7]_i_2_n_9 ,\add71_i_reg_365[7]_i_3_n_9 ,\add71_i_reg_365[7]_i_4_n_9 ,\add71_i_reg_365[7]_i_5_n_9 }));
  FDRE \add71_i_reg_365_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[8]),
        .Q(add71_i_reg_365[8]),
        .R(1'b0));
  FDRE \add71_i_reg_365_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add71_i_fu_245_p2[9]),
        .Q(add71_i_reg_365[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(Q),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(y_fu_92_reg[9]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [9]),
        .I2(y_fu_92_reg[10]),
        .I3(\ap_CS_fsm_reg[3]_i_2_0 [10]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [11]),
        .I5(y_fu_92_reg[11]),
        .O(\ap_CS_fsm[3]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(y_fu_92_reg[6]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [6]),
        .I2(y_fu_92_reg[7]),
        .I3(\ap_CS_fsm_reg[3]_i_2_0 [7]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [8]),
        .I5(y_fu_92_reg[8]),
        .O(\ap_CS_fsm[3]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(y_fu_92_reg[3]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [3]),
        .I2(y_fu_92_reg[4]),
        .I3(\ap_CS_fsm_reg[3]_i_2_0 [4]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [5]),
        .I5(y_fu_92_reg[5]),
        .O(\ap_CS_fsm[3]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(y_fu_92_reg[0]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [0]),
        .I2(y_fu_92_reg[1]),
        .I3(\ap_CS_fsm_reg[3]_i_2_0 [1]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [2]),
        .I5(y_fu_92_reg[2]),
        .O(\ap_CS_fsm[3]_i_7_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[3]_i_2_n_10 ,\ap_CS_fsm_reg[3]_i_2_n_11 ,\ap_CS_fsm_reg[3]_i_2_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_4_n_9 ,\ap_CS_fsm[3]_i_5_n_9 ,\ap_CS_fsm[3]_i_6_n_9 ,\ap_CS_fsm[3]_i_7_n_9 }));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    empty_n_i_2
       (.I0(CO),
        .I1(Q),
        .I2(v_mix_core_alpha_false_false_U0_ap_start),
        .I3(full_n_reg),
        .I4(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .I5(start_once_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  FDRE \empty_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(out[0]),
        .Q(empty_reg_315),
        .R(1'b0));
  main_design_v_mix_0_0_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170
       (.CO(CO),
        .D(ap_NS_fsm[3:2]),
        .E(E),
        .Q(add71_i_reg_365),
        .addr110_out(addr110_out),
        .addr110_out_2(addr110_out_2),
        .\and_ln476_3_reg_392_reg[0]_0 (and_ln476_3_reg_392),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 ({ap_CS_fsm_state4,Q,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0 (\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7] ),
        .\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0 (\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7] ),
        .\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0 (\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]_0 (\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]_0 (\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]_0 (\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]_0 (\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]_0 (\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]_0 (\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]_0 (\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]_0 (\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0 (\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 (\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2 (\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1 ),
        .ap_rst_n(ap_rst_n),
        .empty_reg_315(empty_reg_315),
        .grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_n_13),
        .\icmp_ln465_reg_388_reg[0]_0 (\icmp_ln465_reg_388_reg[0] ),
        .\icmp_ln465_reg_388_reg[0]_1 (\icmp_ln465_reg_388_reg[0]_0 ),
        .icmp_ln477_fu_256_p2_carry__0_0(layerStartX_reg_309),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .notrhs_i_reg_378(notrhs_i_reg_378),
        .outLayer0_empty_n(outLayer0_empty_n),
        .outLayer1_full_n(outLayer1_full_n),
        .p_6_in(p_6_in),
        .p_6_in_0(p_6_in_0),
        .p_9_in(p_9_in),
        .p_9_in_1(p_9_in_1),
        .push_4(push_4),
        .push_5(push_5),
        .rev18_reg_373(rev18_reg_373),
        .srcLayer1x_empty_n(srcLayer1x_empty_n),
        .tmp_7_reg_330(tmp_7_reg_330));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_n_13),
        .Q(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \layerStartX_reg_309[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(HwReg_layerStartX_1_val17_c_empty_n),
        .I3(HwReg_layerStartY_1_val19_c_empty_n),
        .I4(HwReg_layerScaleFactor_1_val25_c_empty_n),
        .I5(v_mix_core_alpha_false_false_U0_ap_start),
        .O(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  FDRE \layerStartX_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[0]),
        .Q(layerStartX_reg_309[0]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[10]),
        .Q(layerStartX_reg_309[10]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[11]),
        .Q(layerStartX_reg_309[11]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[12] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[12]),
        .Q(layerStartX_reg_309[12]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[13] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[13]),
        .Q(layerStartX_reg_309[13]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[14] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[14]),
        .Q(layerStartX_reg_309[14]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[15] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[15]),
        .Q(layerStartX_reg_309[15]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[1]),
        .Q(layerStartX_reg_309[1]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[2]),
        .Q(layerStartX_reg_309[2]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[3]),
        .Q(layerStartX_reg_309[3]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[4]),
        .Q(layerStartX_reg_309[4]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[5]),
        .Q(layerStartX_reg_309[5]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[6]),
        .Q(layerStartX_reg_309[6]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[7]),
        .Q(layerStartX_reg_309[7]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[8]),
        .Q(layerStartX_reg_309[8]),
        .R(1'b0));
  FDRE \layerStartX_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(D[9]),
        .Q(layerStartX_reg_309[9]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [0]),
        .Q(layerStartY_reg_303[0]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[10] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [10]),
        .Q(layerStartY_reg_303[10]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[11] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [11]),
        .Q(layerStartY_reg_303[11]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[12] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [12]),
        .Q(layerStartY_reg_303[12]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[13] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [13]),
        .Q(layerStartY_reg_303[13]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[14] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [14]),
        .Q(layerStartY_reg_303[14]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[15] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [15]),
        .Q(layerStartY_reg_303[15]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [1]),
        .Q(layerStartY_reg_303[1]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [2]),
        .Q(layerStartY_reg_303[2]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [3]),
        .Q(layerStartY_reg_303[3]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [4]),
        .Q(layerStartY_reg_303[4]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [5]),
        .Q(layerStartY_reg_303[5]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [6]),
        .Q(layerStartY_reg_303[6]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [7]),
        .Q(layerStartY_reg_303[7]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[8] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [8]),
        .Q(layerStartY_reg_303[8]),
        .R(1'b0));
  FDRE \layerStartY_reg_303_reg[9] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\layerStartY_reg_303_reg[15]_0 [9]),
        .Q(layerStartY_reg_303[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    \mOutPtr[3]_i_4 
       (.I0(CO),
        .I1(Q),
        .I2(v_mix_core_alpha_false_false_U0_ap_start),
        .I3(full_n_reg),
        .I4(start_for_v_mix_core_alpha_false_false_U0_full_n),
        .I5(start_once_reg),
        .O(p_9_in_3));
  LUT3 #(
    .INIT(8'hB8)) 
    \notrhs_i_reg_378[0]_i_1 
       (.I0(notrhs_i_fu_285_p2),
        .I1(Q),
        .I2(notrhs_i_reg_378),
        .O(\notrhs_i_reg_378[0]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \notrhs_i_reg_378[0]_i_10 
       (.I0(add60_i_reg_360[14]),
        .I1(add60_i_reg_360[15]),
        .O(\notrhs_i_reg_378[0]_i_10_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \notrhs_i_reg_378[0]_i_11 
       (.I0(add60_i_reg_360[12]),
        .I1(add60_i_reg_360[13]),
        .O(\notrhs_i_reg_378[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_i_reg_378[0]_i_12 
       (.I0(add60_i_reg_360[11]),
        .I1(y_fu_92_reg[11]),
        .I2(add60_i_reg_360[10]),
        .I3(y_fu_92_reg[10]),
        .O(\notrhs_i_reg_378[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_i_reg_378[0]_i_13 
       (.I0(add60_i_reg_360[9]),
        .I1(y_fu_92_reg[9]),
        .I2(add60_i_reg_360[8]),
        .I3(y_fu_92_reg[8]),
        .O(\notrhs_i_reg_378[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \notrhs_i_reg_378[0]_i_14 
       (.I0(y_fu_92_reg[7]),
        .I1(add60_i_reg_360[7]),
        .I2(add60_i_reg_360[6]),
        .I3(y_fu_92_reg[6]),
        .O(\notrhs_i_reg_378[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \notrhs_i_reg_378[0]_i_15 
       (.I0(y_fu_92_reg[5]),
        .I1(add60_i_reg_360[5]),
        .I2(add60_i_reg_360[4]),
        .I3(y_fu_92_reg[4]),
        .O(\notrhs_i_reg_378[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \notrhs_i_reg_378[0]_i_16 
       (.I0(y_fu_92_reg[3]),
        .I1(add60_i_reg_360[3]),
        .I2(add60_i_reg_360[2]),
        .I3(y_fu_92_reg[2]),
        .O(\notrhs_i_reg_378[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \notrhs_i_reg_378[0]_i_17 
       (.I0(y_fu_92_reg[1]),
        .I1(add60_i_reg_360[1]),
        .I2(add60_i_reg_360[0]),
        .I3(y_fu_92_reg[0]),
        .O(\notrhs_i_reg_378[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_i_reg_378[0]_i_18 
       (.I0(add60_i_reg_360[7]),
        .I1(y_fu_92_reg[7]),
        .I2(add60_i_reg_360[6]),
        .I3(y_fu_92_reg[6]),
        .O(\notrhs_i_reg_378[0]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_i_reg_378[0]_i_19 
       (.I0(add60_i_reg_360[5]),
        .I1(y_fu_92_reg[5]),
        .I2(add60_i_reg_360[4]),
        .I3(y_fu_92_reg[4]),
        .O(\notrhs_i_reg_378[0]_i_19_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_i_reg_378[0]_i_20 
       (.I0(add60_i_reg_360[3]),
        .I1(y_fu_92_reg[3]),
        .I2(add60_i_reg_360[2]),
        .I3(y_fu_92_reg[2]),
        .O(\notrhs_i_reg_378[0]_i_20_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \notrhs_i_reg_378[0]_i_21 
       (.I0(add60_i_reg_360[1]),
        .I1(y_fu_92_reg[1]),
        .I2(add60_i_reg_360[0]),
        .I3(y_fu_92_reg[0]),
        .O(\notrhs_i_reg_378[0]_i_21_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \notrhs_i_reg_378[0]_i_4 
       (.I0(add60_i_reg_360[16]),
        .O(\notrhs_i_reg_378[0]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \notrhs_i_reg_378[0]_i_6 
       (.I0(add60_i_reg_360[15]),
        .I1(add60_i_reg_360[14]),
        .O(\notrhs_i_reg_378[0]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \notrhs_i_reg_378[0]_i_7 
       (.I0(add60_i_reg_360[13]),
        .I1(add60_i_reg_360[12]),
        .O(\notrhs_i_reg_378[0]_i_7_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \notrhs_i_reg_378[0]_i_8 
       (.I0(y_fu_92_reg[11]),
        .I1(add60_i_reg_360[11]),
        .I2(add60_i_reg_360[10]),
        .I3(y_fu_92_reg[10]),
        .O(\notrhs_i_reg_378[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \notrhs_i_reg_378[0]_i_9 
       (.I0(y_fu_92_reg[9]),
        .I1(add60_i_reg_360[9]),
        .I2(add60_i_reg_360[8]),
        .I3(y_fu_92_reg[8]),
        .O(\notrhs_i_reg_378[0]_i_9_n_9 ));
  FDRE \notrhs_i_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\notrhs_i_reg_378[0]_i_1_n_9 ),
        .Q(notrhs_i_reg_378),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \notrhs_i_reg_378_reg[0]_i_2 
       (.CI(\notrhs_i_reg_378_reg[0]_i_3_n_9 ),
        .CO({\NLW_notrhs_i_reg_378_reg[0]_i_2_CO_UNCONNECTED [3:1],notrhs_i_fu_285_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add60_i_reg_360[16]}),
        .O(\NLW_notrhs_i_reg_378_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\notrhs_i_reg_378[0]_i_4_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \notrhs_i_reg_378_reg[0]_i_3 
       (.CI(\notrhs_i_reg_378_reg[0]_i_5_n_9 ),
        .CO({\notrhs_i_reg_378_reg[0]_i_3_n_9 ,\notrhs_i_reg_378_reg[0]_i_3_n_10 ,\notrhs_i_reg_378_reg[0]_i_3_n_11 ,\notrhs_i_reg_378_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\notrhs_i_reg_378[0]_i_6_n_9 ,\notrhs_i_reg_378[0]_i_7_n_9 ,\notrhs_i_reg_378[0]_i_8_n_9 ,\notrhs_i_reg_378[0]_i_9_n_9 }),
        .O(\NLW_notrhs_i_reg_378_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\notrhs_i_reg_378[0]_i_10_n_9 ,\notrhs_i_reg_378[0]_i_11_n_9 ,\notrhs_i_reg_378[0]_i_12_n_9 ,\notrhs_i_reg_378[0]_i_13_n_9 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \notrhs_i_reg_378_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\notrhs_i_reg_378_reg[0]_i_5_n_9 ,\notrhs_i_reg_378_reg[0]_i_5_n_10 ,\notrhs_i_reg_378_reg[0]_i_5_n_11 ,\notrhs_i_reg_378_reg[0]_i_5_n_12 }),
        .CYINIT(1'b0),
        .DI({\notrhs_i_reg_378[0]_i_14_n_9 ,\notrhs_i_reg_378[0]_i_15_n_9 ,\notrhs_i_reg_378[0]_i_16_n_9 ,\notrhs_i_reg_378[0]_i_17_n_9 }),
        .O(\NLW_notrhs_i_reg_378_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\notrhs_i_reg_378[0]_i_18_n_9 ,\notrhs_i_reg_378[0]_i_19_n_9 ,\notrhs_i_reg_378[0]_i_20_n_9 ,\notrhs_i_reg_378[0]_i_21_n_9 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev18_reg_373[0]_i_10 
       (.I0(layerStartY_reg_303[11]),
        .I1(y_fu_92_reg[11]),
        .I2(layerStartY_reg_303[10]),
        .I3(y_fu_92_reg[10]),
        .O(\rev18_reg_373[0]_i_10_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev18_reg_373[0]_i_11 
       (.I0(layerStartY_reg_303[9]),
        .I1(y_fu_92_reg[9]),
        .I2(layerStartY_reg_303[8]),
        .I3(y_fu_92_reg[8]),
        .O(\rev18_reg_373[0]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rev18_reg_373[0]_i_12 
       (.I0(y_fu_92_reg[7]),
        .I1(layerStartY_reg_303[7]),
        .I2(layerStartY_reg_303[6]),
        .I3(y_fu_92_reg[6]),
        .O(\rev18_reg_373[0]_i_12_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rev18_reg_373[0]_i_13 
       (.I0(y_fu_92_reg[5]),
        .I1(layerStartY_reg_303[5]),
        .I2(layerStartY_reg_303[4]),
        .I3(y_fu_92_reg[4]),
        .O(\rev18_reg_373[0]_i_13_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rev18_reg_373[0]_i_14 
       (.I0(y_fu_92_reg[3]),
        .I1(layerStartY_reg_303[3]),
        .I2(layerStartY_reg_303[2]),
        .I3(y_fu_92_reg[2]),
        .O(\rev18_reg_373[0]_i_14_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rev18_reg_373[0]_i_15 
       (.I0(y_fu_92_reg[1]),
        .I1(layerStartY_reg_303[1]),
        .I2(layerStartY_reg_303[0]),
        .I3(y_fu_92_reg[0]),
        .O(\rev18_reg_373[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev18_reg_373[0]_i_16 
       (.I0(layerStartY_reg_303[7]),
        .I1(y_fu_92_reg[7]),
        .I2(layerStartY_reg_303[6]),
        .I3(y_fu_92_reg[6]),
        .O(\rev18_reg_373[0]_i_16_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev18_reg_373[0]_i_17 
       (.I0(layerStartY_reg_303[5]),
        .I1(y_fu_92_reg[5]),
        .I2(layerStartY_reg_303[4]),
        .I3(y_fu_92_reg[4]),
        .O(\rev18_reg_373[0]_i_17_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev18_reg_373[0]_i_18 
       (.I0(layerStartY_reg_303[3]),
        .I1(y_fu_92_reg[3]),
        .I2(layerStartY_reg_303[2]),
        .I3(y_fu_92_reg[2]),
        .O(\rev18_reg_373[0]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev18_reg_373[0]_i_19 
       (.I0(layerStartY_reg_303[1]),
        .I1(y_fu_92_reg[1]),
        .I2(layerStartY_reg_303[0]),
        .I3(y_fu_92_reg[0]),
        .O(\rev18_reg_373[0]_i_19_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rev18_reg_373[0]_i_4 
       (.I0(layerStartY_reg_303[15]),
        .I1(layerStartY_reg_303[14]),
        .O(\rev18_reg_373[0]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rev18_reg_373[0]_i_5 
       (.I0(layerStartY_reg_303[13]),
        .I1(layerStartY_reg_303[12]),
        .O(\rev18_reg_373[0]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rev18_reg_373[0]_i_6 
       (.I0(y_fu_92_reg[11]),
        .I1(layerStartY_reg_303[11]),
        .I2(layerStartY_reg_303[10]),
        .I3(y_fu_92_reg[10]),
        .O(\rev18_reg_373[0]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rev18_reg_373[0]_i_7 
       (.I0(y_fu_92_reg[9]),
        .I1(layerStartY_reg_303[9]),
        .I2(layerStartY_reg_303[8]),
        .I3(y_fu_92_reg[8]),
        .O(\rev18_reg_373[0]_i_7_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rev18_reg_373[0]_i_8 
       (.I0(layerStartY_reg_303[14]),
        .I1(layerStartY_reg_303[15]),
        .O(\rev18_reg_373[0]_i_8_n_9 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rev18_reg_373[0]_i_9 
       (.I0(layerStartY_reg_303[12]),
        .I1(layerStartY_reg_303[13]),
        .O(\rev18_reg_373[0]_i_9_n_9 ));
  FDRE \rev18_reg_373_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(rev18_fu_278_p2),
        .Q(rev18_reg_373),
        .R(1'b0));
  CARRY4 \rev18_reg_373_reg[0]_i_1 
       (.CI(ult_fu_273_p2),
        .CO(\NLW_rev18_reg_373_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rev18_reg_373_reg[0]_i_1_O_UNCONNECTED [3:1],rev18_fu_278_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rev18_reg_373_reg[0]_i_2 
       (.CI(\rev18_reg_373_reg[0]_i_3_n_9 ),
        .CO({ult_fu_273_p2,\rev18_reg_373_reg[0]_i_2_n_10 ,\rev18_reg_373_reg[0]_i_2_n_11 ,\rev18_reg_373_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({\rev18_reg_373[0]_i_4_n_9 ,\rev18_reg_373[0]_i_5_n_9 ,\rev18_reg_373[0]_i_6_n_9 ,\rev18_reg_373[0]_i_7_n_9 }),
        .O(\NLW_rev18_reg_373_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\rev18_reg_373[0]_i_8_n_9 ,\rev18_reg_373[0]_i_9_n_9 ,\rev18_reg_373[0]_i_10_n_9 ,\rev18_reg_373[0]_i_11_n_9 }));
  CARRY4 \rev18_reg_373_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\rev18_reg_373_reg[0]_i_3_n_9 ,\rev18_reg_373_reg[0]_i_3_n_10 ,\rev18_reg_373_reg[0]_i_3_n_11 ,\rev18_reg_373_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({\rev18_reg_373[0]_i_12_n_9 ,\rev18_reg_373[0]_i_13_n_9 ,\rev18_reg_373[0]_i_14_n_9 ,\rev18_reg_373[0]_i_15_n_9 }),
        .O(\NLW_rev18_reg_373_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\rev18_reg_373[0]_i_16_n_9 ,\rev18_reg_373[0]_i_17_n_9 ,\rev18_reg_373[0]_i_18_n_9 ,\rev18_reg_373[0]_i_19_n_9 }));
  FDRE \shl_ln449_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [0]),
        .Q(shl_ln449_reg_320[0]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[10] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [10]),
        .Q(shl_ln449_reg_320[10]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[11] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [11]),
        .Q(shl_ln449_reg_320[11]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[12] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [12]),
        .Q(shl_ln449_reg_320[12]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[13] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [13]),
        .Q(shl_ln449_reg_320[13]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[14] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [14]),
        .Q(shl_ln449_reg_320[14]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[15] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [15]),
        .Q(shl_ln449_reg_320[15]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [1]),
        .Q(shl_ln449_reg_320[1]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [2]),
        .Q(shl_ln449_reg_320[2]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [3]),
        .Q(shl_ln449_reg_320[3]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [4]),
        .Q(shl_ln449_reg_320[4]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [5]),
        .Q(shl_ln449_reg_320[5]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [6]),
        .Q(shl_ln449_reg_320[6]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [7]),
        .Q(shl_ln449_reg_320[7]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[8] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [8]),
        .Q(shl_ln449_reg_320[8]),
        .R(1'b0));
  FDRE \shl_ln449_reg_320_reg[9] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln449_reg_320_reg[15]_0 [9]),
        .Q(shl_ln449_reg_320[9]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [0]),
        .Q(shl_ln450_reg_325[0]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[10] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [10]),
        .Q(shl_ln450_reg_325[10]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[11] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [11]),
        .Q(shl_ln450_reg_325[11]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[12] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [12]),
        .Q(shl_ln450_reg_325[12]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[13] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [13]),
        .Q(shl_ln450_reg_325[13]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[14] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [14]),
        .Q(shl_ln450_reg_325[14]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[15] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [15]),
        .Q(shl_ln450_reg_325[15]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [1]),
        .Q(shl_ln450_reg_325[1]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [2]),
        .Q(shl_ln450_reg_325[2]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [3]),
        .Q(shl_ln450_reg_325[3]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [4]),
        .Q(shl_ln450_reg_325[4]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [5]),
        .Q(shl_ln450_reg_325[5]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [6]),
        .Q(shl_ln450_reg_325[6]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [7]),
        .Q(shl_ln450_reg_325[7]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[8] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [8]),
        .Q(shl_ln450_reg_325[8]),
        .R(1'b0));
  FDRE \shl_ln450_reg_325_reg[9] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(\shl_ln450_reg_325_reg[15]_0 [9]),
        .Q(shl_ln450_reg_325[9]),
        .R(1'b0));
  FDRE \tmp_7_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read),
        .D(out[1]),
        .Q(tmp_7_reg_330),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_92[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .O(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_92[0]_i_3 
       (.I0(y_fu_92_reg[0]),
        .O(\y_fu_92[0]_i_3_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[0]_i_2_n_16 ),
        .Q(y_fu_92_reg[0]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_92_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_92_reg[0]_i_2_n_9 ,\y_fu_92_reg[0]_i_2_n_10 ,\y_fu_92_reg[0]_i_2_n_11 ,\y_fu_92_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_92_reg[0]_i_2_n_13 ,\y_fu_92_reg[0]_i_2_n_14 ,\y_fu_92_reg[0]_i_2_n_15 ,\y_fu_92_reg[0]_i_2_n_16 }),
        .S({y_fu_92_reg[3:1],\y_fu_92[0]_i_3_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[8]_i_1_n_14 ),
        .Q(y_fu_92_reg[10]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[8]_i_1_n_13 ),
        .Q(y_fu_92_reg[11]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[0]_i_2_n_15 ),
        .Q(y_fu_92_reg[1]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[0]_i_2_n_14 ),
        .Q(y_fu_92_reg[2]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[0]_i_2_n_13 ),
        .Q(y_fu_92_reg[3]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[4]_i_1_n_16 ),
        .Q(y_fu_92_reg[4]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_92_reg[4]_i_1 
       (.CI(\y_fu_92_reg[0]_i_2_n_9 ),
        .CO({\y_fu_92_reg[4]_i_1_n_9 ,\y_fu_92_reg[4]_i_1_n_10 ,\y_fu_92_reg[4]_i_1_n_11 ,\y_fu_92_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_92_reg[4]_i_1_n_13 ,\y_fu_92_reg[4]_i_1_n_14 ,\y_fu_92_reg[4]_i_1_n_15 ,\y_fu_92_reg[4]_i_1_n_16 }),
        .S(y_fu_92_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[4]_i_1_n_15 ),
        .Q(y_fu_92_reg[5]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[4]_i_1_n_14 ),
        .Q(y_fu_92_reg[6]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[4]_i_1_n_13 ),
        .Q(y_fu_92_reg[7]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[8]_i_1_n_16 ),
        .Q(y_fu_92_reg[8]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_92_reg[8]_i_1 
       (.CI(\y_fu_92_reg[4]_i_1_n_9 ),
        .CO({\NLW_y_fu_92_reg[8]_i_1_CO_UNCONNECTED [3],\y_fu_92_reg[8]_i_1_n_10 ,\y_fu_92_reg[8]_i_1_n_11 ,\y_fu_92_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_92_reg[8]_i_1_n_13 ,\y_fu_92_reg[8]_i_1_n_14 ,\y_fu_92_reg[8]_i_1_n_15 ,\y_fu_92_reg[8]_i_1_n_16 }),
        .S(y_fu_92_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0),
        .D(\y_fu_92_reg[8]_i_1_n_15 ),
        .Q(y_fu_92_reg[9]),
        .R(v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read));
endmodule

module main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2
   (\ap_CS_fsm_reg[2] ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    D,
    full_n_reg,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
    outYuv_full_n,
    outLayer2_empty_n,
    Q,
    push_1,
    \mOutPtr_reg[0] ,
    ap_rst_n,
    icmp_ln1042_fu_78_p2_carry_i_1,
    CO,
    v_mix_rgb2yuv_false_U0_ap_start,
    start_for_v_mix_444_to_422_false_U0_full_n,
    \ap_CS_fsm_reg[1] ,
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0);
  output \ap_CS_fsm_reg[2] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output [1:0]D;
  output full_n_reg;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg;
  input outYuv_full_n;
  input outLayer2_empty_n;
  input [2:0]Q;
  input push_1;
  input \mOutPtr_reg[0] ;
  input ap_rst_n;
  input [11:0]icmp_ln1042_fu_78_p2_carry_i_1;
  input [0:0]CO;
  input v_mix_rgb2yuv_false_U0_ap_start;
  input start_for_v_mix_444_to_422_false_U0_full_n;
  input \ap_CS_fsm_reg[1] ;
  input grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0;
  wire icmp_ln1042_fu_78_p2;
  wire [11:0]icmp_ln1042_fu_78_p2_carry_i_1;
  wire icmp_ln1042_fu_78_p2_carry_n_10;
  wire icmp_ln1042_fu_78_p2_carry_n_11;
  wire icmp_ln1042_fu_78_p2_carry_n_12;
  wire \mOutPtr_reg[0] ;
  wire outLayer2_empty_n;
  wire outYuv_full_n;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_1;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire v_mix_rgb2yuv_false_U0_ap_start;
  wire \x_05_fu_46_reg_n_9_[0] ;
  wire \x_05_fu_46_reg_n_9_[10] ;
  wire \x_05_fu_46_reg_n_9_[11] ;
  wire \x_05_fu_46_reg_n_9_[1] ;
  wire \x_05_fu_46_reg_n_9_[2] ;
  wire \x_05_fu_46_reg_n_9_[3] ;
  wire \x_05_fu_46_reg_n_9_[4] ;
  wire \x_05_fu_46_reg_n_9_[5] ;
  wire \x_05_fu_46_reg_n_9_[6] ;
  wire \x_05_fu_46_reg_n_9_[7] ;
  wire \x_05_fu_46_reg_n_9_[8] ;
  wire \x_05_fu_46_reg_n_9_[9] ;
  wire [11:0]x_11_fu_84_p2;
  wire x_11_fu_84_p2_carry__0_n_10;
  wire x_11_fu_84_p2_carry__0_n_11;
  wire x_11_fu_84_p2_carry__0_n_12;
  wire x_11_fu_84_p2_carry__0_n_9;
  wire x_11_fu_84_p2_carry__1_n_11;
  wire x_11_fu_84_p2_carry__1_n_12;
  wire x_11_fu_84_p2_carry_n_10;
  wire x_11_fu_84_p2_carry_n_11;
  wire x_11_fu_84_p2_carry_n_12;
  wire x_11_fu_84_p2_carry_n_9;
  wire [3:0]NLW_icmp_ln1042_fu_78_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_11_fu_84_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_11_fu_84_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__12 
       (.I0(outYuv_full_n),
        .I1(outLayer2_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__32 
       (.I0(outYuv_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(push_1),
        .I4(outLayer2_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_62 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1042_fu_78_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_05_fu_46_reg_n_9_[11] ,\x_05_fu_46_reg_n_9_[10] ,\x_05_fu_46_reg_n_9_[9] ,\x_05_fu_46_reg_n_9_[8] ,\x_05_fu_46_reg_n_9_[7] ,\x_05_fu_46_reg_n_9_[6] ,\x_05_fu_46_reg_n_9_[5] ,\x_05_fu_46_reg_n_9_[4] ,\x_05_fu_46_reg_n_9_[3] ,\x_05_fu_46_reg_n_9_[2] ,\x_05_fu_46_reg_n_9_[1] ,\x_05_fu_46_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (Q),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_11_fu_84_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x(ap_sig_allocacmp_x),
        .full_n_reg(full_n_reg),
        .grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .icmp_ln1042_fu_78_p2_carry_i_1_0(icmp_ln1042_fu_78_p2_carry_i_1),
        .outLayer2_empty_n(outLayer2_empty_n),
        .outYuv_full_n(outYuv_full_n),
        .start_for_v_mix_444_to_422_false_U0_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
        .v_mix_rgb2yuv_false_U0_ap_start(v_mix_rgb2yuv_false_U0_ap_start));
  CARRY4 icmp_ln1042_fu_78_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1042_fu_78_p2,icmp_ln1042_fu_78_p2_carry_n_10,icmp_ln1042_fu_78_p2_carry_n_11,icmp_ln1042_fu_78_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1042_fu_78_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__32 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(outLayer2_empty_n),
        .I3(outYuv_full_n),
        .I4(push_1),
        .I5(\mOutPtr_reg[0] ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__11 
       (.I0(push_1),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(outLayer2_empty_n),
        .I4(outYuv_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__11 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(outLayer2_empty_n),
        .I3(outYuv_full_n),
        .I4(push_1),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[0]),
        .Q(\x_05_fu_46_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[10]),
        .Q(\x_05_fu_46_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[11]),
        .Q(\x_05_fu_46_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[1]),
        .Q(\x_05_fu_46_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[2]),
        .Q(\x_05_fu_46_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[3]),
        .Q(\x_05_fu_46_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[4]),
        .Q(\x_05_fu_46_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[5]),
        .Q(\x_05_fu_46_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[6]),
        .Q(\x_05_fu_46_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[7]),
        .Q(\x_05_fu_46_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[8]),
        .Q(\x_05_fu_46_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_05_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_11_fu_84_p2[9]),
        .Q(\x_05_fu_46_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_11_fu_84_p2_carry
       (.CI(1'b0),
        .CO({x_11_fu_84_p2_carry_n_9,x_11_fu_84_p2_carry_n_10,x_11_fu_84_p2_carry_n_11,x_11_fu_84_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_11_fu_84_p2[4:1]),
        .S(ap_sig_allocacmp_x[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_11_fu_84_p2_carry__0
       (.CI(x_11_fu_84_p2_carry_n_9),
        .CO({x_11_fu_84_p2_carry__0_n_9,x_11_fu_84_p2_carry__0_n_10,x_11_fu_84_p2_carry__0_n_11,x_11_fu_84_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_11_fu_84_p2[8:5]),
        .S(ap_sig_allocacmp_x[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_11_fu_84_p2_carry__1
       (.CI(x_11_fu_84_p2_carry__0_n_9),
        .CO({NLW_x_11_fu_84_p2_carry__1_CO_UNCONNECTED[3:2],x_11_fu_84_p2_carry__1_n_11,x_11_fu_84_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_11_fu_84_p2_carry__1_O_UNCONNECTED[3],x_11_fu_84_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x[11:9]}));
endmodule

module main_design_v_mix_0_0_v_mix_rgb2yuv_false_s
   (start_once_reg,
    \ap_CS_fsm_reg[2]_0 ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    p_6_in_0,
    CO,
    Q,
    v_mix_rgb2yuv_false_U0_ap_ready,
    outYuv_full_n,
    outLayer2_empty_n,
    start_for_v_mix_444_to_422_false_U0_full_n,
    v_mix_rgb2yuv_false_U0_ap_start,
    push_1,
    \mOutPtr_reg[0] ,
    v_mix_core_alpha_false_false_10_U0_ap_start,
    start_for_v_mix_rgb2yuv_false_U0_full_n,
    start_once_reg_2,
    ap_clk,
    ap_done_cache_reg,
    ap_rst_n,
    icmp_ln1042_fu_78_p2_carry_i_1,
    \ap_CS_fsm_reg[2]_i_2__10_0 );
  output start_once_reg;
  output \ap_CS_fsm_reg[2]_0 ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output p_6_in_0;
  output [0:0]CO;
  output [0:0]Q;
  output v_mix_rgb2yuv_false_U0_ap_ready;
  input outYuv_full_n;
  input outLayer2_empty_n;
  input start_for_v_mix_444_to_422_false_U0_full_n;
  input v_mix_rgb2yuv_false_U0_ap_start;
  input push_1;
  input \mOutPtr_reg[0] ;
  input v_mix_core_alpha_false_false_10_U0_ap_start;
  input start_for_v_mix_rgb2yuv_false_U0_full_n;
  input start_once_reg_2;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_rst_n;
  input [11:0]icmp_ln1042_fu_78_p2_carry_i_1;
  input [11:0]\ap_CS_fsm_reg[2]_i_2__10_0 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__15_n_9 ;
  wire \ap_CS_fsm[2]_i_4__10_n_9 ;
  wire \ap_CS_fsm[2]_i_5__10_n_9 ;
  wire \ap_CS_fsm[2]_i_6__10_n_9 ;
  wire \ap_CS_fsm[2]_i_7__10_n_9 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2__10_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__10_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__10_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__10_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_14;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_15;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_16;
  wire [11:0]icmp_ln1042_fu_78_p2_carry_i_1;
  wire \mOutPtr_reg[0] ;
  wire outLayer2_empty_n;
  wire outYuv_full_n;
  wire p_6_in;
  wire p_6_in_0;
  wire p_9_in;
  wire push;
  wire push_1;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire start_for_v_mix_rgb2yuv_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_2;
  wire start_once_reg_i_1__11_n_9;
  wire v_mix_core_alpha_false_false_10_U0_ap_start;
  wire v_mix_rgb2yuv_false_U0_ap_ready;
  wire v_mix_rgb2yuv_false_U0_ap_start;
  wire \y_fu_46[0]_i_1_n_9 ;
  wire \y_fu_46[0]_i_4_n_9 ;
  wire [11:0]y_fu_46_reg;
  wire \y_fu_46_reg[0]_i_3_n_10 ;
  wire \y_fu_46_reg[0]_i_3_n_11 ;
  wire \y_fu_46_reg[0]_i_3_n_12 ;
  wire \y_fu_46_reg[0]_i_3_n_13 ;
  wire \y_fu_46_reg[0]_i_3_n_14 ;
  wire \y_fu_46_reg[0]_i_3_n_15 ;
  wire \y_fu_46_reg[0]_i_3_n_16 ;
  wire \y_fu_46_reg[0]_i_3_n_9 ;
  wire \y_fu_46_reg[4]_i_1_n_10 ;
  wire \y_fu_46_reg[4]_i_1_n_11 ;
  wire \y_fu_46_reg[4]_i_1_n_12 ;
  wire \y_fu_46_reg[4]_i_1_n_13 ;
  wire \y_fu_46_reg[4]_i_1_n_14 ;
  wire \y_fu_46_reg[4]_i_1_n_15 ;
  wire \y_fu_46_reg[4]_i_1_n_16 ;
  wire \y_fu_46_reg[4]_i_1_n_9 ;
  wire \y_fu_46_reg[8]_i_1_n_10 ;
  wire \y_fu_46_reg[8]_i_1_n_11 ;
  wire \y_fu_46_reg[8]_i_1_n_12 ;
  wire \y_fu_46_reg[8]_i_1_n_13 ;
  wire \y_fu_46_reg[8]_i_1_n_14 ;
  wire \y_fu_46_reg[8]_i_1_n_15 ;
  wire \y_fu_46_reg[8]_i_1_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__10_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_46_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFAAAA333F0000)) 
    \ap_CS_fsm[0]_i_1__15 
       (.I0(CO),
        .I1(v_mix_rgb2yuv_false_U0_ap_start),
        .I2(start_for_v_mix_444_to_422_false_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_9_[0] ),
        .I5(Q),
        .O(\ap_CS_fsm[0]_i_1__15_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__10 
       (.I0(y_fu_46_reg[9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__10_0 [9]),
        .I2(\ap_CS_fsm_reg[2]_i_2__10_0 [11]),
        .I3(y_fu_46_reg[11]),
        .I4(\ap_CS_fsm_reg[2]_i_2__10_0 [10]),
        .I5(y_fu_46_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__10_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__10 
       (.I0(y_fu_46_reg[6]),
        .I1(\ap_CS_fsm_reg[2]_i_2__10_0 [6]),
        .I2(\ap_CS_fsm_reg[2]_i_2__10_0 [8]),
        .I3(y_fu_46_reg[8]),
        .I4(\ap_CS_fsm_reg[2]_i_2__10_0 [7]),
        .I5(y_fu_46_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__10_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__10 
       (.I0(y_fu_46_reg[3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__10_0 [3]),
        .I2(\ap_CS_fsm_reg[2]_i_2__10_0 [5]),
        .I3(y_fu_46_reg[5]),
        .I4(\ap_CS_fsm_reg[2]_i_2__10_0 [4]),
        .I5(y_fu_46_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__10_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__10 
       (.I0(y_fu_46_reg[0]),
        .I1(\ap_CS_fsm_reg[2]_i_2__10_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2__10_0 [2]),
        .I3(y_fu_46_reg[2]),
        .I4(\ap_CS_fsm_reg[2]_i_2__10_0 [1]),
        .I5(y_fu_46_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__10_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__15_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_15),
        .Q(Q),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_14),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__10 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__10_n_10 ,\ap_CS_fsm_reg[2]_i_2__10_n_11 ,\ap_CS_fsm_reg[2]_i_2__10_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__10_n_9 ,\ap_CS_fsm[2]_i_5__10_n_9 ,\ap_CS_fsm[2]_i_6__10_n_9 ,\ap_CS_fsm[2]_i_7__10_n_9 }));
  main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62
       (.CO(CO),
        .D({grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_14,grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_15}),
        .Q({ap_CS_fsm_state3,Q,\ap_CS_fsm_reg_n_9_[0] }),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[1] (start_once_reg),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_16),
        .grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .icmp_ln1042_fu_78_p2_carry_i_1(icmp_ln1042_fu_78_p2_carry_i_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .outLayer2_empty_n(outLayer2_empty_n),
        .outYuv_full_n(outYuv_full_n),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_1(push_1),
        .start_for_v_mix_444_to_422_false_U0_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
        .v_mix_rgb2yuv_false_U0_ap_start(v_mix_rgb2yuv_false_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_16),
        .Q(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2__9 
       (.I0(CO),
        .I1(Q),
        .O(v_mix_rgb2yuv_false_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    \mOutPtr[1]_i_3__2 
       (.I0(CO),
        .I1(Q),
        .I2(v_mix_rgb2yuv_false_U0_ap_start),
        .I3(v_mix_core_alpha_false_false_10_U0_ap_start),
        .I4(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I5(start_once_reg_2),
        .O(p_6_in_0));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT5 #(
    .INIT(32'h00F8F8F8)) 
    start_once_reg_i_1__11
       (.I0(v_mix_rgb2yuv_false_U0_ap_start),
        .I1(start_for_v_mix_444_to_422_false_U0_full_n),
        .I2(start_once_reg),
        .I3(Q),
        .I4(CO),
        .O(start_once_reg_i_1__11_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__11_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT4 #(
    .INIT(16'hE000)) 
    \y_fu_46[0]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_v_mix_444_to_422_false_U0_full_n),
        .I2(v_mix_rgb2yuv_false_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .O(\y_fu_46[0]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_46[0]_i_2 
       (.I0(Q),
        .I1(CO),
        .O(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_46[0]_i_4 
       (.I0(y_fu_46_reg[0]),
        .O(\y_fu_46[0]_i_4_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[0]_i_3_n_16 ),
        .Q(y_fu_46_reg[0]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_46_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\y_fu_46_reg[0]_i_3_n_9 ,\y_fu_46_reg[0]_i_3_n_10 ,\y_fu_46_reg[0]_i_3_n_11 ,\y_fu_46_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_46_reg[0]_i_3_n_13 ,\y_fu_46_reg[0]_i_3_n_14 ,\y_fu_46_reg[0]_i_3_n_15 ,\y_fu_46_reg[0]_i_3_n_16 }),
        .S({y_fu_46_reg[3:1],\y_fu_46[0]_i_4_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[8]_i_1_n_14 ),
        .Q(y_fu_46_reg[10]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[8]_i_1_n_13 ),
        .Q(y_fu_46_reg[11]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[0]_i_3_n_15 ),
        .Q(y_fu_46_reg[1]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[0]_i_3_n_14 ),
        .Q(y_fu_46_reg[2]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[0]_i_3_n_13 ),
        .Q(y_fu_46_reg[3]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[4]_i_1_n_16 ),
        .Q(y_fu_46_reg[4]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_46_reg[4]_i_1 
       (.CI(\y_fu_46_reg[0]_i_3_n_9 ),
        .CO({\y_fu_46_reg[4]_i_1_n_9 ,\y_fu_46_reg[4]_i_1_n_10 ,\y_fu_46_reg[4]_i_1_n_11 ,\y_fu_46_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_46_reg[4]_i_1_n_13 ,\y_fu_46_reg[4]_i_1_n_14 ,\y_fu_46_reg[4]_i_1_n_15 ,\y_fu_46_reg[4]_i_1_n_16 }),
        .S(y_fu_46_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[4]_i_1_n_15 ),
        .Q(y_fu_46_reg[5]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[4]_i_1_n_14 ),
        .Q(y_fu_46_reg[6]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[4]_i_1_n_13 ),
        .Q(y_fu_46_reg[7]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[8]_i_1_n_16 ),
        .Q(y_fu_46_reg[8]),
        .R(\y_fu_46[0]_i_1_n_9 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_46_reg[8]_i_1 
       (.CI(\y_fu_46_reg[4]_i_1_n_9 ),
        .CO({\NLW_y_fu_46_reg[8]_i_1_CO_UNCONNECTED [3],\y_fu_46_reg[8]_i_1_n_10 ,\y_fu_46_reg[8]_i_1_n_11 ,\y_fu_46_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_46_reg[8]_i_1_n_13 ,\y_fu_46_reg[8]_i_1_n_14 ,\y_fu_46_reg[8]_i_1_n_15 ,\y_fu_46_reg[8]_i_1_n_16 }),
        .S(y_fu_46_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0),
        .D(\y_fu_46_reg[8]_i_1_n_15 ),
        .Q(y_fu_46_reg[9]),
        .R(\y_fu_46[0]_i_1_n_9 ));
endmodule

module main_design_v_mix_0_0_v_mix_upsample_false_9
   (\ap_CS_fsm_reg[0]_0 ,
    v_mix_upsample_false_9_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    pop,
    HwReg_layerEnableFlag_1_val_c_dout,
    ap_clk,
    y_fu_600,
    ap_done_cache_reg,
    srcLayer1x_full_n,
    srcLayer1Rgb_empty_n,
    p_1_out,
    ap_rst_n,
    push_0,
    \mOutPtr_reg[0] ,
    v_mix_upsample_false_9_U0_ap_start,
    D,
    \empty_reg_143_reg[11]_0 );
  output \ap_CS_fsm_reg[0]_0 ;
  output v_mix_upsample_false_9_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output pop;
  input HwReg_layerEnableFlag_1_val_c_dout;
  input ap_clk;
  input y_fu_600;
  input ap_done_cache_reg;
  input srcLayer1x_full_n;
  input srcLayer1Rgb_empty_n;
  input [0:0]p_1_out;
  input ap_rst_n;
  input push_0;
  input \mOutPtr_reg[0] ;
  input v_mix_upsample_false_9_U0_ap_start;
  input [11:0]D;
  input [11:0]\empty_reg_143_reg[11]_0 ;

  wire [11:0]D;
  wire HwReg_layerEnableFlag_1_val_c_dout;
  wire \HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0] ;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__7_n_9 ;
  wire \ap_CS_fsm[2]_i_4__5_n_9 ;
  wire \ap_CS_fsm[2]_i_5__5_n_9 ;
  wire \ap_CS_fsm[2]_i_6__5_n_9 ;
  wire \ap_CS_fsm[2]_i_7__5_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire [11:0]empty_73_reg_148;
  wire [11:0]empty_reg_143;
  wire [11:0]\empty_reg_143_reg[11]_0 ;
  wire grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  wire grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;
  wire grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_10;
  wire grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_11;
  wire grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_9;
  wire icmp_ln105_fu_123_p2;
  wire \mOutPtr_reg[0] ;
  wire [0:0]p_1_out;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire push;
  wire push_0;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1x_full_n;
  wire v_mix_upsample_false_9_U0_ap_ready;
  wire v_mix_upsample_false_9_U0_ap_start;
  wire y_fu_600;
  wire \y_fu_60[0]_i_4__0_n_9 ;
  wire [11:0]y_fu_60_reg;
  wire \y_fu_60_reg[0]_i_3__0_n_10 ;
  wire \y_fu_60_reg[0]_i_3__0_n_11 ;
  wire \y_fu_60_reg[0]_i_3__0_n_12 ;
  wire \y_fu_60_reg[0]_i_3__0_n_13 ;
  wire \y_fu_60_reg[0]_i_3__0_n_14 ;
  wire \y_fu_60_reg[0]_i_3__0_n_15 ;
  wire \y_fu_60_reg[0]_i_3__0_n_16 ;
  wire \y_fu_60_reg[0]_i_3__0_n_9 ;
  wire \y_fu_60_reg[4]_i_1__0_n_10 ;
  wire \y_fu_60_reg[4]_i_1__0_n_11 ;
  wire \y_fu_60_reg[4]_i_1__0_n_12 ;
  wire \y_fu_60_reg[4]_i_1__0_n_13 ;
  wire \y_fu_60_reg[4]_i_1__0_n_14 ;
  wire \y_fu_60_reg[4]_i_1__0_n_15 ;
  wire \y_fu_60_reg[4]_i_1__0_n_16 ;
  wire \y_fu_60_reg[4]_i_1__0_n_9 ;
  wire \y_fu_60_reg[8]_i_1__0_n_10 ;
  wire \y_fu_60_reg[8]_i_1__0_n_11 ;
  wire \y_fu_60_reg[8]_i_1__0_n_12 ;
  wire \y_fu_60_reg[8]_i_1__0_n_13 ;
  wire \y_fu_60_reg[8]_i_1__0_n_14 ;
  wire \y_fu_60_reg[8]_i_1__0_n_15 ;
  wire \y_fu_60_reg[8]_i_1__0_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_60_reg[8]_i_1__0_CO_UNCONNECTED ;

  FDRE \HwReg_layerEnableFlag_1_val_read_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(HwReg_layerEnableFlag_1_val_c_dout),
        .Q(\HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT5 #(
    .INIT(32'hFDFD00F0)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(\HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0] ),
        .I1(icmp_ln105_fu_123_p2),
        .I2(\ap_CS_fsm_reg_n_9_[0] ),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__7_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__5 
       (.I0(y_fu_60_reg[9]),
        .I1(empty_reg_143[9]),
        .I2(empty_reg_143[11]),
        .I3(y_fu_60_reg[11]),
        .I4(empty_reg_143[10]),
        .I5(y_fu_60_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__5_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__5 
       (.I0(y_fu_60_reg[6]),
        .I1(empty_reg_143[6]),
        .I2(empty_reg_143[8]),
        .I3(y_fu_60_reg[8]),
        .I4(empty_reg_143[7]),
        .I5(y_fu_60_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__5_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__5 
       (.I0(y_fu_60_reg[3]),
        .I1(empty_reg_143[3]),
        .I2(empty_reg_143[5]),
        .I3(y_fu_60_reg[5]),
        .I4(empty_reg_143[4]),
        .I5(y_fu_60_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__5_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__5 
       (.I0(y_fu_60_reg[0]),
        .I1(empty_reg_143[0]),
        .I2(empty_reg_143[2]),
        .I3(y_fu_60_reg[2]),
        .I4(empty_reg_143[1]),
        .I5(y_fu_60_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__5_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__7_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_10),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__5 
       (.CI(1'b0),
        .CO({icmp_ln105_fu_123_p2,\ap_CS_fsm_reg[2]_i_2__5_n_10 ,\ap_CS_fsm_reg[2]_i_2__5_n_11 ,\ap_CS_fsm_reg[2]_i_2__5_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__5_n_9 ,\ap_CS_fsm[2]_i_5__5_n_9 ,\ap_CS_fsm[2]_i_6__5_n_9 ,\ap_CS_fsm[2]_i_7__5_n_9 }));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_73_reg_148[11]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(p_1_out),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \empty_73_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(empty_73_reg_148[0]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(empty_73_reg_148[10]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(empty_73_reg_148[11]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(empty_73_reg_148[1]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(empty_73_reg_148[2]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(empty_73_reg_148[3]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(empty_73_reg_148[4]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(empty_73_reg_148[5]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(empty_73_reg_148[6]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(empty_73_reg_148[7]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(empty_73_reg_148[8]),
        .R(1'b0));
  FDRE \empty_73_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(empty_73_reg_148[9]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [0]),
        .Q(empty_reg_143[0]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [10]),
        .Q(empty_reg_143[10]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [11]),
        .Q(empty_reg_143[11]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [1]),
        .Q(empty_reg_143[1]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [2]),
        .Q(empty_reg_143[2]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [3]),
        .Q(empty_reg_143[3]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [4]),
        .Q(empty_reg_143[4]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [5]),
        .Q(empty_reg_143[5]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [6]),
        .Q(empty_reg_143[6]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [7]),
        .Q(empty_reg_143[7]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [8]),
        .Q(empty_reg_143[8]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [9]),
        .Q(empty_reg_143[9]),
        .R(1'b0));
  main_design_v_mix_0_0_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98
       (.CO(icmp_ln105_fu_123_p2),
        .D({grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_9,grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_10}),
        .E(\ap_CS_fsm_reg[0]_0 ),
        .Q(empty_73_reg_148),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_11),
        .grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_0(push_0),
        .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
        .srcLayer1x_full_n(srcLayer1x_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_11),
        .Q(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[0]_i_2__3 
       (.I0(ap_CS_fsm_state2),
        .I1(\HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0] ),
        .I2(icmp_ln105_fu_123_p2),
        .O(v_mix_upsample_false_9_U0_ap_ready));
  LUT4 #(
    .INIT(16'h8A00)) 
    \mOutPtr[1]_i_2__6 
       (.I0(v_mix_upsample_false_9_U0_ap_start),
        .I1(icmp_ln105_fu_123_p2),
        .I2(\HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0] ),
        .I3(ap_CS_fsm_state2),
        .O(pop));
  LUT3 #(
    .INIT(8'h20)) 
    \y_fu_60[0]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln105_fu_123_p2),
        .I2(\HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0] ),
        .O(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_60[0]_i_4__0 
       (.I0(y_fu_60_reg[0]),
        .O(\y_fu_60[0]_i_4__0_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3__0_n_16 ),
        .Q(y_fu_60_reg[0]),
        .R(y_fu_600));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_60_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\y_fu_60_reg[0]_i_3__0_n_9 ,\y_fu_60_reg[0]_i_3__0_n_10 ,\y_fu_60_reg[0]_i_3__0_n_11 ,\y_fu_60_reg[0]_i_3__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_60_reg[0]_i_3__0_n_13 ,\y_fu_60_reg[0]_i_3__0_n_14 ,\y_fu_60_reg[0]_i_3__0_n_15 ,\y_fu_60_reg[0]_i_3__0_n_16 }),
        .S({y_fu_60_reg[3:1],\y_fu_60[0]_i_4__0_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1__0_n_14 ),
        .Q(y_fu_60_reg[10]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1__0_n_13 ),
        .Q(y_fu_60_reg[11]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3__0_n_15 ),
        .Q(y_fu_60_reg[1]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3__0_n_14 ),
        .Q(y_fu_60_reg[2]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3__0_n_13 ),
        .Q(y_fu_60_reg[3]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1__0_n_16 ),
        .Q(y_fu_60_reg[4]),
        .R(y_fu_600));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_60_reg[4]_i_1__0 
       (.CI(\y_fu_60_reg[0]_i_3__0_n_9 ),
        .CO({\y_fu_60_reg[4]_i_1__0_n_9 ,\y_fu_60_reg[4]_i_1__0_n_10 ,\y_fu_60_reg[4]_i_1__0_n_11 ,\y_fu_60_reg[4]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_60_reg[4]_i_1__0_n_13 ,\y_fu_60_reg[4]_i_1__0_n_14 ,\y_fu_60_reg[4]_i_1__0_n_15 ,\y_fu_60_reg[4]_i_1__0_n_16 }),
        .S(y_fu_60_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1__0_n_15 ),
        .Q(y_fu_60_reg[5]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1__0_n_14 ),
        .Q(y_fu_60_reg[6]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1__0_n_13 ),
        .Q(y_fu_60_reg[7]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1__0_n_16 ),
        .Q(y_fu_60_reg[8]),
        .R(y_fu_600));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_60_reg[8]_i_1__0 
       (.CI(\y_fu_60_reg[4]_i_1__0_n_9 ),
        .CO({\NLW_y_fu_60_reg[8]_i_1__0_CO_UNCONNECTED [3],\y_fu_60_reg[8]_i_1__0_n_10 ,\y_fu_60_reg[8]_i_1__0_n_11 ,\y_fu_60_reg[8]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_60_reg[8]_i_1__0_n_13 ,\y_fu_60_reg[8]_i_1__0_n_14 ,\y_fu_60_reg[8]_i_1__0_n_15 ,\y_fu_60_reg[8]_i_1__0_n_16 }),
        .S(y_fu_60_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1__0_n_15 ),
        .Q(y_fu_60_reg[9]),
        .R(y_fu_600));
endmodule

module main_design_v_mix_0_0_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2
   (D,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
    srcLayer1x_full_n,
    srcLayer1Rgb_empty_n,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
    push_0,
    \mOutPtr_reg[0]_0 );
  output [1:0]D;
  output full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  input srcLayer1x_full_n;
  input srcLayer1Rgb_empty_n;
  input ap_rst_n;
  input [11:0]Q;
  input [2:0]\mOutPtr_reg[0] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]E;
  input grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;
  input push_0;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_9;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  wire grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;
  wire icmp_ln107_fu_72_p2;
  wire icmp_ln107_fu_72_p2_carry_n_10;
  wire icmp_ln107_fu_72_p2_carry_n_11;
  wire icmp_ln107_fu_72_p2_carry_n_12;
  wire [2:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_0;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1x_full_n;
  wire [11:0]x_10_fu_78_p2;
  wire x_10_fu_78_p2_carry__0_n_10;
  wire x_10_fu_78_p2_carry__0_n_11;
  wire x_10_fu_78_p2_carry__0_n_12;
  wire x_10_fu_78_p2_carry__0_n_9;
  wire x_10_fu_78_p2_carry__1_n_11;
  wire x_10_fu_78_p2_carry__1_n_12;
  wire x_10_fu_78_p2_carry_n_10;
  wire x_10_fu_78_p2_carry_n_11;
  wire x_10_fu_78_p2_carry_n_12;
  wire x_10_fu_78_p2_carry_n_9;
  wire \x_fu_40_reg_n_9_[0] ;
  wire \x_fu_40_reg_n_9_[10] ;
  wire \x_fu_40_reg_n_9_[11] ;
  wire \x_fu_40_reg_n_9_[1] ;
  wire \x_fu_40_reg_n_9_[2] ;
  wire \x_fu_40_reg_n_9_[3] ;
  wire \x_fu_40_reg_n_9_[4] ;
  wire \x_fu_40_reg_n_9_[5] ;
  wire \x_fu_40_reg_n_9_[6] ;
  wire \x_fu_40_reg_n_9_[7] ;
  wire \x_fu_40_reg_n_9_[8] ;
  wire \x_fu_40_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln107_fu_72_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_10_fu_78_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_10_fu_78_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__5 
       (.I0(srcLayer1x_full_n),
        .I1(srcLayer1Rgb_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\mOutPtr_reg[0] [2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__12 
       (.I0(srcLayer1x_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\mOutPtr_reg[0] [2]),
        .I3(push_0),
        .I4(srcLayer1Rgb_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_61 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln107_fu_72_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_fu_40_reg_n_9_[11] ,\x_fu_40_reg_n_9_[10] ,\x_fu_40_reg_n_9_[9] ,\x_fu_40_reg_n_9_[8] ,\x_fu_40_reg_n_9_[7] ,\x_fu_40_reg_n_9_[6] ,\x_fu_40_reg_n_9_[5] ,\x_fu_40_reg_n_9_[4] ,\x_fu_40_reg_n_9_[3] ,\x_fu_40_reg_n_9_[2] ,\x_fu_40_reg_n_9_[1] ,\x_fu_40_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (\mOutPtr_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (E),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_10_fu_78_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x_9(ap_sig_allocacmp_x_9),
        .full_n_reg(full_n_reg),
        .grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0(grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .icmp_ln107_fu_72_p2_carry_i_1_0(Q),
        .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
        .srcLayer1x_full_n(srcLayer1x_full_n));
  CARRY4 icmp_ln107_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln107_fu_72_p2,icmp_ln107_fu_72_p2_carry_n_10,icmp_ln107_fu_72_p2_carry_n_11,icmp_ln107_fu_72_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer1Rgb_empty_n),
        .I3(srcLayer1x_full_n),
        .I4(push_0),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__4 
       (.I0(push_0),
        .I1(\mOutPtr_reg[0] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer1Rgb_empty_n),
        .I4(srcLayer1x_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__4 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer1Rgb_empty_n),
        .I3(srcLayer1x_full_n),
        .I4(push_0),
        .O(p_6_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_10_fu_78_p2_carry
       (.CI(1'b0),
        .CO({x_10_fu_78_p2_carry_n_9,x_10_fu_78_p2_carry_n_10,x_10_fu_78_p2_carry_n_11,x_10_fu_78_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x_9[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_10_fu_78_p2[4:1]),
        .S(ap_sig_allocacmp_x_9[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_10_fu_78_p2_carry__0
       (.CI(x_10_fu_78_p2_carry_n_9),
        .CO({x_10_fu_78_p2_carry__0_n_9,x_10_fu_78_p2_carry__0_n_10,x_10_fu_78_p2_carry__0_n_11,x_10_fu_78_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_10_fu_78_p2[8:5]),
        .S(ap_sig_allocacmp_x_9[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_10_fu_78_p2_carry__1
       (.CI(x_10_fu_78_p2_carry__0_n_9),
        .CO({NLW_x_10_fu_78_p2_carry__1_CO_UNCONNECTED[3:2],x_10_fu_78_p2_carry__1_n_11,x_10_fu_78_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_10_fu_78_p2_carry__1_O_UNCONNECTED[3],x_10_fu_78_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x_9[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[10]),
        .Q(\x_fu_40_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[11]),
        .Q(\x_fu_40_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_10_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module main_design_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2
   (D,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    addr110_out,
    p_9_in,
    p_6_in,
    full_n_reg_0,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
    srcLayer2x_full_n,
    srcLayer2Rgb_empty_n,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
    push_1,
    \mOutPtr_reg[0]_0 );
  output [1:0]D;
  output full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output [0:0]full_n_reg_0;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  input srcLayer2x_full_n;
  input srcLayer2Rgb_empty_n;
  input ap_rst_n;
  input [11:0]Q;
  input [2:0]\mOutPtr_reg[0] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]E;
  input grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;
  input push_1;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_7;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;
  wire icmp_ln107_fu_72_p2;
  wire icmp_ln107_fu_72_p2_carry_n_10;
  wire icmp_ln107_fu_72_p2_carry_n_11;
  wire icmp_ln107_fu_72_p2_carry_n_12;
  wire [2:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire push_1;
  wire srcLayer2Rgb_empty_n;
  wire srcLayer2x_full_n;
  wire [11:0]x_8_fu_78_p2;
  wire x_8_fu_78_p2_carry__0_n_10;
  wire x_8_fu_78_p2_carry__0_n_11;
  wire x_8_fu_78_p2_carry__0_n_12;
  wire x_8_fu_78_p2_carry__0_n_9;
  wire x_8_fu_78_p2_carry__1_n_11;
  wire x_8_fu_78_p2_carry__1_n_12;
  wire x_8_fu_78_p2_carry_n_10;
  wire x_8_fu_78_p2_carry_n_11;
  wire x_8_fu_78_p2_carry_n_12;
  wire x_8_fu_78_p2_carry_n_9;
  wire \x_fu_40_reg_n_9_[0] ;
  wire \x_fu_40_reg_n_9_[10] ;
  wire \x_fu_40_reg_n_9_[11] ;
  wire \x_fu_40_reg_n_9_[1] ;
  wire \x_fu_40_reg_n_9_[2] ;
  wire \x_fu_40_reg_n_9_[3] ;
  wire \x_fu_40_reg_n_9_[4] ;
  wire \x_fu_40_reg_n_9_[5] ;
  wire \x_fu_40_reg_n_9_[6] ;
  wire \x_fu_40_reg_n_9_[7] ;
  wire \x_fu_40_reg_n_9_[8] ;
  wire \x_fu_40_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln107_fu_72_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_8_fu_78_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_8_fu_78_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__10 
       (.I0(srcLayer2x_full_n),
        .I1(srcLayer2Rgb_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\mOutPtr_reg[0] [2]),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__28 
       (.I0(srcLayer2x_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\mOutPtr_reg[0] [2]),
        .I3(push_1),
        .I4(srcLayer2Rgb_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_60 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln107_fu_72_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_fu_40_reg_n_9_[11] ,\x_fu_40_reg_n_9_[10] ,\x_fu_40_reg_n_9_[9] ,\x_fu_40_reg_n_9_[8] ,\x_fu_40_reg_n_9_[7] ,\x_fu_40_reg_n_9_[6] ,\x_fu_40_reg_n_9_[5] ,\x_fu_40_reg_n_9_[4] ,\x_fu_40_reg_n_9_[3] ,\x_fu_40_reg_n_9_[2] ,\x_fu_40_reg_n_9_[1] ,\x_fu_40_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (\mOutPtr_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (E),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_8_fu_78_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x_7(ap_sig_allocacmp_x_7),
        .full_n_reg(full_n_reg),
        .grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .icmp_ln107_fu_72_p2_carry_i_1__0_0(Q),
        .srcLayer2Rgb_empty_n(srcLayer2Rgb_empty_n),
        .srcLayer2x_full_n(srcLayer2x_full_n));
  CARRY4 icmp_ln107_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln107_fu_72_p2,icmp_ln107_fu_72_p2_carry_n_10,icmp_ln107_fu_72_p2_carry_n_11,icmp_ln107_fu_72_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__28 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer2Rgb_empty_n),
        .I3(srcLayer2x_full_n),
        .I4(push_1),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__9 
       (.I0(push_1),
        .I1(\mOutPtr_reg[0] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer2Rgb_empty_n),
        .I4(srcLayer2x_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__9 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer2Rgb_empty_n),
        .I3(srcLayer2x_full_n),
        .I4(push_1),
        .O(p_6_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_8_fu_78_p2_carry
       (.CI(1'b0),
        .CO({x_8_fu_78_p2_carry_n_9,x_8_fu_78_p2_carry_n_10,x_8_fu_78_p2_carry_n_11,x_8_fu_78_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x_7[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_8_fu_78_p2[4:1]),
        .S(ap_sig_allocacmp_x_7[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_8_fu_78_p2_carry__0
       (.CI(x_8_fu_78_p2_carry_n_9),
        .CO({x_8_fu_78_p2_carry__0_n_9,x_8_fu_78_p2_carry__0_n_10,x_8_fu_78_p2_carry__0_n_11,x_8_fu_78_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_8_fu_78_p2[8:5]),
        .S(ap_sig_allocacmp_x_7[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_8_fu_78_p2_carry__1
       (.CI(x_8_fu_78_p2_carry__0_n_9),
        .CO({NLW_x_8_fu_78_p2_carry__1_CO_UNCONNECTED[3:2],x_8_fu_78_p2_carry__1_n_11,x_8_fu_78_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_8_fu_78_p2_carry__1_O_UNCONNECTED[3],x_8_fu_78_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x_7[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[10]),
        .Q(\x_fu_40_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[11]),
        .Q(\x_fu_40_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_8_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module main_design_v_mix_0_0_v_mix_upsample_false_s
   (\ap_CS_fsm_reg[0]_0 ,
    v_mix_upsample_false_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    addr110_out,
    p_9_in,
    p_6_in,
    full_n_reg,
    push,
    push_0,
    pop,
    HwReg_layerEnableFlag_2_val_c_dout,
    ap_clk,
    y_fu_600,
    ap_done_cache_reg,
    srcLayer2x_full_n,
    srcLayer2Rgb_empty_n,
    p_1_out,
    ap_rst_n,
    push_1,
    \mOutPtr_reg[0] ,
    HwReg_layerHeight_2_val_c_full_n,
    HwReg_layerWidth_2_val_c_full_n,
    v_mix_upsample_false_U0_ap_start,
    D,
    \empty_reg_143_reg[11]_0 );
  output \ap_CS_fsm_reg[0]_0 ;
  output v_mix_upsample_false_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output [0:0]full_n_reg;
  output push;
  output push_0;
  output pop;
  input HwReg_layerEnableFlag_2_val_c_dout;
  input ap_clk;
  input y_fu_600;
  input ap_done_cache_reg;
  input srcLayer2x_full_n;
  input srcLayer2Rgb_empty_n;
  input [0:0]p_1_out;
  input ap_rst_n;
  input push_1;
  input \mOutPtr_reg[0] ;
  input HwReg_layerHeight_2_val_c_full_n;
  input HwReg_layerWidth_2_val_c_full_n;
  input v_mix_upsample_false_U0_ap_start;
  input [11:0]D;
  input [11:0]\empty_reg_143_reg[11]_0 ;

  wire [11:0]D;
  wire HwReg_layerEnableFlag_2_val_c_dout;
  wire \HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0] ;
  wire HwReg_layerHeight_2_val_c_full_n;
  wire HwReg_layerWidth_2_val_c_full_n;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__13_n_9 ;
  wire \ap_CS_fsm[2]_i_4__9_n_9 ;
  wire \ap_CS_fsm[2]_i_5__9_n_9 ;
  wire \ap_CS_fsm[2]_i_6__9_n_9 ;
  wire \ap_CS_fsm[2]_i_7__9_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__9_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__9_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__9_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire [11:0]empty_75_reg_148;
  wire [11:0]empty_reg_143;
  wire [11:0]\empty_reg_143_reg[11]_0 ;
  wire [0:0]full_n_reg;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_10;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_11;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_9;
  wire icmp_ln105_fu_123_p2;
  wire \mOutPtr_reg[0] ;
  wire [0:0]p_1_out;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire srcLayer2Rgb_empty_n;
  wire srcLayer2x_full_n;
  wire v_mix_upsample_false_U0_ap_ready;
  wire v_mix_upsample_false_U0_ap_start;
  wire y_fu_600;
  wire \y_fu_60[0]_i_4__1_n_9 ;
  wire [11:0]y_fu_60_reg;
  wire \y_fu_60_reg[0]_i_3__1_n_10 ;
  wire \y_fu_60_reg[0]_i_3__1_n_11 ;
  wire \y_fu_60_reg[0]_i_3__1_n_12 ;
  wire \y_fu_60_reg[0]_i_3__1_n_13 ;
  wire \y_fu_60_reg[0]_i_3__1_n_14 ;
  wire \y_fu_60_reg[0]_i_3__1_n_15 ;
  wire \y_fu_60_reg[0]_i_3__1_n_16 ;
  wire \y_fu_60_reg[0]_i_3__1_n_9 ;
  wire \y_fu_60_reg[4]_i_1__1_n_10 ;
  wire \y_fu_60_reg[4]_i_1__1_n_11 ;
  wire \y_fu_60_reg[4]_i_1__1_n_12 ;
  wire \y_fu_60_reg[4]_i_1__1_n_13 ;
  wire \y_fu_60_reg[4]_i_1__1_n_14 ;
  wire \y_fu_60_reg[4]_i_1__1_n_15 ;
  wire \y_fu_60_reg[4]_i_1__1_n_16 ;
  wire \y_fu_60_reg[4]_i_1__1_n_9 ;
  wire \y_fu_60_reg[8]_i_1__1_n_10 ;
  wire \y_fu_60_reg[8]_i_1__1_n_11 ;
  wire \y_fu_60_reg[8]_i_1__1_n_12 ;
  wire \y_fu_60_reg[8]_i_1__1_n_13 ;
  wire \y_fu_60_reg[8]_i_1__1_n_14 ;
  wire \y_fu_60_reg[8]_i_1__1_n_15 ;
  wire \y_fu_60_reg[8]_i_1__1_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_60_reg[8]_i_1__1_CO_UNCONNECTED ;

  FDRE \HwReg_layerEnableFlag_2_val_read_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(HwReg_layerEnableFlag_2_val_c_dout),
        .Q(\HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(HwReg_layerHeight_2_val_c_full_n),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(HwReg_layerWidth_2_val_c_full_n),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT5 #(
    .INIT(32'hFDFD00F0)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(\HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0] ),
        .I1(icmp_ln105_fu_123_p2),
        .I2(\ap_CS_fsm_reg_n_9_[0] ),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__13_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__9 
       (.I0(y_fu_60_reg[9]),
        .I1(empty_reg_143[9]),
        .I2(empty_reg_143[11]),
        .I3(y_fu_60_reg[11]),
        .I4(empty_reg_143[10]),
        .I5(y_fu_60_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__9_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__9 
       (.I0(y_fu_60_reg[6]),
        .I1(empty_reg_143[6]),
        .I2(empty_reg_143[8]),
        .I3(y_fu_60_reg[8]),
        .I4(empty_reg_143[7]),
        .I5(y_fu_60_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__9_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__9 
       (.I0(y_fu_60_reg[3]),
        .I1(empty_reg_143[3]),
        .I2(empty_reg_143[5]),
        .I3(y_fu_60_reg[5]),
        .I4(empty_reg_143[4]),
        .I5(y_fu_60_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__9_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__9 
       (.I0(y_fu_60_reg[0]),
        .I1(empty_reg_143[0]),
        .I2(empty_reg_143[2]),
        .I3(y_fu_60_reg[2]),
        .I4(empty_reg_143[1]),
        .I5(y_fu_60_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__9_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__13_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_10),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__9 
       (.CI(1'b0),
        .CO({icmp_ln105_fu_123_p2,\ap_CS_fsm_reg[2]_i_2__9_n_10 ,\ap_CS_fsm_reg[2]_i_2__9_n_11 ,\ap_CS_fsm_reg[2]_i_2__9_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__9_n_9 ,\ap_CS_fsm[2]_i_5__9_n_9 ,\ap_CS_fsm[2]_i_6__9_n_9 ,\ap_CS_fsm[2]_i_7__9_n_9 }));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_reg_148[11]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(p_1_out),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \empty_75_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(empty_75_reg_148[0]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(empty_75_reg_148[10]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(empty_75_reg_148[11]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(empty_75_reg_148[1]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(empty_75_reg_148[2]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(empty_75_reg_148[3]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(empty_75_reg_148[4]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(empty_75_reg_148[5]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(empty_75_reg_148[6]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(empty_75_reg_148[7]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(empty_75_reg_148[8]),
        .R(1'b0));
  FDRE \empty_75_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(empty_75_reg_148[9]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [0]),
        .Q(empty_reg_143[0]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [10]),
        .Q(empty_reg_143[10]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [11]),
        .Q(empty_reg_143[11]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [1]),
        .Q(empty_reg_143[1]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [2]),
        .Q(empty_reg_143[2]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [3]),
        .Q(empty_reg_143[3]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [4]),
        .Q(empty_reg_143[4]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [5]),
        .Q(empty_reg_143[5]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [6]),
        .Q(empty_reg_143[6]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [7]),
        .Q(empty_reg_143[7]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [8]),
        .Q(empty_reg_143[8]),
        .R(1'b0));
  FDRE \empty_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\empty_reg_143_reg[11]_0 [9]),
        .Q(empty_reg_143[9]),
        .R(1'b0));
  main_design_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98
       (.CO(icmp_ln105_fu_123_p2),
        .D({grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_9,grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_10}),
        .E(\ap_CS_fsm_reg[0]_0 ),
        .Q(empty_75_reg_148),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_11),
        .full_n_reg_0(full_n_reg),
        .grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push_1(push_1),
        .srcLayer2Rgb_empty_n(srcLayer2Rgb_empty_n),
        .srcLayer2x_full_n(srcLayer2x_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_11),
        .Q(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[0]_i_2__8 
       (.I0(ap_CS_fsm_state2),
        .I1(\HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0] ),
        .I2(icmp_ln105_fu_123_p2),
        .O(v_mix_upsample_false_U0_ap_ready));
  LUT4 #(
    .INIT(16'h8A00)) 
    \mOutPtr[1]_i_2__10 
       (.I0(v_mix_upsample_false_U0_ap_start),
        .I1(icmp_ln105_fu_123_p2),
        .I2(\HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0] ),
        .I3(ap_CS_fsm_state2),
        .O(pop));
  LUT3 #(
    .INIT(8'h20)) 
    \y_fu_60[0]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln105_fu_123_p2),
        .I2(\HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0] ),
        .O(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_60[0]_i_4__1 
       (.I0(y_fu_60_reg[0]),
        .O(\y_fu_60[0]_i_4__1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3__1_n_16 ),
        .Q(y_fu_60_reg[0]),
        .R(y_fu_600));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_60_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\y_fu_60_reg[0]_i_3__1_n_9 ,\y_fu_60_reg[0]_i_3__1_n_10 ,\y_fu_60_reg[0]_i_3__1_n_11 ,\y_fu_60_reg[0]_i_3__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_60_reg[0]_i_3__1_n_13 ,\y_fu_60_reg[0]_i_3__1_n_14 ,\y_fu_60_reg[0]_i_3__1_n_15 ,\y_fu_60_reg[0]_i_3__1_n_16 }),
        .S({y_fu_60_reg[3:1],\y_fu_60[0]_i_4__1_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1__1_n_14 ),
        .Q(y_fu_60_reg[10]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1__1_n_13 ),
        .Q(y_fu_60_reg[11]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3__1_n_15 ),
        .Q(y_fu_60_reg[1]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3__1_n_14 ),
        .Q(y_fu_60_reg[2]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3__1_n_13 ),
        .Q(y_fu_60_reg[3]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1__1_n_16 ),
        .Q(y_fu_60_reg[4]),
        .R(y_fu_600));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_60_reg[4]_i_1__1 
       (.CI(\y_fu_60_reg[0]_i_3__1_n_9 ),
        .CO({\y_fu_60_reg[4]_i_1__1_n_9 ,\y_fu_60_reg[4]_i_1__1_n_10 ,\y_fu_60_reg[4]_i_1__1_n_11 ,\y_fu_60_reg[4]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_60_reg[4]_i_1__1_n_13 ,\y_fu_60_reg[4]_i_1__1_n_14 ,\y_fu_60_reg[4]_i_1__1_n_15 ,\y_fu_60_reg[4]_i_1__1_n_16 }),
        .S(y_fu_60_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1__1_n_15 ),
        .Q(y_fu_60_reg[5]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1__1_n_14 ),
        .Q(y_fu_60_reg[6]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1__1_n_13 ),
        .Q(y_fu_60_reg[7]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1__1_n_16 ),
        .Q(y_fu_60_reg[8]),
        .R(y_fu_600));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_60_reg[8]_i_1__1 
       (.CI(\y_fu_60_reg[4]_i_1__1_n_9 ),
        .CO({\NLW_y_fu_60_reg[8]_i_1__1_CO_UNCONNECTED [3],\y_fu_60_reg[8]_i_1__1_n_10 ,\y_fu_60_reg[8]_i_1__1_n_11 ,\y_fu_60_reg[8]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_60_reg[8]_i_1__1_n_13 ,\y_fu_60_reg[8]_i_1__1_n_14 ,\y_fu_60_reg[8]_i_1__1_n_15 ,\y_fu_60_reg[8]_i_1__1_n_16 }),
        .S(y_fu_60_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1__1_n_15 ),
        .Q(y_fu_60_reg[9]),
        .R(y_fu_600));
endmodule

module main_design_v_mix_0_0_v_mix_yuv2rgb_false_4
   (\layerEnableFlag_1_reg_125_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    Q,
    v_mix_yuv2rgb_false_4_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    pop,
    y_fu_600,
    ap_clk,
    ap_done_cache_reg,
    \layerEnableFlag_1_reg_125_reg[0]_1 ,
    outLayer0_full_n,
    srcLayer0Yuv_empty_n,
    HwReg_layerEnableFlag_0_val_c_empty_n,
    v_mix_yuv2rgb_false_4_U0_ap_start,
    ap_rst_n,
    icmp_ln897_fu_78_p2_carry_i_1,
    \ap_CS_fsm_reg[2]_i_2__1_0 ,
    push_0,
    \mOutPtr_reg[0] );
  output \layerEnableFlag_1_reg_125_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]Q;
  output v_mix_yuv2rgb_false_4_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output pop;
  input y_fu_600;
  input ap_clk;
  input ap_done_cache_reg;
  input \layerEnableFlag_1_reg_125_reg[0]_1 ;
  input outLayer0_full_n;
  input srcLayer0Yuv_empty_n;
  input HwReg_layerEnableFlag_0_val_c_empty_n;
  input v_mix_yuv2rgb_false_4_U0_ap_start;
  input ap_rst_n;
  input [11:0]icmp_ln897_fu_78_p2_carry_i_1;
  input [11:0]\ap_CS_fsm_reg[2]_i_2__1_0 ;
  input push_0;
  input \mOutPtr_reg[0] ;

  wire HwReg_layerEnableFlag_0_val_c_empty_n;
  wire [0:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__2_n_9 ;
  wire \ap_CS_fsm[2]_i_4__1_n_9 ;
  wire \ap_CS_fsm[2]_i_5__1_n_9 ;
  wire \ap_CS_fsm[2]_i_6__1_n_9 ;
  wire \ap_CS_fsm[2]_i_7__1_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2__1_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_12 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0;
  wire grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_10;
  wire grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_11;
  wire grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_9;
  wire icmp_ln895_fu_99_p2;
  wire [11:0]icmp_ln897_fu_78_p2_carry_i_1;
  wire \layerEnableFlag_1_reg_125_reg[0]_0 ;
  wire \layerEnableFlag_1_reg_125_reg[0]_1 ;
  wire \mOutPtr_reg[0] ;
  wire outLayer0_full_n;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire push;
  wire push_0;
  wire srcLayer0Yuv_empty_n;
  wire v_mix_yuv2rgb_false_4_U0_ap_ready;
  wire v_mix_yuv2rgb_false_4_U0_ap_start;
  wire y_fu_600;
  wire \y_fu_60[0]_i_4_n_9 ;
  wire [11:0]y_fu_60_reg;
  wire \y_fu_60_reg[0]_i_3_n_10 ;
  wire \y_fu_60_reg[0]_i_3_n_11 ;
  wire \y_fu_60_reg[0]_i_3_n_12 ;
  wire \y_fu_60_reg[0]_i_3_n_13 ;
  wire \y_fu_60_reg[0]_i_3_n_14 ;
  wire \y_fu_60_reg[0]_i_3_n_15 ;
  wire \y_fu_60_reg[0]_i_3_n_16 ;
  wire \y_fu_60_reg[0]_i_3_n_9 ;
  wire \y_fu_60_reg[4]_i_1_n_10 ;
  wire \y_fu_60_reg[4]_i_1_n_11 ;
  wire \y_fu_60_reg[4]_i_1_n_12 ;
  wire \y_fu_60_reg[4]_i_1_n_13 ;
  wire \y_fu_60_reg[4]_i_1_n_14 ;
  wire \y_fu_60_reg[4]_i_1_n_15 ;
  wire \y_fu_60_reg[4]_i_1_n_16 ;
  wire \y_fu_60_reg[4]_i_1_n_9 ;
  wire \y_fu_60_reg[8]_i_1_n_10 ;
  wire \y_fu_60_reg[8]_i_1_n_11 ;
  wire \y_fu_60_reg[8]_i_1_n_12 ;
  wire \y_fu_60_reg[8]_i_1_n_13 ;
  wire \y_fu_60_reg[8]_i_1_n_14 ;
  wire \y_fu_60_reg[8]_i_1_n_15 ;
  wire \y_fu_60_reg[8]_i_1_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_60_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFDDDD0FFF0000)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\layerEnableFlag_1_reg_125_reg[0]_0 ),
        .I1(icmp_ln895_fu_99_p2),
        .I2(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I3(HwReg_layerEnableFlag_0_val_c_empty_n),
        .I4(Q),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(y_fu_60_reg[9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__1_0 [9]),
        .I2(\ap_CS_fsm_reg[2]_i_2__1_0 [11]),
        .I3(y_fu_60_reg[11]),
        .I4(\ap_CS_fsm_reg[2]_i_2__1_0 [10]),
        .I5(y_fu_60_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__1_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(y_fu_60_reg[6]),
        .I1(\ap_CS_fsm_reg[2]_i_2__1_0 [6]),
        .I2(\ap_CS_fsm_reg[2]_i_2__1_0 [8]),
        .I3(y_fu_60_reg[8]),
        .I4(\ap_CS_fsm_reg[2]_i_2__1_0 [7]),
        .I5(y_fu_60_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__1_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(y_fu_60_reg[3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__1_0 [3]),
        .I2(\ap_CS_fsm_reg[2]_i_2__1_0 [5]),
        .I3(y_fu_60_reg[5]),
        .I4(\ap_CS_fsm_reg[2]_i_2__1_0 [4]),
        .I5(y_fu_60_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__1_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(y_fu_60_reg[0]),
        .I1(\ap_CS_fsm_reg[2]_i_2__1_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2__1_0 [2]),
        .I3(y_fu_60_reg[2]),
        .I4(\ap_CS_fsm_reg[2]_i_2__1_0 [1]),
        .I5(y_fu_60_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__1_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__2_n_9 ),
        .Q(Q),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_10),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(1'b0),
        .CO({icmp_ln895_fu_99_p2,\ap_CS_fsm_reg[2]_i_2__1_n_10 ,\ap_CS_fsm_reg[2]_i_2__1_n_11 ,\ap_CS_fsm_reg[2]_i_2__1_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__1_n_9 ,\ap_CS_fsm[2]_i_5__1_n_9 ,\ap_CS_fsm[2]_i_6__1_n_9 ,\ap_CS_fsm[2]_i_7__1_n_9 }));
  main_design_v_mix_0_0_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82
       (.CO(icmp_ln895_fu_99_p2),
        .D({grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_9,grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_10}),
        .HwReg_layerEnableFlag_0_val_c_empty_n(HwReg_layerEnableFlag_0_val_c_empty_n),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\layerEnableFlag_1_reg_125_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_11),
        .grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .icmp_ln897_fu_78_p2_carry_i_1(icmp_ln897_fu_78_p2_carry_i_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .outLayer0_full_n(outLayer0_full_n),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_0(push_0),
        .srcLayer0Yuv_empty_n(srcLayer0Yuv_empty_n),
        .v_mix_yuv2rgb_false_4_U0_ap_start(v_mix_yuv2rgb_false_4_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_11),
        .Q(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \layerEnableFlag_1_reg_125[0]_i_2 
       (.I0(Q),
        .I1(HwReg_layerEnableFlag_0_val_c_empty_n),
        .I2(v_mix_yuv2rgb_false_4_U0_ap_start),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \layerEnableFlag_1_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layerEnableFlag_1_reg_125_reg[0]_1 ),
        .Q(\layerEnableFlag_1_reg_125_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[0]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\layerEnableFlag_1_reg_125_reg[0]_0 ),
        .I2(icmp_ln895_fu_99_p2),
        .O(v_mix_yuv2rgb_false_4_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \mOutPtr[1]_i_2__2 
       (.I0(v_mix_yuv2rgb_false_4_U0_ap_start),
        .I1(icmp_ln895_fu_99_p2),
        .I2(\layerEnableFlag_1_reg_125_reg[0]_0 ),
        .I3(ap_CS_fsm_state2),
        .O(pop));
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_60[0]_i_2 
       (.I0(\layerEnableFlag_1_reg_125_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln895_fu_99_p2),
        .O(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_60[0]_i_4 
       (.I0(y_fu_60_reg[0]),
        .O(\y_fu_60[0]_i_4_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3_n_16 ),
        .Q(y_fu_60_reg[0]),
        .R(y_fu_600));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_60_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\y_fu_60_reg[0]_i_3_n_9 ,\y_fu_60_reg[0]_i_3_n_10 ,\y_fu_60_reg[0]_i_3_n_11 ,\y_fu_60_reg[0]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_60_reg[0]_i_3_n_13 ,\y_fu_60_reg[0]_i_3_n_14 ,\y_fu_60_reg[0]_i_3_n_15 ,\y_fu_60_reg[0]_i_3_n_16 }),
        .S({y_fu_60_reg[3:1],\y_fu_60[0]_i_4_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1_n_14 ),
        .Q(y_fu_60_reg[10]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1_n_13 ),
        .Q(y_fu_60_reg[11]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3_n_15 ),
        .Q(y_fu_60_reg[1]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3_n_14 ),
        .Q(y_fu_60_reg[2]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[0]_i_3_n_13 ),
        .Q(y_fu_60_reg[3]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1_n_16 ),
        .Q(y_fu_60_reg[4]),
        .R(y_fu_600));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_60_reg[4]_i_1 
       (.CI(\y_fu_60_reg[0]_i_3_n_9 ),
        .CO({\y_fu_60_reg[4]_i_1_n_9 ,\y_fu_60_reg[4]_i_1_n_10 ,\y_fu_60_reg[4]_i_1_n_11 ,\y_fu_60_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_60_reg[4]_i_1_n_13 ,\y_fu_60_reg[4]_i_1_n_14 ,\y_fu_60_reg[4]_i_1_n_15 ,\y_fu_60_reg[4]_i_1_n_16 }),
        .S(y_fu_60_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1_n_15 ),
        .Q(y_fu_60_reg[5]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1_n_14 ),
        .Q(y_fu_60_reg[6]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[4]_i_1_n_13 ),
        .Q(y_fu_60_reg[7]),
        .R(y_fu_600));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1_n_16 ),
        .Q(y_fu_60_reg[8]),
        .R(y_fu_600));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_60_reg[8]_i_1 
       (.CI(\y_fu_60_reg[4]_i_1_n_9 ),
        .CO({\NLW_y_fu_60_reg[8]_i_1_CO_UNCONNECTED [3],\y_fu_60_reg[8]_i_1_n_10 ,\y_fu_60_reg[8]_i_1_n_11 ,\y_fu_60_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_60_reg[8]_i_1_n_13 ,\y_fu_60_reg[8]_i_1_n_14 ,\y_fu_60_reg[8]_i_1_n_15 ,\y_fu_60_reg[8]_i_1_n_16 }),
        .S(y_fu_60_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .D(\y_fu_60_reg[8]_i_1_n_15 ),
        .Q(y_fu_60_reg[9]),
        .R(y_fu_600));
endmodule

module main_design_v_mix_0_0_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2
   (D,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
    outLayer0_full_n,
    srcLayer0Yuv_empty_n,
    ap_rst_n,
    icmp_ln897_fu_78_p2_carry_i_1,
    Q,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    v_mix_yuv2rgb_false_4_U0_ap_start,
    HwReg_layerEnableFlag_0_val_c_empty_n,
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
    push_0,
    \mOutPtr_reg[0] );
  output [1:0]D;
  output full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg;
  input outLayer0_full_n;
  input srcLayer0Yuv_empty_n;
  input ap_rst_n;
  input [11:0]icmp_ln897_fu_78_p2_carry_i_1;
  input [2:0]Q;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2]_0 ;
  input v_mix_yuv2rgb_false_4_U0_ap_start;
  input HwReg_layerEnableFlag_0_val_c_empty_n;
  input grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0;
  input push_0;
  input \mOutPtr_reg[0] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire HwReg_layerEnableFlag_0_val_c_empty_n;
  wire [2:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_5;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0;
  wire icmp_ln897_fu_78_p2;
  wire [11:0]icmp_ln897_fu_78_p2_carry_i_1;
  wire icmp_ln897_fu_78_p2_carry_n_10;
  wire icmp_ln897_fu_78_p2_carry_n_11;
  wire icmp_ln897_fu_78_p2_carry_n_12;
  wire \mOutPtr_reg[0] ;
  wire outLayer0_full_n;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_0;
  wire srcLayer0Yuv_empty_n;
  wire v_mix_yuv2rgb_false_4_U0_ap_start;
  wire [11:0]x_6_fu_84_p2;
  wire x_6_fu_84_p2_carry__0_n_10;
  wire x_6_fu_84_p2_carry__0_n_11;
  wire x_6_fu_84_p2_carry__0_n_12;
  wire x_6_fu_84_p2_carry__0_n_9;
  wire x_6_fu_84_p2_carry__1_n_11;
  wire x_6_fu_84_p2_carry__1_n_12;
  wire x_6_fu_84_p2_carry_n_10;
  wire x_6_fu_84_p2_carry_n_11;
  wire x_6_fu_84_p2_carry_n_12;
  wire x_6_fu_84_p2_carry_n_9;
  wire \x_fu_46_reg_n_9_[0] ;
  wire \x_fu_46_reg_n_9_[10] ;
  wire \x_fu_46_reg_n_9_[11] ;
  wire \x_fu_46_reg_n_9_[1] ;
  wire \x_fu_46_reg_n_9_[2] ;
  wire \x_fu_46_reg_n_9_[3] ;
  wire \x_fu_46_reg_n_9_[4] ;
  wire \x_fu_46_reg_n_9_[5] ;
  wire \x_fu_46_reg_n_9_[6] ;
  wire \x_fu_46_reg_n_9_[7] ;
  wire \x_fu_46_reg_n_9_[8] ;
  wire \x_fu_46_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln897_fu_78_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_6_fu_84_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_6_fu_84_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(Q[2]),
        .I1(outLayer0_full_n),
        .I2(srcLayer0Yuv_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__1 
       (.I0(outLayer0_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(push_0),
        .I4(srcLayer0Yuv_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_59 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln897_fu_78_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .HwReg_layerEnableFlag_0_val_c_empty_n(HwReg_layerEnableFlag_0_val_c_empty_n),
        .Q({\x_fu_46_reg_n_9_[11] ,\x_fu_46_reg_n_9_[10] ,\x_fu_46_reg_n_9_[9] ,\x_fu_46_reg_n_9_[8] ,\x_fu_46_reg_n_9_[7] ,\x_fu_46_reg_n_9_[6] ,\x_fu_46_reg_n_9_[5] ,\x_fu_46_reg_n_9_[4] ,\x_fu_46_reg_n_9_[3] ,\x_fu_46_reg_n_9_[2] ,\x_fu_46_reg_n_9_[1] ,\x_fu_46_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (Q),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_6_fu_84_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x_5(ap_sig_allocacmp_x_5),
        .full_n_reg(full_n_reg),
        .grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0(grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0),
        .icmp_ln897_fu_78_p2_carry_i_1_0(icmp_ln897_fu_78_p2_carry_i_1),
        .outLayer0_full_n(outLayer0_full_n),
        .srcLayer0Yuv_empty_n(srcLayer0Yuv_empty_n),
        .v_mix_yuv2rgb_false_4_U0_ap_start(v_mix_yuv2rgb_false_4_U0_ap_start));
  CARRY4 icmp_ln897_fu_78_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln897_fu_78_p2,icmp_ln897_fu_78_p2_carry_n_10,icmp_ln897_fu_78_p2_carry_n_11,icmp_ln897_fu_78_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln897_fu_78_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer0Yuv_empty_n),
        .I3(outLayer0_full_n),
        .I4(push_0),
        .I5(\mOutPtr_reg[0] ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__0 
       (.I0(push_0),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer0Yuv_empty_n),
        .I4(outLayer0_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__0 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer0Yuv_empty_n),
        .I3(outLayer0_full_n),
        .I4(push_0),
        .O(p_6_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_6_fu_84_p2_carry
       (.CI(1'b0),
        .CO({x_6_fu_84_p2_carry_n_9,x_6_fu_84_p2_carry_n_10,x_6_fu_84_p2_carry_n_11,x_6_fu_84_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x_5[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_6_fu_84_p2[4:1]),
        .S(ap_sig_allocacmp_x_5[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_6_fu_84_p2_carry__0
       (.CI(x_6_fu_84_p2_carry_n_9),
        .CO({x_6_fu_84_p2_carry__0_n_9,x_6_fu_84_p2_carry__0_n_10,x_6_fu_84_p2_carry__0_n_11,x_6_fu_84_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_6_fu_84_p2[8:5]),
        .S(ap_sig_allocacmp_x_5[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_6_fu_84_p2_carry__1
       (.CI(x_6_fu_84_p2_carry__0_n_9),
        .CO({NLW_x_6_fu_84_p2_carry__1_CO_UNCONNECTED[3:2],x_6_fu_84_p2_carry__1_n_11,x_6_fu_84_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_6_fu_84_p2_carry__1_O_UNCONNECTED[3],x_6_fu_84_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x_5[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[0]),
        .Q(\x_fu_46_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[10]),
        .Q(\x_fu_46_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[11]),
        .Q(\x_fu_46_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[1]),
        .Q(\x_fu_46_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[2]),
        .Q(\x_fu_46_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[3]),
        .Q(\x_fu_46_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[4]),
        .Q(\x_fu_46_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[5]),
        .Q(\x_fu_46_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[6]),
        .Q(\x_fu_46_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[7]),
        .Q(\x_fu_46_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[8]),
        .Q(\x_fu_46_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_6_fu_84_p2[9]),
        .Q(\x_fu_46_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module main_design_v_mix_0_0_v_mix_yuv2rgb_false_8
   (\ap_CS_fsm_reg[0]_0 ,
    start_once_reg,
    v_mix_yuv2rgb_false_8_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    pop,
    HwReg_layerEnableFlag_1_val_c15_dout,
    ap_clk,
    y_fu_640,
    ap_done_cache_reg,
    srcLayer1Rgb_full_n,
    srcLayer1Yuv_empty_n,
    HwReg_layerEnableFlag_1_val_c_full_n,
    HwReg_layerEnableFlag_1_val_c15_empty_n,
    HwReg_layerHeight_1_val_c29_full_n,
    HwReg_layerWidth_1_val_c21_full_n,
    \height_reg_155_reg[0]_0 ,
    ap_rst_n,
    v_mix_yuv2rgb_false_8_U0_ap_start,
    start_for_v_mix_upsample_false_9_U0_full_n,
    push_0,
    \mOutPtr_reg[0] ,
    D,
    \height_reg_155_reg[11]_0 );
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg;
  output v_mix_yuv2rgb_false_8_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output pop;
  input HwReg_layerEnableFlag_1_val_c15_dout;
  input ap_clk;
  input y_fu_640;
  input ap_done_cache_reg;
  input srcLayer1Rgb_full_n;
  input srcLayer1Yuv_empty_n;
  input HwReg_layerEnableFlag_1_val_c_full_n;
  input HwReg_layerEnableFlag_1_val_c15_empty_n;
  input HwReg_layerHeight_1_val_c29_full_n;
  input HwReg_layerWidth_1_val_c21_full_n;
  input \height_reg_155_reg[0]_0 ;
  input ap_rst_n;
  input v_mix_yuv2rgb_false_8_U0_ap_start;
  input start_for_v_mix_upsample_false_9_U0_full_n;
  input push_0;
  input \mOutPtr_reg[0] ;
  input [11:0]D;
  input [11:0]\height_reg_155_reg[11]_0 ;

  wire [11:0]D;
  wire HwReg_layerEnableFlag_1_val_c15_dout;
  wire HwReg_layerEnableFlag_1_val_c15_empty_n;
  wire HwReg_layerEnableFlag_1_val_c_full_n;
  wire HwReg_layerHeight_1_val_c29_full_n;
  wire HwReg_layerWidth_1_val_c21_full_n;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__6_n_9 ;
  wire \ap_CS_fsm[2]_i_4__4_n_9 ;
  wire \ap_CS_fsm[2]_i_5__4_n_9 ;
  wire \ap_CS_fsm[2]_i_6__4_n_9 ;
  wire \ap_CS_fsm[2]_i_7__4_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;
  wire grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_10;
  wire grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_11;
  wire grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_9;
  wire [11:0]height_reg_155;
  wire \height_reg_155_reg[0]_0 ;
  wire [11:0]\height_reg_155_reg[11]_0 ;
  wire icmp_ln895_fu_135_p2;
  wire \layerEnableFlag_reg_151_reg_n_9_[0] ;
  wire \mOutPtr_reg[0] ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire push;
  wire push_0;
  wire srcLayer1Rgb_full_n;
  wire srcLayer1Yuv_empty_n;
  wire start_for_v_mix_upsample_false_9_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__5_n_9;
  wire v_mix_yuv2rgb_false_8_U0_ap_ready;
  wire v_mix_yuv2rgb_false_8_U0_ap_start;
  wire [11:0]width_reg_160;
  wire y_fu_640;
  wire \y_fu_64[0]_i_4__1_n_9 ;
  wire [11:0]y_fu_64_reg;
  wire \y_fu_64_reg[0]_i_3__1_n_10 ;
  wire \y_fu_64_reg[0]_i_3__1_n_11 ;
  wire \y_fu_64_reg[0]_i_3__1_n_12 ;
  wire \y_fu_64_reg[0]_i_3__1_n_13 ;
  wire \y_fu_64_reg[0]_i_3__1_n_14 ;
  wire \y_fu_64_reg[0]_i_3__1_n_15 ;
  wire \y_fu_64_reg[0]_i_3__1_n_16 ;
  wire \y_fu_64_reg[0]_i_3__1_n_9 ;
  wire \y_fu_64_reg[4]_i_1__1_n_10 ;
  wire \y_fu_64_reg[4]_i_1__1_n_11 ;
  wire \y_fu_64_reg[4]_i_1__1_n_12 ;
  wire \y_fu_64_reg[4]_i_1__1_n_13 ;
  wire \y_fu_64_reg[4]_i_1__1_n_14 ;
  wire \y_fu_64_reg[4]_i_1__1_n_15 ;
  wire \y_fu_64_reg[4]_i_1__1_n_16 ;
  wire \y_fu_64_reg[4]_i_1__1_n_9 ;
  wire \y_fu_64_reg[8]_i_1__1_n_10 ;
  wire \y_fu_64_reg[8]_i_1__1_n_11 ;
  wire \y_fu_64_reg[8]_i_1__1_n_12 ;
  wire \y_fu_64_reg[8]_i_1__1_n_13 ;
  wire \y_fu_64_reg[8]_i_1__1_n_14 ;
  wire \y_fu_64_reg[8]_i_1__1_n_15 ;
  wire \y_fu_64_reg[8]_i_1__1_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_64_reg[8]_i_1__1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT5 #(
    .INIT(32'hFFDD0F00)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I1(icmp_ln895_fu_135_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__6_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__4 
       (.I0(y_fu_64_reg[9]),
        .I1(height_reg_155[9]),
        .I2(height_reg_155[11]),
        .I3(y_fu_64_reg[11]),
        .I4(height_reg_155[10]),
        .I5(y_fu_64_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__4_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__4 
       (.I0(y_fu_64_reg[6]),
        .I1(height_reg_155[6]),
        .I2(height_reg_155[8]),
        .I3(y_fu_64_reg[8]),
        .I4(height_reg_155[7]),
        .I5(y_fu_64_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__4_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__4 
       (.I0(y_fu_64_reg[3]),
        .I1(height_reg_155[3]),
        .I2(height_reg_155[5]),
        .I3(y_fu_64_reg[5]),
        .I4(height_reg_155[4]),
        .I5(y_fu_64_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__4_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__4 
       (.I0(y_fu_64_reg[0]),
        .I1(height_reg_155[0]),
        .I2(height_reg_155[2]),
        .I3(y_fu_64_reg[2]),
        .I4(height_reg_155[1]),
        .I5(y_fu_64_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__4_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__6_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_10),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__4 
       (.CI(1'b0),
        .CO({icmp_ln895_fu_135_p2,\ap_CS_fsm_reg[2]_i_2__4_n_10 ,\ap_CS_fsm_reg[2]_i_2__4_n_11 ,\ap_CS_fsm_reg[2]_i_2__4_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__4_n_9 ,\ap_CS_fsm[2]_i_5__4_n_9 ,\ap_CS_fsm[2]_i_6__4_n_9 ,\ap_CS_fsm[2]_i_7__4_n_9 }));
  main_design_v_mix_0_0_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110
       (.CO(icmp_ln895_fu_135_p2),
        .D({grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_9,grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_10}),
        .E(\ap_CS_fsm_reg[0]_0 ),
        .Q(width_reg_160),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_11),
        .grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_0(push_0),
        .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n),
        .srcLayer1Yuv_empty_n(srcLayer1Yuv_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_11),
        .Q(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [0]),
        .Q(height_reg_155[0]),
        .R(1'b0));
  FDRE \height_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [10]),
        .Q(height_reg_155[10]),
        .R(1'b0));
  FDRE \height_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [11]),
        .Q(height_reg_155[11]),
        .R(1'b0));
  FDRE \height_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [1]),
        .Q(height_reg_155[1]),
        .R(1'b0));
  FDRE \height_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [2]),
        .Q(height_reg_155[2]),
        .R(1'b0));
  FDRE \height_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [3]),
        .Q(height_reg_155[3]),
        .R(1'b0));
  FDRE \height_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [4]),
        .Q(height_reg_155[4]),
        .R(1'b0));
  FDRE \height_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [5]),
        .Q(height_reg_155[5]),
        .R(1'b0));
  FDRE \height_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [6]),
        .Q(height_reg_155[6]),
        .R(1'b0));
  FDRE \height_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [7]),
        .Q(height_reg_155[7]),
        .R(1'b0));
  FDRE \height_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [8]),
        .Q(height_reg_155[8]),
        .R(1'b0));
  FDRE \height_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [9]),
        .Q(height_reg_155[9]),
        .R(1'b0));
  FDRE \layerEnableFlag_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(HwReg_layerEnableFlag_1_val_c15_dout),
        .Q(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[0]_i_2__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I2(icmp_ln895_fu_135_p2),
        .O(v_mix_yuv2rgb_false_8_U0_ap_ready));
  LUT4 #(
    .INIT(16'h8A00)) 
    \mOutPtr[1]_i_2__5 
       (.I0(v_mix_yuv2rgb_false_8_U0_ap_start),
        .I1(icmp_ln895_fu_135_p2),
        .I2(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I3(ap_CS_fsm_state2),
        .O(pop));
  LUT6 #(
    .INIT(64'h00F80000F8F8F8F8)) 
    start_once_reg_i_1__5
       (.I0(v_mix_yuv2rgb_false_8_U0_ap_start),
        .I1(start_for_v_mix_upsample_false_9_U0_full_n),
        .I2(start_once_reg),
        .I3(icmp_ln895_fu_135_p2),
        .I4(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I5(ap_CS_fsm_state2),
        .O(start_once_reg_i_1__5_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__5_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \width_reg_160[11]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(HwReg_layerEnableFlag_1_val_c_full_n),
        .I2(HwReg_layerEnableFlag_1_val_c15_empty_n),
        .I3(HwReg_layerHeight_1_val_c29_full_n),
        .I4(HwReg_layerWidth_1_val_c21_full_n),
        .I5(\height_reg_155_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \y_fu_64[0]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln895_fu_135_p2),
        .I2(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .O(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_4__1 
       (.I0(y_fu_64_reg[0]),
        .O(\y_fu_64[0]_i_4__1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__1_n_16 ),
        .Q(y_fu_64_reg[0]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\y_fu_64_reg[0]_i_3__1_n_9 ,\y_fu_64_reg[0]_i_3__1_n_10 ,\y_fu_64_reg[0]_i_3__1_n_11 ,\y_fu_64_reg[0]_i_3__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_64_reg[0]_i_3__1_n_13 ,\y_fu_64_reg[0]_i_3__1_n_14 ,\y_fu_64_reg[0]_i_3__1_n_15 ,\y_fu_64_reg[0]_i_3__1_n_16 }),
        .S({y_fu_64_reg[3:1],\y_fu_64[0]_i_4__1_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__1_n_14 ),
        .Q(y_fu_64_reg[10]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__1_n_13 ),
        .Q(y_fu_64_reg[11]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__1_n_15 ),
        .Q(y_fu_64_reg[1]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__1_n_14 ),
        .Q(y_fu_64_reg[2]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__1_n_13 ),
        .Q(y_fu_64_reg[3]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__1_n_16 ),
        .Q(y_fu_64_reg[4]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[4]_i_1__1 
       (.CI(\y_fu_64_reg[0]_i_3__1_n_9 ),
        .CO({\y_fu_64_reg[4]_i_1__1_n_9 ,\y_fu_64_reg[4]_i_1__1_n_10 ,\y_fu_64_reg[4]_i_1__1_n_11 ,\y_fu_64_reg[4]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[4]_i_1__1_n_13 ,\y_fu_64_reg[4]_i_1__1_n_14 ,\y_fu_64_reg[4]_i_1__1_n_15 ,\y_fu_64_reg[4]_i_1__1_n_16 }),
        .S(y_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__1_n_15 ),
        .Q(y_fu_64_reg[5]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__1_n_14 ),
        .Q(y_fu_64_reg[6]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__1_n_13 ),
        .Q(y_fu_64_reg[7]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__1_n_16 ),
        .Q(y_fu_64_reg[8]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[8]_i_1__1 
       (.CI(\y_fu_64_reg[4]_i_1__1_n_9 ),
        .CO({\NLW_y_fu_64_reg[8]_i_1__1_CO_UNCONNECTED [3],\y_fu_64_reg[8]_i_1__1_n_10 ,\y_fu_64_reg[8]_i_1__1_n_11 ,\y_fu_64_reg[8]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[8]_i_1__1_n_13 ,\y_fu_64_reg[8]_i_1__1_n_14 ,\y_fu_64_reg[8]_i_1__1_n_15 ,\y_fu_64_reg[8]_i_1__1_n_16 }),
        .S(y_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__1_n_15 ),
        .Q(y_fu_64_reg[9]),
        .R(y_fu_640));
endmodule

module main_design_v_mix_0_0_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2
   (D,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
    srcLayer1Rgb_full_n,
    srcLayer1Yuv_empty_n,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
    push_0,
    \mOutPtr_reg[0]_0 );
  output [1:0]D;
  output full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  input srcLayer1Rgb_full_n;
  input srcLayer1Yuv_empty_n;
  input ap_rst_n;
  input [11:0]Q;
  input [2:0]\mOutPtr_reg[0] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]E;
  input grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;
  input push_0;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_3;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;
  wire icmp_ln897_fu_72_p2;
  wire icmp_ln897_fu_72_p2_carry_n_10;
  wire icmp_ln897_fu_72_p2_carry_n_11;
  wire icmp_ln897_fu_72_p2_carry_n_12;
  wire [2:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_0;
  wire srcLayer1Rgb_full_n;
  wire srcLayer1Yuv_empty_n;
  wire [11:0]x_4_fu_78_p2;
  wire x_4_fu_78_p2_carry__0_n_10;
  wire x_4_fu_78_p2_carry__0_n_11;
  wire x_4_fu_78_p2_carry__0_n_12;
  wire x_4_fu_78_p2_carry__0_n_9;
  wire x_4_fu_78_p2_carry__1_n_11;
  wire x_4_fu_78_p2_carry__1_n_12;
  wire x_4_fu_78_p2_carry_n_10;
  wire x_4_fu_78_p2_carry_n_11;
  wire x_4_fu_78_p2_carry_n_12;
  wire x_4_fu_78_p2_carry_n_9;
  wire \x_fu_40_reg_n_9_[0] ;
  wire \x_fu_40_reg_n_9_[10] ;
  wire \x_fu_40_reg_n_9_[11] ;
  wire \x_fu_40_reg_n_9_[1] ;
  wire \x_fu_40_reg_n_9_[2] ;
  wire \x_fu_40_reg_n_9_[3] ;
  wire \x_fu_40_reg_n_9_[4] ;
  wire \x_fu_40_reg_n_9_[5] ;
  wire \x_fu_40_reg_n_9_[6] ;
  wire \x_fu_40_reg_n_9_[7] ;
  wire \x_fu_40_reg_n_9_[8] ;
  wire \x_fu_40_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln897_fu_72_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_4_fu_78_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_4_fu_78_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__4 
       (.I0(srcLayer1Rgb_full_n),
        .I1(srcLayer1Yuv_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\mOutPtr_reg[0] [2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__9 
       (.I0(srcLayer1Rgb_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\mOutPtr_reg[0] [2]),
        .I3(push_0),
        .I4(srcLayer1Yuv_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_58 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln897_fu_72_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_fu_40_reg_n_9_[11] ,\x_fu_40_reg_n_9_[10] ,\x_fu_40_reg_n_9_[9] ,\x_fu_40_reg_n_9_[8] ,\x_fu_40_reg_n_9_[7] ,\x_fu_40_reg_n_9_[6] ,\x_fu_40_reg_n_9_[5] ,\x_fu_40_reg_n_9_[4] ,\x_fu_40_reg_n_9_[3] ,\x_fu_40_reg_n_9_[2] ,\x_fu_40_reg_n_9_[1] ,\x_fu_40_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (\mOutPtr_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (E),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_4_fu_78_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x_3(ap_sig_allocacmp_x_3),
        .full_n_reg(full_n_reg),
        .grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0(grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .icmp_ln897_fu_72_p2_carry_i_1_0(Q),
        .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n),
        .srcLayer1Yuv_empty_n(srcLayer1Yuv_empty_n));
  CARRY4 icmp_ln897_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln897_fu_72_p2,icmp_ln897_fu_72_p2_carry_n_10,icmp_ln897_fu_72_p2_carry_n_11,icmp_ln897_fu_72_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln897_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer1Yuv_empty_n),
        .I3(srcLayer1Rgb_full_n),
        .I4(push_0),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__3 
       (.I0(push_0),
        .I1(\mOutPtr_reg[0] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer1Yuv_empty_n),
        .I4(srcLayer1Rgb_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__3 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer1Yuv_empty_n),
        .I3(srcLayer1Rgb_full_n),
        .I4(push_0),
        .O(p_6_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_4_fu_78_p2_carry
       (.CI(1'b0),
        .CO({x_4_fu_78_p2_carry_n_9,x_4_fu_78_p2_carry_n_10,x_4_fu_78_p2_carry_n_11,x_4_fu_78_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x_3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_4_fu_78_p2[4:1]),
        .S(ap_sig_allocacmp_x_3[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_4_fu_78_p2_carry__0
       (.CI(x_4_fu_78_p2_carry_n_9),
        .CO({x_4_fu_78_p2_carry__0_n_9,x_4_fu_78_p2_carry__0_n_10,x_4_fu_78_p2_carry__0_n_11,x_4_fu_78_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_4_fu_78_p2[8:5]),
        .S(ap_sig_allocacmp_x_3[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_4_fu_78_p2_carry__1
       (.CI(x_4_fu_78_p2_carry__0_n_9),
        .CO({NLW_x_4_fu_78_p2_carry__1_CO_UNCONNECTED[3:2],x_4_fu_78_p2_carry__1_n_11,x_4_fu_78_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_4_fu_78_p2_carry__1_O_UNCONNECTED[3],x_4_fu_78_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x_3[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[10]),
        .Q(\x_fu_40_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[11]),
        .Q(\x_fu_40_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_4_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module main_design_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2
   (D,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    ap_done_cache_reg,
    ap_clk,
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
    srcLayer2Rgb_full_n,
    srcLayer2Yuv_empty_n,
    ap_rst_n,
    Q,
    \mOutPtr_reg[0] ,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
    push_0,
    \mOutPtr_reg[0]_0 );
  output [1:0]D;
  output full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  input srcLayer2Rgb_full_n;
  input srcLayer2Yuv_empty_n;
  input ap_rst_n;
  input [11:0]Q;
  input [2:0]\mOutPtr_reg[0] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2]_0 ;
  input [0:0]E;
  input grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;
  input push_0;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire addr110_out;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [11:0]ap_sig_allocacmp_x_1;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;
  wire icmp_ln897_fu_72_p2;
  wire icmp_ln897_fu_72_p2_carry_n_10;
  wire icmp_ln897_fu_72_p2_carry_n_11;
  wire icmp_ln897_fu_72_p2_carry_n_12;
  wire [2:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_0;
  wire srcLayer2Rgb_full_n;
  wire srcLayer2Yuv_empty_n;
  wire [11:0]x_2_fu_78_p2;
  wire x_2_fu_78_p2_carry__0_n_10;
  wire x_2_fu_78_p2_carry__0_n_11;
  wire x_2_fu_78_p2_carry__0_n_12;
  wire x_2_fu_78_p2_carry__0_n_9;
  wire x_2_fu_78_p2_carry__1_n_11;
  wire x_2_fu_78_p2_carry__1_n_12;
  wire x_2_fu_78_p2_carry_n_10;
  wire x_2_fu_78_p2_carry_n_11;
  wire x_2_fu_78_p2_carry_n_12;
  wire x_2_fu_78_p2_carry_n_9;
  wire \x_fu_40_reg_n_9_[0] ;
  wire \x_fu_40_reg_n_9_[10] ;
  wire \x_fu_40_reg_n_9_[11] ;
  wire \x_fu_40_reg_n_9_[1] ;
  wire \x_fu_40_reg_n_9_[2] ;
  wire \x_fu_40_reg_n_9_[3] ;
  wire \x_fu_40_reg_n_9_[4] ;
  wire \x_fu_40_reg_n_9_[5] ;
  wire \x_fu_40_reg_n_9_[6] ;
  wire \x_fu_40_reg_n_9_[7] ;
  wire \x_fu_40_reg_n_9_[8] ;
  wire \x_fu_40_reg_n_9_[9] ;
  wire [3:0]NLW_icmp_ln897_fu_72_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_x_2_fu_78_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_x_2_fu_78_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__9 
       (.I0(srcLayer2Rgb_full_n),
        .I1(srcLayer2Yuv_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\mOutPtr_reg[0] [2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    \addr[0]_i_2__25 
       (.I0(srcLayer2Rgb_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\mOutPtr_reg[0] [2]),
        .I3(push_0),
        .I4(srcLayer2Yuv_empty_n),
        .O(addr110_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln897_fu_72_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q({\x_fu_40_reg_n_9_[11] ,\x_fu_40_reg_n_9_[10] ,\x_fu_40_reg_n_9_[9] ,\x_fu_40_reg_n_9_[8] ,\x_fu_40_reg_n_9_[7] ,\x_fu_40_reg_n_9_[6] ,\x_fu_40_reg_n_9_[5] ,\x_fu_40_reg_n_9_[4] ,\x_fu_40_reg_n_9_[3] ,\x_fu_40_reg_n_9_[2] ,\x_fu_40_reg_n_9_[1] ,\x_fu_40_reg_n_9_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[1] (\mOutPtr_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (E),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(x_2_fu_78_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .ap_sig_allocacmp_x_1(ap_sig_allocacmp_x_1),
        .full_n_reg(full_n_reg),
        .grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .icmp_ln897_fu_72_p2_carry_i_1__0_0(Q),
        .srcLayer2Rgb_full_n(srcLayer2Rgb_full_n),
        .srcLayer2Yuv_empty_n(srcLayer2Yuv_empty_n));
  CARRY4 icmp_ln897_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln897_fu_72_p2,icmp_ln897_fu_72_p2_carry_n_10,icmp_ln897_fu_72_p2_carry_n_11,icmp_ln897_fu_72_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln897_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__25 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer2Yuv_empty_n),
        .I3(srcLayer2Rgb_full_n),
        .I4(push_0),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_2__8 
       (.I0(push_0),
        .I1(\mOutPtr_reg[0] [2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer2Yuv_empty_n),
        .I4(srcLayer2Rgb_full_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__8 
       (.I0(\mOutPtr_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer2Yuv_empty_n),
        .I3(srcLayer2Rgb_full_n),
        .I4(push_0),
        .O(p_6_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_2_fu_78_p2_carry
       (.CI(1'b0),
        .CO({x_2_fu_78_p2_carry_n_9,x_2_fu_78_p2_carry_n_10,x_2_fu_78_p2_carry_n_11,x_2_fu_78_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_x_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_2_fu_78_p2[4:1]),
        .S(ap_sig_allocacmp_x_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_2_fu_78_p2_carry__0
       (.CI(x_2_fu_78_p2_carry_n_9),
        .CO({x_2_fu_78_p2_carry__0_n_9,x_2_fu_78_p2_carry__0_n_10,x_2_fu_78_p2_carry__0_n_11,x_2_fu_78_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_2_fu_78_p2[8:5]),
        .S(ap_sig_allocacmp_x_1[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_2_fu_78_p2_carry__1
       (.CI(x_2_fu_78_p2_carry__0_n_9),
        .CO({NLW_x_2_fu_78_p2_carry__1_CO_UNCONNECTED[3:2],x_2_fu_78_p2_carry__1_n_11,x_2_fu_78_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_2_fu_78_p2_carry__1_O_UNCONNECTED[3],x_2_fu_78_p2[11:9]}),
        .S({1'b0,ap_sig_allocacmp_x_1[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[10]),
        .Q(\x_fu_40_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[11]),
        .Q(\x_fu_40_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(x_2_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module main_design_v_mix_0_0_v_mix_yuv2rgb_false_s
   (\ap_CS_fsm_reg[0]_0 ,
    start_once_reg,
    v_mix_yuv2rgb_false_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    addr110_out,
    p_9_in,
    p_6_in,
    push,
    pop,
    HwReg_layerEnableFlag_2_val_c18_dout,
    ap_clk,
    y_fu_640,
    ap_done_cache_reg,
    srcLayer2Rgb_full_n,
    srcLayer2Yuv_empty_n,
    HwReg_layerEnableFlag_2_val_c_full_n,
    HwReg_layerEnableFlag_2_val_c18_empty_n,
    HwReg_layerHeight_2_val_c33_full_n,
    HwReg_layerWidth_2_val_c25_full_n,
    \height_reg_155_reg[0]_0 ,
    ap_rst_n,
    v_mix_yuv2rgb_false_U0_ap_start,
    start_for_v_mix_upsample_false_U0_full_n,
    push_0,
    \mOutPtr_reg[0] ,
    D,
    \height_reg_155_reg[11]_0 );
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg;
  output v_mix_yuv2rgb_false_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output addr110_out;
  output p_9_in;
  output p_6_in;
  output push;
  output pop;
  input HwReg_layerEnableFlag_2_val_c18_dout;
  input ap_clk;
  input y_fu_640;
  input ap_done_cache_reg;
  input srcLayer2Rgb_full_n;
  input srcLayer2Yuv_empty_n;
  input HwReg_layerEnableFlag_2_val_c_full_n;
  input HwReg_layerEnableFlag_2_val_c18_empty_n;
  input HwReg_layerHeight_2_val_c33_full_n;
  input HwReg_layerWidth_2_val_c25_full_n;
  input \height_reg_155_reg[0]_0 ;
  input ap_rst_n;
  input v_mix_yuv2rgb_false_U0_ap_start;
  input start_for_v_mix_upsample_false_U0_full_n;
  input push_0;
  input \mOutPtr_reg[0] ;
  input [11:0]D;
  input [11:0]\height_reg_155_reg[11]_0 ;

  wire [11:0]D;
  wire HwReg_layerEnableFlag_2_val_c18_dout;
  wire HwReg_layerEnableFlag_2_val_c18_empty_n;
  wire HwReg_layerEnableFlag_2_val_c_full_n;
  wire HwReg_layerHeight_2_val_c33_full_n;
  wire HwReg_layerWidth_2_val_c25_full_n;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_1__12_n_9 ;
  wire \ap_CS_fsm[2]_i_4__8_n_9 ;
  wire \ap_CS_fsm[2]_i_5__8_n_9 ;
  wire \ap_CS_fsm[2]_i_6__8_n_9 ;
  wire \ap_CS_fsm[2]_i_7__8_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__8_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__8_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__8_n_12 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_10;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_11;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_9;
  wire [11:0]height_reg_155;
  wire \height_reg_155_reg[0]_0 ;
  wire [11:0]\height_reg_155_reg[11]_0 ;
  wire icmp_ln895_fu_135_p2;
  wire \layerEnableFlag_reg_151_reg_n_9_[0] ;
  wire \mOutPtr_reg[0] ;
  wire p_6_in;
  wire p_9_in;
  wire pop;
  wire push;
  wire push_0;
  wire srcLayer2Rgb_full_n;
  wire srcLayer2Yuv_empty_n;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__9_n_9;
  wire v_mix_yuv2rgb_false_U0_ap_ready;
  wire v_mix_yuv2rgb_false_U0_ap_start;
  wire [11:0]width_reg_160;
  wire y_fu_640;
  wire \y_fu_64[0]_i_4__4_n_9 ;
  wire [11:0]y_fu_64_reg;
  wire \y_fu_64_reg[0]_i_3__4_n_10 ;
  wire \y_fu_64_reg[0]_i_3__4_n_11 ;
  wire \y_fu_64_reg[0]_i_3__4_n_12 ;
  wire \y_fu_64_reg[0]_i_3__4_n_13 ;
  wire \y_fu_64_reg[0]_i_3__4_n_14 ;
  wire \y_fu_64_reg[0]_i_3__4_n_15 ;
  wire \y_fu_64_reg[0]_i_3__4_n_16 ;
  wire \y_fu_64_reg[0]_i_3__4_n_9 ;
  wire \y_fu_64_reg[4]_i_1__4_n_10 ;
  wire \y_fu_64_reg[4]_i_1__4_n_11 ;
  wire \y_fu_64_reg[4]_i_1__4_n_12 ;
  wire \y_fu_64_reg[4]_i_1__4_n_13 ;
  wire \y_fu_64_reg[4]_i_1__4_n_14 ;
  wire \y_fu_64_reg[4]_i_1__4_n_15 ;
  wire \y_fu_64_reg[4]_i_1__4_n_16 ;
  wire \y_fu_64_reg[4]_i_1__4_n_9 ;
  wire \y_fu_64_reg[8]_i_1__4_n_10 ;
  wire \y_fu_64_reg[8]_i_1__4_n_11 ;
  wire \y_fu_64_reg[8]_i_1__4_n_12 ;
  wire \y_fu_64_reg[8]_i_1__4_n_13 ;
  wire \y_fu_64_reg[8]_i_1__4_n_14 ;
  wire \y_fu_64_reg[8]_i_1__4_n_15 ;
  wire \y_fu_64_reg[8]_i_1__4_n_16 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_64_reg[8]_i_1__4_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT5 #(
    .INIT(32'hFFDD0F00)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I1(icmp_ln895_fu_135_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_9_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__12_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__8 
       (.I0(y_fu_64_reg[9]),
        .I1(height_reg_155[9]),
        .I2(height_reg_155[11]),
        .I3(y_fu_64_reg[11]),
        .I4(height_reg_155[10]),
        .I5(y_fu_64_reg[10]),
        .O(\ap_CS_fsm[2]_i_4__8_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__8 
       (.I0(y_fu_64_reg[6]),
        .I1(height_reg_155[6]),
        .I2(height_reg_155[8]),
        .I3(y_fu_64_reg[8]),
        .I4(height_reg_155[7]),
        .I5(y_fu_64_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__8_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__8 
       (.I0(y_fu_64_reg[3]),
        .I1(height_reg_155[3]),
        .I2(height_reg_155[5]),
        .I3(y_fu_64_reg[5]),
        .I4(height_reg_155[4]),
        .I5(y_fu_64_reg[4]),
        .O(\ap_CS_fsm[2]_i_6__8_n_9 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__8 
       (.I0(y_fu_64_reg[0]),
        .I1(height_reg_155[0]),
        .I2(height_reg_155[2]),
        .I3(y_fu_64_reg[2]),
        .I4(height_reg_155[1]),
        .I5(y_fu_64_reg[1]),
        .O(\ap_CS_fsm[2]_i_7__8_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__12_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_10),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__8 
       (.CI(1'b0),
        .CO({icmp_ln895_fu_135_p2,\ap_CS_fsm_reg[2]_i_2__8_n_10 ,\ap_CS_fsm_reg[2]_i_2__8_n_11 ,\ap_CS_fsm_reg[2]_i_2__8_n_12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__8_n_9 ,\ap_CS_fsm[2]_i_5__8_n_9 ,\ap_CS_fsm[2]_i_6__8_n_9 ,\ap_CS_fsm[2]_i_7__8_n_9 }));
  main_design_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110
       (.CO(icmp_ln895_fu_135_p2),
        .D({grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_9,grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_10}),
        .E(\ap_CS_fsm_reg[0]_0 ),
        .Q(width_reg_160),
        .addr110_out(addr110_out),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_11),
        .grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_0(push_0),
        .srcLayer2Rgb_full_n(srcLayer2Rgb_full_n),
        .srcLayer2Yuv_empty_n(srcLayer2Yuv_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_11),
        .Q(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [0]),
        .Q(height_reg_155[0]),
        .R(1'b0));
  FDRE \height_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [10]),
        .Q(height_reg_155[10]),
        .R(1'b0));
  FDRE \height_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [11]),
        .Q(height_reg_155[11]),
        .R(1'b0));
  FDRE \height_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [1]),
        .Q(height_reg_155[1]),
        .R(1'b0));
  FDRE \height_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [2]),
        .Q(height_reg_155[2]),
        .R(1'b0));
  FDRE \height_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [3]),
        .Q(height_reg_155[3]),
        .R(1'b0));
  FDRE \height_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [4]),
        .Q(height_reg_155[4]),
        .R(1'b0));
  FDRE \height_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [5]),
        .Q(height_reg_155[5]),
        .R(1'b0));
  FDRE \height_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [6]),
        .Q(height_reg_155[6]),
        .R(1'b0));
  FDRE \height_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [7]),
        .Q(height_reg_155[7]),
        .R(1'b0));
  FDRE \height_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [8]),
        .Q(height_reg_155[8]),
        .R(1'b0));
  FDRE \height_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\height_reg_155_reg[11]_0 [9]),
        .Q(height_reg_155[9]),
        .R(1'b0));
  FDRE \layerEnableFlag_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(HwReg_layerEnableFlag_2_val_c18_dout),
        .Q(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \mOutPtr[0]_i_2__7 
       (.I0(ap_CS_fsm_state2),
        .I1(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I2(icmp_ln895_fu_135_p2),
        .O(v_mix_yuv2rgb_false_U0_ap_ready));
  LUT4 #(
    .INIT(16'h8A00)) 
    \mOutPtr[1]_i_2__9 
       (.I0(v_mix_yuv2rgb_false_U0_ap_start),
        .I1(icmp_ln895_fu_135_p2),
        .I2(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I3(ap_CS_fsm_state2),
        .O(pop));
  LUT6 #(
    .INIT(64'h00F80000F8F8F8F8)) 
    start_once_reg_i_1__9
       (.I0(v_mix_yuv2rgb_false_U0_ap_start),
        .I1(start_for_v_mix_upsample_false_U0_full_n),
        .I2(start_once_reg),
        .I3(icmp_ln895_fu_135_p2),
        .I4(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .I5(ap_CS_fsm_state2),
        .O(start_once_reg_i_1__9_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__9_n_9),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \width_reg_160[11]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(HwReg_layerEnableFlag_2_val_c_full_n),
        .I2(HwReg_layerEnableFlag_2_val_c18_empty_n),
        .I3(HwReg_layerHeight_2_val_c33_full_n),
        .I4(HwReg_layerWidth_2_val_c25_full_n),
        .I5(\height_reg_155_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \y_fu_64[0]_i_2__4 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln895_fu_135_p2),
        .I2(\layerEnableFlag_reg_151_reg_n_9_[0] ),
        .O(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_4__4 
       (.I0(y_fu_64_reg[0]),
        .O(\y_fu_64[0]_i_4__4_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__4_n_16 ),
        .Q(y_fu_64_reg[0]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[0]_i_3__4 
       (.CI(1'b0),
        .CO({\y_fu_64_reg[0]_i_3__4_n_9 ,\y_fu_64_reg[0]_i_3__4_n_10 ,\y_fu_64_reg[0]_i_3__4_n_11 ,\y_fu_64_reg[0]_i_3__4_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_64_reg[0]_i_3__4_n_13 ,\y_fu_64_reg[0]_i_3__4_n_14 ,\y_fu_64_reg[0]_i_3__4_n_15 ,\y_fu_64_reg[0]_i_3__4_n_16 }),
        .S({y_fu_64_reg[3:1],\y_fu_64[0]_i_4__4_n_9 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__4_n_14 ),
        .Q(y_fu_64_reg[10]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__4_n_13 ),
        .Q(y_fu_64_reg[11]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__4_n_15 ),
        .Q(y_fu_64_reg[1]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__4_n_14 ),
        .Q(y_fu_64_reg[2]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[0]_i_3__4_n_13 ),
        .Q(y_fu_64_reg[3]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__4_n_16 ),
        .Q(y_fu_64_reg[4]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[4]_i_1__4 
       (.CI(\y_fu_64_reg[0]_i_3__4_n_9 ),
        .CO({\y_fu_64_reg[4]_i_1__4_n_9 ,\y_fu_64_reg[4]_i_1__4_n_10 ,\y_fu_64_reg[4]_i_1__4_n_11 ,\y_fu_64_reg[4]_i_1__4_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[4]_i_1__4_n_13 ,\y_fu_64_reg[4]_i_1__4_n_14 ,\y_fu_64_reg[4]_i_1__4_n_15 ,\y_fu_64_reg[4]_i_1__4_n_16 }),
        .S(y_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__4_n_15 ),
        .Q(y_fu_64_reg[5]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__4_n_14 ),
        .Q(y_fu_64_reg[6]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[4]_i_1__4_n_13 ),
        .Q(y_fu_64_reg[7]),
        .R(y_fu_640));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__4_n_16 ),
        .Q(y_fu_64_reg[8]),
        .R(y_fu_640));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_64_reg[8]_i_1__4 
       (.CI(\y_fu_64_reg[4]_i_1__4_n_9 ),
        .CO({\NLW_y_fu_64_reg[8]_i_1__4_CO_UNCONNECTED [3],\y_fu_64_reg[8]_i_1__4_n_10 ,\y_fu_64_reg[8]_i_1__4_n_11 ,\y_fu_64_reg[8]_i_1__4_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_64_reg[8]_i_1__4_n_13 ,\y_fu_64_reg[8]_i_1__4_n_14 ,\y_fu_64_reg[8]_i_1__4_n_15 ,\y_fu_64_reg[8]_i_1__4_n_16 }),
        .S(y_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0),
        .D(\y_fu_64_reg[8]_i_1__4_n_15 ),
        .Q(y_fu_64_reg[9]),
        .R(y_fu_640));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
