// Seed: 4280136724
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  localparam id_3 = 1;
  assign id_1 = id_2;
  tri1  id_4 = (id_4 < -1);
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd39,
    parameter id_7 = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire id_6;
  wire _id_7;
  wire [id_2 : id_2  ==  id_7] id_8, id_9;
  logic \id_10 ;
  module_0 modCall_1 (
      id_9,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wire id_11;
  logic [-1  ==  -1 'h0 : -1 'b0 &  id_2] id_12;
  ;
endmodule
