$date
        2025-Jan-28 20:54:48
$end
$version
        Vivado v2024.1 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 4 " eth_top_inst/eth_tx_inst/wTx_Ctrl_FSM_State [3:0] $end
$var reg 2 & \eth_top_inst/eth_tx_inst/rTx_Data_d1_reg[1]_0 [1:0] $end
$var reg 8 ( eth_top_inst/eth_tx_inst/async_fifo_inst/fifomem/rdata [7:0] $end
$var reg 1 0 eth_top_inst/Tx_En_OBUF $end
$var reg 1 1 eth_top_inst/eth_tx_inst/wFifo_Rd_Valid $end
$var reg 1 2 _TRIGGER $end
$var reg 1 3 _WINDOW $end
$var reg 1 4 _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 &
b11001 (
00
01
02
13
04
$end
#983
b1 (
#1023
b1 "
#1024
b1 &
10
12
#1051
b10 "
#1055
b11 "
b11 &
#1079
b100 "
#1080
b10 &
#1081
b0 &
#1100
b1 &
#1101
b0 &
#1103
b101 "
#1105
b10 &
#1106
b0 &
#1111
b110 "
#1112
b1 &
#1113
b0 &
11
#1114
b10 (
01
#1116
b10 &
#1117
b0 &
11
#1118
b11 (
01
#1120
b11 &
#1121
b0 &
11
#1122
b100 (
01
#1125
b1 &
11
#1126
b0 &
b101 (
01
#1128
b1 &
#1129
11
#1130
b0 &
b110 (
01
#1132
b10 &
#1133
b1 &
11
#1134
b0 &
b111 (
01
#1136
b11 &
#1137
b1 &
11
#1138
b0 &
b1000 (
01
#1141
b10 &
11
#1142
b0 &
b1001 (
01
#1144
b1 &
#1145
b10 &
11
#1146
b0 &
b1010 (
01
#1148
b10 &
#1149
11
#1150
b0 &
b1011 (
01
#1152
b11 &
#1153
b10 &
11
#1154
b0 &
b1100 (
01
#1157
b11 &
11
#1158
b0 &
b1101 (
01
#1160
b1 &
#1161
b11 &
11
#1162
b0 &
b1110 (
01
#1164
b10 &
#1165
b11 &
11
#1166
b0 &
b1111 (
01
#1168
b11 &
#1169
11
#1170
b0 &
b10000 (
01
#1173
11
#1174
b1 &
b10001 (
01
#1175
b0 &
#1176
b1 &
#1177
b0 &
11
#1178
b1 &
b10010 (
01
#1179
b0 &
#1180
b10 &
#1181
b0 &
11
#1182
b1 &
b10011 (
01
#1183
b0 &
#1184
b11 &
#1185
b0 &
11
#1186
b1 &
b10100 (
01
#1187
b0 &
#1189
b1 &
11
#1190
b10101 (
01
#1191
b0 &
#1192
b1 &
#1193
11
#1194
b10110 (
01
#1195
b0 &
#1196
b10 &
#1197
b1 &
11
#1198
b10111 (
01
#1199
b0 &
#1200
b11 &
#1201
b1 &
11
#1202
b11000 (
01
#1203
b0 &
#1205
b10 &
11
#1206
b1 &
b11001 (
01
#1207
b0 &
#1208
b1 &
#1209
b10 &
11
#1210
b1 &
b11010 (
01
#1211
b0 &
#1212
b10 &
#1213
11
#1214
b1 &
b11011 (
01
#1215
b0 &
#1216
b11 &
#1217
b10 &
11
#1218
b1 &
b11100 (
01
#1219
b0 &
#1221
b11 &
11
#1222
b1 &
b11101 (
01
#1223
b0 &
#1224
b1 &
#1225
b11 &
11
#1226
b1 &
b11110 (
01
#1227
b0 &
#1228
b10 &
#1229
b11 &
11
#1230
b1 &
b11111 (
01
#1231
b0 &
#1232
b11 &
#1233
11
#1234
b1 &
b100000 (
01
#1235
b0 &
#1237
11
#1238
b10 &
b100001 (
01
#1239
b0 &
#1240
b1 &
#1241
b0 &
11
#1242
b10 &
b100010 (
01
#1243
b0 &
#1244
b10 &
#1245
b0 &
11
#1246
b10 &
b100011 (
01
#1247
b0 &
#1248
b11 &
#1249
b0 &
11
#1250
b10 &
b100100 (
01
#1251
b0 &
#1253
b1 &
11
#1254
b10 &
b100101 (
01
#1255
b0 &
#1256
b1 &
#1257
11
#1258
b10 &
b100110 (
01
#1259
b0 &
#1260
b10 &
#1261
b1 &
11
#1262
b10 &
b100111 (
01
#1263
b0 &
#1264
b11 &
#1265
b1 &
11
#1266
b10 &
b101000 (
01
#1267
b0 &
#1269
b10 &
11
#1270
b11001 (
01
#1271
b1000 "
b0 &
#1273
b1 &
#1274
b0 &
#1277
b11 &
#1278
b0 &
#1279
b11 &
#1280
b10 &
#1284
b0 &
#1285
b1 &
#1286
b10 &
#1287
b0 "
b1 &
#1288
b0 &
#1289
00
