#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Mon Nov 30 19:02:24 2015
# Process ID: 10472
# Log file: E:/DigitalLogicHomework/BasicHomework7/BasicHomework7/planAhead_run_1/planAhead.log
# Journal file: E:/DigitalLogicHomework/BasicHomework7/BasicHomework7/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/DigitalLogicHomework/BasicHomework7/BasicHomework7/pa.fromHdl.tcl
# create_project -name BasicHomework7 -dir "E:/DigitalLogicHomework/BasicHomework7/BasicHomework7/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "basichomework7.ucf" [current_fileset -constrset]
Adding file 'E:/DigitalLogicHomework/BasicHomework7/BasicHomework7/basichomework7.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {basichomework7.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top basichomework7 $srcset
# add_files [list {basichomework7.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/DigitalLogicHomework/BasicHomework7/BasicHomework7/basichomework7.v" into library work
Loading clock regions from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/DigitalLogicHomework/BasicHomework7/BasicHomework7/basichomework7.ucf]
Finished Parsing UCF File [E:/DigitalLogicHomework/BasicHomework7/BasicHomework7/basichomework7.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2543029b
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 594.418 ; gain = 191.449
set_property package_pin "" [get_ports [list  {A[1]}]]
startgroup
set_property package_pin N8 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {F[0]}]
endgroup
startgroup
set_property package_pin A2 [get_ports {F[0]}]
endgroup
set_property package_pin "" [get_ports [list  {F[3]}]]
startgroup
set_property package_pin B8 [get_ports C0]
endgroup
set_property package_pin "" [get_ports [list  C4]]
startgroup
set_property package_pin C9 [get_ports ADD_SUB]
endgroup
startgroup
set_property package_pin U16 [get_ports C4]
endgroup
startgroup
set_property package_pin T11 [get_ports {F[3]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {F[2]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {F[0]}]
endgroup
set_property package_pin "" [get_ports [list  CF]]
startgroup
set_property package_pin V15 [get_ports ZF]
endgroup
startgroup
set_property package_pin U15 [get_ports CF]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
