Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  7 16:02:02 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file elevator_system_control_sets_placed.rpt
| Design       : elevator_system
| Device       : xc7s75
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             489 |          139 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             102 |           27 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------------+------------------+------------------+----------------+--------------+
|    Clock Signal   |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG    | start_deb2/current_state_ev2_reg[2] | dip_sw_IBUF[7]   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | start_deb1/current_state_ev1_reg[0] | dip_sw_IBUF[7]   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | timer_counter_ev1[0]_i_1_n_0        | dip_sw_IBUF[7]   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | timer_counter_ev2[0]_i_1_n_0        | dip_sw_IBUF[7]   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | buzzer/duration_counter[19]_i_1_n_0 | dip_sw_IBUF[7]   |                9 |             36 |         4.00 |
|  lcd_en_OBUF_BUFG |                                     | dip_sw_IBUF[7]   |               12 |             45 |         3.75 |
|  clk_IBUF_BUFG    |                                     | dip_sw_IBUF[7]   |              127 |            444 |         3.50 |
+-------------------+-------------------------------------+------------------+------------------+----------------+--------------+


