// Seed: 1910857692
module module_0 (
    input logic id_0
);
  logic id_2 = id_0;
  always begin : LABEL_0
    id_3 = id_2 - id_0;
    id_2 <= ~-1;
  end
  logic id_4;
  assign id_2 = id_4;
  always id_2 <= id_4 * id_0 | id_4;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  initial id_0 <= id_1;
  logic id_3;
  buf primCall (id_0, id_1);
  always
    if (-1) begin : LABEL_0
      assert (-1) id_0 <= -1;
    end else;
  assign id_0 = id_3;
  module_0 modCall_1 (id_3);
  assign modCall_1.type_5 = 0;
endmodule
