
SmartGuardRover.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072b0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  080073bc  080073bc  000083bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074d8  080074d8  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080074d8  080074d8  0000906c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080074d8  080074d8  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074d8  080074d8  000084d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080074dc  080074dc  000084dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080074e0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  2000006c  0800754c  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  0800754c  0000936c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fcd2  00000000  00000000  00009095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002553  00000000  00000000  00018d67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001150  00000000  00000000  0001b2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d98  00000000  00000000  0001c410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198b2  00000000  00000000  0001d1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d4b  00000000  00000000  00036a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000937ff  00000000  00000000  000497a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcfa4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051c8  00000000  00000000  000dcfe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000e21b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	080073a4 	.word	0x080073a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	080073a4 	.word	0x080073a4

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 10);
 80006fc:	1d39      	adds	r1, r7, #4
 80006fe:	230a      	movs	r3, #10
 8000700:	2201      	movs	r2, #1
 8000702:	4804      	ldr	r0, [pc, #16]	@ (8000714 <__io_putchar+0x20>)
 8000704:	f005 f89e 	bl	8005844 <HAL_UART_Transmit>
    return ch;
 8000708:	687b      	ldr	r3, [r7, #4]
}
 800070a:	4618      	mov	r0, r3
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200001a0 	.word	0x200001a0

08000718 <LCD_Cmd>:

// ============================================================================
// [LCD 드라이버 및 그래픽 함수] - 제공해주신 코드 기반
// ============================================================================

static void LCD_Cmd(uint8_t cmd) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
    LCD_DC_LOW(); LCD_CS_LOW();
 8000722:	2200      	movs	r2, #0
 8000724:	2140      	movs	r1, #64	@ 0x40
 8000726:	480b      	ldr	r0, [pc, #44]	@ (8000754 <LCD_Cmd+0x3c>)
 8000728:	f003 f9e3 	bl	8003af2 <HAL_GPIO_WritePin>
 800072c:	2200      	movs	r2, #0
 800072e:	2140      	movs	r1, #64	@ 0x40
 8000730:	4809      	ldr	r0, [pc, #36]	@ (8000758 <LCD_Cmd+0x40>)
 8000732:	f003 f9de 	bl	8003af2 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, 10);
 8000736:	1df9      	adds	r1, r7, #7
 8000738:	230a      	movs	r3, #10
 800073a:	2201      	movs	r2, #1
 800073c:	4807      	ldr	r0, [pc, #28]	@ (800075c <LCD_Cmd+0x44>)
 800073e:	f004 f809 	bl	8004754 <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 8000742:	2201      	movs	r2, #1
 8000744:	2140      	movs	r1, #64	@ 0x40
 8000746:	4804      	ldr	r0, [pc, #16]	@ (8000758 <LCD_Cmd+0x40>)
 8000748:	f003 f9d3 	bl	8003af2 <HAL_GPIO_WritePin>
}
 800074c:	bf00      	nop
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40010800 	.word	0x40010800
 8000758:	40010c00 	.word	0x40010c00
 800075c:	200000b8 	.word	0x200000b8

08000760 <LCD_Data>:
static void LCD_Data(uint8_t data) {
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	4603      	mov	r3, r0
 8000768:	71fb      	strb	r3, [r7, #7]
    LCD_DC_HIGH(); LCD_CS_LOW();
 800076a:	2201      	movs	r2, #1
 800076c:	2140      	movs	r1, #64	@ 0x40
 800076e:	480b      	ldr	r0, [pc, #44]	@ (800079c <LCD_Data+0x3c>)
 8000770:	f003 f9bf 	bl	8003af2 <HAL_GPIO_WritePin>
 8000774:	2200      	movs	r2, #0
 8000776:	2140      	movs	r1, #64	@ 0x40
 8000778:	4809      	ldr	r0, [pc, #36]	@ (80007a0 <LCD_Data+0x40>)
 800077a:	f003 f9ba 	bl	8003af2 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &data, 1, 10);
 800077e:	1df9      	adds	r1, r7, #7
 8000780:	230a      	movs	r3, #10
 8000782:	2201      	movs	r2, #1
 8000784:	4807      	ldr	r0, [pc, #28]	@ (80007a4 <LCD_Data+0x44>)
 8000786:	f003 ffe5 	bl	8004754 <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 800078a:	2201      	movs	r2, #1
 800078c:	2140      	movs	r1, #64	@ 0x40
 800078e:	4804      	ldr	r0, [pc, #16]	@ (80007a0 <LCD_Data+0x40>)
 8000790:	f003 f9af 	bl	8003af2 <HAL_GPIO_WritePin>
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40010800 	.word	0x40010800
 80007a0:	40010c00 	.word	0x40010c00
 80007a4:	200000b8 	.word	0x200000b8

080007a8 <LCD_SetWindow>:
static void LCD_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4604      	mov	r4, r0
 80007b0:	4608      	mov	r0, r1
 80007b2:	4611      	mov	r1, r2
 80007b4:	461a      	mov	r2, r3
 80007b6:	4623      	mov	r3, r4
 80007b8:	80fb      	strh	r3, [r7, #6]
 80007ba:	4603      	mov	r3, r0
 80007bc:	80bb      	strh	r3, [r7, #4]
 80007be:	460b      	mov	r3, r1
 80007c0:	807b      	strh	r3, [r7, #2]
 80007c2:	4613      	mov	r3, r2
 80007c4:	803b      	strh	r3, [r7, #0]
    LCD_Cmd(ST7735_CASET); LCD_Data(0); LCD_Data(x0 + X_OFFSET); LCD_Data(0); LCD_Data(x1 + X_OFFSET);
 80007c6:	202a      	movs	r0, #42	@ 0x2a
 80007c8:	f7ff ffa6 	bl	8000718 <LCD_Cmd>
 80007cc:	2000      	movs	r0, #0
 80007ce:	f7ff ffc7 	bl	8000760 <LCD_Data>
 80007d2:	88fb      	ldrh	r3, [r7, #6]
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	4618      	mov	r0, r3
 80007d8:	f7ff ffc2 	bl	8000760 <LCD_Data>
 80007dc:	2000      	movs	r0, #0
 80007de:	f7ff ffbf 	bl	8000760 <LCD_Data>
 80007e2:	887b      	ldrh	r3, [r7, #2]
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	4618      	mov	r0, r3
 80007e8:	f7ff ffba 	bl	8000760 <LCD_Data>
    LCD_Cmd(ST7735_RASET); LCD_Data(0); LCD_Data(y0 + Y_OFFSET); LCD_Data(0); LCD_Data(y1 + Y_OFFSET);
 80007ec:	202b      	movs	r0, #43	@ 0x2b
 80007ee:	f7ff ff93 	bl	8000718 <LCD_Cmd>
 80007f2:	2000      	movs	r0, #0
 80007f4:	f7ff ffb4 	bl	8000760 <LCD_Data>
 80007f8:	88bb      	ldrh	r3, [r7, #4]
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	331a      	adds	r3, #26
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff ffad 	bl	8000760 <LCD_Data>
 8000806:	2000      	movs	r0, #0
 8000808:	f7ff ffaa 	bl	8000760 <LCD_Data>
 800080c:	883b      	ldrh	r3, [r7, #0]
 800080e:	b2db      	uxtb	r3, r3
 8000810:	331a      	adds	r3, #26
 8000812:	b2db      	uxtb	r3, r3
 8000814:	4618      	mov	r0, r3
 8000816:	f7ff ffa3 	bl	8000760 <LCD_Data>
    LCD_Cmd(ST7735_RAMWR);
 800081a:	202c      	movs	r0, #44	@ 0x2c
 800081c:	f7ff ff7c 	bl	8000718 <LCD_Cmd>
}
 8000820:	bf00      	nop
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	bd90      	pop	{r4, r7, pc}

08000828 <LCD_WriteColorFast>:
static void LCD_WriteColorFast(uint16_t color, uint32_t count) {
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	6039      	str	r1, [r7, #0]
 8000832:	80fb      	strh	r3, [r7, #6]
    uint8_t hi = color >> 8; uint8_t lo = color & 0xFF;
 8000834:	88fb      	ldrh	r3, [r7, #6]
 8000836:	0a1b      	lsrs	r3, r3, #8
 8000838:	b29b      	uxth	r3, r3
 800083a:	b2db      	uxtb	r3, r3
 800083c:	73fb      	strb	r3, [r7, #15]
 800083e:	88fb      	ldrh	r3, [r7, #6]
 8000840:	b2db      	uxtb	r3, r3
 8000842:	73bb      	strb	r3, [r7, #14]
    LCD_DC_HIGH(); LCD_CS_LOW();
 8000844:	2201      	movs	r2, #1
 8000846:	2140      	movs	r1, #64	@ 0x40
 8000848:	4812      	ldr	r0, [pc, #72]	@ (8000894 <LCD_WriteColorFast+0x6c>)
 800084a:	f003 f952 	bl	8003af2 <HAL_GPIO_WritePin>
 800084e:	2200      	movs	r2, #0
 8000850:	2140      	movs	r1, #64	@ 0x40
 8000852:	4811      	ldr	r0, [pc, #68]	@ (8000898 <LCD_WriteColorFast+0x70>)
 8000854:	f003 f94d 	bl	8003af2 <HAL_GPIO_WritePin>
    while(count--) {
 8000858:	e00d      	b.n	8000876 <LCD_WriteColorFast+0x4e>
        HAL_SPI_Transmit(&hspi1, &hi, 1, 10);
 800085a:	f107 010f 	add.w	r1, r7, #15
 800085e:	230a      	movs	r3, #10
 8000860:	2201      	movs	r2, #1
 8000862:	480e      	ldr	r0, [pc, #56]	@ (800089c <LCD_WriteColorFast+0x74>)
 8000864:	f003 ff76 	bl	8004754 <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &lo, 1, 10);
 8000868:	f107 010e 	add.w	r1, r7, #14
 800086c:	230a      	movs	r3, #10
 800086e:	2201      	movs	r2, #1
 8000870:	480a      	ldr	r0, [pc, #40]	@ (800089c <LCD_WriteColorFast+0x74>)
 8000872:	f003 ff6f 	bl	8004754 <HAL_SPI_Transmit>
    while(count--) {
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	1e5a      	subs	r2, r3, #1
 800087a:	603a      	str	r2, [r7, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d1ec      	bne.n	800085a <LCD_WriteColorFast+0x32>
    }
    LCD_CS_HIGH();
 8000880:	2201      	movs	r2, #1
 8000882:	2140      	movs	r1, #64	@ 0x40
 8000884:	4804      	ldr	r0, [pc, #16]	@ (8000898 <LCD_WriteColorFast+0x70>)
 8000886:	f003 f934 	bl	8003af2 <HAL_GPIO_WritePin>
}
 800088a:	bf00      	nop
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40010800 	.word	0x40010800
 8000898:	40010c00 	.word	0x40010c00
 800089c:	200000b8 	.word	0x200000b8

080008a0 <LCD_FillRect>:
static void LCD_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 80008a0:	b590      	push	{r4, r7, lr}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4604      	mov	r4, r0
 80008a8:	4608      	mov	r0, r1
 80008aa:	4611      	mov	r1, r2
 80008ac:	461a      	mov	r2, r3
 80008ae:	4623      	mov	r3, r4
 80008b0:	80fb      	strh	r3, [r7, #6]
 80008b2:	4603      	mov	r3, r0
 80008b4:	80bb      	strh	r3, [r7, #4]
 80008b6:	460b      	mov	r3, r1
 80008b8:	807b      	strh	r3, [r7, #2]
 80008ba:	4613      	mov	r3, r2
 80008bc:	803b      	strh	r3, [r7, #0]
    if(x >= LCD_WIDTH || y >= LCD_HEIGHT || w <= 0 || h <= 0) return;
 80008be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008c2:	2b9f      	cmp	r3, #159	@ 0x9f
 80008c4:	dc40      	bgt.n	8000948 <LCD_FillRect+0xa8>
 80008c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80008ca:	2b4f      	cmp	r3, #79	@ 0x4f
 80008cc:	dc3c      	bgt.n	8000948 <LCD_FillRect+0xa8>
 80008ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	dd38      	ble.n	8000948 <LCD_FillRect+0xa8>
 80008d6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	dd34      	ble.n	8000948 <LCD_FillRect+0xa8>
    if(x+w > LCD_WIDTH) w = LCD_WIDTH - x; if(y+h > LCD_HEIGHT) h = LCD_HEIGHT - y;
 80008de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80008e2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80008e6:	4413      	add	r3, r2
 80008e8:	2ba0      	cmp	r3, #160	@ 0xa0
 80008ea:	dd04      	ble.n	80008f6 <LCD_FillRect+0x56>
 80008ec:	88fb      	ldrh	r3, [r7, #6]
 80008ee:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	807b      	strh	r3, [r7, #2]
 80008f6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80008fa:	f9b7 3000 	ldrsh.w	r3, [r7]
 80008fe:	4413      	add	r3, r2
 8000900:	2b50      	cmp	r3, #80	@ 0x50
 8000902:	dd04      	ble.n	800090e <LCD_FillRect+0x6e>
 8000904:	88bb      	ldrh	r3, [r7, #4]
 8000906:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 800090a:	b29b      	uxth	r3, r3
 800090c:	803b      	strh	r3, [r7, #0]
    LCD_SetWindow(x, y, x + w - 1, y + h - 1);
 800090e:	88f8      	ldrh	r0, [r7, #6]
 8000910:	88b9      	ldrh	r1, [r7, #4]
 8000912:	88fa      	ldrh	r2, [r7, #6]
 8000914:	887b      	ldrh	r3, [r7, #2]
 8000916:	4413      	add	r3, r2
 8000918:	b29b      	uxth	r3, r3
 800091a:	3b01      	subs	r3, #1
 800091c:	b29c      	uxth	r4, r3
 800091e:	88ba      	ldrh	r2, [r7, #4]
 8000920:	883b      	ldrh	r3, [r7, #0]
 8000922:	4413      	add	r3, r2
 8000924:	b29b      	uxth	r3, r3
 8000926:	3b01      	subs	r3, #1
 8000928:	b29b      	uxth	r3, r3
 800092a:	4622      	mov	r2, r4
 800092c:	f7ff ff3c 	bl	80007a8 <LCD_SetWindow>
    LCD_WriteColorFast(color, (uint32_t)w * h);
 8000930:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000934:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000938:	fb03 f202 	mul.w	r2, r3, r2
 800093c:	8b3b      	ldrh	r3, [r7, #24]
 800093e:	4611      	mov	r1, r2
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff71 	bl	8000828 <LCD_WriteColorFast>
 8000946:	e000      	b.n	800094a <LCD_FillRect+0xaa>
    if(x >= LCD_WIDTH || y >= LCD_HEIGHT || w <= 0 || h <= 0) return;
 8000948:	bf00      	nop
}
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	bd90      	pop	{r4, r7, pc}

08000950 <LCD_Clear>:
void LCD_Clear(uint16_t color) { LCD_FillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, color); }
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af02      	add	r7, sp, #8
 8000956:	4603      	mov	r3, r0
 8000958:	80fb      	strh	r3, [r7, #6]
 800095a:	88fb      	ldrh	r3, [r7, #6]
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	2350      	movs	r3, #80	@ 0x50
 8000960:	22a0      	movs	r2, #160	@ 0xa0
 8000962:	2100      	movs	r1, #0
 8000964:	2000      	movs	r0, #0
 8000966:	f7ff ff9b 	bl	80008a0 <LCD_FillRect>
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <LCD_HLine>:

// 도형 그리기 (제공된 코드 압축)
static void LCD_HLine(int16_t x, int16_t y, int16_t w, uint16_t color) { LCD_FillRect(x, y, w, 1, color); }
 8000972:	b590      	push	{r4, r7, lr}
 8000974:	b085      	sub	sp, #20
 8000976:	af02      	add	r7, sp, #8
 8000978:	4604      	mov	r4, r0
 800097a:	4608      	mov	r0, r1
 800097c:	4611      	mov	r1, r2
 800097e:	461a      	mov	r2, r3
 8000980:	4623      	mov	r3, r4
 8000982:	80fb      	strh	r3, [r7, #6]
 8000984:	4603      	mov	r3, r0
 8000986:	80bb      	strh	r3, [r7, #4]
 8000988:	460b      	mov	r3, r1
 800098a:	807b      	strh	r3, [r7, #2]
 800098c:	4613      	mov	r3, r2
 800098e:	803b      	strh	r3, [r7, #0]
 8000990:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000994:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000998:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800099c:	883b      	ldrh	r3, [r7, #0]
 800099e:	9300      	str	r3, [sp, #0]
 80009a0:	2301      	movs	r3, #1
 80009a2:	f7ff ff7d 	bl	80008a0 <LCD_FillRect>
 80009a6:	bf00      	nop
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd90      	pop	{r4, r7, pc}

080009ae <LCD_FillCircle>:
static void LCD_FillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 80009ae:	b590      	push	{r4, r7, lr}
 80009b0:	b085      	sub	sp, #20
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	4604      	mov	r4, r0
 80009b6:	4608      	mov	r0, r1
 80009b8:	4611      	mov	r1, r2
 80009ba:	461a      	mov	r2, r3
 80009bc:	4623      	mov	r3, r4
 80009be:	80fb      	strh	r3, [r7, #6]
 80009c0:	4603      	mov	r3, r0
 80009c2:	80bb      	strh	r3, [r7, #4]
 80009c4:	460b      	mov	r3, r1
 80009c6:	807b      	strh	r3, [r7, #2]
 80009c8:	4613      	mov	r3, r2
 80009ca:	803b      	strh	r3, [r7, #0]
    int16_t x = r, y = 0, err = 1 - r;
 80009cc:	887b      	ldrh	r3, [r7, #2]
 80009ce:	81fb      	strh	r3, [r7, #14]
 80009d0:	2300      	movs	r3, #0
 80009d2:	81bb      	strh	r3, [r7, #12]
 80009d4:	887b      	ldrh	r3, [r7, #2]
 80009d6:	f1c3 0301 	rsb	r3, r3, #1
 80009da:	b29b      	uxth	r3, r3
 80009dc:	817b      	strh	r3, [r7, #10]
    while(x >= y) {
 80009de:	e072      	b.n	8000ac6 <LCD_FillCircle+0x118>
        LCD_HLine(x0 - x, y0 + y, x * 2 + 1, color); LCD_HLine(x0 - x, y0 - y, x * 2 + 1, color);
 80009e0:	88fa      	ldrh	r2, [r7, #6]
 80009e2:	89fb      	ldrh	r3, [r7, #14]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	b218      	sxth	r0, r3
 80009ea:	88ba      	ldrh	r2, [r7, #4]
 80009ec:	89bb      	ldrh	r3, [r7, #12]
 80009ee:	4413      	add	r3, r2
 80009f0:	b29b      	uxth	r3, r3
 80009f2:	b219      	sxth	r1, r3
 80009f4:	89fb      	ldrh	r3, [r7, #14]
 80009f6:	005b      	lsls	r3, r3, #1
 80009f8:	b29b      	uxth	r3, r3
 80009fa:	3301      	adds	r3, #1
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	b21a      	sxth	r2, r3
 8000a00:	883b      	ldrh	r3, [r7, #0]
 8000a02:	f7ff ffb6 	bl	8000972 <LCD_HLine>
 8000a06:	88fa      	ldrh	r2, [r7, #6]
 8000a08:	89fb      	ldrh	r3, [r7, #14]
 8000a0a:	1ad3      	subs	r3, r2, r3
 8000a0c:	b29b      	uxth	r3, r3
 8000a0e:	b218      	sxth	r0, r3
 8000a10:	88ba      	ldrh	r2, [r7, #4]
 8000a12:	89bb      	ldrh	r3, [r7, #12]
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	b219      	sxth	r1, r3
 8000a1a:	89fb      	ldrh	r3, [r7, #14]
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	3301      	adds	r3, #1
 8000a22:	b29b      	uxth	r3, r3
 8000a24:	b21a      	sxth	r2, r3
 8000a26:	883b      	ldrh	r3, [r7, #0]
 8000a28:	f7ff ffa3 	bl	8000972 <LCD_HLine>
        LCD_HLine(x0 - y, y0 + x, y * 2 + 1, color); LCD_HLine(x0 - y, y0 - x, y * 2 + 1, color);
 8000a2c:	88fa      	ldrh	r2, [r7, #6]
 8000a2e:	89bb      	ldrh	r3, [r7, #12]
 8000a30:	1ad3      	subs	r3, r2, r3
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	b218      	sxth	r0, r3
 8000a36:	88ba      	ldrh	r2, [r7, #4]
 8000a38:	89fb      	ldrh	r3, [r7, #14]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	b29b      	uxth	r3, r3
 8000a3e:	b219      	sxth	r1, r3
 8000a40:	89bb      	ldrh	r3, [r7, #12]
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	b29b      	uxth	r3, r3
 8000a46:	3301      	adds	r3, #1
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	b21a      	sxth	r2, r3
 8000a4c:	883b      	ldrh	r3, [r7, #0]
 8000a4e:	f7ff ff90 	bl	8000972 <LCD_HLine>
 8000a52:	88fa      	ldrh	r2, [r7, #6]
 8000a54:	89bb      	ldrh	r3, [r7, #12]
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	b218      	sxth	r0, r3
 8000a5c:	88ba      	ldrh	r2, [r7, #4]
 8000a5e:	89fb      	ldrh	r3, [r7, #14]
 8000a60:	1ad3      	subs	r3, r2, r3
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	b219      	sxth	r1, r3
 8000a66:	89bb      	ldrh	r3, [r7, #12]
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	b21a      	sxth	r2, r3
 8000a72:	883b      	ldrh	r3, [r7, #0]
 8000a74:	f7ff ff7d 	bl	8000972 <LCD_HLine>
        y++; if(err < 0) err += 2 * y + 1; else { x--; err += 2 * (y - x + 1); }
 8000a78:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	3301      	adds	r3, #1
 8000a80:	b29b      	uxth	r3, r3
 8000a82:	81bb      	strh	r3, [r7, #12]
 8000a84:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	da09      	bge.n	8000aa0 <LCD_FillCircle+0xf2>
 8000a8c:	89bb      	ldrh	r3, [r7, #12]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	b29a      	uxth	r2, r3
 8000a92:	897b      	ldrh	r3, [r7, #10]
 8000a94:	4413      	add	r3, r2
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	3301      	adds	r3, #1
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	817b      	strh	r3, [r7, #10]
 8000a9e:	e012      	b.n	8000ac6 <LCD_FillCircle+0x118>
 8000aa0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	3b01      	subs	r3, #1
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	81fb      	strh	r3, [r7, #14]
 8000aac:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000ab0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ab4:	1ad3      	subs	r3, r2, r3
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	b29a      	uxth	r2, r3
 8000abe:	897b      	ldrh	r3, [r7, #10]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	817b      	strh	r3, [r7, #10]
    while(x >= y) {
 8000ac6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000aca:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	da86      	bge.n	80009e0 <LCD_FillCircle+0x32>
    }
}
 8000ad2:	bf00      	nop
 8000ad4:	bf00      	nop
 8000ad6:	3714      	adds	r7, #20
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd90      	pop	{r4, r7, pc}

08000adc <LCD_RoundRect>:
static void LCD_RoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color) {
 8000adc:	b590      	push	{r4, r7, lr}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af02      	add	r7, sp, #8
 8000ae2:	4604      	mov	r4, r0
 8000ae4:	4608      	mov	r0, r1
 8000ae6:	4611      	mov	r1, r2
 8000ae8:	461a      	mov	r2, r3
 8000aea:	4623      	mov	r3, r4
 8000aec:	80fb      	strh	r3, [r7, #6]
 8000aee:	4603      	mov	r3, r0
 8000af0:	80bb      	strh	r3, [r7, #4]
 8000af2:	460b      	mov	r3, r1
 8000af4:	807b      	strh	r3, [r7, #2]
 8000af6:	4613      	mov	r3, r2
 8000af8:	803b      	strh	r3, [r7, #0]
    LCD_FillRect(x+r, y, w-2*r, h, color); LCD_FillRect(x, y+r, r, h-2*r, color);
 8000afa:	88fa      	ldrh	r2, [r7, #6]
 8000afc:	8b3b      	ldrh	r3, [r7, #24]
 8000afe:	4413      	add	r3, r2
 8000b00:	b29b      	uxth	r3, r3
 8000b02:	b218      	sxth	r0, r3
 8000b04:	887a      	ldrh	r2, [r7, #2]
 8000b06:	8b3b      	ldrh	r3, [r7, #24]
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	1ad3      	subs	r3, r2, r3
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	b21a      	sxth	r2, r3
 8000b12:	f9b7 4000 	ldrsh.w	r4, [r7]
 8000b16:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000b1a:	8bbb      	ldrh	r3, [r7, #28]
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	4623      	mov	r3, r4
 8000b20:	f7ff febe 	bl	80008a0 <LCD_FillRect>
 8000b24:	88ba      	ldrh	r2, [r7, #4]
 8000b26:	8b3b      	ldrh	r3, [r7, #24]
 8000b28:	4413      	add	r3, r2
 8000b2a:	b29b      	uxth	r3, r3
 8000b2c:	b219      	sxth	r1, r3
 8000b2e:	883a      	ldrh	r2, [r7, #0]
 8000b30:	8b3b      	ldrh	r3, [r7, #24]
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	1ad3      	subs	r3, r2, r3
 8000b38:	b29b      	uxth	r3, r3
 8000b3a:	b21c      	sxth	r4, r3
 8000b3c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000b40:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000b44:	8bbb      	ldrh	r3, [r7, #28]
 8000b46:	9300      	str	r3, [sp, #0]
 8000b48:	4623      	mov	r3, r4
 8000b4a:	f7ff fea9 	bl	80008a0 <LCD_FillRect>
    LCD_FillRect(x+w-r, y+r, r, h-2*r, color);
 8000b4e:	88fa      	ldrh	r2, [r7, #6]
 8000b50:	887b      	ldrh	r3, [r7, #2]
 8000b52:	4413      	add	r3, r2
 8000b54:	b29a      	uxth	r2, r3
 8000b56:	8b3b      	ldrh	r3, [r7, #24]
 8000b58:	1ad3      	subs	r3, r2, r3
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	b218      	sxth	r0, r3
 8000b5e:	88ba      	ldrh	r2, [r7, #4]
 8000b60:	8b3b      	ldrh	r3, [r7, #24]
 8000b62:	4413      	add	r3, r2
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	b219      	sxth	r1, r3
 8000b68:	883a      	ldrh	r2, [r7, #0]
 8000b6a:	8b3b      	ldrh	r3, [r7, #24]
 8000b6c:	005b      	lsls	r3, r3, #1
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	b21c      	sxth	r4, r3
 8000b76:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000b7a:	8bbb      	ldrh	r3, [r7, #28]
 8000b7c:	9300      	str	r3, [sp, #0]
 8000b7e:	4623      	mov	r3, r4
 8000b80:	f7ff fe8e 	bl	80008a0 <LCD_FillRect>
    LCD_FillCircle(x+r, y+r, r, color); LCD_FillCircle(x+w-r-1, y+r, r, color);
 8000b84:	88fa      	ldrh	r2, [r7, #6]
 8000b86:	8b3b      	ldrh	r3, [r7, #24]
 8000b88:	4413      	add	r3, r2
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	b218      	sxth	r0, r3
 8000b8e:	88ba      	ldrh	r2, [r7, #4]
 8000b90:	8b3b      	ldrh	r3, [r7, #24]
 8000b92:	4413      	add	r3, r2
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	b219      	sxth	r1, r3
 8000b98:	8bbb      	ldrh	r3, [r7, #28]
 8000b9a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000b9e:	f7ff ff06 	bl	80009ae <LCD_FillCircle>
 8000ba2:	88fa      	ldrh	r2, [r7, #6]
 8000ba4:	887b      	ldrh	r3, [r7, #2]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	b29a      	uxth	r2, r3
 8000baa:	8b3b      	ldrh	r3, [r7, #24]
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	b218      	sxth	r0, r3
 8000bb6:	88ba      	ldrh	r2, [r7, #4]
 8000bb8:	8b3b      	ldrh	r3, [r7, #24]
 8000bba:	4413      	add	r3, r2
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	b219      	sxth	r1, r3
 8000bc0:	8bbb      	ldrh	r3, [r7, #28]
 8000bc2:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000bc6:	f7ff fef2 	bl	80009ae <LCD_FillCircle>
    LCD_FillCircle(x+r, y+h-r-1, r, color); LCD_FillCircle(x+w-r-1, y+h-r-1, r, color);
 8000bca:	88fa      	ldrh	r2, [r7, #6]
 8000bcc:	8b3b      	ldrh	r3, [r7, #24]
 8000bce:	4413      	add	r3, r2
 8000bd0:	b29b      	uxth	r3, r3
 8000bd2:	b218      	sxth	r0, r3
 8000bd4:	88ba      	ldrh	r2, [r7, #4]
 8000bd6:	883b      	ldrh	r3, [r7, #0]
 8000bd8:	4413      	add	r3, r2
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	8b3b      	ldrh	r3, [r7, #24]
 8000bde:	1ad3      	subs	r3, r2, r3
 8000be0:	b29b      	uxth	r3, r3
 8000be2:	3b01      	subs	r3, #1
 8000be4:	b29b      	uxth	r3, r3
 8000be6:	b219      	sxth	r1, r3
 8000be8:	8bbb      	ldrh	r3, [r7, #28]
 8000bea:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000bee:	f7ff fede 	bl	80009ae <LCD_FillCircle>
 8000bf2:	88fa      	ldrh	r2, [r7, #6]
 8000bf4:	887b      	ldrh	r3, [r7, #2]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	b29a      	uxth	r2, r3
 8000bfa:	8b3b      	ldrh	r3, [r7, #24]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	3b01      	subs	r3, #1
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	b218      	sxth	r0, r3
 8000c06:	88ba      	ldrh	r2, [r7, #4]
 8000c08:	883b      	ldrh	r3, [r7, #0]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	b29a      	uxth	r2, r3
 8000c0e:	8b3b      	ldrh	r3, [r7, #24]
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	3b01      	subs	r3, #1
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	b219      	sxth	r1, r3
 8000c1a:	8bbb      	ldrh	r3, [r7, #28]
 8000c1c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000c20:	f7ff fec5 	bl	80009ae <LCD_FillCircle>
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd90      	pop	{r4, r7, pc}

08000c2c <LCD_ThickLine>:
static void LCD_ThickLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t t, uint16_t color) {
 8000c2c:	b590      	push	{r4, r7, lr}
 8000c2e:	b089      	sub	sp, #36	@ 0x24
 8000c30:	af02      	add	r7, sp, #8
 8000c32:	4604      	mov	r4, r0
 8000c34:	4608      	mov	r0, r1
 8000c36:	4611      	mov	r1, r2
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4623      	mov	r3, r4
 8000c3c:	80fb      	strh	r3, [r7, #6]
 8000c3e:	4603      	mov	r3, r0
 8000c40:	80bb      	strh	r3, [r7, #4]
 8000c42:	460b      	mov	r3, r1
 8000c44:	807b      	strh	r3, [r7, #2]
 8000c46:	4613      	mov	r3, r2
 8000c48:	803b      	strh	r3, [r7, #0]
    int16_t dx = abs(x1-x0), dy = abs(y1-y0), sx = (x0<x1)?1:-1, sy = (y0<y1)?1:-1, err = dx-dy;
 8000c4a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000c4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c52:	1ad3      	subs	r3, r2, r3
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	bfb8      	it	lt
 8000c58:	425b      	neglt	r3, r3
 8000c5a:	82bb      	strh	r3, [r7, #20]
 8000c5c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000c60:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	bfb8      	it	lt
 8000c6a:	425b      	neglt	r3, r3
 8000c6c:	827b      	strh	r3, [r7, #18]
 8000c6e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000c72:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	da01      	bge.n	8000c7e <LCD_ThickLine+0x52>
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e001      	b.n	8000c82 <LCD_ThickLine+0x56>
 8000c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c82:	823b      	strh	r3, [r7, #16]
 8000c84:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000c88:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	da01      	bge.n	8000c94 <LCD_ThickLine+0x68>
 8000c90:	2301      	movs	r3, #1
 8000c92:	e001      	b.n	8000c98 <LCD_ThickLine+0x6c>
 8000c94:	f04f 33ff 	mov.w	r3, #4294967295
 8000c98:	81fb      	strh	r3, [r7, #14]
 8000c9a:	8aba      	ldrh	r2, [r7, #20]
 8000c9c:	8a7b      	ldrh	r3, [r7, #18]
 8000c9e:	1ad3      	subs	r3, r2, r3
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	82fb      	strh	r3, [r7, #22]
    while(1) {
        LCD_FillRect(x0-t/2, y0-t/2, t, t, color);
 8000ca4:	88fa      	ldrh	r2, [r7, #6]
 8000ca6:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8000caa:	0fd9      	lsrs	r1, r3, #31
 8000cac:	440b      	add	r3, r1
 8000cae:	105b      	asrs	r3, r3, #1
 8000cb0:	b21b      	sxth	r3, r3
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	b218      	sxth	r0, r3
 8000cba:	88ba      	ldrh	r2, [r7, #4]
 8000cbc:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8000cc0:	0fd9      	lsrs	r1, r3, #31
 8000cc2:	440b      	add	r3, r1
 8000cc4:	105b      	asrs	r3, r3, #1
 8000cc6:	b21b      	sxth	r3, r3
 8000cc8:	b29b      	uxth	r3, r3
 8000cca:	1ad3      	subs	r3, r2, r3
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	b219      	sxth	r1, r3
 8000cd0:	f9b7 4028 	ldrsh.w	r4, [r7, #40]	@ 0x28
 8000cd4:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 8000cd8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000cda:	9300      	str	r3, [sp, #0]
 8000cdc:	4623      	mov	r3, r4
 8000cde:	f7ff fddf 	bl	80008a0 <LCD_FillRect>
        if(x0==x1 && y0==y1) break;
 8000ce2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000ce6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d105      	bne.n	8000cfa <LCD_ThickLine+0xce>
 8000cee:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000cf2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d025      	beq.n	8000d46 <LCD_ThickLine+0x11a>
        int16_t e2=2*err; if(e2 > -dy){err-=dy; x0+=sx;} if(e2 < dx){err+=dx; y0+=sy;}
 8000cfa:	8afb      	ldrh	r3, [r7, #22]
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	81bb      	strh	r3, [r7, #12]
 8000d02:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000d06:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000d0a:	425b      	negs	r3, r3
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	dd09      	ble.n	8000d24 <LCD_ThickLine+0xf8>
 8000d10:	8afa      	ldrh	r2, [r7, #22]
 8000d12:	8a7b      	ldrh	r3, [r7, #18]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	82fb      	strh	r3, [r7, #22]
 8000d1a:	88fa      	ldrh	r2, [r7, #6]
 8000d1c:	8a3b      	ldrh	r3, [r7, #16]
 8000d1e:	4413      	add	r3, r2
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	80fb      	strh	r3, [r7, #6]
 8000d24:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000d28:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	dab9      	bge.n	8000ca4 <LCD_ThickLine+0x78>
 8000d30:	8afa      	ldrh	r2, [r7, #22]
 8000d32:	8abb      	ldrh	r3, [r7, #20]
 8000d34:	4413      	add	r3, r2
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	82fb      	strh	r3, [r7, #22]
 8000d3a:	88ba      	ldrh	r2, [r7, #4]
 8000d3c:	89fb      	ldrh	r3, [r7, #14]
 8000d3e:	4413      	add	r3, r2
 8000d40:	b29b      	uxth	r3, r3
 8000d42:	80bb      	strh	r3, [r7, #4]
    while(1) {
 8000d44:	e7ae      	b.n	8000ca4 <LCD_ThickLine+0x78>
        if(x0==x1 && y0==y1) break;
 8000d46:	bf00      	nop
    }
}
 8000d48:	bf00      	nop
 8000d4a:	371c      	adds	r7, #28
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd90      	pop	{r4, r7, pc}

08000d50 <Eye_Normal>:

// 눈 그리기 컴포넌트
static void Eye_Normal(int16_t cx, int16_t ox, int16_t oy) {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af02      	add	r7, sp, #8
 8000d56:	4603      	mov	r3, r0
 8000d58:	80fb      	strh	r3, [r7, #6]
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	80bb      	strh	r3, [r7, #4]
 8000d5e:	4613      	mov	r3, r2
 8000d60:	807b      	strh	r3, [r7, #2]
    LCD_RoundRect(cx - EYE_W/2, CY - EYE_H/2, EYE_W, EYE_H, EYE_R, EYE_COLOR);
 8000d62:	88fb      	ldrh	r3, [r7, #6]
 8000d64:	3b0f      	subs	r3, #15
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	b218      	sxth	r0, r3
 8000d6a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000d6e:	9301      	str	r3, [sp, #4]
 8000d70:	230a      	movs	r3, #10
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2332      	movs	r3, #50	@ 0x32
 8000d76:	221e      	movs	r2, #30
 8000d78:	210f      	movs	r1, #15
 8000d7a:	f7ff feaf 	bl	8000adc <LCD_RoundRect>
    LCD_FillCircle(cx - 5 + ox, CY - 8 + oy, 4, EYE_BRIGHT);
 8000d7e:	88fa      	ldrh	r2, [r7, #6]
 8000d80:	88bb      	ldrh	r3, [r7, #4]
 8000d82:	4413      	add	r3, r2
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	3b05      	subs	r3, #5
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	b218      	sxth	r0, r3
 8000d8c:	887b      	ldrh	r3, [r7, #2]
 8000d8e:	3320      	adds	r3, #32
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	b219      	sxth	r1, r3
 8000d94:	f64a 73e5 	movw	r3, #45029	@ 0xafe5
 8000d98:	2204      	movs	r2, #4
 8000d9a:	f7ff fe08 	bl	80009ae <LCD_FillCircle>
}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
	...

08000da8 <Eye_Happy>:
static void Eye_Happy(int16_t cx) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b088      	sub	sp, #32
 8000dac:	af02      	add	r7, sp, #8
 8000dae:	4603      	mov	r3, r0
 8000db0:	80fb      	strh	r3, [r7, #6]
    for(int16_t i = -EYE_W/2 + 2; i <= EYE_W/2 - 2; i++) {
 8000db2:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8000db6:	82fb      	strh	r3, [r7, #22]
 8000db8:	e037      	b.n	8000e2a <Eye_Happy+0x82>
        int32_t n = (int32_t)i * i * 100 / ((EYE_W/2) * (EYE_W/2));
 8000dba:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000dbe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000dc2:	fb02 f303 	mul.w	r3, r2, r3
 8000dc6:	2264      	movs	r2, #100	@ 0x64
 8000dc8:	fb02 f303 	mul.w	r3, r2, r3
 8000dcc:	4a1b      	ldr	r2, [pc, #108]	@ (8000e3c <Eye_Happy+0x94>)
 8000dce:	fb82 1203 	smull	r1, r2, r2, r3
 8000dd2:	441a      	add	r2, r3
 8000dd4:	11d2      	asrs	r2, r2, #7
 8000dd6:	17db      	asrs	r3, r3, #31
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	613b      	str	r3, [r7, #16]
        int16_t y = CY + 5 - (12 * (100 - n) / 100);
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	f1c3 0264 	rsb	r2, r3, #100	@ 0x64
 8000de2:	4613      	mov	r3, r2
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	4413      	add	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	4a15      	ldr	r2, [pc, #84]	@ (8000e40 <Eye_Happy+0x98>)
 8000dec:	fb82 1203 	smull	r1, r2, r2, r3
 8000df0:	1152      	asrs	r2, r2, #5
 8000df2:	17db      	asrs	r3, r3, #31
 8000df4:	1a9b      	subs	r3, r3, r2
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	332d      	adds	r3, #45	@ 0x2d
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	81fb      	strh	r3, [r7, #14]
        LCD_FillRect(cx + i, y - 3, 2, 5, EYE_COLOR);
 8000dfe:	88fa      	ldrh	r2, [r7, #6]
 8000e00:	8afb      	ldrh	r3, [r7, #22]
 8000e02:	4413      	add	r3, r2
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	b218      	sxth	r0, r3
 8000e08:	89fb      	ldrh	r3, [r7, #14]
 8000e0a:	3b03      	subs	r3, #3
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	b219      	sxth	r1, r3
 8000e10:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000e14:	9300      	str	r3, [sp, #0]
 8000e16:	2305      	movs	r3, #5
 8000e18:	2202      	movs	r2, #2
 8000e1a:	f7ff fd41 	bl	80008a0 <LCD_FillRect>
    for(int16_t i = -EYE_W/2 + 2; i <= EYE_W/2 - 2; i++) {
 8000e1e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	3301      	adds	r3, #1
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	82fb      	strh	r3, [r7, #22]
 8000e2a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000e2e:	2b0d      	cmp	r3, #13
 8000e30:	ddc3      	ble.n	8000dba <Eye_Happy+0x12>
    }
}
 8000e32:	bf00      	nop
 8000e34:	bf00      	nop
 8000e36:	3718      	adds	r7, #24
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	91a2b3c5 	.word	0x91a2b3c5
 8000e40:	51eb851f 	.word	0x51eb851f

08000e44 <Eye_Angry>:
static void Eye_Angry(int16_t cx, uint8_t is_left) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af02      	add	r7, sp, #8
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	460a      	mov	r2, r1
 8000e4e:	80fb      	strh	r3, [r7, #6]
 8000e50:	4613      	mov	r3, r2
 8000e52:	717b      	strb	r3, [r7, #5]
    LCD_RoundRect(cx - EYE_W/2, CY - EYE_H/2 + 8, EYE_W, EYE_H - 12, EYE_R - 2, EYE_COLOR);
 8000e54:	88fb      	ldrh	r3, [r7, #6]
 8000e56:	3b0f      	subs	r3, #15
 8000e58:	b29b      	uxth	r3, r3
 8000e5a:	b218      	sxth	r0, r3
 8000e5c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000e60:	9301      	str	r3, [sp, #4]
 8000e62:	2308      	movs	r3, #8
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	2326      	movs	r3, #38	@ 0x26
 8000e68:	221e      	movs	r2, #30
 8000e6a:	2117      	movs	r1, #23
 8000e6c:	f7ff fe36 	bl	8000adc <LCD_RoundRect>
    if(is_left) LCD_ThickLine(cx - EYE_W/2 - 3, CY - EYE_H/2 + 6, cx + EYE_W/2 + 3, CY - EYE_H/2 - 6, 5, EYE_COLOR);
 8000e70:	797b      	ldrb	r3, [r7, #5]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d011      	beq.n	8000e9a <Eye_Angry+0x56>
 8000e76:	88fb      	ldrh	r3, [r7, #6]
 8000e78:	3b12      	subs	r3, #18
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	b218      	sxth	r0, r3
 8000e7e:	88fb      	ldrh	r3, [r7, #6]
 8000e80:	3312      	adds	r3, #18
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	b21a      	sxth	r2, r3
 8000e86:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000e8a:	9301      	str	r3, [sp, #4]
 8000e8c:	2305      	movs	r3, #5
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	2309      	movs	r3, #9
 8000e92:	2115      	movs	r1, #21
 8000e94:	f7ff feca 	bl	8000c2c <LCD_ThickLine>
    else LCD_ThickLine(cx - EYE_W/2 - 3, CY - EYE_H/2 - 6, cx + EYE_W/2 + 3, CY - EYE_H/2 + 6, 5, EYE_COLOR);
}
 8000e98:	e010      	b.n	8000ebc <Eye_Angry+0x78>
    else LCD_ThickLine(cx - EYE_W/2 - 3, CY - EYE_H/2 - 6, cx + EYE_W/2 + 3, CY - EYE_H/2 + 6, 5, EYE_COLOR);
 8000e9a:	88fb      	ldrh	r3, [r7, #6]
 8000e9c:	3b12      	subs	r3, #18
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	b218      	sxth	r0, r3
 8000ea2:	88fb      	ldrh	r3, [r7, #6]
 8000ea4:	3312      	adds	r3, #18
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	b21a      	sxth	r2, r3
 8000eaa:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000eae:	9301      	str	r3, [sp, #4]
 8000eb0:	2305      	movs	r3, #5
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	2315      	movs	r3, #21
 8000eb6:	2109      	movs	r1, #9
 8000eb8:	f7ff feb8 	bl	8000c2c <LCD_ThickLine>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <Draw_Expression>:

// ★ 핵심: 배경색을 지정해서 그리는 함수 ★
void Draw_Expression(Expression_t expr, uint16_t bg_color) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	460a      	mov	r2, r1
 8000ece:	71fb      	strb	r3, [r7, #7]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	80bb      	strh	r3, [r7, #4]
    LCD_Clear(bg_color); // 요청하신 배경색 채우기 (RED or BLUE/BLACK)
 8000ed4:	88bb      	ldrh	r3, [r7, #4]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fd3a 	bl	8000950 <LCD_Clear>

    switch(expr) {
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	2b03      	cmp	r3, #3
 8000ee0:	d018      	beq.n	8000f14 <Draw_Expression+0x50>
 8000ee2:	2b03      	cmp	r3, #3
 8000ee4:	dc1f      	bgt.n	8000f26 <Draw_Expression+0x62>
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d002      	beq.n	8000ef0 <Draw_Expression+0x2c>
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d00b      	beq.n	8000f06 <Draw_Expression+0x42>
 8000eee:	e01a      	b.n	8000f26 <Draw_Expression+0x62>
        case EXPR_NORMAL: Eye_Normal(LX,0,0); Eye_Normal(RX,0,0); break;
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	2028      	movs	r0, #40	@ 0x28
 8000ef6:	f7ff ff2b 	bl	8000d50 <Eye_Normal>
 8000efa:	2200      	movs	r2, #0
 8000efc:	2100      	movs	r1, #0
 8000efe:	2078      	movs	r0, #120	@ 0x78
 8000f00:	f7ff ff26 	bl	8000d50 <Eye_Normal>
 8000f04:	e01a      	b.n	8000f3c <Draw_Expression+0x78>
        case EXPR_HAPPY:  Eye_Happy(LX); Eye_Happy(RX); break;
 8000f06:	2028      	movs	r0, #40	@ 0x28
 8000f08:	f7ff ff4e 	bl	8000da8 <Eye_Happy>
 8000f0c:	2078      	movs	r0, #120	@ 0x78
 8000f0e:	f7ff ff4b 	bl	8000da8 <Eye_Happy>
 8000f12:	e013      	b.n	8000f3c <Draw_Expression+0x78>
        case EXPR_ANGRY:  Eye_Angry(LX,1); Eye_Angry(RX,0); break;
 8000f14:	2101      	movs	r1, #1
 8000f16:	2028      	movs	r0, #40	@ 0x28
 8000f18:	f7ff ff94 	bl	8000e44 <Eye_Angry>
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	2078      	movs	r0, #120	@ 0x78
 8000f20:	f7ff ff90 	bl	8000e44 <Eye_Angry>
 8000f24:	e00a      	b.n	8000f3c <Draw_Expression+0x78>
        default: Eye_Normal(LX,0,0); Eye_Normal(RX,0,0); break;
 8000f26:	2200      	movs	r2, #0
 8000f28:	2100      	movs	r1, #0
 8000f2a:	2028      	movs	r0, #40	@ 0x28
 8000f2c:	f7ff ff10 	bl	8000d50 <Eye_Normal>
 8000f30:	2200      	movs	r2, #0
 8000f32:	2100      	movs	r1, #0
 8000f34:	2078      	movs	r0, #120	@ 0x78
 8000f36:	f7ff ff0b 	bl	8000d50 <Eye_Normal>
 8000f3a:	bf00      	nop
    }
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <LCD_Init>:

void LCD_Init(void) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
    LCD_RES_LOW(); HAL_Delay(50); LCD_RES_HIGH(); HAL_Delay(50);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2102      	movs	r1, #2
 8000f4c:	4828      	ldr	r0, [pc, #160]	@ (8000ff0 <LCD_Init+0xac>)
 8000f4e:	f002 fdd0 	bl	8003af2 <HAL_GPIO_WritePin>
 8000f52:	2032      	movs	r0, #50	@ 0x32
 8000f54:	f001 fdf6 	bl	8002b44 <HAL_Delay>
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2102      	movs	r1, #2
 8000f5c:	4824      	ldr	r0, [pc, #144]	@ (8000ff0 <LCD_Init+0xac>)
 8000f5e:	f002 fdc8 	bl	8003af2 <HAL_GPIO_WritePin>
 8000f62:	2032      	movs	r0, #50	@ 0x32
 8000f64:	f001 fdee 	bl	8002b44 <HAL_Delay>
    LCD_Cmd(ST7735_SWRESET); HAL_Delay(150);
 8000f68:	2001      	movs	r0, #1
 8000f6a:	f7ff fbd5 	bl	8000718 <LCD_Cmd>
 8000f6e:	2096      	movs	r0, #150	@ 0x96
 8000f70:	f001 fde8 	bl	8002b44 <HAL_Delay>
    LCD_Cmd(ST7735_SLPOUT); HAL_Delay(150);
 8000f74:	2011      	movs	r0, #17
 8000f76:	f7ff fbcf 	bl	8000718 <LCD_Cmd>
 8000f7a:	2096      	movs	r0, #150	@ 0x96
 8000f7c:	f001 fde2 	bl	8002b44 <HAL_Delay>
    LCD_Cmd(0xB1); LCD_Data(0x01); LCD_Data(0x2C); LCD_Data(0x2D); // Frame Rate
 8000f80:	20b1      	movs	r0, #177	@ 0xb1
 8000f82:	f7ff fbc9 	bl	8000718 <LCD_Cmd>
 8000f86:	2001      	movs	r0, #1
 8000f88:	f7ff fbea 	bl	8000760 <LCD_Data>
 8000f8c:	202c      	movs	r0, #44	@ 0x2c
 8000f8e:	f7ff fbe7 	bl	8000760 <LCD_Data>
 8000f92:	202d      	movs	r0, #45	@ 0x2d
 8000f94:	f7ff fbe4 	bl	8000760 <LCD_Data>
    LCD_Cmd(0xB4); LCD_Data(0x07); // Inversion
 8000f98:	20b4      	movs	r0, #180	@ 0xb4
 8000f9a:	f7ff fbbd 	bl	8000718 <LCD_Cmd>
 8000f9e:	2007      	movs	r0, #7
 8000fa0:	f7ff fbde 	bl	8000760 <LCD_Data>
    LCD_Cmd(0xC0); LCD_Data(0xA2); LCD_Data(0x02); LCD_Data(0x84); // Power
 8000fa4:	20c0      	movs	r0, #192	@ 0xc0
 8000fa6:	f7ff fbb7 	bl	8000718 <LCD_Cmd>
 8000faa:	20a2      	movs	r0, #162	@ 0xa2
 8000fac:	f7ff fbd8 	bl	8000760 <LCD_Data>
 8000fb0:	2002      	movs	r0, #2
 8000fb2:	f7ff fbd5 	bl	8000760 <LCD_Data>
 8000fb6:	2084      	movs	r0, #132	@ 0x84
 8000fb8:	f7ff fbd2 	bl	8000760 <LCD_Data>
    LCD_Cmd(ST7735_MADCTL); LCD_Data(0x60); // 방향 설정 (핀 위쪽, 가로)
 8000fbc:	2036      	movs	r0, #54	@ 0x36
 8000fbe:	f7ff fbab 	bl	8000718 <LCD_Cmd>
 8000fc2:	2060      	movs	r0, #96	@ 0x60
 8000fc4:	f7ff fbcc 	bl	8000760 <LCD_Data>
    LCD_Cmd(ST7735_COLMOD); LCD_Data(0x05); // 16bit color
 8000fc8:	203a      	movs	r0, #58	@ 0x3a
 8000fca:	f7ff fba5 	bl	8000718 <LCD_Cmd>
 8000fce:	2005      	movs	r0, #5
 8000fd0:	f7ff fbc6 	bl	8000760 <LCD_Data>
    LCD_Cmd(ST7735_NORON); HAL_Delay(10);
 8000fd4:	2013      	movs	r0, #19
 8000fd6:	f7ff fb9f 	bl	8000718 <LCD_Cmd>
 8000fda:	200a      	movs	r0, #10
 8000fdc:	f001 fdb2 	bl	8002b44 <HAL_Delay>
    LCD_Cmd(ST7735_DISPON); HAL_Delay(100);
 8000fe0:	2029      	movs	r0, #41	@ 0x29
 8000fe2:	f7ff fb99 	bl	8000718 <LCD_Cmd>
 8000fe6:	2064      	movs	r0, #100	@ 0x64
 8000fe8:	f001 fdac 	bl	8002b44 <HAL_Delay>
}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40010800 	.word	0x40010800

08000ff4 <Update_Face_Logic>:

// ============================================================================
// [얼굴 업데이트 로직]
// ============================================================================
void Update_Face_Logic(void) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
    Expression_t target_expr = EXPR_HAPPY; // 기본: 웃는 얼굴
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	71fb      	strb	r3, [r7, #7]
    uint16_t target_bg = BLUE;             // 기본: 파란 배경
 8000ffe:	231f      	movs	r3, #31
 8001000:	80bb      	strh	r3, [r7, #4]

    // 비상 상황 (화재/전복) -> 빨간 배경에 화난 얼굴
    if (is_emergency == 1 || is_fire == 1) {
 8001002:	4b18      	ldr	r3, [pc, #96]	@ (8001064 <Update_Face_Logic+0x70>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2b01      	cmp	r3, #1
 800100a:	d004      	beq.n	8001016 <Update_Face_Logic+0x22>
 800100c:	4b16      	ldr	r3, [pc, #88]	@ (8001068 <Update_Face_Logic+0x74>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b01      	cmp	r3, #1
 8001014:	d105      	bne.n	8001022 <Update_Face_Logic+0x2e>
        target_expr = EXPR_ANGRY;
 8001016:	2303      	movs	r3, #3
 8001018:	71fb      	strb	r3, [r7, #7]
        target_bg = RED;
 800101a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800101e:	80bb      	strh	r3, [r7, #4]
 8001020:	e003      	b.n	800102a <Update_Face_Logic+0x36>
    }
    // 평상시 -> 파란 배경에 웃는 얼굴
    else {
        target_expr = EXPR_HAPPY;
 8001022:	2301      	movs	r3, #1
 8001024:	71fb      	strb	r3, [r7, #7]
        target_bg = BLUE; // or BLACK, GREEN
 8001026:	231f      	movs	r3, #31
 8001028:	80bb      	strh	r3, [r7, #4]
    }

    // 상태가 변했을 때만 LCD 다시 그리기 (깜빡임 방지)
    if (target_expr != current_expr || target_bg != current_bg_color) {
 800102a:	4b10      	ldr	r3, [pc, #64]	@ (800106c <Update_Face_Logic+0x78>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	79fa      	ldrb	r2, [r7, #7]
 8001030:	429a      	cmp	r2, r3
 8001032:	d104      	bne.n	800103e <Update_Face_Logic+0x4a>
 8001034:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <Update_Face_Logic+0x7c>)
 8001036:	881b      	ldrh	r3, [r3, #0]
 8001038:	88ba      	ldrh	r2, [r7, #4]
 800103a:	429a      	cmp	r2, r3
 800103c:	d00d      	beq.n	800105a <Update_Face_Logic+0x66>
        current_expr = target_expr;
 800103e:	4a0b      	ldr	r2, [pc, #44]	@ (800106c <Update_Face_Logic+0x78>)
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	7013      	strb	r3, [r2, #0]
        current_bg_color = target_bg;
 8001044:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <Update_Face_Logic+0x7c>)
 8001046:	88bb      	ldrh	r3, [r7, #4]
 8001048:	8013      	strh	r3, [r2, #0]
        Draw_Expression(current_expr, current_bg_color);
 800104a:	4b08      	ldr	r3, [pc, #32]	@ (800106c <Update_Face_Logic+0x78>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	4a08      	ldr	r2, [pc, #32]	@ (8001070 <Update_Face_Logic+0x7c>)
 8001050:	8812      	ldrh	r2, [r2, #0]
 8001052:	4611      	mov	r1, r2
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff35 	bl	8000ec4 <Draw_Expression>
    }
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000211 	.word	0x20000211
 8001068:	20000212 	.word	0x20000212
 800106c:	20000213 	.word	0x20000213
 8001070:	20000000 	.word	0x20000000

08001074 <LF>:

// ============================================================================
// [스마트카 모터 및 센서 로직] (기존 코드 유지)
// ============================================================================

int LF(int dir){ switch(dir){ case 1: HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); break; case 0: HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1); break; case 2: HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); break; } return 0; }
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b02      	cmp	r3, #2
 8001080:	d020      	beq.n	80010c4 <LF+0x50>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2b02      	cmp	r3, #2
 8001086:	dc29      	bgt.n	80010dc <LF+0x68>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d00e      	beq.n	80010ac <LF+0x38>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d123      	bne.n	80010dc <LF+0x68>
 8001094:	2201      	movs	r2, #1
 8001096:	2108      	movs	r1, #8
 8001098:	4813      	ldr	r0, [pc, #76]	@ (80010e8 <LF+0x74>)
 800109a:	f002 fd2a 	bl	8003af2 <HAL_GPIO_WritePin>
 800109e:	2200      	movs	r2, #0
 80010a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010a4:	4811      	ldr	r0, [pc, #68]	@ (80010ec <LF+0x78>)
 80010a6:	f002 fd24 	bl	8003af2 <HAL_GPIO_WritePin>
 80010aa:	e017      	b.n	80010dc <LF+0x68>
 80010ac:	2200      	movs	r2, #0
 80010ae:	2108      	movs	r1, #8
 80010b0:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <LF+0x74>)
 80010b2:	f002 fd1e 	bl	8003af2 <HAL_GPIO_WritePin>
 80010b6:	2201      	movs	r2, #1
 80010b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010bc:	480b      	ldr	r0, [pc, #44]	@ (80010ec <LF+0x78>)
 80010be:	f002 fd18 	bl	8003af2 <HAL_GPIO_WritePin>
 80010c2:	e00b      	b.n	80010dc <LF+0x68>
 80010c4:	2200      	movs	r2, #0
 80010c6:	2108      	movs	r1, #8
 80010c8:	4807      	ldr	r0, [pc, #28]	@ (80010e8 <LF+0x74>)
 80010ca:	f002 fd12 	bl	8003af2 <HAL_GPIO_WritePin>
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010d4:	4805      	ldr	r0, [pc, #20]	@ (80010ec <LF+0x78>)
 80010d6:	f002 fd0c 	bl	8003af2 <HAL_GPIO_WritePin>
 80010da:	bf00      	nop
 80010dc:	2300      	movs	r3, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40010c00 	.word	0x40010c00
 80010ec:	40010800 	.word	0x40010800

080010f0 <LB>:
int LB(int dir){ switch(dir){ case 1: HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); break; case 0: HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1); break; case 2: HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); break; } return 0; }
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d022      	beq.n	8001144 <LB+0x54>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b02      	cmp	r3, #2
 8001102:	dc2c      	bgt.n	800115e <LB+0x6e>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d00f      	beq.n	800112a <LB+0x3a>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d126      	bne.n	800115e <LB+0x6e>
 8001110:	2201      	movs	r2, #1
 8001112:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001116:	4814      	ldr	r0, [pc, #80]	@ (8001168 <LB+0x78>)
 8001118:	f002 fceb 	bl	8003af2 <HAL_GPIO_WritePin>
 800111c:	2200      	movs	r2, #0
 800111e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001122:	4812      	ldr	r0, [pc, #72]	@ (800116c <LB+0x7c>)
 8001124:	f002 fce5 	bl	8003af2 <HAL_GPIO_WritePin>
 8001128:	e019      	b.n	800115e <LB+0x6e>
 800112a:	2200      	movs	r2, #0
 800112c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001130:	480d      	ldr	r0, [pc, #52]	@ (8001168 <LB+0x78>)
 8001132:	f002 fcde 	bl	8003af2 <HAL_GPIO_WritePin>
 8001136:	2201      	movs	r2, #1
 8001138:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800113c:	480b      	ldr	r0, [pc, #44]	@ (800116c <LB+0x7c>)
 800113e:	f002 fcd8 	bl	8003af2 <HAL_GPIO_WritePin>
 8001142:	e00c      	b.n	800115e <LB+0x6e>
 8001144:	2200      	movs	r2, #0
 8001146:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800114a:	4807      	ldr	r0, [pc, #28]	@ (8001168 <LB+0x78>)
 800114c:	f002 fcd1 	bl	8003af2 <HAL_GPIO_WritePin>
 8001150:	2200      	movs	r2, #0
 8001152:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001156:	4805      	ldr	r0, [pc, #20]	@ (800116c <LB+0x7c>)
 8001158:	f002 fccb 	bl	8003af2 <HAL_GPIO_WritePin>
 800115c:	bf00      	nop
 800115e:	2300      	movs	r3, #0
 8001160:	4618      	mov	r0, r3
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40010800 	.word	0x40010800
 800116c:	40010c00 	.word	0x40010c00

08001170 <RF>:
int RF(int dir){ switch(dir){ case 1: HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); break; case 0: HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1); break; case 2: HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); break; } return 0; }
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b02      	cmp	r3, #2
 800117c:	d022      	beq.n	80011c4 <RF+0x54>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b02      	cmp	r3, #2
 8001182:	dc2c      	bgt.n	80011de <RF+0x6e>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d00f      	beq.n	80011aa <RF+0x3a>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d126      	bne.n	80011de <RF+0x6e>
 8001190:	2201      	movs	r2, #1
 8001192:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001196:	4814      	ldr	r0, [pc, #80]	@ (80011e8 <RF+0x78>)
 8001198:	f002 fcab 	bl	8003af2 <HAL_GPIO_WritePin>
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011a2:	4811      	ldr	r0, [pc, #68]	@ (80011e8 <RF+0x78>)
 80011a4:	f002 fca5 	bl	8003af2 <HAL_GPIO_WritePin>
 80011a8:	e019      	b.n	80011de <RF+0x6e>
 80011aa:	2200      	movs	r2, #0
 80011ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b0:	480d      	ldr	r0, [pc, #52]	@ (80011e8 <RF+0x78>)
 80011b2:	f002 fc9e 	bl	8003af2 <HAL_GPIO_WritePin>
 80011b6:	2201      	movs	r2, #1
 80011b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011bc:	480a      	ldr	r0, [pc, #40]	@ (80011e8 <RF+0x78>)
 80011be:	f002 fc98 	bl	8003af2 <HAL_GPIO_WritePin>
 80011c2:	e00c      	b.n	80011de <RF+0x6e>
 80011c4:	2200      	movs	r2, #0
 80011c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011ca:	4807      	ldr	r0, [pc, #28]	@ (80011e8 <RF+0x78>)
 80011cc:	f002 fc91 	bl	8003af2 <HAL_GPIO_WritePin>
 80011d0:	2200      	movs	r2, #0
 80011d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011d6:	4804      	ldr	r0, [pc, #16]	@ (80011e8 <RF+0x78>)
 80011d8:	f002 fc8b 	bl	8003af2 <HAL_GPIO_WritePin>
 80011dc:	bf00      	nop
 80011de:	2300      	movs	r3, #0
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40010c00 	.word	0x40010c00

080011ec <RB>:
int RB(int dir){ switch(dir){ case 1: HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); break; case 0: HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1); break; case 2: HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); break; } return 0; }
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d01e      	beq.n	8001238 <RB+0x4c>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	dc26      	bgt.n	800124e <RB+0x62>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00d      	beq.n	8001222 <RB+0x36>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d120      	bne.n	800124e <RB+0x62>
 800120c:	2201      	movs	r2, #1
 800120e:	2110      	movs	r1, #16
 8001210:	4811      	ldr	r0, [pc, #68]	@ (8001258 <RB+0x6c>)
 8001212:	f002 fc6e 	bl	8003af2 <HAL_GPIO_WritePin>
 8001216:	2200      	movs	r2, #0
 8001218:	2120      	movs	r1, #32
 800121a:	480f      	ldr	r0, [pc, #60]	@ (8001258 <RB+0x6c>)
 800121c:	f002 fc69 	bl	8003af2 <HAL_GPIO_WritePin>
 8001220:	e015      	b.n	800124e <RB+0x62>
 8001222:	2200      	movs	r2, #0
 8001224:	2110      	movs	r1, #16
 8001226:	480c      	ldr	r0, [pc, #48]	@ (8001258 <RB+0x6c>)
 8001228:	f002 fc63 	bl	8003af2 <HAL_GPIO_WritePin>
 800122c:	2201      	movs	r2, #1
 800122e:	2120      	movs	r1, #32
 8001230:	4809      	ldr	r0, [pc, #36]	@ (8001258 <RB+0x6c>)
 8001232:	f002 fc5e 	bl	8003af2 <HAL_GPIO_WritePin>
 8001236:	e00a      	b.n	800124e <RB+0x62>
 8001238:	2200      	movs	r2, #0
 800123a:	2110      	movs	r1, #16
 800123c:	4806      	ldr	r0, [pc, #24]	@ (8001258 <RB+0x6c>)
 800123e:	f002 fc58 	bl	8003af2 <HAL_GPIO_WritePin>
 8001242:	2200      	movs	r2, #0
 8001244:	2120      	movs	r1, #32
 8001246:	4804      	ldr	r0, [pc, #16]	@ (8001258 <RB+0x6c>)
 8001248:	f002 fc53 	bl	8003af2 <HAL_GPIO_WritePin>
 800124c:	bf00      	nop
 800124e:	2300      	movs	r3, #0
 8001250:	4618      	mov	r0, r3
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40010c00 	.word	0x40010c00

0800125c <MF>:
void MF() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); }
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
 8001260:	2201      	movs	r2, #1
 8001262:	2108      	movs	r1, #8
 8001264:	4816      	ldr	r0, [pc, #88]	@ (80012c0 <MF+0x64>)
 8001266:	f002 fc44 	bl	8003af2 <HAL_GPIO_WritePin>
 800126a:	2200      	movs	r2, #0
 800126c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001270:	4814      	ldr	r0, [pc, #80]	@ (80012c4 <MF+0x68>)
 8001272:	f002 fc3e 	bl	8003af2 <HAL_GPIO_WritePin>
 8001276:	2201      	movs	r2, #1
 8001278:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800127c:	4810      	ldr	r0, [pc, #64]	@ (80012c0 <MF+0x64>)
 800127e:	f002 fc38 	bl	8003af2 <HAL_GPIO_WritePin>
 8001282:	2200      	movs	r2, #0
 8001284:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001288:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <MF+0x64>)
 800128a:	f002 fc32 	bl	8003af2 <HAL_GPIO_WritePin>
 800128e:	2201      	movs	r2, #1
 8001290:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001294:	480b      	ldr	r0, [pc, #44]	@ (80012c4 <MF+0x68>)
 8001296:	f002 fc2c 	bl	8003af2 <HAL_GPIO_WritePin>
 800129a:	2200      	movs	r2, #0
 800129c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012a0:	4807      	ldr	r0, [pc, #28]	@ (80012c0 <MF+0x64>)
 80012a2:	f002 fc26 	bl	8003af2 <HAL_GPIO_WritePin>
 80012a6:	2201      	movs	r2, #1
 80012a8:	2110      	movs	r1, #16
 80012aa:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <MF+0x64>)
 80012ac:	f002 fc21 	bl	8003af2 <HAL_GPIO_WritePin>
 80012b0:	2200      	movs	r2, #0
 80012b2:	2120      	movs	r1, #32
 80012b4:	4802      	ldr	r0, [pc, #8]	@ (80012c0 <MF+0x64>)
 80012b6:	f002 fc1c 	bl	8003af2 <HAL_GPIO_WritePin>
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40010c00 	.word	0x40010c00
 80012c4:	40010800 	.word	0x40010800

080012c8 <MB>:
void MB() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1); }
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	2200      	movs	r2, #0
 80012ce:	2108      	movs	r1, #8
 80012d0:	4816      	ldr	r0, [pc, #88]	@ (800132c <MB+0x64>)
 80012d2:	f002 fc0e 	bl	8003af2 <HAL_GPIO_WritePin>
 80012d6:	2201      	movs	r2, #1
 80012d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012dc:	4814      	ldr	r0, [pc, #80]	@ (8001330 <MB+0x68>)
 80012de:	f002 fc08 	bl	8003af2 <HAL_GPIO_WritePin>
 80012e2:	2200      	movs	r2, #0
 80012e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012e8:	4810      	ldr	r0, [pc, #64]	@ (800132c <MB+0x64>)
 80012ea:	f002 fc02 	bl	8003af2 <HAL_GPIO_WritePin>
 80012ee:	2201      	movs	r2, #1
 80012f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012f4:	480d      	ldr	r0, [pc, #52]	@ (800132c <MB+0x64>)
 80012f6:	f002 fbfc 	bl	8003af2 <HAL_GPIO_WritePin>
 80012fa:	2200      	movs	r2, #0
 80012fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001300:	480b      	ldr	r0, [pc, #44]	@ (8001330 <MB+0x68>)
 8001302:	f002 fbf6 	bl	8003af2 <HAL_GPIO_WritePin>
 8001306:	2201      	movs	r2, #1
 8001308:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800130c:	4807      	ldr	r0, [pc, #28]	@ (800132c <MB+0x64>)
 800130e:	f002 fbf0 	bl	8003af2 <HAL_GPIO_WritePin>
 8001312:	2200      	movs	r2, #0
 8001314:	2110      	movs	r1, #16
 8001316:	4805      	ldr	r0, [pc, #20]	@ (800132c <MB+0x64>)
 8001318:	f002 fbeb 	bl	8003af2 <HAL_GPIO_WritePin>
 800131c:	2201      	movs	r2, #1
 800131e:	2120      	movs	r1, #32
 8001320:	4802      	ldr	r0, [pc, #8]	@ (800132c <MB+0x64>)
 8001322:	f002 fbe6 	bl	8003af2 <HAL_GPIO_WritePin>
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40010c00 	.word	0x40010c00
 8001330:	40010800 	.word	0x40010800

08001334 <ML>:
void ML() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); }
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
 8001338:	2200      	movs	r2, #0
 800133a:	2108      	movs	r1, #8
 800133c:	4816      	ldr	r0, [pc, #88]	@ (8001398 <ML+0x64>)
 800133e:	f002 fbd8 	bl	8003af2 <HAL_GPIO_WritePin>
 8001342:	2200      	movs	r2, #0
 8001344:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001348:	4814      	ldr	r0, [pc, #80]	@ (800139c <ML+0x68>)
 800134a:	f002 fbd2 	bl	8003af2 <HAL_GPIO_WritePin>
 800134e:	2201      	movs	r2, #1
 8001350:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001354:	4810      	ldr	r0, [pc, #64]	@ (8001398 <ML+0x64>)
 8001356:	f002 fbcc 	bl	8003af2 <HAL_GPIO_WritePin>
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001360:	480d      	ldr	r0, [pc, #52]	@ (8001398 <ML+0x64>)
 8001362:	f002 fbc6 	bl	8003af2 <HAL_GPIO_WritePin>
 8001366:	2200      	movs	r2, #0
 8001368:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800136c:	480b      	ldr	r0, [pc, #44]	@ (800139c <ML+0x68>)
 800136e:	f002 fbc0 	bl	8003af2 <HAL_GPIO_WritePin>
 8001372:	2200      	movs	r2, #0
 8001374:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001378:	4807      	ldr	r0, [pc, #28]	@ (8001398 <ML+0x64>)
 800137a:	f002 fbba 	bl	8003af2 <HAL_GPIO_WritePin>
 800137e:	2201      	movs	r2, #1
 8001380:	2110      	movs	r1, #16
 8001382:	4805      	ldr	r0, [pc, #20]	@ (8001398 <ML+0x64>)
 8001384:	f002 fbb5 	bl	8003af2 <HAL_GPIO_WritePin>
 8001388:	2200      	movs	r2, #0
 800138a:	2120      	movs	r1, #32
 800138c:	4802      	ldr	r0, [pc, #8]	@ (8001398 <ML+0x64>)
 800138e:	f002 fbb0 	bl	8003af2 <HAL_GPIO_WritePin>
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40010c00 	.word	0x40010c00
 800139c:	40010800 	.word	0x40010800

080013a0 <MR>:
void MR() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); }
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	2201      	movs	r2, #1
 80013a6:	2108      	movs	r1, #8
 80013a8:	4816      	ldr	r0, [pc, #88]	@ (8001404 <MR+0x64>)
 80013aa:	f002 fba2 	bl	8003af2 <HAL_GPIO_WritePin>
 80013ae:	2200      	movs	r2, #0
 80013b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013b4:	4814      	ldr	r0, [pc, #80]	@ (8001408 <MR+0x68>)
 80013b6:	f002 fb9c 	bl	8003af2 <HAL_GPIO_WritePin>
 80013ba:	2200      	movs	r2, #0
 80013bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013c0:	4810      	ldr	r0, [pc, #64]	@ (8001404 <MR+0x64>)
 80013c2:	f002 fb96 	bl	8003af2 <HAL_GPIO_WritePin>
 80013c6:	2200      	movs	r2, #0
 80013c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013cc:	480d      	ldr	r0, [pc, #52]	@ (8001404 <MR+0x64>)
 80013ce:	f002 fb90 	bl	8003af2 <HAL_GPIO_WritePin>
 80013d2:	2201      	movs	r2, #1
 80013d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013d8:	480b      	ldr	r0, [pc, #44]	@ (8001408 <MR+0x68>)
 80013da:	f002 fb8a 	bl	8003af2 <HAL_GPIO_WritePin>
 80013de:	2200      	movs	r2, #0
 80013e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013e4:	4807      	ldr	r0, [pc, #28]	@ (8001404 <MR+0x64>)
 80013e6:	f002 fb84 	bl	8003af2 <HAL_GPIO_WritePin>
 80013ea:	2200      	movs	r2, #0
 80013ec:	2110      	movs	r1, #16
 80013ee:	4805      	ldr	r0, [pc, #20]	@ (8001404 <MR+0x64>)
 80013f0:	f002 fb7f 	bl	8003af2 <HAL_GPIO_WritePin>
 80013f4:	2200      	movs	r2, #0
 80013f6:	2120      	movs	r1, #32
 80013f8:	4802      	ldr	r0, [pc, #8]	@ (8001404 <MR+0x64>)
 80013fa:	f002 fb7a 	bl	8003af2 <HAL_GPIO_WritePin>
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40010c00 	.word	0x40010c00
 8001408:	40010800 	.word	0x40010800

0800140c <ST>:
void ST() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); }
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
 8001410:	2200      	movs	r2, #0
 8001412:	2108      	movs	r1, #8
 8001414:	4816      	ldr	r0, [pc, #88]	@ (8001470 <ST+0x64>)
 8001416:	f002 fb6c 	bl	8003af2 <HAL_GPIO_WritePin>
 800141a:	2200      	movs	r2, #0
 800141c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001420:	4814      	ldr	r0, [pc, #80]	@ (8001474 <ST+0x68>)
 8001422:	f002 fb66 	bl	8003af2 <HAL_GPIO_WritePin>
 8001426:	2200      	movs	r2, #0
 8001428:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800142c:	4810      	ldr	r0, [pc, #64]	@ (8001470 <ST+0x64>)
 800142e:	f002 fb60 	bl	8003af2 <HAL_GPIO_WritePin>
 8001432:	2200      	movs	r2, #0
 8001434:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001438:	480d      	ldr	r0, [pc, #52]	@ (8001470 <ST+0x64>)
 800143a:	f002 fb5a 	bl	8003af2 <HAL_GPIO_WritePin>
 800143e:	2200      	movs	r2, #0
 8001440:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001444:	480b      	ldr	r0, [pc, #44]	@ (8001474 <ST+0x68>)
 8001446:	f002 fb54 	bl	8003af2 <HAL_GPIO_WritePin>
 800144a:	2200      	movs	r2, #0
 800144c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001450:	4807      	ldr	r0, [pc, #28]	@ (8001470 <ST+0x64>)
 8001452:	f002 fb4e 	bl	8003af2 <HAL_GPIO_WritePin>
 8001456:	2200      	movs	r2, #0
 8001458:	2110      	movs	r1, #16
 800145a:	4805      	ldr	r0, [pc, #20]	@ (8001470 <ST+0x64>)
 800145c:	f002 fb49 	bl	8003af2 <HAL_GPIO_WritePin>
 8001460:	2200      	movs	r2, #0
 8001462:	2120      	movs	r1, #32
 8001464:	4802      	ldr	r0, [pc, #8]	@ (8001470 <ST+0x64>)
 8001466:	f002 fb44 	bl	8003af2 <HAL_GPIO_WritePin>
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40010c00 	.word	0x40010c00
 8001474:	40010800 	.word	0x40010800

08001478 <TLF>:
int TLF(){ RF(1); RB(1); LF(2); LB(2); return 0; } int TRF(){ RF(2); RB(2); LF(1); LB(1); return 0; }
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
 800147c:	2001      	movs	r0, #1
 800147e:	f7ff fe77 	bl	8001170 <RF>
 8001482:	2001      	movs	r0, #1
 8001484:	f7ff feb2 	bl	80011ec <RB>
 8001488:	2002      	movs	r0, #2
 800148a:	f7ff fdf3 	bl	8001074 <LF>
 800148e:	2002      	movs	r0, #2
 8001490:	f7ff fe2e 	bl	80010f0 <LB>
 8001494:	2300      	movs	r3, #0
 8001496:	4618      	mov	r0, r3
 8001498:	bd80      	pop	{r7, pc}

0800149a <TRF>:
 800149a:	b580      	push	{r7, lr}
 800149c:	af00      	add	r7, sp, #0
 800149e:	2002      	movs	r0, #2
 80014a0:	f7ff fe66 	bl	8001170 <RF>
 80014a4:	2002      	movs	r0, #2
 80014a6:	f7ff fea1 	bl	80011ec <RB>
 80014aa:	2001      	movs	r0, #1
 80014ac:	f7ff fde2 	bl	8001074 <LF>
 80014b0:	2001      	movs	r0, #1
 80014b2:	f7ff fe1d 	bl	80010f0 <LB>
 80014b6:	2300      	movs	r3, #0
 80014b8:	4618      	mov	r0, r3
 80014ba:	bd80      	pop	{r7, pc}

080014bc <TLB>:
int TLB(){ RF(0); RB(0); LF(2); LB(2); return 0; } int TRB(){ RF(2); RB(2); LF(0); LB(0); return 0; }
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
 80014c0:	2000      	movs	r0, #0
 80014c2:	f7ff fe55 	bl	8001170 <RF>
 80014c6:	2000      	movs	r0, #0
 80014c8:	f7ff fe90 	bl	80011ec <RB>
 80014cc:	2002      	movs	r0, #2
 80014ce:	f7ff fdd1 	bl	8001074 <LF>
 80014d2:	2002      	movs	r0, #2
 80014d4:	f7ff fe0c 	bl	80010f0 <LB>
 80014d8:	2300      	movs	r3, #0
 80014da:	4618      	mov	r0, r3
 80014dc:	bd80      	pop	{r7, pc}

080014de <TRB>:
 80014de:	b580      	push	{r7, lr}
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	2002      	movs	r0, #2
 80014e4:	f7ff fe44 	bl	8001170 <RF>
 80014e8:	2002      	movs	r0, #2
 80014ea:	f7ff fe7f 	bl	80011ec <RB>
 80014ee:	2000      	movs	r0, #0
 80014f0:	f7ff fdc0 	bl	8001074 <LF>
 80014f4:	2000      	movs	r0, #0
 80014f6:	f7ff fdfb 	bl	80010f0 <LB>
 80014fa:	2300      	movs	r3, #0
 80014fc:	4618      	mov	r0, r3
 80014fe:	bd80      	pop	{r7, pc}

08001500 <LFRB>:
int LFRB(){ RF(0); RB(0); LF(1); LB(1); return 0; } int RFLB(){ RF(1); RB(1); LF(0); LB(0); return 0; }
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
 8001504:	2000      	movs	r0, #0
 8001506:	f7ff fe33 	bl	8001170 <RF>
 800150a:	2000      	movs	r0, #0
 800150c:	f7ff fe6e 	bl	80011ec <RB>
 8001510:	2001      	movs	r0, #1
 8001512:	f7ff fdaf 	bl	8001074 <LF>
 8001516:	2001      	movs	r0, #1
 8001518:	f7ff fdea 	bl	80010f0 <LB>
 800151c:	2300      	movs	r3, #0
 800151e:	4618      	mov	r0, r3
 8001520:	bd80      	pop	{r7, pc}

08001522 <RFLB>:
 8001522:	b580      	push	{r7, lr}
 8001524:	af00      	add	r7, sp, #0
 8001526:	2001      	movs	r0, #1
 8001528:	f7ff fe22 	bl	8001170 <RF>
 800152c:	2001      	movs	r0, #1
 800152e:	f7ff fe5d 	bl	80011ec <RB>
 8001532:	2000      	movs	r0, #0
 8001534:	f7ff fd9e 	bl	8001074 <LF>
 8001538:	2000      	movs	r0, #0
 800153a:	f7ff fdd9 	bl	80010f0 <LB>
 800153e:	2300      	movs	r3, #0
 8001540:	4618      	mov	r0, r3
 8001542:	bd80      	pop	{r7, pc}

08001544 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a63      	ldr	r2, [pc, #396]	@ (80016e0 <HAL_UART_RxCpltCallback+0x19c>)
 8001552:	4293      	cmp	r3, r2
 8001554:	f040 80c0 	bne.w	80016d8 <HAL_UART_RxCpltCallback+0x194>
        HAL_UART_Transmit(&huart2, &rx_data, 1, 10);
 8001558:	230a      	movs	r3, #10
 800155a:	2201      	movs	r2, #1
 800155c:	4961      	ldr	r1, [pc, #388]	@ (80016e4 <HAL_UART_RxCpltCallback+0x1a0>)
 800155e:	4862      	ldr	r0, [pc, #392]	@ (80016e8 <HAL_UART_RxCpltCallback+0x1a4>)
 8001560:	f004 f970 	bl	8005844 <HAL_UART_Transmit>
        if (is_avoiding == 0 && is_emergency == 0 && is_fire == 0) {
 8001564:	4b61      	ldr	r3, [pc, #388]	@ (80016ec <HAL_UART_RxCpltCallback+0x1a8>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	f040 80af 	bne.w	80016ce <HAL_UART_RxCpltCallback+0x18a>
 8001570:	4b5f      	ldr	r3, [pc, #380]	@ (80016f0 <HAL_UART_RxCpltCallback+0x1ac>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	f040 80a9 	bne.w	80016ce <HAL_UART_RxCpltCallback+0x18a>
 800157c:	4b5d      	ldr	r3, [pc, #372]	@ (80016f4 <HAL_UART_RxCpltCallback+0x1b0>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	f040 80a3 	bne.w	80016ce <HAL_UART_RxCpltCallback+0x18a>
            last_cmd_time = HAL_GetTick();
 8001588:	f001 fad2 	bl	8002b30 <HAL_GetTick>
 800158c:	4603      	mov	r3, r0
 800158e:	4a5a      	ldr	r2, [pc, #360]	@ (80016f8 <HAL_UART_RxCpltCallback+0x1b4>)
 8001590:	6013      	str	r3, [r2, #0]
            switch (rx_data) {
 8001592:	4b54      	ldr	r3, [pc, #336]	@ (80016e4 <HAL_UART_RxCpltCallback+0x1a0>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	3b41      	subs	r3, #65	@ 0x41
 8001598:	2b39      	cmp	r3, #57	@ 0x39
 800159a:	f200 8095 	bhi.w	80016c8 <HAL_UART_RxCpltCallback+0x184>
 800159e:	a201      	add	r2, pc, #4	@ (adr r2, 80015a4 <HAL_UART_RxCpltCallback+0x60>)
 80015a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a4:	08001693 	.word	0x08001693
 80015a8:	080016c9 	.word	0x080016c9
 80015ac:	080016b7 	.word	0x080016b7
 80015b0:	08001699 	.word	0x08001699
 80015b4:	080016ab 	.word	0x080016ab
 80015b8:	080016c9 	.word	0x080016c9
 80015bc:	080016c9 	.word	0x080016c9
 80015c0:	080016c9 	.word	0x080016c9
 80015c4:	080016c9 	.word	0x080016c9
 80015c8:	080016c9 	.word	0x080016c9
 80015cc:	080016c9 	.word	0x080016c9
 80015d0:	080016c9 	.word	0x080016c9
 80015d4:	080016c9 	.word	0x080016c9
 80015d8:	080016c9 	.word	0x080016c9
 80015dc:	080016c9 	.word	0x080016c9
 80015e0:	080016c9 	.word	0x080016c9
 80015e4:	080016a5 	.word	0x080016a5
 80015e8:	080016bd 	.word	0x080016bd
 80015ec:	0800169f 	.word	0x0800169f
 80015f0:	080016c3 	.word	0x080016c3
 80015f4:	080016c9 	.word	0x080016c9
 80015f8:	080016c9 	.word	0x080016c9
 80015fc:	0800168d 	.word	0x0800168d
 8001600:	080016c9 	.word	0x080016c9
 8001604:	080016c9 	.word	0x080016c9
 8001608:	080016b1 	.word	0x080016b1
 800160c:	080016c9 	.word	0x080016c9
 8001610:	080016c9 	.word	0x080016c9
 8001614:	080016c9 	.word	0x080016c9
 8001618:	080016c9 	.word	0x080016c9
 800161c:	080016c9 	.word	0x080016c9
 8001620:	080016c9 	.word	0x080016c9
 8001624:	08001693 	.word	0x08001693
 8001628:	080016c9 	.word	0x080016c9
 800162c:	080016b7 	.word	0x080016b7
 8001630:	08001699 	.word	0x08001699
 8001634:	080016ab 	.word	0x080016ab
 8001638:	080016c9 	.word	0x080016c9
 800163c:	080016c9 	.word	0x080016c9
 8001640:	080016c9 	.word	0x080016c9
 8001644:	080016c9 	.word	0x080016c9
 8001648:	080016c9 	.word	0x080016c9
 800164c:	080016c9 	.word	0x080016c9
 8001650:	080016c9 	.word	0x080016c9
 8001654:	080016c9 	.word	0x080016c9
 8001658:	080016c9 	.word	0x080016c9
 800165c:	080016c9 	.word	0x080016c9
 8001660:	080016c9 	.word	0x080016c9
 8001664:	080016a5 	.word	0x080016a5
 8001668:	080016bd 	.word	0x080016bd
 800166c:	0800169f 	.word	0x0800169f
 8001670:	080016c3 	.word	0x080016c3
 8001674:	080016c9 	.word	0x080016c9
 8001678:	080016c9 	.word	0x080016c9
 800167c:	0800168d 	.word	0x0800168d
 8001680:	080016c9 	.word	0x080016c9
 8001684:	080016c9 	.word	0x080016c9
 8001688:	080016b1 	.word	0x080016b1
                case 'W': case 'w': MF(); break; case 'A': case 'a': ML(); break;
 800168c:	f7ff fde6 	bl	800125c <MF>
 8001690:	e01d      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
 8001692:	f7ff fe4f 	bl	8001334 <ML>
 8001696:	e01a      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
                case 'D': case 'd': MR(); break; case 'S': case 's': MB(); break;
 8001698:	f7ff fe82 	bl	80013a0 <MR>
 800169c:	e017      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
 800169e:	f7ff fe13 	bl	80012c8 <MB>
 80016a2:	e014      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
                case 'Q': case 'q': TLF(); break; case 'E': case 'e': TRF(); break;
 80016a4:	f7ff fee8 	bl	8001478 <TLF>
 80016a8:	e011      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
 80016aa:	f7ff fef6 	bl	800149a <TRF>
 80016ae:	e00e      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
                case 'Z': case 'z': TLB(); break; case 'C': case 'c': TRB(); break;
 80016b0:	f7ff ff04 	bl	80014bc <TLB>
 80016b4:	e00b      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
 80016b6:	f7ff ff12 	bl	80014de <TRB>
 80016ba:	e008      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
                case 'R': case 'r': LFRB(); break; case 'T': case 't': RFLB(); break;
 80016bc:	f7ff ff20 	bl	8001500 <LFRB>
 80016c0:	e005      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
 80016c2:	f7ff ff2e 	bl	8001522 <RFLB>
 80016c6:	e002      	b.n	80016ce <HAL_UART_RxCpltCallback+0x18a>
                default: ST(); break;
 80016c8:	f7ff fea0 	bl	800140c <ST>
 80016cc:	bf00      	nop
            }
        }
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 80016ce:	2201      	movs	r2, #1
 80016d0:	4904      	ldr	r1, [pc, #16]	@ (80016e4 <HAL_UART_RxCpltCallback+0x1a0>)
 80016d2:	4805      	ldr	r0, [pc, #20]	@ (80016e8 <HAL_UART_RxCpltCallback+0x1a4>)
 80016d4:	f004 f941 	bl	800595a <HAL_UART_Receive_IT>
    }
}
 80016d8:	bf00      	nop
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40004400 	.word	0x40004400
 80016e4:	200001e8 	.word	0x200001e8
 80016e8:	200001a0 	.word	0x200001a0
 80016ec:	20000210 	.word	0x20000210
 80016f0:	20000211 	.word	0x20000211
 80016f4:	20000212 	.word	0x20000212
 80016f8:	2000020c 	.word	0x2000020c

080016fc <Check_Tilt_State>:

void Check_Tilt_State(void) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
    static uint32_t tilt_start_time = 0;
    if (HAL_GPIO_ReadPin(C6_GPIO_Port, C6_Pin) == GPIO_PIN_SET) {
 8001700:	2140      	movs	r1, #64	@ 0x40
 8001702:	481c      	ldr	r0, [pc, #112]	@ (8001774 <Check_Tilt_State+0x78>)
 8001704:	f002 f9de 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001708:	4603      	mov	r3, r0
 800170a:	2b01      	cmp	r3, #1
 800170c:	d12c      	bne.n	8001768 <Check_Tilt_State+0x6c>
        if (tilt_start_time == 0) tilt_start_time = HAL_GetTick();
 800170e:	4b1a      	ldr	r3, [pc, #104]	@ (8001778 <Check_Tilt_State+0x7c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d104      	bne.n	8001720 <Check_Tilt_State+0x24>
 8001716:	f001 fa0b 	bl	8002b30 <HAL_GetTick>
 800171a:	4603      	mov	r3, r0
 800171c:	4a16      	ldr	r2, [pc, #88]	@ (8001778 <Check_Tilt_State+0x7c>)
 800171e:	6013      	str	r3, [r2, #0]
        if (HAL_GetTick() - tilt_start_time > 2000) {
 8001720:	f001 fa06 	bl	8002b30 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	4b14      	ldr	r3, [pc, #80]	@ (8001778 <Check_Tilt_State+0x7c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001730:	d91d      	bls.n	800176e <Check_Tilt_State+0x72>
            ST(); is_emergency = 1;
 8001732:	f7ff fe6b 	bl	800140c <ST>
 8001736:	4b11      	ldr	r3, [pc, #68]	@ (800177c <Check_Tilt_State+0x80>)
 8001738:	2201      	movs	r2, #1
 800173a:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 1);
 800173c:	2201      	movs	r2, #1
 800173e:	2104      	movs	r1, #4
 8001740:	480c      	ldr	r0, [pc, #48]	@ (8001774 <Check_Tilt_State+0x78>)
 8001742:	f002 f9d6 	bl	8003af2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 1);
 8001746:	2201      	movs	r2, #1
 8001748:	2108      	movs	r1, #8
 800174a:	480a      	ldr	r0, [pc, #40]	@ (8001774 <Check_Tilt_State+0x78>)
 800174c:	f002 f9d1 	bl	8003af2 <HAL_GPIO_WritePin>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 500);
 8001750:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <Check_Tilt_State+0x84>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001758:	641a      	str	r2, [r3, #64]	@ 0x40
            printf("⚠️차량 전복됨!!\r\n");
 800175a:	480a      	ldr	r0, [pc, #40]	@ (8001784 <Check_Tilt_State+0x88>)
 800175c:	f004 ffb6 	bl	80066cc <puts>
            tilt_start_time = 0;
 8001760:	4b05      	ldr	r3, [pc, #20]	@ (8001778 <Check_Tilt_State+0x7c>)
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
        }
    } else { tilt_start_time = 0; }
}
 8001766:	e002      	b.n	800176e <Check_Tilt_State+0x72>
    } else { tilt_start_time = 0; }
 8001768:	4b03      	ldr	r3, [pc, #12]	@ (8001778 <Check_Tilt_State+0x7c>)
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40011000 	.word	0x40011000
 8001778:	20000214 	.word	0x20000214
 800177c:	20000211 	.word	0x20000211
 8001780:	20000158 	.word	0x20000158
 8001784:	080073bc 	.word	0x080073bc

08001788 <Check_Fire_State>:

void Check_Fire_State(void) {
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(FLAME_GPIO_Port, FLAME_Pin) == GPIO_PIN_SET) {
 800178c:	2102      	movs	r1, #2
 800178e:	4812      	ldr	r0, [pc, #72]	@ (80017d8 <Check_Fire_State+0x50>)
 8001790:	f002 f998 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001794:	4603      	mov	r3, r0
 8001796:	2b01      	cmp	r3, #1
 8001798:	d11b      	bne.n	80017d2 <Check_Fire_State+0x4a>
        if (is_fire == 0) {
 800179a:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <Check_Fire_State+0x54>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d116      	bne.n	80017d2 <Check_Fire_State+0x4a>
            ST(); is_fire = 1;
 80017a4:	f7ff fe32 	bl	800140c <ST>
 80017a8:	4b0c      	ldr	r3, [pc, #48]	@ (80017dc <Check_Fire_State+0x54>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 500);
 80017ae:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <Check_Fire_State+0x58>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80017b6:	641a      	str	r2, [r3, #64]	@ 0x40
            HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 1);
 80017b8:	2201      	movs	r2, #1
 80017ba:	2104      	movs	r1, #4
 80017bc:	4806      	ldr	r0, [pc, #24]	@ (80017d8 <Check_Fire_State+0x50>)
 80017be:	f002 f998 	bl	8003af2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 1);
 80017c2:	2201      	movs	r2, #1
 80017c4:	2108      	movs	r1, #8
 80017c6:	4804      	ldr	r0, [pc, #16]	@ (80017d8 <Check_Fire_State+0x50>)
 80017c8:	f002 f993 	bl	8003af2 <HAL_GPIO_WritePin>
            printf("🔥 화재 발생!\r\n");
 80017cc:	4805      	ldr	r0, [pc, #20]	@ (80017e4 <Check_Fire_State+0x5c>)
 80017ce:	f004 ff7d 	bl	80066cc <puts>
        }
    }
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40011000 	.word	0x40011000
 80017dc:	20000212 	.word	0x20000212
 80017e0:	20000158 	.word	0x20000158
 80017e4:	080073d8 	.word	0x080073d8

080017e8 <Avoid_Obstacle_Routine>:

void Avoid_Obstacle_Routine(void) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
    is_avoiding = 1; ST(); HAL_Delay(500);
 80017ee:	4b8c      	ldr	r3, [pc, #560]	@ (8001a20 <Avoid_Obstacle_Routine+0x238>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	f7ff fe0a 	bl	800140c <ST>
 80017f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017fc:	f001 f9a2 	bl	8002b44 <HAL_Delay>
    uint32_t last_avoid_light_check = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	607b      	str	r3, [r7, #4]
    trig3(); echo_time3 = echo3(); dist3 = (echo_time3 > 0 && echo_time3 < 23000) ? (int)(17 * echo_time3 / 100) : 999; delay_us(15000);
 8001804:	f000 f9f0 	bl	8001be8 <trig3>
 8001808:	f000 fa04 	bl	8001c14 <echo3>
 800180c:	4603      	mov	r3, r0
 800180e:	4a85      	ldr	r2, [pc, #532]	@ (8001a24 <Avoid_Obstacle_Routine+0x23c>)
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	4b84      	ldr	r3, [pc, #528]	@ (8001a24 <Avoid_Obstacle_Routine+0x23c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d00f      	beq.n	800183a <Avoid_Obstacle_Routine+0x52>
 800181a:	4b82      	ldr	r3, [pc, #520]	@ (8001a24 <Avoid_Obstacle_Routine+0x23c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8001822:	4293      	cmp	r3, r2
 8001824:	d809      	bhi.n	800183a <Avoid_Obstacle_Routine+0x52>
 8001826:	4b7f      	ldr	r3, [pc, #508]	@ (8001a24 <Avoid_Obstacle_Routine+0x23c>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	4613      	mov	r3, r2
 800182c:	011b      	lsls	r3, r3, #4
 800182e:	4413      	add	r3, r2
 8001830:	4a7d      	ldr	r2, [pc, #500]	@ (8001a28 <Avoid_Obstacle_Routine+0x240>)
 8001832:	fba2 2303 	umull	r2, r3, r2, r3
 8001836:	095b      	lsrs	r3, r3, #5
 8001838:	e001      	b.n	800183e <Avoid_Obstacle_Routine+0x56>
 800183a:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800183e:	4a7b      	ldr	r2, [pc, #492]	@ (8001a2c <Avoid_Obstacle_Routine+0x244>)
 8001840:	6013      	str	r3, [r2, #0]
 8001842:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8001846:	f000 f911 	bl	8001a6c <delay_us>
    trig4(); echo_time4 = echo4(); dist4 = (echo_time4 > 0 && echo_time4 < 23000) ? (int)(17 * echo_time4 / 100) : 999;
 800184a:	f000 fa23 	bl	8001c94 <trig4>
 800184e:	f000 fa37 	bl	8001cc0 <echo4>
 8001852:	4603      	mov	r3, r0
 8001854:	4a76      	ldr	r2, [pc, #472]	@ (8001a30 <Avoid_Obstacle_Routine+0x248>)
 8001856:	6013      	str	r3, [r2, #0]
 8001858:	4b75      	ldr	r3, [pc, #468]	@ (8001a30 <Avoid_Obstacle_Routine+0x248>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00f      	beq.n	8001880 <Avoid_Obstacle_Routine+0x98>
 8001860:	4b73      	ldr	r3, [pc, #460]	@ (8001a30 <Avoid_Obstacle_Routine+0x248>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8001868:	4293      	cmp	r3, r2
 800186a:	d809      	bhi.n	8001880 <Avoid_Obstacle_Routine+0x98>
 800186c:	4b70      	ldr	r3, [pc, #448]	@ (8001a30 <Avoid_Obstacle_Routine+0x248>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	4613      	mov	r3, r2
 8001872:	011b      	lsls	r3, r3, #4
 8001874:	4413      	add	r3, r2
 8001876:	4a6c      	ldr	r2, [pc, #432]	@ (8001a28 <Avoid_Obstacle_Routine+0x240>)
 8001878:	fba2 2303 	umull	r2, r3, r2, r3
 800187c:	095b      	lsrs	r3, r3, #5
 800187e:	e001      	b.n	8001884 <Avoid_Obstacle_Routine+0x9c>
 8001880:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001884:	4a6b      	ldr	r2, [pc, #428]	@ (8001a34 <Avoid_Obstacle_Routine+0x24c>)
 8001886:	6013      	str	r3, [r2, #0]
    int escape_plan = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	603b      	str	r3, [r7, #0]
    if (dist3 <= 150 && dist4 > 150) escape_plan = 1; else if (dist4 <= 150 && dist3 > 150) escape_plan = 2; else if (dist3 > 150 && dist4 > 150) escape_plan = 3; else escape_plan = 4;
 800188c:	4b67      	ldr	r3, [pc, #412]	@ (8001a2c <Avoid_Obstacle_Routine+0x244>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b96      	cmp	r3, #150	@ 0x96
 8001892:	dc06      	bgt.n	80018a2 <Avoid_Obstacle_Routine+0xba>
 8001894:	4b67      	ldr	r3, [pc, #412]	@ (8001a34 <Avoid_Obstacle_Routine+0x24c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b96      	cmp	r3, #150	@ 0x96
 800189a:	dd02      	ble.n	80018a2 <Avoid_Obstacle_Routine+0xba>
 800189c:	2301      	movs	r3, #1
 800189e:	603b      	str	r3, [r7, #0]
 80018a0:	e017      	b.n	80018d2 <Avoid_Obstacle_Routine+0xea>
 80018a2:	4b64      	ldr	r3, [pc, #400]	@ (8001a34 <Avoid_Obstacle_Routine+0x24c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2b96      	cmp	r3, #150	@ 0x96
 80018a8:	dc06      	bgt.n	80018b8 <Avoid_Obstacle_Routine+0xd0>
 80018aa:	4b60      	ldr	r3, [pc, #384]	@ (8001a2c <Avoid_Obstacle_Routine+0x244>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2b96      	cmp	r3, #150	@ 0x96
 80018b0:	dd02      	ble.n	80018b8 <Avoid_Obstacle_Routine+0xd0>
 80018b2:	2302      	movs	r3, #2
 80018b4:	603b      	str	r3, [r7, #0]
 80018b6:	e00c      	b.n	80018d2 <Avoid_Obstacle_Routine+0xea>
 80018b8:	4b5c      	ldr	r3, [pc, #368]	@ (8001a2c <Avoid_Obstacle_Routine+0x244>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b96      	cmp	r3, #150	@ 0x96
 80018be:	dd06      	ble.n	80018ce <Avoid_Obstacle_Routine+0xe6>
 80018c0:	4b5c      	ldr	r3, [pc, #368]	@ (8001a34 <Avoid_Obstacle_Routine+0x24c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b96      	cmp	r3, #150	@ 0x96
 80018c6:	dd02      	ble.n	80018ce <Avoid_Obstacle_Routine+0xe6>
 80018c8:	2303      	movs	r3, #3
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	e001      	b.n	80018d2 <Avoid_Obstacle_Routine+0xea>
 80018ce:	2304      	movs	r3, #4
 80018d0:	603b      	str	r3, [r7, #0]
    printf("회피기동모드: %d\r\n", escape_plan);
 80018d2:	6839      	ldr	r1, [r7, #0]
 80018d4:	4858      	ldr	r0, [pc, #352]	@ (8001a38 <Avoid_Obstacle_Routine+0x250>)
 80018d6:	f004 fe91 	bl	80065fc <iprintf>
    while (1) {
        Check_Tilt_State(); Check_Fire_State(); Update_Face_Logic();
 80018da:	f7ff ff0f 	bl	80016fc <Check_Tilt_State>
 80018de:	f7ff ff53 	bl	8001788 <Check_Fire_State>
 80018e2:	f7ff fb87 	bl	8000ff4 <Update_Face_Logic>
        if (is_emergency == 1 || is_fire == 1) { ST(); is_avoiding = 0; break; }
 80018e6:	4b55      	ldr	r3, [pc, #340]	@ (8001a3c <Avoid_Obstacle_Routine+0x254>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d004      	beq.n	80018fa <Avoid_Obstacle_Routine+0x112>
 80018f0:	4b53      	ldr	r3, [pc, #332]	@ (8001a40 <Avoid_Obstacle_Routine+0x258>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d105      	bne.n	8001906 <Avoid_Obstacle_Routine+0x11e>
 80018fa:	f7ff fd87 	bl	800140c <ST>
 80018fe:	4b48      	ldr	r3, [pc, #288]	@ (8001a20 <Avoid_Obstacle_Routine+0x238>)
 8001900:	2200      	movs	r2, #0
 8001902:	701a      	strb	r2, [r3, #0]
 8001904:	e088      	b.n	8001a18 <Avoid_Obstacle_Routine+0x230>
        if (HAL_GetTick() - last_avoid_light_check > 500) { Check_Light(); last_avoid_light_check = HAL_GetTick(); }
 8001906:	f001 f913 	bl	8002b30 <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001914:	d904      	bls.n	8001920 <Avoid_Obstacle_Routine+0x138>
 8001916:	f000 fde5 	bl	80024e4 <Check_Light>
 800191a:	f001 f909 	bl	8002b30 <HAL_GetTick>
 800191e:	6078      	str	r0, [r7, #4]
        trig1(); echo_time1 = echo1(); dist1 = (echo_time1 > 0 && echo_time1 < 23000) ? (int)(17 * echo_time1 / 100) : 999; delay_us(2000);
 8001920:	f000 f8bc 	bl	8001a9c <trig1>
 8001924:	f000 f8ce 	bl	8001ac4 <echo1>
 8001928:	4603      	mov	r3, r0
 800192a:	4a46      	ldr	r2, [pc, #280]	@ (8001a44 <Avoid_Obstacle_Routine+0x25c>)
 800192c:	6013      	str	r3, [r2, #0]
 800192e:	4b45      	ldr	r3, [pc, #276]	@ (8001a44 <Avoid_Obstacle_Routine+0x25c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d00f      	beq.n	8001956 <Avoid_Obstacle_Routine+0x16e>
 8001936:	4b43      	ldr	r3, [pc, #268]	@ (8001a44 <Avoid_Obstacle_Routine+0x25c>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 800193e:	4293      	cmp	r3, r2
 8001940:	d809      	bhi.n	8001956 <Avoid_Obstacle_Routine+0x16e>
 8001942:	4b40      	ldr	r3, [pc, #256]	@ (8001a44 <Avoid_Obstacle_Routine+0x25c>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	4613      	mov	r3, r2
 8001948:	011b      	lsls	r3, r3, #4
 800194a:	4413      	add	r3, r2
 800194c:	4a36      	ldr	r2, [pc, #216]	@ (8001a28 <Avoid_Obstacle_Routine+0x240>)
 800194e:	fba2 2303 	umull	r2, r3, r2, r3
 8001952:	095b      	lsrs	r3, r3, #5
 8001954:	e001      	b.n	800195a <Avoid_Obstacle_Routine+0x172>
 8001956:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800195a:	4a3b      	ldr	r2, [pc, #236]	@ (8001a48 <Avoid_Obstacle_Routine+0x260>)
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001962:	f000 f883 	bl	8001a6c <delay_us>
        trig2(); echo_time2 = echo2(); dist2 = (echo_time2 > 0 && echo_time2 < 23000) ? (int)(17 * echo_time2 / 100) : 999;
 8001966:	f000 f8eb 	bl	8001b40 <trig2>
 800196a:	f000 f8ff 	bl	8001b6c <echo2>
 800196e:	4603      	mov	r3, r0
 8001970:	4a36      	ldr	r2, [pc, #216]	@ (8001a4c <Avoid_Obstacle_Routine+0x264>)
 8001972:	6013      	str	r3, [r2, #0]
 8001974:	4b35      	ldr	r3, [pc, #212]	@ (8001a4c <Avoid_Obstacle_Routine+0x264>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d00f      	beq.n	800199c <Avoid_Obstacle_Routine+0x1b4>
 800197c:	4b33      	ldr	r3, [pc, #204]	@ (8001a4c <Avoid_Obstacle_Routine+0x264>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8001984:	4293      	cmp	r3, r2
 8001986:	d809      	bhi.n	800199c <Avoid_Obstacle_Routine+0x1b4>
 8001988:	4b30      	ldr	r3, [pc, #192]	@ (8001a4c <Avoid_Obstacle_Routine+0x264>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4613      	mov	r3, r2
 800198e:	011b      	lsls	r3, r3, #4
 8001990:	4413      	add	r3, r2
 8001992:	4a25      	ldr	r2, [pc, #148]	@ (8001a28 <Avoid_Obstacle_Routine+0x240>)
 8001994:	fba2 2303 	umull	r2, r3, r2, r3
 8001998:	095b      	lsrs	r3, r3, #5
 800199a:	e001      	b.n	80019a0 <Avoid_Obstacle_Routine+0x1b8>
 800199c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80019a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001a50 <Avoid_Obstacle_Routine+0x268>)
 80019a2:	6013      	str	r3, [r2, #0]
        if (dist1 > 350 && dist2 > 350) { ST(); is_avoiding = 0; last_cmd_time = HAL_GetTick(); break; }
 80019a4:	4b28      	ldr	r3, [pc, #160]	@ (8001a48 <Avoid_Obstacle_Routine+0x260>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 80019ac:	dd0f      	ble.n	80019ce <Avoid_Obstacle_Routine+0x1e6>
 80019ae:	4b28      	ldr	r3, [pc, #160]	@ (8001a50 <Avoid_Obstacle_Routine+0x268>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 80019b6:	dd0a      	ble.n	80019ce <Avoid_Obstacle_Routine+0x1e6>
 80019b8:	f7ff fd28 	bl	800140c <ST>
 80019bc:	4b18      	ldr	r3, [pc, #96]	@ (8001a20 <Avoid_Obstacle_Routine+0x238>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
 80019c2:	f001 f8b5 	bl	8002b30 <HAL_GetTick>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4a22      	ldr	r2, [pc, #136]	@ (8001a54 <Avoid_Obstacle_Routine+0x26c>)
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	e024      	b.n	8001a18 <Avoid_Obstacle_Routine+0x230>
        switch (escape_plan) { case 1: LFRB(); break; case 2: RFLB(); break; case 3: MB(); HAL_Delay(500); escape_plan = 2; break; case 4: MB(); break; }
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	3b01      	subs	r3, #1
 80019d2:	2b03      	cmp	r3, #3
 80019d4:	d81c      	bhi.n	8001a10 <Avoid_Obstacle_Routine+0x228>
 80019d6:	a201      	add	r2, pc, #4	@ (adr r2, 80019dc <Avoid_Obstacle_Routine+0x1f4>)
 80019d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019dc:	080019ed 	.word	0x080019ed
 80019e0:	080019f3 	.word	0x080019f3
 80019e4:	080019f9 	.word	0x080019f9
 80019e8:	08001a0b 	.word	0x08001a0b
 80019ec:	f7ff fd88 	bl	8001500 <LFRB>
 80019f0:	e00e      	b.n	8001a10 <Avoid_Obstacle_Routine+0x228>
 80019f2:	f7ff fd96 	bl	8001522 <RFLB>
 80019f6:	e00b      	b.n	8001a10 <Avoid_Obstacle_Routine+0x228>
 80019f8:	f7ff fc66 	bl	80012c8 <MB>
 80019fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a00:	f001 f8a0 	bl	8002b44 <HAL_Delay>
 8001a04:	2302      	movs	r3, #2
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	e002      	b.n	8001a10 <Avoid_Obstacle_Routine+0x228>
 8001a0a:	f7ff fc5d 	bl	80012c8 <MB>
 8001a0e:	bf00      	nop
        HAL_Delay(100);
 8001a10:	2064      	movs	r0, #100	@ 0x64
 8001a12:	f001 f897 	bl	8002b44 <HAL_Delay>
        Check_Tilt_State(); Check_Fire_State(); Update_Face_Logic();
 8001a16:	e760      	b.n	80018da <Avoid_Obstacle_Routine+0xf2>
    }
}
 8001a18:	bf00      	nop
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000210 	.word	0x20000210
 8001a24:	200001f4 	.word	0x200001f4
 8001a28:	51eb851f 	.word	0x51eb851f
 8001a2c:	20000204 	.word	0x20000204
 8001a30:	200001f8 	.word	0x200001f8
 8001a34:	20000208 	.word	0x20000208
 8001a38:	080073f0 	.word	0x080073f0
 8001a3c:	20000211 	.word	0x20000211
 8001a40:	20000212 	.word	0x20000212
 8001a44:	200001ec 	.word	0x200001ec
 8001a48:	200001fc 	.word	0x200001fc
 8001a4c:	200001f0 	.word	0x200001f0
 8001a50:	20000200 	.word	0x20000200
 8001a54:	2000020c 	.word	0x2000020c

08001a58 <timer_start>:

void timer_start(void) { HAL_TIM_Base_Start(&htim2); }
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <timer_start+0x10>)
 8001a5e:	f003 f8c5 	bl	8004bec <HAL_TIM_Base_Start>
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000110 	.word	0x20000110

08001a6c <delay_us>:
void delay_us(uint16_t us) { __HAL_TIM_SET_COUNTER(&htim2, 0); while((__HAL_TIM_GET_COUNTER(&htim2)) < us); }
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	80fb      	strh	r3, [r7, #6]
 8001a76:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <delay_us+0x2c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a7e:	bf00      	nop
 8001a80:	4b05      	ldr	r3, [pc, #20]	@ (8001a98 <delay_us+0x2c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a86:	88fb      	ldrh	r3, [r7, #6]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d3f9      	bcc.n	8001a80 <delay_us+0x14>
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr
 8001a98:	20000110 	.word	0x20000110

08001a9c <trig1>:
void trig1(void) { HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, HIGH); delay_us(10); HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, LOW); }
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	2180      	movs	r1, #128	@ 0x80
 8001aa4:	4806      	ldr	r0, [pc, #24]	@ (8001ac0 <trig1+0x24>)
 8001aa6:	f002 f824 	bl	8003af2 <HAL_GPIO_WritePin>
 8001aaa:	200a      	movs	r0, #10
 8001aac:	f7ff ffde 	bl	8001a6c <delay_us>
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	2180      	movs	r1, #128	@ 0x80
 8001ab4:	4802      	ldr	r0, [pc, #8]	@ (8001ac0 <trig1+0x24>)
 8001ab6:	f002 f81c 	bl	8003af2 <HAL_GPIO_WritePin>
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40011000 	.word	0x40011000

08001ac4 <echo1>:
long unsigned int echo1(void) { long unsigned int echo = 0; int timeout = 0; while(HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; } __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0; while(HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) == HIGH) { timeout++; if(timeout > 20000) return 0; } echo = __HAL_TIM_GET_COUNTER(&htim2); return echo; }
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	2300      	movs	r3, #0
 8001acc:	603b      	str	r3, [r7, #0]
 8001ace:	2300      	movs	r3, #0
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	e009      	b.n	8001ae8 <echo1+0x24>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	dd01      	ble.n	8001ae8 <echo1+0x24>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	e023      	b.n	8001b30 <echo1+0x6c>
 8001ae8:	2101      	movs	r1, #1
 8001aea:	4813      	ldr	r0, [pc, #76]	@ (8001b38 <echo1+0x74>)
 8001aec:	f001 ffea 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0ee      	beq.n	8001ad4 <echo1+0x10>
 8001af6:	4b11      	ldr	r3, [pc, #68]	@ (8001b3c <echo1+0x78>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2200      	movs	r2, #0
 8001afc:	625a      	str	r2, [r3, #36]	@ 0x24
 8001afe:	2300      	movs	r3, #0
 8001b00:	607b      	str	r3, [r7, #4]
 8001b02:	e009      	b.n	8001b18 <echo1+0x54>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	3301      	adds	r3, #1
 8001b08:	607b      	str	r3, [r7, #4]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001b10:	4293      	cmp	r3, r2
 8001b12:	dd01      	ble.n	8001b18 <echo1+0x54>
 8001b14:	2300      	movs	r3, #0
 8001b16:	e00b      	b.n	8001b30 <echo1+0x6c>
 8001b18:	2101      	movs	r1, #1
 8001b1a:	4807      	ldr	r0, [pc, #28]	@ (8001b38 <echo1+0x74>)
 8001b1c:	f001 ffd2 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d0ee      	beq.n	8001b04 <echo1+0x40>
 8001b26:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <echo1+0x78>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b2c:	603b      	str	r3, [r7, #0]
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40010c00 	.word	0x40010c00
 8001b3c:	20000110 	.word	0x20000110

08001b40 <trig2>:
void trig2(void) { HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, HIGH); delay_us(10); HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, LOW); }
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	2201      	movs	r2, #1
 8001b46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b4a:	4807      	ldr	r0, [pc, #28]	@ (8001b68 <trig2+0x28>)
 8001b4c:	f001 ffd1 	bl	8003af2 <HAL_GPIO_WritePin>
 8001b50:	200a      	movs	r0, #10
 8001b52:	f7ff ff8b 	bl	8001a6c <delay_us>
 8001b56:	2200      	movs	r2, #0
 8001b58:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b5c:	4802      	ldr	r0, [pc, #8]	@ (8001b68 <trig2+0x28>)
 8001b5e:	f001 ffc8 	bl	8003af2 <HAL_GPIO_WritePin>
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40010800 	.word	0x40010800

08001b6c <echo2>:
long unsigned int echo2(void) { long unsigned int echo = 0; int timeout = 0; while(HAL_GPIO_ReadPin(ECHO2_GPIO_Port, ECHO2_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; } __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0; while(HAL_GPIO_ReadPin(ECHO2_GPIO_Port, ECHO2_Pin) == HIGH) { timeout++; if(timeout > 20000) return 0; } echo = __HAL_TIM_GET_COUNTER(&htim2); return echo; }
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	2300      	movs	r3, #0
 8001b74:	603b      	str	r3, [r7, #0]
 8001b76:	2300      	movs	r3, #0
 8001b78:	607b      	str	r3, [r7, #4]
 8001b7a:	e009      	b.n	8001b90 <echo2+0x24>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	dd01      	ble.n	8001b90 <echo2+0x24>
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	e023      	b.n	8001bd8 <echo2+0x6c>
 8001b90:	2110      	movs	r1, #16
 8001b92:	4813      	ldr	r0, [pc, #76]	@ (8001be0 <echo2+0x74>)
 8001b94:	f001 ff96 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0ee      	beq.n	8001b7c <echo2+0x10>
 8001b9e:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <echo2+0x78>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	e009      	b.n	8001bc0 <echo2+0x54>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	607b      	str	r3, [r7, #4]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	dd01      	ble.n	8001bc0 <echo2+0x54>
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	e00b      	b.n	8001bd8 <echo2+0x6c>
 8001bc0:	2110      	movs	r1, #16
 8001bc2:	4807      	ldr	r0, [pc, #28]	@ (8001be0 <echo2+0x74>)
 8001bc4:	f001 ff7e 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d0ee      	beq.n	8001bac <echo2+0x40>
 8001bce:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <echo2+0x78>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd4:	603b      	str	r3, [r7, #0]
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40010800 	.word	0x40010800
 8001be4:	20000110 	.word	0x20000110

08001be8 <trig3>:
void trig3(void) { HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, HIGH); delay_us(10); HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, LOW); }
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	2201      	movs	r2, #1
 8001bee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bf2:	4807      	ldr	r0, [pc, #28]	@ (8001c10 <trig3+0x28>)
 8001bf4:	f001 ff7d 	bl	8003af2 <HAL_GPIO_WritePin>
 8001bf8:	200a      	movs	r0, #10
 8001bfa:	f7ff ff37 	bl	8001a6c <delay_us>
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c04:	4802      	ldr	r0, [pc, #8]	@ (8001c10 <trig3+0x28>)
 8001c06:	f001 ff74 	bl	8003af2 <HAL_GPIO_WritePin>
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40010c00 	.word	0x40010c00

08001c14 <echo3>:
long unsigned int echo3(void) { long unsigned int echo = 0; int timeout = 0; while(HAL_GPIO_ReadPin(ECHO3_GPIO_Port, ECHO3_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; } __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0; while(HAL_GPIO_ReadPin(ECHO3_GPIO_Port, ECHO3_Pin) == HIGH) { timeout++; if(timeout > 40000) return 0; } echo = __HAL_TIM_GET_COUNTER(&htim2); return echo; }
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	603b      	str	r3, [r7, #0]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	607b      	str	r3, [r7, #4]
 8001c22:	e009      	b.n	8001c38 <echo3+0x24>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3301      	adds	r3, #1
 8001c28:	607b      	str	r3, [r7, #4]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c30:	4293      	cmp	r3, r2
 8001c32:	dd01      	ble.n	8001c38 <echo3+0x24>
 8001c34:	2300      	movs	r3, #0
 8001c36:	e025      	b.n	8001c84 <echo3+0x70>
 8001c38:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c3c:	4813      	ldr	r0, [pc, #76]	@ (8001c8c <echo3+0x78>)
 8001c3e:	f001 ff41 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d0ed      	beq.n	8001c24 <echo3+0x10>
 8001c48:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <echo3+0x7c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001c50:	2300      	movs	r3, #0
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	e009      	b.n	8001c6a <echo3+0x56>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	607b      	str	r3, [r7, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8001c62:	4293      	cmp	r3, r2
 8001c64:	dd01      	ble.n	8001c6a <echo3+0x56>
 8001c66:	2300      	movs	r3, #0
 8001c68:	e00c      	b.n	8001c84 <echo3+0x70>
 8001c6a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c6e:	4807      	ldr	r0, [pc, #28]	@ (8001c8c <echo3+0x78>)
 8001c70:	f001 ff28 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d0ed      	beq.n	8001c56 <echo3+0x42>
 8001c7a:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <echo3+0x7c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c80:	603b      	str	r3, [r7, #0]
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40010c00 	.word	0x40010c00
 8001c90:	20000110 	.word	0x20000110

08001c94 <trig4>:
void trig4(void) { HAL_GPIO_WritePin(TRIG4_GPIO_Port, TRIG4_Pin, HIGH); delay_us(10); HAL_GPIO_WritePin(TRIG4_GPIO_Port, TRIG4_Pin, LOW); }
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c9e:	4807      	ldr	r0, [pc, #28]	@ (8001cbc <trig4+0x28>)
 8001ca0:	f001 ff27 	bl	8003af2 <HAL_GPIO_WritePin>
 8001ca4:	200a      	movs	r0, #10
 8001ca6:	f7ff fee1 	bl	8001a6c <delay_us>
 8001caa:	2200      	movs	r2, #0
 8001cac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cb0:	4802      	ldr	r0, [pc, #8]	@ (8001cbc <trig4+0x28>)
 8001cb2:	f001 ff1e 	bl	8003af2 <HAL_GPIO_WritePin>
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40010c00 	.word	0x40010c00

08001cc0 <echo4>:
long unsigned int echo4(void) { long unsigned int echo = 0; int timeout = 0; while(HAL_GPIO_ReadPin(ECHO4_GPIO_Port, ECHO4_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; } __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0; while(HAL_GPIO_ReadPin(ECHO4_GPIO_Port, ECHO4_Pin) == HIGH) { timeout++; if(timeout > 40000) return 0; } echo = __HAL_TIM_GET_COUNTER(&htim2); return echo; }
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	603b      	str	r3, [r7, #0]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	e009      	b.n	8001ce4 <echo4+0x24>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	dd01      	ble.n	8001ce4 <echo4+0x24>
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e025      	b.n	8001d30 <echo4+0x70>
 8001ce4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ce8:	4813      	ldr	r0, [pc, #76]	@ (8001d38 <echo4+0x78>)
 8001cea:	f001 feeb 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0ed      	beq.n	8001cd0 <echo4+0x10>
 8001cf4:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <echo4+0x7c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	625a      	str	r2, [r3, #36]	@ 0x24
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	607b      	str	r3, [r7, #4]
 8001d00:	e009      	b.n	8001d16 <echo4+0x56>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	3301      	adds	r3, #1
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	dd01      	ble.n	8001d16 <echo4+0x56>
 8001d12:	2300      	movs	r3, #0
 8001d14:	e00c      	b.n	8001d30 <echo4+0x70>
 8001d16:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d1a:	4807      	ldr	r0, [pc, #28]	@ (8001d38 <echo4+0x78>)
 8001d1c:	f001 fed2 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d0ed      	beq.n	8001d02 <echo4+0x42>
 8001d26:	4b05      	ldr	r3, [pc, #20]	@ (8001d3c <echo4+0x7c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2c:	603b      	str	r3, [r7, #0]
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	3708      	adds	r7, #8
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40010c00 	.word	0x40010c00
 8001d3c:	20000110 	.word	0x20000110

08001d40 <main>:
/* USER CODE END 0 */

int main(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
  HAL_Init();
 8001d46:	f000 fe9b 	bl	8002a80 <HAL_Init>
  SystemClock_Config();
 8001d4a:	f000 f983 	bl	8002054 <SystemClock_Config>
  MX_GPIO_Init();
 8001d4e:	f000 fae5 	bl	800231c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001d52:	f000 fabf 	bl	80022d4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001d56:	f000 fa29 	bl	80021ac <MX_TIM2_Init>
  MX_ADC1_Init();
 8001d5a:	f000 f9c3 	bl	80020e4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001d5e:	f000 fa5f 	bl	8002220 <MX_TIM3_Init>
  MX_SPI1_Init();
 8001d62:	f000 f9f1 	bl	8002148 <MX_SPI1_Init>

  /* USER CODE BEGIN 2 */
  timer_start();
 8001d66:	f7ff fe77 	bl	8001a58 <timer_start>

  // LCD 초기화 및 초기 표정
  LCD_Init();
 8001d6a:	f7ff f8eb 	bl	8000f44 <LCD_Init>
  LCD_Clear(BLUE);
 8001d6e:	201f      	movs	r0, #31
 8001d70:	f7fe fdee 	bl	8000950 <LCD_Clear>
  Draw_Expression(EXPR_HAPPY, BLUE);
 8001d74:	211f      	movs	r1, #31
 8001d76:	2001      	movs	r0, #1
 8001d78:	f7ff f8a4 	bl	8000ec4 <Draw_Expression>

  // 부저 초기화
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8001d7c:	4ba4      	ldr	r3, [pc, #656]	@ (8002010 <main+0x2d0>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2200      	movs	r2, #0
 8001d82:	641a      	str	r2, [r3, #64]	@ 0x40
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001d84:	210c      	movs	r1, #12
 8001d86:	48a2      	ldr	r0, [pc, #648]	@ (8002010 <main+0x2d0>)
 8001d88:	f002 ffd2 	bl	8004d30 <HAL_TIM_PWM_Start>
  HAL_Delay(500);
 8001d8c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d90:	f000 fed8 	bl	8002b44 <HAL_Delay>

  is_fire = 0; is_emergency = 0;
 8001d94:	4b9f      	ldr	r3, [pc, #636]	@ (8002014 <main+0x2d4>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	701a      	strb	r2, [r3, #0]
 8001d9a:	4b9f      	ldr	r3, [pc, #636]	@ (8002018 <main+0x2d8>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	701a      	strb	r2, [r3, #0]

  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8001da0:	2201      	movs	r2, #1
 8001da2:	499e      	ldr	r1, [pc, #632]	@ (800201c <main+0x2dc>)
 8001da4:	489e      	ldr	r0, [pc, #632]	@ (8002020 <main+0x2e0>)
 8001da6:	f003 fdd8 	bl	800595a <HAL_UART_Receive_IT>
  printf("\n=== SmartGuardRover With Face LCD ===\n");
 8001daa:	489e      	ldr	r0, [pc, #632]	@ (8002024 <main+0x2e4>)
 8001dac:	f004 fc8e 	bl	80066cc <puts>
  last_cmd_time = HAL_GetTick();
 8001db0:	f000 febe 	bl	8002b30 <HAL_GetTick>
 8001db4:	4603      	mov	r3, r0
 8001db6:	4a9c      	ldr	r2, [pc, #624]	@ (8002028 <main+0x2e8>)
 8001db8:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* USER CODE BEGIN WHILE */
  uint32_t last_print_time = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	617b      	str	r3, [r7, #20]
  uint32_t last_light_check_time = 0;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]

  while (1)
  {
      Check_Tilt_State();
 8001dc2:	f7ff fc9b 	bl	80016fc <Check_Tilt_State>
      Check_Fire_State();
 8001dc6:	f7ff fcdf 	bl	8001788 <Check_Fire_State>
      Update_Face_Logic(); // ★ 얼굴 업데이트 (상태 변할 때만 그림)
 8001dca:	f7ff f913 	bl	8000ff4 <Update_Face_Logic>

      // [비상 상태 처리: 전복]
      if (is_emergency == 1)
 8001dce:	4b92      	ldr	r3, [pc, #584]	@ (8002018 <main+0x2d8>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d145      	bne.n	8001e64 <main+0x124>
      {
          ST();
 8001dd8:	f7ff fb18 	bl	800140c <ST>
          // 복구 확인 (20번 연속 정상 감지 시 해제)
          if (HAL_GPIO_ReadPin(C6_GPIO_Port, C6_Pin) == GPIO_PIN_RESET) {
 8001ddc:	2140      	movs	r1, #64	@ 0x40
 8001dde:	4893      	ldr	r0, [pc, #588]	@ (800202c <main+0x2ec>)
 8001de0:	f001 fe70 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f040 810b 	bne.w	8002002 <main+0x2c2>
              int clear_cnt = 0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
              for(int i=0; i<20; i++) {
 8001df0:	2300      	movs	r3, #0
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	e012      	b.n	8001e1c <main+0xdc>
                  HAL_Delay(100);
 8001df6:	2064      	movs	r0, #100	@ 0x64
 8001df8:	f000 fea4 	bl	8002b44 <HAL_Delay>
                  if(HAL_GPIO_ReadPin(C6_GPIO_Port, C6_Pin) == GPIO_PIN_SET) { clear_cnt = 0; break; }
 8001dfc:	2140      	movs	r1, #64	@ 0x40
 8001dfe:	488b      	ldr	r0, [pc, #556]	@ (800202c <main+0x2ec>)
 8001e00:	f001 fe60 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d102      	bne.n	8001e10 <main+0xd0>
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	e008      	b.n	8001e22 <main+0xe2>
                  clear_cnt++;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	3301      	adds	r3, #1
 8001e14:	60fb      	str	r3, [r7, #12]
              for(int i=0; i<20; i++) {
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	60bb      	str	r3, [r7, #8]
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	2b13      	cmp	r3, #19
 8001e20:	dde9      	ble.n	8001df6 <main+0xb6>
              }
              if(clear_cnt >= 20) {
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2b13      	cmp	r3, #19
 8001e26:	f340 80ec 	ble.w	8002002 <main+0x2c2>
                  is_emergency = 0; is_avoiding = 0;
 8001e2a:	4b7b      	ldr	r3, [pc, #492]	@ (8002018 <main+0x2d8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	701a      	strb	r2, [r3, #0]
 8001e30:	4b7f      	ldr	r3, [pc, #508]	@ (8002030 <main+0x2f0>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	701a      	strb	r2, [r3, #0]
                  last_cmd_time = HAL_GetTick();
 8001e36:	f000 fe7b 	bl	8002b30 <HAL_GetTick>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	4a7a      	ldr	r2, [pc, #488]	@ (8002028 <main+0x2e8>)
 8001e3e:	6013      	str	r3, [r2, #0]
                  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8001e40:	4b73      	ldr	r3, [pc, #460]	@ (8002010 <main+0x2d0>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2200      	movs	r2, #0
 8001e46:	641a      	str	r2, [r3, #64]	@ 0x40
                  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 0);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2104      	movs	r1, #4
 8001e4c:	4877      	ldr	r0, [pc, #476]	@ (800202c <main+0x2ec>)
 8001e4e:	f001 fe50 	bl	8003af2 <HAL_GPIO_WritePin>
                  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2108      	movs	r1, #8
 8001e56:	4875      	ldr	r0, [pc, #468]	@ (800202c <main+0x2ec>)
 8001e58:	f001 fe4b 	bl	8003af2 <HAL_GPIO_WritePin>
                  printf("Tilt Recovered.\r\n");
 8001e5c:	4875      	ldr	r0, [pc, #468]	@ (8002034 <main+0x2f4>)
 8001e5e:	f004 fc35 	bl	80066cc <puts>
                  continue;
 8001e62:	e0d3      	b.n	800200c <main+0x2cc>
          }
          continue;
      }

      // [비상 상태 처리: 화재]
      if (is_fire == 1)
 8001e64:	4b6b      	ldr	r3, [pc, #428]	@ (8002014 <main+0x2d4>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d145      	bne.n	8001efa <main+0x1ba>
      {
          ST();
 8001e6e:	f7ff facd 	bl	800140c <ST>
          // 복구 확인 (Active High이므로 RESET이면 불 꺼짐)
          if (HAL_GPIO_ReadPin(FLAME_GPIO_Port, FLAME_Pin) == GPIO_PIN_RESET) {
 8001e72:	2102      	movs	r1, #2
 8001e74:	486d      	ldr	r0, [pc, #436]	@ (800202c <main+0x2ec>)
 8001e76:	f001 fe25 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f040 80c2 	bne.w	8002006 <main+0x2c6>
              int clear_cnt = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	607b      	str	r3, [r7, #4]
              for(int i=0; i<20; i++) {
 8001e86:	2300      	movs	r3, #0
 8001e88:	603b      	str	r3, [r7, #0]
 8001e8a:	e012      	b.n	8001eb2 <main+0x172>
                  HAL_Delay(100);
 8001e8c:	2064      	movs	r0, #100	@ 0x64
 8001e8e:	f000 fe59 	bl	8002b44 <HAL_Delay>
                  if(HAL_GPIO_ReadPin(FLAME_GPIO_Port, FLAME_Pin) == GPIO_PIN_SET) { clear_cnt = 0; break; }
 8001e92:	2102      	movs	r1, #2
 8001e94:	4865      	ldr	r0, [pc, #404]	@ (800202c <main+0x2ec>)
 8001e96:	f001 fe15 	bl	8003ac4 <HAL_GPIO_ReadPin>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d102      	bne.n	8001ea6 <main+0x166>
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	607b      	str	r3, [r7, #4]
 8001ea4:	e008      	b.n	8001eb8 <main+0x178>
                  clear_cnt++;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	607b      	str	r3, [r7, #4]
              for(int i=0; i<20; i++) {
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	603b      	str	r3, [r7, #0]
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	2b13      	cmp	r3, #19
 8001eb6:	dde9      	ble.n	8001e8c <main+0x14c>
              }
              if(clear_cnt >= 20) {
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b13      	cmp	r3, #19
 8001ebc:	f340 80a3 	ble.w	8002006 <main+0x2c6>
                  is_fire = 0;
 8001ec0:	4b54      	ldr	r3, [pc, #336]	@ (8002014 <main+0x2d4>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	701a      	strb	r2, [r3, #0]
                  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8001ec6:	4b52      	ldr	r3, [pc, #328]	@ (8002010 <main+0x2d0>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	641a      	str	r2, [r3, #64]	@ 0x40
                  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 0);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	2104      	movs	r1, #4
 8001ed2:	4856      	ldr	r0, [pc, #344]	@ (800202c <main+0x2ec>)
 8001ed4:	f001 fe0d 	bl	8003af2 <HAL_GPIO_WritePin>
                  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 0);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2108      	movs	r1, #8
 8001edc:	4853      	ldr	r0, [pc, #332]	@ (800202c <main+0x2ec>)
 8001ede:	f001 fe08 	bl	8003af2 <HAL_GPIO_WritePin>
                  is_avoiding = 0; last_cmd_time = HAL_GetTick();
 8001ee2:	4b53      	ldr	r3, [pc, #332]	@ (8002030 <main+0x2f0>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	701a      	strb	r2, [r3, #0]
 8001ee8:	f000 fe22 	bl	8002b30 <HAL_GetTick>
 8001eec:	4603      	mov	r3, r0
 8001eee:	4a4e      	ldr	r2, [pc, #312]	@ (8002028 <main+0x2e8>)
 8001ef0:	6013      	str	r3, [r2, #0]
                  printf("Fire Cleared.\r\n");
 8001ef2:	4851      	ldr	r0, [pc, #324]	@ (8002038 <main+0x2f8>)
 8001ef4:	f004 fbea 	bl	80066cc <puts>
                  continue;
 8001ef8:	e088      	b.n	800200c <main+0x2cc>
              }
          }
          continue;
      }

      if (HAL_GetTick() - last_light_check_time > 500) { Check_Light(); last_light_check_time = HAL_GetTick(); }
 8001efa:	f000 fe19 	bl	8002b30 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f08:	d904      	bls.n	8001f14 <main+0x1d4>
 8001f0a:	f000 faeb 	bl	80024e4 <Check_Light>
 8001f0e:	f000 fe0f 	bl	8002b30 <HAL_GetTick>
 8001f12:	6138      	str	r0, [r7, #16]
      if (is_avoiding == 1) continue;
 8001f14:	4b46      	ldr	r3, [pc, #280]	@ (8002030 <main+0x2f0>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d075      	beq.n	800200a <main+0x2ca>
      if (HAL_GetTick() - last_cmd_time > AUTO_STOP_DELAY) ST();
 8001f1e:	f000 fe07 	bl	8002b30 <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	4b40      	ldr	r3, [pc, #256]	@ (8002028 <main+0x2e8>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2bc8      	cmp	r3, #200	@ 0xc8
 8001f2c:	d901      	bls.n	8001f32 <main+0x1f2>
 8001f2e:	f7ff fa6d 	bl	800140c <ST>

      trig1(); echo_time1 = echo1(); dist1 = (echo_time1 > 0 && echo_time1 < 23000) ? (int)(17 * echo_time1 / 100) : 999; delay_us(5000);
 8001f32:	f7ff fdb3 	bl	8001a9c <trig1>
 8001f36:	f7ff fdc5 	bl	8001ac4 <echo1>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	4a3f      	ldr	r2, [pc, #252]	@ (800203c <main+0x2fc>)
 8001f3e:	6013      	str	r3, [r2, #0]
 8001f40:	4b3e      	ldr	r3, [pc, #248]	@ (800203c <main+0x2fc>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d00f      	beq.n	8001f68 <main+0x228>
 8001f48:	4b3c      	ldr	r3, [pc, #240]	@ (800203c <main+0x2fc>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d809      	bhi.n	8001f68 <main+0x228>
 8001f54:	4b39      	ldr	r3, [pc, #228]	@ (800203c <main+0x2fc>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	011b      	lsls	r3, r3, #4
 8001f5c:	4413      	add	r3, r2
 8001f5e:	4a38      	ldr	r2, [pc, #224]	@ (8002040 <main+0x300>)
 8001f60:	fba2 2303 	umull	r2, r3, r2, r3
 8001f64:	095b      	lsrs	r3, r3, #5
 8001f66:	e001      	b.n	8001f6c <main+0x22c>
 8001f68:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001f6c:	4a35      	ldr	r2, [pc, #212]	@ (8002044 <main+0x304>)
 8001f6e:	6013      	str	r3, [r2, #0]
 8001f70:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001f74:	f7ff fd7a 	bl	8001a6c <delay_us>
      trig2(); echo_time2 = echo2(); dist2 = (echo_time2 > 0 && echo_time2 < 23000) ? (int)(17 * echo_time2 / 100) : 999;
 8001f78:	f7ff fde2 	bl	8001b40 <trig2>
 8001f7c:	f7ff fdf6 	bl	8001b6c <echo2>
 8001f80:	4603      	mov	r3, r0
 8001f82:	4a31      	ldr	r2, [pc, #196]	@ (8002048 <main+0x308>)
 8001f84:	6013      	str	r3, [r2, #0]
 8001f86:	4b30      	ldr	r3, [pc, #192]	@ (8002048 <main+0x308>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00f      	beq.n	8001fae <main+0x26e>
 8001f8e:	4b2e      	ldr	r3, [pc, #184]	@ (8002048 <main+0x308>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d809      	bhi.n	8001fae <main+0x26e>
 8001f9a:	4b2b      	ldr	r3, [pc, #172]	@ (8002048 <main+0x308>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	011b      	lsls	r3, r3, #4
 8001fa2:	4413      	add	r3, r2
 8001fa4:	4a26      	ldr	r2, [pc, #152]	@ (8002040 <main+0x300>)
 8001fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8001faa:	095b      	lsrs	r3, r3, #5
 8001fac:	e001      	b.n	8001fb2 <main+0x272>
 8001fae:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001fb2:	4a26      	ldr	r2, [pc, #152]	@ (800204c <main+0x30c>)
 8001fb4:	6013      	str	r3, [r2, #0]

      if ((dist1 < 150 && dist1 > 0) || (dist2 < 150 && dist2 > 0)) Avoid_Obstacle_Routine();
 8001fb6:	4b23      	ldr	r3, [pc, #140]	@ (8002044 <main+0x304>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2b95      	cmp	r3, #149	@ 0x95
 8001fbc:	dc03      	bgt.n	8001fc6 <main+0x286>
 8001fbe:	4b21      	ldr	r3, [pc, #132]	@ (8002044 <main+0x304>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	dc07      	bgt.n	8001fd6 <main+0x296>
 8001fc6:	4b21      	ldr	r3, [pc, #132]	@ (800204c <main+0x30c>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b95      	cmp	r3, #149	@ 0x95
 8001fcc:	dc05      	bgt.n	8001fda <main+0x29a>
 8001fce:	4b1f      	ldr	r3, [pc, #124]	@ (800204c <main+0x30c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	dd01      	ble.n	8001fda <main+0x29a>
 8001fd6:	f7ff fc07 	bl	80017e8 <Avoid_Obstacle_Routine>
      if (HAL_GetTick() - last_print_time > 200) { printf("D: %d, %d\r\n", dist1, dist2); last_print_time = HAL_GetTick(); }
 8001fda:	f000 fda9 	bl	8002b30 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2bc8      	cmp	r3, #200	@ 0xc8
 8001fe6:	f67f aeec 	bls.w	8001dc2 <main+0x82>
 8001fea:	4b16      	ldr	r3, [pc, #88]	@ (8002044 <main+0x304>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a17      	ldr	r2, [pc, #92]	@ (800204c <main+0x30c>)
 8001ff0:	6812      	ldr	r2, [r2, #0]
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4816      	ldr	r0, [pc, #88]	@ (8002050 <main+0x310>)
 8001ff6:	f004 fb01 	bl	80065fc <iprintf>
 8001ffa:	f000 fd99 	bl	8002b30 <HAL_GetTick>
 8001ffe:	6178      	str	r0, [r7, #20]
 8002000:	e6df      	b.n	8001dc2 <main+0x82>
          continue;
 8002002:	bf00      	nop
 8002004:	e6dd      	b.n	8001dc2 <main+0x82>
          continue;
 8002006:	bf00      	nop
 8002008:	e6db      	b.n	8001dc2 <main+0x82>
      if (is_avoiding == 1) continue;
 800200a:	bf00      	nop
      Check_Tilt_State();
 800200c:	e6d9      	b.n	8001dc2 <main+0x82>
 800200e:	bf00      	nop
 8002010:	20000158 	.word	0x20000158
 8002014:	20000212 	.word	0x20000212
 8002018:	20000211 	.word	0x20000211
 800201c:	200001e8 	.word	0x200001e8
 8002020:	200001a0 	.word	0x200001a0
 8002024:	0800740c 	.word	0x0800740c
 8002028:	2000020c 	.word	0x2000020c
 800202c:	40011000 	.word	0x40011000
 8002030:	20000210 	.word	0x20000210
 8002034:	08007434 	.word	0x08007434
 8002038:	08007448 	.word	0x08007448
 800203c:	200001ec 	.word	0x200001ec
 8002040:	51eb851f 	.word	0x51eb851f
 8002044:	200001fc 	.word	0x200001fc
 8002048:	200001f0 	.word	0x200001f0
 800204c:	20000200 	.word	0x20000200
 8002050:	08007458 	.word	0x08007458

08002054 <SystemClock_Config>:
  }
}

void SystemClock_Config(void) { RCC_OscInitTypeDef R = {0}; RCC_ClkInitTypeDef C = {0}; RCC_PeriphCLKInitTypeDef P = {0}; R.OscillatorType = RCC_OSCILLATORTYPE_HSI; R.HSIState = RCC_HSI_ON; R.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT; R.PLL.PLLState = RCC_PLL_ON; R.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2; R.PLL.PLLMUL = RCC_PLL_MUL16; HAL_RCC_OscConfig(&R); C.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2; C.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; C.AHBCLKDivider = RCC_SYSCLK_DIV1; C.APB1CLKDivider = RCC_HCLK_DIV2; C.APB2CLKDivider = RCC_HCLK_DIV1; HAL_RCC_ClockConfig(&C, FLASH_LATENCY_2); P.PeriphClockSelection = RCC_PERIPHCLK_ADC; P.AdcClockSelection = RCC_ADCPCLK2_DIV6; HAL_RCCEx_PeriphCLKConfig(&P); }
 8002054:	b580      	push	{r7, lr}
 8002056:	b094      	sub	sp, #80	@ 0x50
 8002058:	af00      	add	r7, sp, #0
 800205a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800205e:	2228      	movs	r2, #40	@ 0x28
 8002060:	2100      	movs	r1, #0
 8002062:	4618      	mov	r0, r3
 8002064:	f004 fc12 	bl	800688c <memset>
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
 8002078:	1d3b      	adds	r3, r7, #4
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	605a      	str	r2, [r3, #4]
 8002080:	609a      	str	r2, [r3, #8]
 8002082:	60da      	str	r2, [r3, #12]
 8002084:	2302      	movs	r3, #2
 8002086:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002088:	2301      	movs	r3, #1
 800208a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800208c:	2310      	movs	r3, #16
 800208e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002090:	2302      	movs	r3, #2
 8002092:	647b      	str	r3, [r7, #68]	@ 0x44
 8002094:	2300      	movs	r3, #0
 8002096:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002098:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800209c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800209e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020a2:	4618      	mov	r0, r3
 80020a4:	f001 fd56 	bl	8003b54 <HAL_RCC_OscConfig>
 80020a8:	230f      	movs	r3, #15
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	2302      	movs	r3, #2
 80020ae:	61bb      	str	r3, [r7, #24]
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
 80020b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020b8:	623b      	str	r3, [r7, #32]
 80020ba:	2300      	movs	r3, #0
 80020bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80020be:	f107 0314 	add.w	r3, r7, #20
 80020c2:	2102      	movs	r1, #2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f001 ffc7 	bl	8004058 <HAL_RCC_ClockConfig>
 80020ca:	2302      	movs	r3, #2
 80020cc:	607b      	str	r3, [r7, #4]
 80020ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	1d3b      	adds	r3, r7, #4
 80020d6:	4618      	mov	r0, r3
 80020d8:	f002 f94c 	bl	8004374 <HAL_RCCEx_PeriphCLKConfig>
 80020dc:	bf00      	nop
 80020de:	3750      	adds	r7, #80	@ 0x50
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <MX_ADC1_Init>:
static void MX_ADC1_Init(void) { ADC_ChannelConfTypeDef s = {0}; hadc1.Instance = ADC1; hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE; hadc1.Init.ContinuousConvMode = DISABLE; hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START; hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT; hadc1.Init.NbrOfConversion = 1; HAL_ADC_Init(&hadc1); s.Channel = ADC_CHANNEL_10; s.Rank = ADC_REGULAR_RANK_1; s.SamplingTime = ADC_SAMPLETIME_1CYCLE_5; HAL_ADC_ConfigChannel(&hadc1, &s); }
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	1d3b      	adds	r3, r7, #4
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	4b12      	ldr	r3, [pc, #72]	@ (8002140 <MX_ADC1_Init+0x5c>)
 80020f6:	4a13      	ldr	r2, [pc, #76]	@ (8002144 <MX_ADC1_Init+0x60>)
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <MX_ADC1_Init+0x5c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	4b0f      	ldr	r3, [pc, #60]	@ (8002140 <MX_ADC1_Init+0x5c>)
 8002102:	2200      	movs	r2, #0
 8002104:	731a      	strb	r2, [r3, #12]
 8002106:	4b0e      	ldr	r3, [pc, #56]	@ (8002140 <MX_ADC1_Init+0x5c>)
 8002108:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800210c:	61da      	str	r2, [r3, #28]
 800210e:	4b0c      	ldr	r3, [pc, #48]	@ (8002140 <MX_ADC1_Init+0x5c>)
 8002110:	2200      	movs	r2, #0
 8002112:	605a      	str	r2, [r3, #4]
 8002114:	4b0a      	ldr	r3, [pc, #40]	@ (8002140 <MX_ADC1_Init+0x5c>)
 8002116:	2201      	movs	r2, #1
 8002118:	611a      	str	r2, [r3, #16]
 800211a:	4809      	ldr	r0, [pc, #36]	@ (8002140 <MX_ADC1_Init+0x5c>)
 800211c:	f000 fd36 	bl	8002b8c <HAL_ADC_Init>
 8002120:	230a      	movs	r3, #10
 8002122:	607b      	str	r3, [r7, #4]
 8002124:	2301      	movs	r3, #1
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	2300      	movs	r3, #0
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	1d3b      	adds	r3, r7, #4
 800212e:	4619      	mov	r1, r3
 8002130:	4803      	ldr	r0, [pc, #12]	@ (8002140 <MX_ADC1_Init+0x5c>)
 8002132:	f000 ffef 	bl	8003114 <HAL_ADC_ConfigChannel>
 8002136:	bf00      	nop
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000088 	.word	0x20000088
 8002144:	40012400 	.word	0x40012400

08002148 <MX_SPI1_Init>:
static void MX_SPI1_Init(void) {
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
    hspi1.Instance = SPI1;
 800214c:	4b15      	ldr	r3, [pc, #84]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 800214e:	4a16      	ldr	r2, [pc, #88]	@ (80021a8 <MX_SPI1_Init+0x60>)
 8002150:	601a      	str	r2, [r3, #0]
    // ★ 수정: PA6(MISO)를 DC핀으로 쓰기 위해 단방향(1Line) TX Only로 설정
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8002152:	4b14      	ldr	r3, [pc, #80]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 8002154:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002158:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_1LINE; // 2LINES -> 1LINE
 800215a:	4b12      	ldr	r3, [pc, #72]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 800215c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002160:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002162:	4b10      	ldr	r3, [pc, #64]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 8002164:	2200      	movs	r2, #0
 8002166:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002168:	4b0e      	ldr	r3, [pc, #56]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 800216a:	2200      	movs	r2, #0
 800216c:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800216e:	4b0d      	ldr	r3, [pc, #52]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 8002170:	2200      	movs	r2, #0
 8002172:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8002174:	4b0b      	ldr	r3, [pc, #44]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 8002176:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800217a:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4; // 16MHz (64MHz/4) or 18MHz
 800217c:	4b09      	ldr	r3, [pc, #36]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 800217e:	2208      	movs	r2, #8
 8002180:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002182:	4b08      	ldr	r3, [pc, #32]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 8002184:	2200      	movs	r2, #0
 8002186:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002188:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 800218a:	2200      	movs	r2, #0
 800218c:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800218e:	4b05      	ldr	r3, [pc, #20]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 8002190:	2200      	movs	r2, #0
 8002192:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi1.Init.CRCPolynomial = 10;
 8002194:	4b03      	ldr	r3, [pc, #12]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 8002196:	220a      	movs	r2, #10
 8002198:	62da      	str	r2, [r3, #44]	@ 0x2c
    HAL_SPI_Init(&hspi1);
 800219a:	4802      	ldr	r0, [pc, #8]	@ (80021a4 <MX_SPI1_Init+0x5c>)
 800219c:	f002 fa56 	bl	800464c <HAL_SPI_Init>
}
 80021a0:	bf00      	nop
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	200000b8 	.word	0x200000b8
 80021a8:	40013000 	.word	0x40013000

080021ac <MX_TIM2_Init>:
static void MX_TIM2_Init(void) { TIM_ClockConfigTypeDef s = {0}; TIM_MasterConfigTypeDef m = {0}; htim2.Instance = TIM2; htim2.Init.Prescaler = 63; htim2.Init.CounterMode = TIM_COUNTERMODE_UP; htim2.Init.Period = 65535; htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE; HAL_TIM_Base_Init(&htim2); s.ClockSource = TIM_CLOCKSOURCE_INTERNAL; HAL_TIM_ConfigClockSource(&htim2, &s); m.MasterOutputTrigger = TIM_TRGO_RESET; m.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE; HAL_TIMEx_MasterConfigSynchronization(&htim2, &m); }
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	f107 0308 	add.w	r3, r7, #8
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	609a      	str	r2, [r3, #8]
 80021be:	60da      	str	r2, [r3, #12]
 80021c0:	463b      	mov	r3, r7
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	4b14      	ldr	r3, [pc, #80]	@ (800221c <MX_TIM2_Init+0x70>)
 80021ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	4b12      	ldr	r3, [pc, #72]	@ (800221c <MX_TIM2_Init+0x70>)
 80021d2:	223f      	movs	r2, #63	@ 0x3f
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	4b11      	ldr	r3, [pc, #68]	@ (800221c <MX_TIM2_Init+0x70>)
 80021d8:	2200      	movs	r2, #0
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	4b0f      	ldr	r3, [pc, #60]	@ (800221c <MX_TIM2_Init+0x70>)
 80021de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021e2:	60da      	str	r2, [r3, #12]
 80021e4:	4b0d      	ldr	r3, [pc, #52]	@ (800221c <MX_TIM2_Init+0x70>)
 80021e6:	2280      	movs	r2, #128	@ 0x80
 80021e8:	619a      	str	r2, [r3, #24]
 80021ea:	480c      	ldr	r0, [pc, #48]	@ (800221c <MX_TIM2_Init+0x70>)
 80021ec:	f002 fcaf 	bl	8004b4e <HAL_TIM_Base_Init>
 80021f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	f107 0308 	add.w	r3, r7, #8
 80021fa:	4619      	mov	r1, r3
 80021fc:	4807      	ldr	r0, [pc, #28]	@ (800221c <MX_TIM2_Init+0x70>)
 80021fe:	f002 fefb 	bl	8004ff8 <HAL_TIM_ConfigClockSource>
 8002202:	2300      	movs	r3, #0
 8002204:	603b      	str	r3, [r7, #0]
 8002206:	2300      	movs	r3, #0
 8002208:	607b      	str	r3, [r7, #4]
 800220a:	463b      	mov	r3, r7
 800220c:	4619      	mov	r1, r3
 800220e:	4803      	ldr	r0, [pc, #12]	@ (800221c <MX_TIM2_Init+0x70>)
 8002210:	f003 fa6a 	bl	80056e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002214:	bf00      	nop
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000110 	.word	0x20000110

08002220 <MX_TIM3_Init>:
static void MX_TIM3_Init(void) { TIM_ClockConfigTypeDef s = {0}; TIM_MasterConfigTypeDef m = {0}; TIM_OC_InitTypeDef c = {0}; htim3.Instance = TIM3; htim3.Init.Prescaler = 63; htim3.Init.CounterMode = TIM_COUNTERMODE_UP; htim3.Init.Period = 999; htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE; HAL_TIM_Base_Init(&htim3); HAL_TIM_PWM_Init(&htim3); s.ClockSource = TIM_CLOCKSOURCE_INTERNAL; HAL_TIM_ConfigClockSource(&htim3, &s); m.MasterOutputTrigger = TIM_TRGO_RESET; m.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE; HAL_TIMEx_MasterConfigSynchronization(&htim3, &m); c.OCMode = TIM_OCMODE_PWM1; c.Pulse = 0; c.OCPolarity = TIM_OCPOLARITY_HIGH; c.OCFastMode = TIM_OCFAST_DISABLE; HAL_TIM_PWM_ConfigChannel(&htim3, &c, TIM_CHANNEL_4); HAL_TIM_MspPostInit(&htim3); }
 8002220:	b580      	push	{r7, lr}
 8002222:	b08e      	sub	sp, #56	@ 0x38
 8002224:	af00      	add	r7, sp, #0
 8002226:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]
 8002230:	609a      	str	r2, [r3, #8]
 8002232:	60da      	str	r2, [r3, #12]
 8002234:	f107 0320 	add.w	r3, r7, #32
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	605a      	str	r2, [r3, #4]
 800223e:	1d3b      	adds	r3, r7, #4
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	60da      	str	r2, [r3, #12]
 800224a:	611a      	str	r2, [r3, #16]
 800224c:	615a      	str	r2, [r3, #20]
 800224e:	619a      	str	r2, [r3, #24]
 8002250:	4b1e      	ldr	r3, [pc, #120]	@ (80022cc <MX_TIM3_Init+0xac>)
 8002252:	4a1f      	ldr	r2, [pc, #124]	@ (80022d0 <MX_TIM3_Init+0xb0>)
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	4b1d      	ldr	r3, [pc, #116]	@ (80022cc <MX_TIM3_Init+0xac>)
 8002258:	223f      	movs	r2, #63	@ 0x3f
 800225a:	605a      	str	r2, [r3, #4]
 800225c:	4b1b      	ldr	r3, [pc, #108]	@ (80022cc <MX_TIM3_Init+0xac>)
 800225e:	2200      	movs	r2, #0
 8002260:	609a      	str	r2, [r3, #8]
 8002262:	4b1a      	ldr	r3, [pc, #104]	@ (80022cc <MX_TIM3_Init+0xac>)
 8002264:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002268:	60da      	str	r2, [r3, #12]
 800226a:	4b18      	ldr	r3, [pc, #96]	@ (80022cc <MX_TIM3_Init+0xac>)
 800226c:	2200      	movs	r2, #0
 800226e:	619a      	str	r2, [r3, #24]
 8002270:	4816      	ldr	r0, [pc, #88]	@ (80022cc <MX_TIM3_Init+0xac>)
 8002272:	f002 fc6c 	bl	8004b4e <HAL_TIM_Base_Init>
 8002276:	4815      	ldr	r0, [pc, #84]	@ (80022cc <MX_TIM3_Init+0xac>)
 8002278:	f002 fd02 	bl	8004c80 <HAL_TIM_PWM_Init>
 800227c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002280:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002282:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002286:	4619      	mov	r1, r3
 8002288:	4810      	ldr	r0, [pc, #64]	@ (80022cc <MX_TIM3_Init+0xac>)
 800228a:	f002 feb5 	bl	8004ff8 <HAL_TIM_ConfigClockSource>
 800228e:	2300      	movs	r3, #0
 8002290:	623b      	str	r3, [r7, #32]
 8002292:	2300      	movs	r3, #0
 8002294:	627b      	str	r3, [r7, #36]	@ 0x24
 8002296:	f107 0320 	add.w	r3, r7, #32
 800229a:	4619      	mov	r1, r3
 800229c:	480b      	ldr	r0, [pc, #44]	@ (80022cc <MX_TIM3_Init+0xac>)
 800229e:	f003 fa23 	bl	80056e8 <HAL_TIMEx_MasterConfigSynchronization>
 80022a2:	2360      	movs	r3, #96	@ 0x60
 80022a4:	607b      	str	r3, [r7, #4]
 80022a6:	2300      	movs	r3, #0
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	2300      	movs	r3, #0
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
 80022b2:	1d3b      	adds	r3, r7, #4
 80022b4:	220c      	movs	r2, #12
 80022b6:	4619      	mov	r1, r3
 80022b8:	4804      	ldr	r0, [pc, #16]	@ (80022cc <MX_TIM3_Init+0xac>)
 80022ba:	f002 fddb 	bl	8004e74 <HAL_TIM_PWM_ConfigChannel>
 80022be:	4803      	ldr	r0, [pc, #12]	@ (80022cc <MX_TIM3_Init+0xac>)
 80022c0:	f000 fa54 	bl	800276c <HAL_TIM_MspPostInit>
 80022c4:	bf00      	nop
 80022c6:	3738      	adds	r7, #56	@ 0x38
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000158 	.word	0x20000158
 80022d0:	40000400 	.word	0x40000400

080022d4 <MX_USART2_UART_Init>:
static void MX_USART2_UART_Init(void) { huart2.Instance = USART2; huart2.Init.BaudRate = 115200; huart2.Init.WordLength = UART_WORDLENGTH_8B; huart2.Init.StopBits = UART_STOPBITS_1; huart2.Init.Parity = UART_PARITY_NONE; huart2.Init.Mode = UART_MODE_TX_RX; huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE; huart2.Init.OverSampling = UART_OVERSAMPLING_16; HAL_UART_Init(&huart2); }
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002314 <MX_USART2_UART_Init+0x40>)
 80022da:	4a0f      	ldr	r2, [pc, #60]	@ (8002318 <MX_USART2_UART_Init+0x44>)
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	4b0d      	ldr	r3, [pc, #52]	@ (8002314 <MX_USART2_UART_Init+0x40>)
 80022e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <MX_USART2_UART_Init+0x40>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	4b09      	ldr	r3, [pc, #36]	@ (8002314 <MX_USART2_UART_Init+0x40>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <MX_USART2_UART_Init+0x40>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	611a      	str	r2, [r3, #16]
 80022f8:	4b06      	ldr	r3, [pc, #24]	@ (8002314 <MX_USART2_UART_Init+0x40>)
 80022fa:	220c      	movs	r2, #12
 80022fc:	615a      	str	r2, [r3, #20]
 80022fe:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <MX_USART2_UART_Init+0x40>)
 8002300:	2200      	movs	r2, #0
 8002302:	619a      	str	r2, [r3, #24]
 8002304:	4b03      	ldr	r3, [pc, #12]	@ (8002314 <MX_USART2_UART_Init+0x40>)
 8002306:	2200      	movs	r2, #0
 8002308:	61da      	str	r2, [r3, #28]
 800230a:	4802      	ldr	r0, [pc, #8]	@ (8002314 <MX_USART2_UART_Init+0x40>)
 800230c:	f003 fa4a 	bl	80057a4 <HAL_UART_Init>
 8002310:	bf00      	nop
 8002312:	bd80      	pop	{r7, pc}
 8002314:	200001a0 	.word	0x200001a0
 8002318:	40004400 	.word	0x40004400

0800231c <MX_GPIO_Init>:
static void MX_GPIO_Init(void) { GPIO_InitTypeDef g = {0}; __HAL_RCC_GPIOC_CLK_ENABLE(); __HAL_RCC_GPIOD_CLK_ENABLE(); __HAL_RCC_GPIOA_CLK_ENABLE(); __HAL_RCC_GPIOB_CLK_ENABLE(); HAL_GPIO_WritePin(GPIOC, LED_LEFT_Pin|LED_RIGHT_Pin|TRIG1_Pin, 0); HAL_GPIO_WritePin(GPIOA, TRIG2_Pin|LBF_Pin|LFB_Pin|LCD_RES_Pin|LCD_DC_Pin, 0); HAL_GPIO_WritePin(GPIOB, LBB_Pin|TRIG3_Pin|TRIG4_Pin|LFF_Pin|RBF_Pin|RBB_Pin|RFF_Pin|RFB_Pin|LCD_CS_Pin, 0); g.Pin = B1_Pin; g.Mode = GPIO_MODE_IT_RISING; g.Pull = GPIO_NOPULL; HAL_GPIO_Init(B1_GPIO_Port, &g); g.Pin = FLAME_Pin; g.Mode = GPIO_MODE_INPUT; g.Pull = GPIO_PULLDOWN; HAL_GPIO_Init(FLAME_GPIO_Port, &g); g.Pin = C6_Pin; g.Mode = GPIO_MODE_INPUT; g.Pull = GPIO_PULLDOWN; HAL_GPIO_Init(C6_GPIO_Port, &g); g.Pin = ECHO2_Pin; g.Mode = GPIO_MODE_INPUT; HAL_GPIO_Init(ECHO2_GPIO_Port, &g);
 800231c:	b580      	push	{r7, lr}
 800231e:	b088      	sub	sp, #32
 8002320:	af00      	add	r7, sp, #0
 8002322:	f107 0310 	add.w	r3, r7, #16
 8002326:	2200      	movs	r2, #0
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	605a      	str	r2, [r3, #4]
 800232c:	609a      	str	r2, [r3, #8]
 800232e:	60da      	str	r2, [r3, #12]
 8002330:	4b67      	ldr	r3, [pc, #412]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	4a66      	ldr	r2, [pc, #408]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 8002336:	f043 0310 	orr.w	r3, r3, #16
 800233a:	6193      	str	r3, [r2, #24]
 800233c:	4b64      	ldr	r3, [pc, #400]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	f003 0310 	and.w	r3, r3, #16
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	4b61      	ldr	r3, [pc, #388]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	4a60      	ldr	r2, [pc, #384]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 800234e:	f043 0320 	orr.w	r3, r3, #32
 8002352:	6193      	str	r3, [r2, #24]
 8002354:	4b5e      	ldr	r3, [pc, #376]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 8002356:	699b      	ldr	r3, [r3, #24]
 8002358:	f003 0320 	and.w	r3, r3, #32
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	4b5b      	ldr	r3, [pc, #364]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	4a5a      	ldr	r2, [pc, #360]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 8002366:	f043 0304 	orr.w	r3, r3, #4
 800236a:	6193      	str	r3, [r2, #24]
 800236c:	4b58      	ldr	r3, [pc, #352]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4b55      	ldr	r3, [pc, #340]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	4a54      	ldr	r2, [pc, #336]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 800237e:	f043 0308 	orr.w	r3, r3, #8
 8002382:	6193      	str	r3, [r2, #24]
 8002384:	4b52      	ldr	r3, [pc, #328]	@ (80024d0 <MX_GPIO_Init+0x1b4>)
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	603b      	str	r3, [r7, #0]
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	2200      	movs	r2, #0
 8002392:	218c      	movs	r1, #140	@ 0x8c
 8002394:	484f      	ldr	r0, [pc, #316]	@ (80024d4 <MX_GPIO_Init+0x1b8>)
 8002396:	f001 fbac 	bl	8003af2 <HAL_GPIO_WritePin>
 800239a:	2200      	movs	r2, #0
 800239c:	f240 7142 	movw	r1, #1858	@ 0x742
 80023a0:	484d      	ldr	r0, [pc, #308]	@ (80024d8 <MX_GPIO_Init+0x1bc>)
 80023a2:	f001 fba6 	bl	8003af2 <HAL_GPIO_WritePin>
 80023a6:	2200      	movs	r2, #0
 80023a8:	f24a 7178 	movw	r1, #42872	@ 0xa778
 80023ac:	484b      	ldr	r0, [pc, #300]	@ (80024dc <MX_GPIO_Init+0x1c0>)
 80023ae:	f001 fba0 	bl	8003af2 <HAL_GPIO_WritePin>
 80023b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023b6:	613b      	str	r3, [r7, #16]
 80023b8:	4b49      	ldr	r3, [pc, #292]	@ (80024e0 <MX_GPIO_Init+0x1c4>)
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	2300      	movs	r3, #0
 80023be:	61bb      	str	r3, [r7, #24]
 80023c0:	f107 0310 	add.w	r3, r7, #16
 80023c4:	4619      	mov	r1, r3
 80023c6:	4843      	ldr	r0, [pc, #268]	@ (80024d4 <MX_GPIO_Init+0x1b8>)
 80023c8:	f001 f9f8 	bl	80037bc <HAL_GPIO_Init>
 80023cc:	2302      	movs	r3, #2
 80023ce:	613b      	str	r3, [r7, #16]
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	2302      	movs	r3, #2
 80023d6:	61bb      	str	r3, [r7, #24]
 80023d8:	f107 0310 	add.w	r3, r7, #16
 80023dc:	4619      	mov	r1, r3
 80023de:	483d      	ldr	r0, [pc, #244]	@ (80024d4 <MX_GPIO_Init+0x1b8>)
 80023e0:	f001 f9ec 	bl	80037bc <HAL_GPIO_Init>
 80023e4:	2340      	movs	r3, #64	@ 0x40
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]
 80023ec:	2302      	movs	r3, #2
 80023ee:	61bb      	str	r3, [r7, #24]
 80023f0:	f107 0310 	add.w	r3, r7, #16
 80023f4:	4619      	mov	r1, r3
 80023f6:	4837      	ldr	r0, [pc, #220]	@ (80024d4 <MX_GPIO_Init+0x1b8>)
 80023f8:	f001 f9e0 	bl	80037bc <HAL_GPIO_Init>
 80023fc:	2310      	movs	r3, #16
 80023fe:	613b      	str	r3, [r7, #16]
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
 8002404:	f107 0310 	add.w	r3, r7, #16
 8002408:	4619      	mov	r1, r3
 800240a:	4833      	ldr	r0, [pc, #204]	@ (80024d8 <MX_GPIO_Init+0x1bc>)
 800240c:	f001 f9d6 	bl	80037bc <HAL_GPIO_Init>
// [LCD 핀 설정] - 요청하신 PA1, PA6, PB6
g.Pin = LCD_RES_Pin|LCD_DC_Pin; g.Mode = GPIO_MODE_OUTPUT_PP; g.Speed = GPIO_SPEED_FREQ_HIGH; HAL_GPIO_Init(GPIOA, &g);
 8002410:	2342      	movs	r3, #66	@ 0x42
 8002412:	613b      	str	r3, [r7, #16]
 8002414:	2301      	movs	r3, #1
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	2303      	movs	r3, #3
 800241a:	61fb      	str	r3, [r7, #28]
 800241c:	f107 0310 	add.w	r3, r7, #16
 8002420:	4619      	mov	r1, r3
 8002422:	482d      	ldr	r0, [pc, #180]	@ (80024d8 <MX_GPIO_Init+0x1bc>)
 8002424:	f001 f9ca 	bl	80037bc <HAL_GPIO_Init>
g.Pin = LCD_CS_Pin; g.Mode = GPIO_MODE_OUTPUT_PP; g.Speed = GPIO_SPEED_FREQ_HIGH; HAL_GPIO_Init(GPIOB, &g);
 8002428:	2340      	movs	r3, #64	@ 0x40
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	2301      	movs	r3, #1
 800242e:	617b      	str	r3, [r7, #20]
 8002430:	2303      	movs	r3, #3
 8002432:	61fb      	str	r3, [r7, #28]
 8002434:	f107 0310 	add.w	r3, r7, #16
 8002438:	4619      	mov	r1, r3
 800243a:	4828      	ldr	r0, [pc, #160]	@ (80024dc <MX_GPIO_Init+0x1c0>)
 800243c:	f001 f9be 	bl	80037bc <HAL_GPIO_Init>
// 나머지 핀
g.Pin = TRIG2_Pin|LBF_Pin|LFB_Pin; g.Mode = GPIO_MODE_OUTPUT_PP; g.Speed = GPIO_SPEED_FREQ_LOW; HAL_GPIO_Init(GPIOA, &g); g.Pin = ECHO1_Pin|ECHO3_Pin|ECHO4_Pin; g.Mode = GPIO_MODE_INPUT; HAL_GPIO_Init(GPIOB, &g); g.Pin = LBB_Pin|TRIG3_Pin|TRIG4_Pin|LFF_Pin|RBF_Pin|RBB_Pin|RFF_Pin|RFB_Pin; g.Mode = GPIO_MODE_OUTPUT_PP; HAL_GPIO_Init(GPIOB, &g); g.Pin = LED_LEFT_Pin|LED_RIGHT_Pin|TRIG1_Pin; HAL_GPIO_Init(GPIOC, &g); HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0); HAL_NVIC_EnableIRQ(EXTI1_IRQn); HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0); HAL_NVIC_EnableIRQ(EXTI9_5_IRQn); HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0); HAL_NVIC_EnableIRQ(EXTI15_10_IRQn); }
 8002440:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002444:	613b      	str	r3, [r7, #16]
 8002446:	2301      	movs	r3, #1
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	2302      	movs	r3, #2
 800244c:	61fb      	str	r3, [r7, #28]
 800244e:	f107 0310 	add.w	r3, r7, #16
 8002452:	4619      	mov	r1, r3
 8002454:	4820      	ldr	r0, [pc, #128]	@ (80024d8 <MX_GPIO_Init+0x1bc>)
 8002456:	f001 f9b1 	bl	80037bc <HAL_GPIO_Init>
 800245a:	f245 0301 	movw	r3, #20481	@ 0x5001
 800245e:	613b      	str	r3, [r7, #16]
 8002460:	2300      	movs	r3, #0
 8002462:	617b      	str	r3, [r7, #20]
 8002464:	f107 0310 	add.w	r3, r7, #16
 8002468:	4619      	mov	r1, r3
 800246a:	481c      	ldr	r0, [pc, #112]	@ (80024dc <MX_GPIO_Init+0x1c0>)
 800246c:	f001 f9a6 	bl	80037bc <HAL_GPIO_Init>
 8002470:	f24a 7338 	movw	r3, #42808	@ 0xa738
 8002474:	613b      	str	r3, [r7, #16]
 8002476:	2301      	movs	r3, #1
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	f107 0310 	add.w	r3, r7, #16
 800247e:	4619      	mov	r1, r3
 8002480:	4816      	ldr	r0, [pc, #88]	@ (80024dc <MX_GPIO_Init+0x1c0>)
 8002482:	f001 f99b 	bl	80037bc <HAL_GPIO_Init>
 8002486:	238c      	movs	r3, #140	@ 0x8c
 8002488:	613b      	str	r3, [r7, #16]
 800248a:	f107 0310 	add.w	r3, r7, #16
 800248e:	4619      	mov	r1, r3
 8002490:	4810      	ldr	r0, [pc, #64]	@ (80024d4 <MX_GPIO_Init+0x1b8>)
 8002492:	f001 f993 	bl	80037bc <HAL_GPIO_Init>
 8002496:	2200      	movs	r2, #0
 8002498:	2100      	movs	r1, #0
 800249a:	2007      	movs	r0, #7
 800249c:	f001 f8a5 	bl	80035ea <HAL_NVIC_SetPriority>
 80024a0:	2007      	movs	r0, #7
 80024a2:	f001 f8be 	bl	8003622 <HAL_NVIC_EnableIRQ>
 80024a6:	2200      	movs	r2, #0
 80024a8:	2100      	movs	r1, #0
 80024aa:	2017      	movs	r0, #23
 80024ac:	f001 f89d 	bl	80035ea <HAL_NVIC_SetPriority>
 80024b0:	2017      	movs	r0, #23
 80024b2:	f001 f8b6 	bl	8003622 <HAL_NVIC_EnableIRQ>
 80024b6:	2200      	movs	r2, #0
 80024b8:	2100      	movs	r1, #0
 80024ba:	2028      	movs	r0, #40	@ 0x28
 80024bc:	f001 f895 	bl	80035ea <HAL_NVIC_SetPriority>
 80024c0:	2028      	movs	r0, #40	@ 0x28
 80024c2:	f001 f8ae 	bl	8003622 <HAL_NVIC_EnableIRQ>
 80024c6:	bf00      	nop
 80024c8:	3720      	adds	r7, #32
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40021000 	.word	0x40021000
 80024d4:	40011000 	.word	0x40011000
 80024d8:	40010800 	.word	0x40010800
 80024dc:	40010c00 	.word	0x40010c00
 80024e0:	10110000 	.word	0x10110000

080024e4 <Check_Light>:

/* USER CODE BEGIN 4 */
void Check_Light(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
    uint32_t adc_value = 0; float voltage = 0.0f;
 80024ea:	2300      	movs	r3, #0
 80024ec:	607b      	str	r3, [r7, #4]
 80024ee:	f04f 0300 	mov.w	r3, #0
 80024f2:	603b      	str	r3, [r7, #0]
    HAL_ADC_Start(&hadc1);
 80024f4:	4825      	ldr	r0, [pc, #148]	@ (800258c <Check_Light+0xa8>)
 80024f6:	f000 fc21 	bl	8002d3c <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 80024fa:	2164      	movs	r1, #100	@ 0x64
 80024fc:	4823      	ldr	r0, [pc, #140]	@ (800258c <Check_Light+0xa8>)
 80024fe:	f000 fcf7 	bl	8002ef0 <HAL_ADC_PollForConversion>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d139      	bne.n	800257c <Check_Light+0x98>
        adc_value = HAL_ADC_GetValue(&hadc1); voltage = (adc_value * 3.3f) / 4095.0f;
 8002508:	4820      	ldr	r0, [pc, #128]	@ (800258c <Check_Light+0xa8>)
 800250a:	f000 fdf7 	bl	80030fc <HAL_ADC_GetValue>
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f7fd fed1 	bl	80002b8 <__aeabi_ui2f>
 8002516:	4603      	mov	r3, r0
 8002518:	491d      	ldr	r1, [pc, #116]	@ (8002590 <Check_Light+0xac>)
 800251a:	4618      	mov	r0, r3
 800251c:	f7fd ff24 	bl	8000368 <__aeabi_fmul>
 8002520:	4603      	mov	r3, r0
 8002522:	491c      	ldr	r1, [pc, #112]	@ (8002594 <Check_Light+0xb0>)
 8002524:	4618      	mov	r0, r3
 8002526:	f7fd ffd3 	bl	80004d0 <__aeabi_fdiv>
 800252a:	4603      	mov	r3, r0
 800252c:	603b      	str	r3, [r7, #0]
        if (voltage < 2.0f && is_fire == 0) { HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 1); HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 1); }
 800252e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002532:	6838      	ldr	r0, [r7, #0]
 8002534:	f7fe f8b6 	bl	80006a4 <__aeabi_fcmplt>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00f      	beq.n	800255e <Check_Light+0x7a>
 800253e:	4b16      	ldr	r3, [pc, #88]	@ (8002598 <Check_Light+0xb4>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d10a      	bne.n	800255e <Check_Light+0x7a>
 8002548:	2201      	movs	r2, #1
 800254a:	2104      	movs	r1, #4
 800254c:	4813      	ldr	r0, [pc, #76]	@ (800259c <Check_Light+0xb8>)
 800254e:	f001 fad0 	bl	8003af2 <HAL_GPIO_WritePin>
 8002552:	2201      	movs	r2, #1
 8002554:	2108      	movs	r1, #8
 8002556:	4811      	ldr	r0, [pc, #68]	@ (800259c <Check_Light+0xb8>)
 8002558:	f001 facb 	bl	8003af2 <HAL_GPIO_WritePin>
 800255c:	e00e      	b.n	800257c <Check_Light+0x98>
        else if (is_fire == 0) { HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 0); HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 0); }
 800255e:	4b0e      	ldr	r3, [pc, #56]	@ (8002598 <Check_Light+0xb4>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	b2db      	uxtb	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	d109      	bne.n	800257c <Check_Light+0x98>
 8002568:	2200      	movs	r2, #0
 800256a:	2104      	movs	r1, #4
 800256c:	480b      	ldr	r0, [pc, #44]	@ (800259c <Check_Light+0xb8>)
 800256e:	f001 fac0 	bl	8003af2 <HAL_GPIO_WritePin>
 8002572:	2200      	movs	r2, #0
 8002574:	2108      	movs	r1, #8
 8002576:	4809      	ldr	r0, [pc, #36]	@ (800259c <Check_Light+0xb8>)
 8002578:	f001 fabb 	bl	8003af2 <HAL_GPIO_WritePin>
    }
    HAL_ADC_Stop(&hadc1);
 800257c:	4803      	ldr	r0, [pc, #12]	@ (800258c <Check_Light+0xa8>)
 800257e:	f000 fc8b 	bl	8002e98 <HAL_ADC_Stop>
}
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20000088 	.word	0x20000088
 8002590:	40533333 	.word	0x40533333
 8002594:	457ff000 	.word	0x457ff000
 8002598:	20000212 	.word	0x20000212
 800259c:	40011000 	.word	0x40011000

080025a0 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) { }
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	80fb      	strh	r3, [r7, #6]
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80025ba:	4b15      	ldr	r3, [pc, #84]	@ (8002610 <HAL_MspInit+0x5c>)
 80025bc:	699b      	ldr	r3, [r3, #24]
 80025be:	4a14      	ldr	r2, [pc, #80]	@ (8002610 <HAL_MspInit+0x5c>)
 80025c0:	f043 0301 	orr.w	r3, r3, #1
 80025c4:	6193      	str	r3, [r2, #24]
 80025c6:	4b12      	ldr	r3, [pc, #72]	@ (8002610 <HAL_MspInit+0x5c>)
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	60bb      	str	r3, [r7, #8]
 80025d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002610 <HAL_MspInit+0x5c>)
 80025d4:	69db      	ldr	r3, [r3, #28]
 80025d6:	4a0e      	ldr	r2, [pc, #56]	@ (8002610 <HAL_MspInit+0x5c>)
 80025d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025dc:	61d3      	str	r3, [r2, #28]
 80025de:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <HAL_MspInit+0x5c>)
 80025e0:	69db      	ldr	r3, [r3, #28]
 80025e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025e6:	607b      	str	r3, [r7, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80025ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002614 <HAL_MspInit+0x60>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80025f6:	60fb      	str	r3, [r7, #12]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	4a04      	ldr	r2, [pc, #16]	@ (8002614 <HAL_MspInit+0x60>)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002606:	bf00      	nop
 8002608:	3714      	adds	r7, #20
 800260a:	46bd      	mov	sp, r7
 800260c:	bc80      	pop	{r7}
 800260e:	4770      	bx	lr
 8002610:	40021000 	.word	0x40021000
 8002614:	40010000 	.word	0x40010000

08002618 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002620:	f107 0310 	add.w	r3, r7, #16
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	605a      	str	r2, [r3, #4]
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a14      	ldr	r2, [pc, #80]	@ (8002684 <HAL_ADC_MspInit+0x6c>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d121      	bne.n	800267c <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002638:	4b13      	ldr	r3, [pc, #76]	@ (8002688 <HAL_ADC_MspInit+0x70>)
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	4a12      	ldr	r2, [pc, #72]	@ (8002688 <HAL_ADC_MspInit+0x70>)
 800263e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002642:	6193      	str	r3, [r2, #24]
 8002644:	4b10      	ldr	r3, [pc, #64]	@ (8002688 <HAL_ADC_MspInit+0x70>)
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002650:	4b0d      	ldr	r3, [pc, #52]	@ (8002688 <HAL_ADC_MspInit+0x70>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	4a0c      	ldr	r2, [pc, #48]	@ (8002688 <HAL_ADC_MspInit+0x70>)
 8002656:	f043 0310 	orr.w	r3, r3, #16
 800265a:	6193      	str	r3, [r2, #24]
 800265c:	4b0a      	ldr	r3, [pc, #40]	@ (8002688 <HAL_ADC_MspInit+0x70>)
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	f003 0310 	and.w	r3, r3, #16
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002668:	2301      	movs	r3, #1
 800266a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800266c:	2303      	movs	r3, #3
 800266e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002670:	f107 0310 	add.w	r3, r7, #16
 8002674:	4619      	mov	r1, r3
 8002676:	4805      	ldr	r0, [pc, #20]	@ (800268c <HAL_ADC_MspInit+0x74>)
 8002678:	f001 f8a0 	bl	80037bc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800267c:	bf00      	nop
 800267e:	3720      	adds	r7, #32
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40012400 	.word	0x40012400
 8002688:	40021000 	.word	0x40021000
 800268c:	40011000 	.word	0x40011000

08002690 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002698:	f107 0310 	add.w	r3, r7, #16
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	609a      	str	r2, [r3, #8]
 80026a4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a15      	ldr	r2, [pc, #84]	@ (8002700 <HAL_SPI_MspInit+0x70>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d123      	bne.n	80026f8 <HAL_SPI_MspInit+0x68>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026b0:	4b14      	ldr	r3, [pc, #80]	@ (8002704 <HAL_SPI_MspInit+0x74>)
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	4a13      	ldr	r2, [pc, #76]	@ (8002704 <HAL_SPI_MspInit+0x74>)
 80026b6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026ba:	6193      	str	r3, [r2, #24]
 80026bc:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <HAL_SPI_MspInit+0x74>)
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002704 <HAL_SPI_MspInit+0x74>)
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002704 <HAL_SPI_MspInit+0x74>)
 80026ce:	f043 0304 	orr.w	r3, r3, #4
 80026d2:	6193      	str	r3, [r2, #24]
 80026d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <HAL_SPI_MspInit+0x74>)
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	f003 0304 	and.w	r3, r3, #4
 80026dc:	60bb      	str	r3, [r7, #8]
 80026de:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80026e0:	23a0      	movs	r3, #160	@ 0xa0
 80026e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e4:	2302      	movs	r3, #2
 80026e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026e8:	2303      	movs	r3, #3
 80026ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ec:	f107 0310 	add.w	r3, r7, #16
 80026f0:	4619      	mov	r1, r3
 80026f2:	4805      	ldr	r0, [pc, #20]	@ (8002708 <HAL_SPI_MspInit+0x78>)
 80026f4:	f001 f862 	bl	80037bc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80026f8:	bf00      	nop
 80026fa:	3720      	adds	r7, #32
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40013000 	.word	0x40013000
 8002704:	40021000 	.word	0x40021000
 8002708:	40010800 	.word	0x40010800

0800270c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800271c:	d10c      	bne.n	8002738 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800271e:	4b11      	ldr	r3, [pc, #68]	@ (8002764 <HAL_TIM_Base_MspInit+0x58>)
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	4a10      	ldr	r2, [pc, #64]	@ (8002764 <HAL_TIM_Base_MspInit+0x58>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	61d3      	str	r3, [r2, #28]
 800272a:	4b0e      	ldr	r3, [pc, #56]	@ (8002764 <HAL_TIM_Base_MspInit+0x58>)
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002736:	e010      	b.n	800275a <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a0a      	ldr	r2, [pc, #40]	@ (8002768 <HAL_TIM_Base_MspInit+0x5c>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d10b      	bne.n	800275a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002742:	4b08      	ldr	r3, [pc, #32]	@ (8002764 <HAL_TIM_Base_MspInit+0x58>)
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	4a07      	ldr	r2, [pc, #28]	@ (8002764 <HAL_TIM_Base_MspInit+0x58>)
 8002748:	f043 0302 	orr.w	r3, r3, #2
 800274c:	61d3      	str	r3, [r2, #28]
 800274e:	4b05      	ldr	r3, [pc, #20]	@ (8002764 <HAL_TIM_Base_MspInit+0x58>)
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	60bb      	str	r3, [r7, #8]
 8002758:	68bb      	ldr	r3, [r7, #8]
}
 800275a:	bf00      	nop
 800275c:	3714      	adds	r7, #20
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr
 8002764:	40021000 	.word	0x40021000
 8002768:	40000400 	.word	0x40000400

0800276c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002774:	f107 0310 	add.w	r3, r7, #16
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a0f      	ldr	r2, [pc, #60]	@ (80027c4 <HAL_TIM_MspPostInit+0x58>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d117      	bne.n	80027bc <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800278c:	4b0e      	ldr	r3, [pc, #56]	@ (80027c8 <HAL_TIM_MspPostInit+0x5c>)
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	4a0d      	ldr	r2, [pc, #52]	@ (80027c8 <HAL_TIM_MspPostInit+0x5c>)
 8002792:	f043 0308 	orr.w	r3, r3, #8
 8002796:	6193      	str	r3, [r2, #24]
 8002798:	4b0b      	ldr	r3, [pc, #44]	@ (80027c8 <HAL_TIM_MspPostInit+0x5c>)
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80027a4:	2302      	movs	r3, #2
 80027a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a8:	2302      	movs	r3, #2
 80027aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ac:	2302      	movs	r3, #2
 80027ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b0:	f107 0310 	add.w	r3, r7, #16
 80027b4:	4619      	mov	r1, r3
 80027b6:	4805      	ldr	r0, [pc, #20]	@ (80027cc <HAL_TIM_MspPostInit+0x60>)
 80027b8:	f001 f800 	bl	80037bc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80027bc:	bf00      	nop
 80027be:	3720      	adds	r7, #32
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40000400 	.word	0x40000400
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40010c00 	.word	0x40010c00

080027d0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d8:	f107 0310 	add.w	r3, r7, #16
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	605a      	str	r2, [r3, #4]
 80027e2:	609a      	str	r2, [r3, #8]
 80027e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a19      	ldr	r2, [pc, #100]	@ (8002850 <HAL_UART_MspInit+0x80>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d12b      	bne.n	8002848 <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80027f0:	4b18      	ldr	r3, [pc, #96]	@ (8002854 <HAL_UART_MspInit+0x84>)
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	4a17      	ldr	r2, [pc, #92]	@ (8002854 <HAL_UART_MspInit+0x84>)
 80027f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027fa:	61d3      	str	r3, [r2, #28]
 80027fc:	4b15      	ldr	r3, [pc, #84]	@ (8002854 <HAL_UART_MspInit+0x84>)
 80027fe:	69db      	ldr	r3, [r3, #28]
 8002800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002808:	4b12      	ldr	r3, [pc, #72]	@ (8002854 <HAL_UART_MspInit+0x84>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	4a11      	ldr	r2, [pc, #68]	@ (8002854 <HAL_UART_MspInit+0x84>)
 800280e:	f043 0304 	orr.w	r3, r3, #4
 8002812:	6193      	str	r3, [r2, #24]
 8002814:	4b0f      	ldr	r3, [pc, #60]	@ (8002854 <HAL_UART_MspInit+0x84>)
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f003 0304 	and.w	r3, r3, #4
 800281c:	60bb      	str	r3, [r7, #8]
 800281e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002820:	230c      	movs	r3, #12
 8002822:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002824:	2302      	movs	r3, #2
 8002826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002828:	2302      	movs	r3, #2
 800282a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282c:	f107 0310 	add.w	r3, r7, #16
 8002830:	4619      	mov	r1, r3
 8002832:	4809      	ldr	r0, [pc, #36]	@ (8002858 <HAL_UART_MspInit+0x88>)
 8002834:	f000 ffc2 	bl	80037bc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002838:	2200      	movs	r2, #0
 800283a:	2100      	movs	r1, #0
 800283c:	2026      	movs	r0, #38	@ 0x26
 800283e:	f000 fed4 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002842:	2026      	movs	r0, #38	@ 0x26
 8002844:	f000 feed 	bl	8003622 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002848:	bf00      	nop
 800284a:	3720      	adds	r7, #32
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40004400 	.word	0x40004400
 8002854:	40021000 	.word	0x40021000
 8002858:	40010800 	.word	0x40010800

0800285c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002860:	bf00      	nop
 8002862:	e7fd      	b.n	8002860 <NMI_Handler+0x4>

08002864 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002868:	bf00      	nop
 800286a:	e7fd      	b.n	8002868 <HardFault_Handler+0x4>

0800286c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002870:	bf00      	nop
 8002872:	e7fd      	b.n	8002870 <MemManage_Handler+0x4>

08002874 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002878:	bf00      	nop
 800287a:	e7fd      	b.n	8002878 <BusFault_Handler+0x4>

0800287c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002880:	bf00      	nop
 8002882:	e7fd      	b.n	8002880 <UsageFault_Handler+0x4>

08002884 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr

08002890 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028a0:	bf00      	nop
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028ac:	f000 f92e 	bl	8002b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028b0:	bf00      	nop
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C6_Pin);
 80028b8:	2040      	movs	r0, #64	@ 0x40
 80028ba:	f001 f933 	bl	8003b24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80028c8:	4802      	ldr	r0, [pc, #8]	@ (80028d4 <USART2_IRQHandler+0x10>)
 80028ca:	f003 f86b 	bl	80059a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	200001a0 	.word	0x200001a0

080028d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80028dc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80028e0:	f001 f920 	bl	8003b24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80028e4:	bf00      	nop
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
 80028f8:	e00a      	b.n	8002910 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80028fa:	f3af 8000 	nop.w
 80028fe:	4601      	mov	r1, r0
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	1c5a      	adds	r2, r3, #1
 8002904:	60ba      	str	r2, [r7, #8]
 8002906:	b2ca      	uxtb	r2, r1
 8002908:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	3301      	adds	r3, #1
 800290e:	617b      	str	r3, [r7, #20]
 8002910:	697a      	ldr	r2, [r7, #20]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	429a      	cmp	r2, r3
 8002916:	dbf0      	blt.n	80028fa <_read+0x12>
  }

  return len;
 8002918:	687b      	ldr	r3, [r7, #4]
}
 800291a:	4618      	mov	r0, r3
 800291c:	3718      	adds	r7, #24
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b086      	sub	sp, #24
 8002926:	af00      	add	r7, sp, #0
 8002928:	60f8      	str	r0, [r7, #12]
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
 8002932:	e009      	b.n	8002948 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	1c5a      	adds	r2, r3, #1
 8002938:	60ba      	str	r2, [r7, #8]
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	4618      	mov	r0, r3
 800293e:	f7fd fed9 	bl	80006f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	3301      	adds	r3, #1
 8002946:	617b      	str	r3, [r7, #20]
 8002948:	697a      	ldr	r2, [r7, #20]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	429a      	cmp	r2, r3
 800294e:	dbf1      	blt.n	8002934 <_write+0x12>
  }
  return len;
 8002950:	687b      	ldr	r3, [r7, #4]
}
 8002952:	4618      	mov	r0, r3
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <_close>:

int _close(int file)
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002962:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002966:	4618      	mov	r0, r3
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002980:	605a      	str	r2, [r3, #4]
  return 0;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr

0800298e <_isatty>:

int _isatty(int file)
{
 800298e:	b480      	push	{r7}
 8002990:	b083      	sub	sp, #12
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002996:	2301      	movs	r3, #1
}
 8002998:	4618      	mov	r0, r3
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr

080029a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b085      	sub	sp, #20
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	60f8      	str	r0, [r7, #12]
 80029aa:	60b9      	str	r1, [r7, #8]
 80029ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr
	...

080029bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029c4:	4a14      	ldr	r2, [pc, #80]	@ (8002a18 <_sbrk+0x5c>)
 80029c6:	4b15      	ldr	r3, [pc, #84]	@ (8002a1c <_sbrk+0x60>)
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029d0:	4b13      	ldr	r3, [pc, #76]	@ (8002a20 <_sbrk+0x64>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d102      	bne.n	80029de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d8:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <_sbrk+0x64>)
 80029da:	4a12      	ldr	r2, [pc, #72]	@ (8002a24 <_sbrk+0x68>)
 80029dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029de:	4b10      	ldr	r3, [pc, #64]	@ (8002a20 <_sbrk+0x64>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4413      	add	r3, r2
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d207      	bcs.n	80029fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029ec:	f003 ff9c 	bl	8006928 <__errno>
 80029f0:	4603      	mov	r3, r0
 80029f2:	220c      	movs	r2, #12
 80029f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029f6:	f04f 33ff 	mov.w	r3, #4294967295
 80029fa:	e009      	b.n	8002a10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029fc:	4b08      	ldr	r3, [pc, #32]	@ (8002a20 <_sbrk+0x64>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a02:	4b07      	ldr	r3, [pc, #28]	@ (8002a20 <_sbrk+0x64>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4413      	add	r3, r2
 8002a0a:	4a05      	ldr	r2, [pc, #20]	@ (8002a20 <_sbrk+0x64>)
 8002a0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	20005000 	.word	0x20005000
 8002a1c:	00000400 	.word	0x00000400
 8002a20:	20000218 	.word	0x20000218
 8002a24:	20000370 	.word	0x20000370

08002a28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr

08002a34 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a34:	f7ff fff8 	bl	8002a28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a38:	480b      	ldr	r0, [pc, #44]	@ (8002a68 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002a3a:	490c      	ldr	r1, [pc, #48]	@ (8002a6c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002a3c:	4a0c      	ldr	r2, [pc, #48]	@ (8002a70 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002a3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a40:	e002      	b.n	8002a48 <LoopCopyDataInit>

08002a42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a46:	3304      	adds	r3, #4

08002a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a4c:	d3f9      	bcc.n	8002a42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a4e:	4a09      	ldr	r2, [pc, #36]	@ (8002a74 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002a50:	4c09      	ldr	r4, [pc, #36]	@ (8002a78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a54:	e001      	b.n	8002a5a <LoopFillZerobss>

08002a56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a58:	3204      	adds	r2, #4

08002a5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a5c:	d3fb      	bcc.n	8002a56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a5e:	f003 ff69 	bl	8006934 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a62:	f7ff f96d 	bl	8001d40 <main>
  bx lr
 8002a66:	4770      	bx	lr
  ldr r0, =_sdata
 8002a68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a6c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002a70:	080074e0 	.word	0x080074e0
  ldr r2, =_sbss
 8002a74:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002a78:	2000036c 	.word	0x2000036c

08002a7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a7c:	e7fe      	b.n	8002a7c <ADC1_2_IRQHandler>
	...

08002a80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a84:	4b08      	ldr	r3, [pc, #32]	@ (8002aa8 <HAL_Init+0x28>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a07      	ldr	r2, [pc, #28]	@ (8002aa8 <HAL_Init+0x28>)
 8002a8a:	f043 0310 	orr.w	r3, r3, #16
 8002a8e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a90:	2003      	movs	r0, #3
 8002a92:	f000 fd9f 	bl	80035d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a96:	2000      	movs	r0, #0
 8002a98:	f000 f808 	bl	8002aac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a9c:	f7ff fd8a 	bl	80025b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40022000 	.word	0x40022000

08002aac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ab4:	4b12      	ldr	r3, [pc, #72]	@ (8002b00 <HAL_InitTick+0x54>)
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	4b12      	ldr	r3, [pc, #72]	@ (8002b04 <HAL_InitTick+0x58>)
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	4619      	mov	r1, r3
 8002abe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aca:	4618      	mov	r0, r3
 8002acc:	f000 fdb7 	bl	800363e <HAL_SYSTICK_Config>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e00e      	b.n	8002af8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2b0f      	cmp	r3, #15
 8002ade:	d80a      	bhi.n	8002af6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	6879      	ldr	r1, [r7, #4]
 8002ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae8:	f000 fd7f 	bl	80035ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002aec:	4a06      	ldr	r2, [pc, #24]	@ (8002b08 <HAL_InitTick+0x5c>)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	e000      	b.n	8002af8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	20000004 	.word	0x20000004
 8002b04:	2000000c 	.word	0x2000000c
 8002b08:	20000008 	.word	0x20000008

08002b0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b10:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <HAL_IncTick+0x1c>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	461a      	mov	r2, r3
 8002b16:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <HAL_IncTick+0x20>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	4a03      	ldr	r2, [pc, #12]	@ (8002b2c <HAL_IncTick+0x20>)
 8002b1e:	6013      	str	r3, [r2, #0]
}
 8002b20:	bf00      	nop
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc80      	pop	{r7}
 8002b26:	4770      	bx	lr
 8002b28:	2000000c 	.word	0x2000000c
 8002b2c:	2000021c 	.word	0x2000021c

08002b30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  return uwTick;
 8002b34:	4b02      	ldr	r3, [pc, #8]	@ (8002b40 <HAL_GetTick+0x10>)
 8002b36:	681b      	ldr	r3, [r3, #0]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr
 8002b40:	2000021c 	.word	0x2000021c

08002b44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b4c:	f7ff fff0 	bl	8002b30 <HAL_GetTick>
 8002b50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b5c:	d005      	beq.n	8002b6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b88 <HAL_Delay+0x44>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	461a      	mov	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4413      	add	r3, r2
 8002b68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b6a:	bf00      	nop
 8002b6c:	f7ff ffe0 	bl	8002b30 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d8f7      	bhi.n	8002b6c <HAL_Delay+0x28>
  {
  }
}
 8002b7c:	bf00      	nop
 8002b7e:	bf00      	nop
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	2000000c 	.word	0x2000000c

08002b8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b94:	2300      	movs	r3, #0
 8002b96:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e0be      	b.n	8002d2c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d109      	bne.n	8002bd0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f7ff fd24 	bl	8002618 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 fbf1 	bl	80033b8 <ADC_ConversionStop_Disable>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bde:	f003 0310 	and.w	r3, r3, #16
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f040 8099 	bne.w	8002d1a <HAL_ADC_Init+0x18e>
 8002be8:	7dfb      	ldrb	r3, [r7, #23]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f040 8095 	bne.w	8002d1a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bf8:	f023 0302 	bic.w	r3, r3, #2
 8002bfc:	f043 0202 	orr.w	r2, r3, #2
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c0c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	7b1b      	ldrb	r3, [r3, #12]
 8002c12:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002c14:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c24:	d003      	beq.n	8002c2e <HAL_ADC_Init+0xa2>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d102      	bne.n	8002c34 <HAL_ADC_Init+0xa8>
 8002c2e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c32:	e000      	b.n	8002c36 <HAL_ADC_Init+0xaa>
 8002c34:	2300      	movs	r3, #0
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	7d1b      	ldrb	r3, [r3, #20]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d119      	bne.n	8002c78 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	7b1b      	ldrb	r3, [r3, #12]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d109      	bne.n	8002c60 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	3b01      	subs	r3, #1
 8002c52:	035a      	lsls	r2, r3, #13
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c5c:	613b      	str	r3, [r7, #16]
 8002c5e:	e00b      	b.n	8002c78 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c64:	f043 0220 	orr.w	r2, r3, #32
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c70:	f043 0201 	orr.w	r2, r3, #1
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689a      	ldr	r2, [r3, #8]
 8002c92:	4b28      	ldr	r3, [pc, #160]	@ (8002d34 <HAL_ADC_Init+0x1a8>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6812      	ldr	r2, [r2, #0]
 8002c9a:	68b9      	ldr	r1, [r7, #8]
 8002c9c:	430b      	orrs	r3, r1
 8002c9e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ca8:	d003      	beq.n	8002cb2 <HAL_ADC_Init+0x126>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d104      	bne.n	8002cbc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	051b      	lsls	r3, r3, #20
 8002cba:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689a      	ldr	r2, [r3, #8]
 8002cd6:	4b18      	ldr	r3, [pc, #96]	@ (8002d38 <HAL_ADC_Init+0x1ac>)
 8002cd8:	4013      	ands	r3, r2
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d10b      	bne.n	8002cf8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cea:	f023 0303 	bic.w	r3, r3, #3
 8002cee:	f043 0201 	orr.w	r2, r3, #1
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002cf6:	e018      	b.n	8002d2a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfc:	f023 0312 	bic.w	r3, r3, #18
 8002d00:	f043 0210 	orr.w	r2, r3, #16
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0c:	f043 0201 	orr.w	r2, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d18:	e007      	b.n	8002d2a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1e:	f043 0210 	orr.w	r2, r3, #16
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	ffe1f7fd 	.word	0xffe1f7fd
 8002d38:	ff1f0efe 	.word	0xff1f0efe

08002d3c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d44:	2300      	movs	r3, #0
 8002d46:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d101      	bne.n	8002d56 <HAL_ADC_Start+0x1a>
 8002d52:	2302      	movs	r3, #2
 8002d54:	e098      	b.n	8002e88 <HAL_ADC_Start+0x14c>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 fad0 	bl	8003304 <ADC_Enable>
 8002d64:	4603      	mov	r3, r0
 8002d66:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002d68:	7bfb      	ldrb	r3, [r7, #15]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f040 8087 	bne.w	8002e7e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d78:	f023 0301 	bic.w	r3, r3, #1
 8002d7c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a41      	ldr	r2, [pc, #260]	@ (8002e90 <HAL_ADC_Start+0x154>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d105      	bne.n	8002d9a <HAL_ADC_Start+0x5e>
 8002d8e:	4b41      	ldr	r3, [pc, #260]	@ (8002e94 <HAL_ADC_Start+0x158>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d115      	bne.n	8002dc6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d9e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d026      	beq.n	8002e02 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002dbc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002dc4:	e01d      	b.n	8002e02 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a2f      	ldr	r2, [pc, #188]	@ (8002e94 <HAL_ADC_Start+0x158>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d004      	beq.n	8002de6 <HAL_ADC_Start+0xaa>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a2b      	ldr	r2, [pc, #172]	@ (8002e90 <HAL_ADC_Start+0x154>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d10d      	bne.n	8002e02 <HAL_ADC_Start+0xc6>
 8002de6:	4b2b      	ldr	r3, [pc, #172]	@ (8002e94 <HAL_ADC_Start+0x158>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d007      	beq.n	8002e02 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002dfa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d006      	beq.n	8002e1c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e12:	f023 0206 	bic.w	r2, r3, #6
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e1a:	e002      	b.n	8002e22 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f06f 0202 	mvn.w	r2, #2
 8002e32:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002e3e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002e42:	d113      	bne.n	8002e6c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e48:	4a11      	ldr	r2, [pc, #68]	@ (8002e90 <HAL_ADC_Start+0x154>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d105      	bne.n	8002e5a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002e4e:	4b11      	ldr	r3, [pc, #68]	@ (8002e94 <HAL_ADC_Start+0x158>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d108      	bne.n	8002e6c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002e68:	609a      	str	r2, [r3, #8]
 8002e6a:	e00c      	b.n	8002e86 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002e7a:	609a      	str	r2, [r3, #8]
 8002e7c:	e003      	b.n	8002e86 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002e86:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40012800 	.word	0x40012800
 8002e94:	40012400 	.word	0x40012400

08002e98 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <HAL_ADC_Stop+0x1a>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e01a      	b.n	8002ee8 <HAL_ADC_Stop+0x50>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 fa7c 	bl	80033b8 <ADC_ConversionStop_Disable>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002ec4:	7bfb      	ldrb	r3, [r7, #15]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d109      	bne.n	8002ede <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ece:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ed2:	f023 0301 	bic.w	r3, r3, #1
 8002ed6:	f043 0201 	orr.w	r2, r3, #1
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ef0:	b590      	push	{r4, r7, lr}
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002efe:	2300      	movs	r3, #0
 8002f00:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002f02:	2300      	movs	r3, #0
 8002f04:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002f06:	f7ff fe13 	bl	8002b30 <HAL_GetTick>
 8002f0a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00b      	beq.n	8002f32 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1e:	f043 0220 	orr.w	r2, r3, #32
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e0d3      	b.n	80030da <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d131      	bne.n	8002fa4 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f46:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d12a      	bne.n	8002fa4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f4e:	e021      	b.n	8002f94 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f56:	d01d      	beq.n	8002f94 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d007      	beq.n	8002f6e <HAL_ADC_PollForConversion+0x7e>
 8002f5e:	f7ff fde7 	bl	8002b30 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	683a      	ldr	r2, [r7, #0]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d212      	bcs.n	8002f94 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10b      	bne.n	8002f94 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f80:	f043 0204 	orr.w	r2, r3, #4
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e0a2      	b.n	80030da <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0d6      	beq.n	8002f50 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002fa2:	e070      	b.n	8003086 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002fa4:	4b4f      	ldr	r3, [pc, #316]	@ (80030e4 <HAL_ADC_PollForConversion+0x1f4>)
 8002fa6:	681c      	ldr	r4, [r3, #0]
 8002fa8:	2002      	movs	r0, #2
 8002faa:	f001 fa99 	bl	80044e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6919      	ldr	r1, [r3, #16]
 8002fba:	4b4b      	ldr	r3, [pc, #300]	@ (80030e8 <HAL_ADC_PollForConversion+0x1f8>)
 8002fbc:	400b      	ands	r3, r1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d118      	bne.n	8002ff4 <HAL_ADC_PollForConversion+0x104>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68d9      	ldr	r1, [r3, #12]
 8002fc8:	4b48      	ldr	r3, [pc, #288]	@ (80030ec <HAL_ADC_PollForConversion+0x1fc>)
 8002fca:	400b      	ands	r3, r1
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d111      	bne.n	8002ff4 <HAL_ADC_PollForConversion+0x104>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6919      	ldr	r1, [r3, #16]
 8002fd6:	4b46      	ldr	r3, [pc, #280]	@ (80030f0 <HAL_ADC_PollForConversion+0x200>)
 8002fd8:	400b      	ands	r3, r1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d108      	bne.n	8002ff0 <HAL_ADC_PollForConversion+0x100>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68d9      	ldr	r1, [r3, #12]
 8002fe4:	4b43      	ldr	r3, [pc, #268]	@ (80030f4 <HAL_ADC_PollForConversion+0x204>)
 8002fe6:	400b      	ands	r3, r1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d101      	bne.n	8002ff0 <HAL_ADC_PollForConversion+0x100>
 8002fec:	2314      	movs	r3, #20
 8002fee:	e020      	b.n	8003032 <HAL_ADC_PollForConversion+0x142>
 8002ff0:	2329      	movs	r3, #41	@ 0x29
 8002ff2:	e01e      	b.n	8003032 <HAL_ADC_PollForConversion+0x142>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6919      	ldr	r1, [r3, #16]
 8002ffa:	4b3d      	ldr	r3, [pc, #244]	@ (80030f0 <HAL_ADC_PollForConversion+0x200>)
 8002ffc:	400b      	ands	r3, r1
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d106      	bne.n	8003010 <HAL_ADC_PollForConversion+0x120>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68d9      	ldr	r1, [r3, #12]
 8003008:	4b3a      	ldr	r3, [pc, #232]	@ (80030f4 <HAL_ADC_PollForConversion+0x204>)
 800300a:	400b      	ands	r3, r1
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00d      	beq.n	800302c <HAL_ADC_PollForConversion+0x13c>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	6919      	ldr	r1, [r3, #16]
 8003016:	4b38      	ldr	r3, [pc, #224]	@ (80030f8 <HAL_ADC_PollForConversion+0x208>)
 8003018:	400b      	ands	r3, r1
 800301a:	2b00      	cmp	r3, #0
 800301c:	d108      	bne.n	8003030 <HAL_ADC_PollForConversion+0x140>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68d9      	ldr	r1, [r3, #12]
 8003024:	4b34      	ldr	r3, [pc, #208]	@ (80030f8 <HAL_ADC_PollForConversion+0x208>)
 8003026:	400b      	ands	r3, r1
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_ADC_PollForConversion+0x140>
 800302c:	2354      	movs	r3, #84	@ 0x54
 800302e:	e000      	b.n	8003032 <HAL_ADC_PollForConversion+0x142>
 8003030:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003032:	fb02 f303 	mul.w	r3, r2, r3
 8003036:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003038:	e021      	b.n	800307e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003040:	d01a      	beq.n	8003078 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d007      	beq.n	8003058 <HAL_ADC_PollForConversion+0x168>
 8003048:	f7ff fd72 	bl	8002b30 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	429a      	cmp	r2, r3
 8003056:	d20f      	bcs.n	8003078 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	429a      	cmp	r2, r3
 800305e:	d90b      	bls.n	8003078 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003064:	f043 0204 	orr.w	r2, r3, #4
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e030      	b.n	80030da <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	3301      	adds	r3, #1
 800307c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	693a      	ldr	r2, [r7, #16]
 8003082:	429a      	cmp	r2, r3
 8003084:	d8d9      	bhi.n	800303a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f06f 0212 	mvn.w	r2, #18
 800308e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003094:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80030a6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80030aa:	d115      	bne.n	80030d8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d111      	bne.n	80030d8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d105      	bne.n	80030d8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d0:	f043 0201 	orr.w	r2, r3, #1
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	371c      	adds	r7, #28
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd90      	pop	{r4, r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20000004 	.word	0x20000004
 80030e8:	24924924 	.word	0x24924924
 80030ec:	00924924 	.word	0x00924924
 80030f0:	12492492 	.word	0x12492492
 80030f4:	00492492 	.word	0x00492492
 80030f8:	00249249 	.word	0x00249249

080030fc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800310a:	4618      	mov	r0, r3
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800311e:	2300      	movs	r3, #0
 8003120:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003122:	2300      	movs	r3, #0
 8003124:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800312c:	2b01      	cmp	r3, #1
 800312e:	d101      	bne.n	8003134 <HAL_ADC_ConfigChannel+0x20>
 8003130:	2302      	movs	r3, #2
 8003132:	e0dc      	b.n	80032ee <HAL_ADC_ConfigChannel+0x1da>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	2b06      	cmp	r3, #6
 8003142:	d81c      	bhi.n	800317e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	4413      	add	r3, r2
 8003154:	3b05      	subs	r3, #5
 8003156:	221f      	movs	r2, #31
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	43db      	mvns	r3, r3
 800315e:	4019      	ands	r1, r3
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	6818      	ldr	r0, [r3, #0]
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	4613      	mov	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	4413      	add	r3, r2
 800316e:	3b05      	subs	r3, #5
 8003170:	fa00 f203 	lsl.w	r2, r0, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	430a      	orrs	r2, r1
 800317a:	635a      	str	r2, [r3, #52]	@ 0x34
 800317c:	e03c      	b.n	80031f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b0c      	cmp	r3, #12
 8003184:	d81c      	bhi.n	80031c0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	4613      	mov	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	3b23      	subs	r3, #35	@ 0x23
 8003198:	221f      	movs	r2, #31
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43db      	mvns	r3, r3
 80031a0:	4019      	ands	r1, r3
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	6818      	ldr	r0, [r3, #0]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685a      	ldr	r2, [r3, #4]
 80031aa:	4613      	mov	r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	4413      	add	r3, r2
 80031b0:	3b23      	subs	r3, #35	@ 0x23
 80031b2:	fa00 f203 	lsl.w	r2, r0, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80031be:	e01b      	b.n	80031f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	4613      	mov	r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	4413      	add	r3, r2
 80031d0:	3b41      	subs	r3, #65	@ 0x41
 80031d2:	221f      	movs	r2, #31
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	4019      	ands	r1, r3
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	6818      	ldr	r0, [r3, #0]
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	3b41      	subs	r3, #65	@ 0x41
 80031ec:	fa00 f203 	lsl.w	r2, r0, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	430a      	orrs	r2, r1
 80031f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2b09      	cmp	r3, #9
 80031fe:	d91c      	bls.n	800323a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68d9      	ldr	r1, [r3, #12]
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	4613      	mov	r3, r2
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	4413      	add	r3, r2
 8003210:	3b1e      	subs	r3, #30
 8003212:	2207      	movs	r2, #7
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	4019      	ands	r1, r3
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	6898      	ldr	r0, [r3, #8]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	4613      	mov	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4413      	add	r3, r2
 800322a:	3b1e      	subs	r3, #30
 800322c:	fa00 f203 	lsl.w	r2, r0, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	60da      	str	r2, [r3, #12]
 8003238:	e019      	b.n	800326e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6919      	ldr	r1, [r3, #16]
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	4613      	mov	r3, r2
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	4413      	add	r3, r2
 800324a:	2207      	movs	r2, #7
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	4019      	ands	r1, r3
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	6898      	ldr	r0, [r3, #8]
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	4613      	mov	r3, r2
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	4413      	add	r3, r2
 8003262:	fa00 f203 	lsl.w	r2, r0, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2b10      	cmp	r3, #16
 8003274:	d003      	beq.n	800327e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800327a:	2b11      	cmp	r3, #17
 800327c:	d132      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a1d      	ldr	r2, [pc, #116]	@ (80032f8 <HAL_ADC_ConfigChannel+0x1e4>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d125      	bne.n	80032d4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d126      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80032a4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2b10      	cmp	r3, #16
 80032ac:	d11a      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032ae:	4b13      	ldr	r3, [pc, #76]	@ (80032fc <HAL_ADC_ConfigChannel+0x1e8>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a13      	ldr	r2, [pc, #76]	@ (8003300 <HAL_ADC_ConfigChannel+0x1ec>)
 80032b4:	fba2 2303 	umull	r2, r3, r2, r3
 80032b8:	0c9a      	lsrs	r2, r3, #18
 80032ba:	4613      	mov	r3, r2
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	4413      	add	r3, r2
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032c4:	e002      	b.n	80032cc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	3b01      	subs	r3, #1
 80032ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d1f9      	bne.n	80032c6 <HAL_ADC_ConfigChannel+0x1b2>
 80032d2:	e007      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d8:	f043 0220 	orr.w	r2, r3, #32
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr
 80032f8:	40012400 	.word	0x40012400
 80032fc:	20000004 	.word	0x20000004
 8003300:	431bde83 	.word	0x431bde83

08003304 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800330c:	2300      	movs	r3, #0
 800330e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b01      	cmp	r3, #1
 8003320:	d040      	beq.n	80033a4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689a      	ldr	r2, [r3, #8]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f042 0201 	orr.w	r2, r2, #1
 8003330:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003332:	4b1f      	ldr	r3, [pc, #124]	@ (80033b0 <ADC_Enable+0xac>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a1f      	ldr	r2, [pc, #124]	@ (80033b4 <ADC_Enable+0xb0>)
 8003338:	fba2 2303 	umull	r2, r3, r2, r3
 800333c:	0c9b      	lsrs	r3, r3, #18
 800333e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003340:	e002      	b.n	8003348 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	3b01      	subs	r3, #1
 8003346:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f9      	bne.n	8003342 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800334e:	f7ff fbef 	bl	8002b30 <HAL_GetTick>
 8003352:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003354:	e01f      	b.n	8003396 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003356:	f7ff fbeb 	bl	8002b30 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d918      	bls.n	8003396 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b01      	cmp	r3, #1
 8003370:	d011      	beq.n	8003396 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003376:	f043 0210 	orr.w	r2, r3, #16
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003382:	f043 0201 	orr.w	r2, r3, #1
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e007      	b.n	80033a6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f003 0301 	and.w	r3, r3, #1
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d1d8      	bne.n	8003356 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3710      	adds	r7, #16
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	20000004 	.word	0x20000004
 80033b4:	431bde83 	.word	0x431bde83

080033b8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d12e      	bne.n	8003430 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 0201 	bic.w	r2, r2, #1
 80033e0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033e2:	f7ff fba5 	bl	8002b30 <HAL_GetTick>
 80033e6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80033e8:	e01b      	b.n	8003422 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80033ea:	f7ff fba1 	bl	8002b30 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d914      	bls.n	8003422 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b01      	cmp	r3, #1
 8003404:	d10d      	bne.n	8003422 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340a:	f043 0210 	orr.w	r2, r3, #16
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003416:	f043 0201 	orr.w	r2, r3, #1
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e007      	b.n	8003432 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b01      	cmp	r3, #1
 800342e:	d0dc      	beq.n	80033ea <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
	...

0800343c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800344c:	4b0c      	ldr	r3, [pc, #48]	@ (8003480 <__NVIC_SetPriorityGrouping+0x44>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003458:	4013      	ands	r3, r2
 800345a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800346c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800346e:	4a04      	ldr	r2, [pc, #16]	@ (8003480 <__NVIC_SetPriorityGrouping+0x44>)
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	60d3      	str	r3, [r2, #12]
}
 8003474:	bf00      	nop
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	bc80      	pop	{r7}
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003488:	4b04      	ldr	r3, [pc, #16]	@ (800349c <__NVIC_GetPriorityGrouping+0x18>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	f003 0307 	and.w	r3, r3, #7
}
 8003492:	4618      	mov	r0, r3
 8003494:	46bd      	mov	sp, r7
 8003496:	bc80      	pop	{r7}
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	db0b      	blt.n	80034ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034b2:	79fb      	ldrb	r3, [r7, #7]
 80034b4:	f003 021f 	and.w	r2, r3, #31
 80034b8:	4906      	ldr	r1, [pc, #24]	@ (80034d4 <__NVIC_EnableIRQ+0x34>)
 80034ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034be:	095b      	lsrs	r3, r3, #5
 80034c0:	2001      	movs	r0, #1
 80034c2:	fa00 f202 	lsl.w	r2, r0, r2
 80034c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bc80      	pop	{r7}
 80034d2:	4770      	bx	lr
 80034d4:	e000e100 	.word	0xe000e100

080034d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	4603      	mov	r3, r0
 80034e0:	6039      	str	r1, [r7, #0]
 80034e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	db0a      	blt.n	8003502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	b2da      	uxtb	r2, r3
 80034f0:	490c      	ldr	r1, [pc, #48]	@ (8003524 <__NVIC_SetPriority+0x4c>)
 80034f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f6:	0112      	lsls	r2, r2, #4
 80034f8:	b2d2      	uxtb	r2, r2
 80034fa:	440b      	add	r3, r1
 80034fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003500:	e00a      	b.n	8003518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	b2da      	uxtb	r2, r3
 8003506:	4908      	ldr	r1, [pc, #32]	@ (8003528 <__NVIC_SetPriority+0x50>)
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	3b04      	subs	r3, #4
 8003510:	0112      	lsls	r2, r2, #4
 8003512:	b2d2      	uxtb	r2, r2
 8003514:	440b      	add	r3, r1
 8003516:	761a      	strb	r2, [r3, #24]
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	bc80      	pop	{r7}
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	e000e100 	.word	0xe000e100
 8003528:	e000ed00 	.word	0xe000ed00

0800352c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800352c:	b480      	push	{r7}
 800352e:	b089      	sub	sp, #36	@ 0x24
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	f1c3 0307 	rsb	r3, r3, #7
 8003546:	2b04      	cmp	r3, #4
 8003548:	bf28      	it	cs
 800354a:	2304      	movcs	r3, #4
 800354c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	3304      	adds	r3, #4
 8003552:	2b06      	cmp	r3, #6
 8003554:	d902      	bls.n	800355c <NVIC_EncodePriority+0x30>
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	3b03      	subs	r3, #3
 800355a:	e000      	b.n	800355e <NVIC_EncodePriority+0x32>
 800355c:	2300      	movs	r3, #0
 800355e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003560:	f04f 32ff 	mov.w	r2, #4294967295
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43da      	mvns	r2, r3
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	401a      	ands	r2, r3
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003574:	f04f 31ff 	mov.w	r1, #4294967295
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	fa01 f303 	lsl.w	r3, r1, r3
 800357e:	43d9      	mvns	r1, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003584:	4313      	orrs	r3, r2
         );
}
 8003586:	4618      	mov	r0, r3
 8003588:	3724      	adds	r7, #36	@ 0x24
 800358a:	46bd      	mov	sp, r7
 800358c:	bc80      	pop	{r7}
 800358e:	4770      	bx	lr

08003590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3b01      	subs	r3, #1
 800359c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035a0:	d301      	bcc.n	80035a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035a2:	2301      	movs	r3, #1
 80035a4:	e00f      	b.n	80035c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035a6:	4a0a      	ldr	r2, [pc, #40]	@ (80035d0 <SysTick_Config+0x40>)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ae:	210f      	movs	r1, #15
 80035b0:	f04f 30ff 	mov.w	r0, #4294967295
 80035b4:	f7ff ff90 	bl	80034d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035b8:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <SysTick_Config+0x40>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035be:	4b04      	ldr	r3, [pc, #16]	@ (80035d0 <SysTick_Config+0x40>)
 80035c0:	2207      	movs	r2, #7
 80035c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	e000e010 	.word	0xe000e010

080035d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f7ff ff2d 	bl	800343c <__NVIC_SetPriorityGrouping>
}
 80035e2:	bf00      	nop
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b086      	sub	sp, #24
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	4603      	mov	r3, r0
 80035f2:	60b9      	str	r1, [r7, #8]
 80035f4:	607a      	str	r2, [r7, #4]
 80035f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035fc:	f7ff ff42 	bl	8003484 <__NVIC_GetPriorityGrouping>
 8003600:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	68b9      	ldr	r1, [r7, #8]
 8003606:	6978      	ldr	r0, [r7, #20]
 8003608:	f7ff ff90 	bl	800352c <NVIC_EncodePriority>
 800360c:	4602      	mov	r2, r0
 800360e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003612:	4611      	mov	r1, r2
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff ff5f 	bl	80034d8 <__NVIC_SetPriority>
}
 800361a:	bf00      	nop
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	4603      	mov	r3, r0
 800362a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800362c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff ff35 	bl	80034a0 <__NVIC_EnableIRQ>
}
 8003636:	bf00      	nop
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b082      	sub	sp, #8
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7ff ffa2 	bl	8003590 <SysTick_Config>
 800364c:	4603      	mov	r3, r0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003656:	b480      	push	{r7}
 8003658:	b085      	sub	sp, #20
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800365e:	2300      	movs	r3, #0
 8003660:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d008      	beq.n	8003680 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2204      	movs	r2, #4
 8003672:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e020      	b.n	80036c2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 020e 	bic.w	r2, r2, #14
 800368e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0201 	bic.w	r2, r2, #1
 800369e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036a8:	2101      	movs	r1, #1
 80036aa:	fa01 f202 	lsl.w	r2, r1, r2
 80036ae:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80036c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3714      	adds	r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr

080036cc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036d4:	2300      	movs	r3, #0
 80036d6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d005      	beq.n	80036f0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2204      	movs	r2, #4
 80036e8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	73fb      	strb	r3, [r7, #15]
 80036ee:	e051      	b.n	8003794 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f022 020e 	bic.w	r2, r2, #14
 80036fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 0201 	bic.w	r2, r2, #1
 800370e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a22      	ldr	r2, [pc, #136]	@ (80037a0 <HAL_DMA_Abort_IT+0xd4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d029      	beq.n	800376e <HAL_DMA_Abort_IT+0xa2>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a21      	ldr	r2, [pc, #132]	@ (80037a4 <HAL_DMA_Abort_IT+0xd8>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d022      	beq.n	800376a <HAL_DMA_Abort_IT+0x9e>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1f      	ldr	r2, [pc, #124]	@ (80037a8 <HAL_DMA_Abort_IT+0xdc>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d01a      	beq.n	8003764 <HAL_DMA_Abort_IT+0x98>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a1e      	ldr	r2, [pc, #120]	@ (80037ac <HAL_DMA_Abort_IT+0xe0>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d012      	beq.n	800375e <HAL_DMA_Abort_IT+0x92>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a1c      	ldr	r2, [pc, #112]	@ (80037b0 <HAL_DMA_Abort_IT+0xe4>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d00a      	beq.n	8003758 <HAL_DMA_Abort_IT+0x8c>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a1b      	ldr	r2, [pc, #108]	@ (80037b4 <HAL_DMA_Abort_IT+0xe8>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d102      	bne.n	8003752 <HAL_DMA_Abort_IT+0x86>
 800374c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003750:	e00e      	b.n	8003770 <HAL_DMA_Abort_IT+0xa4>
 8003752:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003756:	e00b      	b.n	8003770 <HAL_DMA_Abort_IT+0xa4>
 8003758:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800375c:	e008      	b.n	8003770 <HAL_DMA_Abort_IT+0xa4>
 800375e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003762:	e005      	b.n	8003770 <HAL_DMA_Abort_IT+0xa4>
 8003764:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003768:	e002      	b.n	8003770 <HAL_DMA_Abort_IT+0xa4>
 800376a:	2310      	movs	r3, #16
 800376c:	e000      	b.n	8003770 <HAL_DMA_Abort_IT+0xa4>
 800376e:	2301      	movs	r3, #1
 8003770:	4a11      	ldr	r2, [pc, #68]	@ (80037b8 <HAL_DMA_Abort_IT+0xec>)
 8003772:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003788:	2b00      	cmp	r3, #0
 800378a:	d003      	beq.n	8003794 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	4798      	blx	r3
    } 
  }
  return status;
 8003794:	7bfb      	ldrb	r3, [r7, #15]
}
 8003796:	4618      	mov	r0, r3
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	40020008 	.word	0x40020008
 80037a4:	4002001c 	.word	0x4002001c
 80037a8:	40020030 	.word	0x40020030
 80037ac:	40020044 	.word	0x40020044
 80037b0:	40020058 	.word	0x40020058
 80037b4:	4002006c 	.word	0x4002006c
 80037b8:	40020000 	.word	0x40020000

080037bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037bc:	b480      	push	{r7}
 80037be:	b08b      	sub	sp, #44	@ 0x2c
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037c6:	2300      	movs	r3, #0
 80037c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80037ca:	2300      	movs	r3, #0
 80037cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037ce:	e169      	b.n	8003aa4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80037d0:	2201      	movs	r2, #1
 80037d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	69fa      	ldr	r2, [r7, #28]
 80037e0:	4013      	ands	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	f040 8158 	bne.w	8003a9e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	4a9a      	ldr	r2, [pc, #616]	@ (8003a5c <HAL_GPIO_Init+0x2a0>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d05e      	beq.n	80038b6 <HAL_GPIO_Init+0xfa>
 80037f8:	4a98      	ldr	r2, [pc, #608]	@ (8003a5c <HAL_GPIO_Init+0x2a0>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d875      	bhi.n	80038ea <HAL_GPIO_Init+0x12e>
 80037fe:	4a98      	ldr	r2, [pc, #608]	@ (8003a60 <HAL_GPIO_Init+0x2a4>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d058      	beq.n	80038b6 <HAL_GPIO_Init+0xfa>
 8003804:	4a96      	ldr	r2, [pc, #600]	@ (8003a60 <HAL_GPIO_Init+0x2a4>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d86f      	bhi.n	80038ea <HAL_GPIO_Init+0x12e>
 800380a:	4a96      	ldr	r2, [pc, #600]	@ (8003a64 <HAL_GPIO_Init+0x2a8>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d052      	beq.n	80038b6 <HAL_GPIO_Init+0xfa>
 8003810:	4a94      	ldr	r2, [pc, #592]	@ (8003a64 <HAL_GPIO_Init+0x2a8>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d869      	bhi.n	80038ea <HAL_GPIO_Init+0x12e>
 8003816:	4a94      	ldr	r2, [pc, #592]	@ (8003a68 <HAL_GPIO_Init+0x2ac>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d04c      	beq.n	80038b6 <HAL_GPIO_Init+0xfa>
 800381c:	4a92      	ldr	r2, [pc, #584]	@ (8003a68 <HAL_GPIO_Init+0x2ac>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d863      	bhi.n	80038ea <HAL_GPIO_Init+0x12e>
 8003822:	4a92      	ldr	r2, [pc, #584]	@ (8003a6c <HAL_GPIO_Init+0x2b0>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d046      	beq.n	80038b6 <HAL_GPIO_Init+0xfa>
 8003828:	4a90      	ldr	r2, [pc, #576]	@ (8003a6c <HAL_GPIO_Init+0x2b0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d85d      	bhi.n	80038ea <HAL_GPIO_Init+0x12e>
 800382e:	2b12      	cmp	r3, #18
 8003830:	d82a      	bhi.n	8003888 <HAL_GPIO_Init+0xcc>
 8003832:	2b12      	cmp	r3, #18
 8003834:	d859      	bhi.n	80038ea <HAL_GPIO_Init+0x12e>
 8003836:	a201      	add	r2, pc, #4	@ (adr r2, 800383c <HAL_GPIO_Init+0x80>)
 8003838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800383c:	080038b7 	.word	0x080038b7
 8003840:	08003891 	.word	0x08003891
 8003844:	080038a3 	.word	0x080038a3
 8003848:	080038e5 	.word	0x080038e5
 800384c:	080038eb 	.word	0x080038eb
 8003850:	080038eb 	.word	0x080038eb
 8003854:	080038eb 	.word	0x080038eb
 8003858:	080038eb 	.word	0x080038eb
 800385c:	080038eb 	.word	0x080038eb
 8003860:	080038eb 	.word	0x080038eb
 8003864:	080038eb 	.word	0x080038eb
 8003868:	080038eb 	.word	0x080038eb
 800386c:	080038eb 	.word	0x080038eb
 8003870:	080038eb 	.word	0x080038eb
 8003874:	080038eb 	.word	0x080038eb
 8003878:	080038eb 	.word	0x080038eb
 800387c:	080038eb 	.word	0x080038eb
 8003880:	08003899 	.word	0x08003899
 8003884:	080038ad 	.word	0x080038ad
 8003888:	4a79      	ldr	r2, [pc, #484]	@ (8003a70 <HAL_GPIO_Init+0x2b4>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d013      	beq.n	80038b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800388e:	e02c      	b.n	80038ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	623b      	str	r3, [r7, #32]
          break;
 8003896:	e029      	b.n	80038ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	3304      	adds	r3, #4
 800389e:	623b      	str	r3, [r7, #32]
          break;
 80038a0:	e024      	b.n	80038ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	3308      	adds	r3, #8
 80038a8:	623b      	str	r3, [r7, #32]
          break;
 80038aa:	e01f      	b.n	80038ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	330c      	adds	r3, #12
 80038b2:	623b      	str	r3, [r7, #32]
          break;
 80038b4:	e01a      	b.n	80038ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d102      	bne.n	80038c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80038be:	2304      	movs	r3, #4
 80038c0:	623b      	str	r3, [r7, #32]
          break;
 80038c2:	e013      	b.n	80038ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d105      	bne.n	80038d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80038cc:	2308      	movs	r3, #8
 80038ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	69fa      	ldr	r2, [r7, #28]
 80038d4:	611a      	str	r2, [r3, #16]
          break;
 80038d6:	e009      	b.n	80038ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80038d8:	2308      	movs	r3, #8
 80038da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	69fa      	ldr	r2, [r7, #28]
 80038e0:	615a      	str	r2, [r3, #20]
          break;
 80038e2:	e003      	b.n	80038ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80038e4:	2300      	movs	r3, #0
 80038e6:	623b      	str	r3, [r7, #32]
          break;
 80038e8:	e000      	b.n	80038ec <HAL_GPIO_Init+0x130>
          break;
 80038ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	2bff      	cmp	r3, #255	@ 0xff
 80038f0:	d801      	bhi.n	80038f6 <HAL_GPIO_Init+0x13a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	e001      	b.n	80038fa <HAL_GPIO_Init+0x13e>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	3304      	adds	r3, #4
 80038fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80038fc:	69bb      	ldr	r3, [r7, #24]
 80038fe:	2bff      	cmp	r3, #255	@ 0xff
 8003900:	d802      	bhi.n	8003908 <HAL_GPIO_Init+0x14c>
 8003902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	e002      	b.n	800390e <HAL_GPIO_Init+0x152>
 8003908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390a:	3b08      	subs	r3, #8
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	210f      	movs	r1, #15
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	fa01 f303 	lsl.w	r3, r1, r3
 800391c:	43db      	mvns	r3, r3
 800391e:	401a      	ands	r2, r3
 8003920:	6a39      	ldr	r1, [r7, #32]
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	fa01 f303 	lsl.w	r3, r1, r3
 8003928:	431a      	orrs	r2, r3
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 80b1 	beq.w	8003a9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800393c:	4b4d      	ldr	r3, [pc, #308]	@ (8003a74 <HAL_GPIO_Init+0x2b8>)
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	4a4c      	ldr	r2, [pc, #304]	@ (8003a74 <HAL_GPIO_Init+0x2b8>)
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	6193      	str	r3, [r2, #24]
 8003948:	4b4a      	ldr	r3, [pc, #296]	@ (8003a74 <HAL_GPIO_Init+0x2b8>)
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003954:	4a48      	ldr	r2, [pc, #288]	@ (8003a78 <HAL_GPIO_Init+0x2bc>)
 8003956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003958:	089b      	lsrs	r3, r3, #2
 800395a:	3302      	adds	r3, #2
 800395c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003960:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003964:	f003 0303 	and.w	r3, r3, #3
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	220f      	movs	r2, #15
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	43db      	mvns	r3, r3
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	4013      	ands	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a40      	ldr	r2, [pc, #256]	@ (8003a7c <HAL_GPIO_Init+0x2c0>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d013      	beq.n	80039a8 <HAL_GPIO_Init+0x1ec>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a3f      	ldr	r2, [pc, #252]	@ (8003a80 <HAL_GPIO_Init+0x2c4>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d00d      	beq.n	80039a4 <HAL_GPIO_Init+0x1e8>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a3e      	ldr	r2, [pc, #248]	@ (8003a84 <HAL_GPIO_Init+0x2c8>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d007      	beq.n	80039a0 <HAL_GPIO_Init+0x1e4>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a3d      	ldr	r2, [pc, #244]	@ (8003a88 <HAL_GPIO_Init+0x2cc>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d101      	bne.n	800399c <HAL_GPIO_Init+0x1e0>
 8003998:	2303      	movs	r3, #3
 800399a:	e006      	b.n	80039aa <HAL_GPIO_Init+0x1ee>
 800399c:	2304      	movs	r3, #4
 800399e:	e004      	b.n	80039aa <HAL_GPIO_Init+0x1ee>
 80039a0:	2302      	movs	r3, #2
 80039a2:	e002      	b.n	80039aa <HAL_GPIO_Init+0x1ee>
 80039a4:	2301      	movs	r3, #1
 80039a6:	e000      	b.n	80039aa <HAL_GPIO_Init+0x1ee>
 80039a8:	2300      	movs	r3, #0
 80039aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ac:	f002 0203 	and.w	r2, r2, #3
 80039b0:	0092      	lsls	r2, r2, #2
 80039b2:	4093      	lsls	r3, r2
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80039ba:	492f      	ldr	r1, [pc, #188]	@ (8003a78 <HAL_GPIO_Init+0x2bc>)
 80039bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039be:	089b      	lsrs	r3, r3, #2
 80039c0:	3302      	adds	r3, #2
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d006      	beq.n	80039e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80039d4:	4b2d      	ldr	r3, [pc, #180]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	492c      	ldr	r1, [pc, #176]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	4313      	orrs	r3, r2
 80039de:	608b      	str	r3, [r1, #8]
 80039e0:	e006      	b.n	80039f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80039e2:	4b2a      	ldr	r3, [pc, #168]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 80039e4:	689a      	ldr	r2, [r3, #8]
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	43db      	mvns	r3, r3
 80039ea:	4928      	ldr	r1, [pc, #160]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d006      	beq.n	8003a0a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80039fc:	4b23      	ldr	r3, [pc, #140]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 80039fe:	68da      	ldr	r2, [r3, #12]
 8003a00:	4922      	ldr	r1, [pc, #136]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	60cb      	str	r3, [r1, #12]
 8003a08:	e006      	b.n	8003a18 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003a0a:	4b20      	ldr	r3, [pc, #128]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 8003a0c:	68da      	ldr	r2, [r3, #12]
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	43db      	mvns	r3, r3
 8003a12:	491e      	ldr	r1, [pc, #120]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 8003a14:	4013      	ands	r3, r2
 8003a16:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d006      	beq.n	8003a32 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003a24:	4b19      	ldr	r3, [pc, #100]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 8003a26:	685a      	ldr	r2, [r3, #4]
 8003a28:	4918      	ldr	r1, [pc, #96]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	604b      	str	r3, [r1, #4]
 8003a30:	e006      	b.n	8003a40 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003a32:	4b16      	ldr	r3, [pc, #88]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	4914      	ldr	r1, [pc, #80]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d021      	beq.n	8003a90 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	490e      	ldr	r1, [pc, #56]	@ (8003a8c <HAL_GPIO_Init+0x2d0>)
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	600b      	str	r3, [r1, #0]
 8003a58:	e021      	b.n	8003a9e <HAL_GPIO_Init+0x2e2>
 8003a5a:	bf00      	nop
 8003a5c:	10320000 	.word	0x10320000
 8003a60:	10310000 	.word	0x10310000
 8003a64:	10220000 	.word	0x10220000
 8003a68:	10210000 	.word	0x10210000
 8003a6c:	10120000 	.word	0x10120000
 8003a70:	10110000 	.word	0x10110000
 8003a74:	40021000 	.word	0x40021000
 8003a78:	40010000 	.word	0x40010000
 8003a7c:	40010800 	.word	0x40010800
 8003a80:	40010c00 	.word	0x40010c00
 8003a84:	40011000 	.word	0x40011000
 8003a88:	40011400 	.word	0x40011400
 8003a8c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a90:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac0 <HAL_GPIO_Init+0x304>)
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	43db      	mvns	r3, r3
 8003a98:	4909      	ldr	r1, [pc, #36]	@ (8003ac0 <HAL_GPIO_Init+0x304>)
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f47f ae8e 	bne.w	80037d0 <HAL_GPIO_Init+0x14>
  }
}
 8003ab4:	bf00      	nop
 8003ab6:	bf00      	nop
 8003ab8:	372c      	adds	r7, #44	@ 0x2c
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bc80      	pop	{r7}
 8003abe:	4770      	bx	lr
 8003ac0:	40010400 	.word	0x40010400

08003ac4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	460b      	mov	r3, r1
 8003ace:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	887b      	ldrh	r3, [r7, #2]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d002      	beq.n	8003ae2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003adc:	2301      	movs	r3, #1
 8003ade:	73fb      	strb	r3, [r7, #15]
 8003ae0:	e001      	b.n	8003ae6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bc80      	pop	{r7}
 8003af0:	4770      	bx	lr

08003af2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
 8003afa:	460b      	mov	r3, r1
 8003afc:	807b      	strh	r3, [r7, #2]
 8003afe:	4613      	mov	r3, r2
 8003b00:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b02:	787b      	ldrb	r3, [r7, #1]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d003      	beq.n	8003b10 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b08:	887a      	ldrh	r2, [r7, #2]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003b0e:	e003      	b.n	8003b18 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b10:	887b      	ldrh	r3, [r7, #2]
 8003b12:	041a      	lsls	r2, r3, #16
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	611a      	str	r2, [r3, #16]
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bc80      	pop	{r7}
 8003b20:	4770      	bx	lr
	...

08003b24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b2e:	4b08      	ldr	r3, [pc, #32]	@ (8003b50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b30:	695a      	ldr	r2, [r3, #20]
 8003b32:	88fb      	ldrh	r3, [r7, #6]
 8003b34:	4013      	ands	r3, r2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d006      	beq.n	8003b48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b3a:	4a05      	ldr	r2, [pc, #20]	@ (8003b50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b3c:	88fb      	ldrh	r3, [r7, #6]
 8003b3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b40:	88fb      	ldrh	r3, [r7, #6]
 8003b42:	4618      	mov	r0, r3
 8003b44:	f7fe fd2c 	bl	80025a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b48:	bf00      	nop
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	40010400 	.word	0x40010400

08003b54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e272      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 8087 	beq.w	8003c82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b74:	4b92      	ldr	r3, [pc, #584]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 030c 	and.w	r3, r3, #12
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d00c      	beq.n	8003b9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b80:	4b8f      	ldr	r3, [pc, #572]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 030c 	and.w	r3, r3, #12
 8003b88:	2b08      	cmp	r3, #8
 8003b8a:	d112      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x5e>
 8003b8c:	4b8c      	ldr	r3, [pc, #560]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b98:	d10b      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b9a:	4b89      	ldr	r3, [pc, #548]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d06c      	beq.n	8003c80 <HAL_RCC_OscConfig+0x12c>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d168      	bne.n	8003c80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e24c      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bba:	d106      	bne.n	8003bca <HAL_RCC_OscConfig+0x76>
 8003bbc:	4b80      	ldr	r3, [pc, #512]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a7f      	ldr	r2, [pc, #508]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bc6:	6013      	str	r3, [r2, #0]
 8003bc8:	e02e      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10c      	bne.n	8003bec <HAL_RCC_OscConfig+0x98>
 8003bd2:	4b7b      	ldr	r3, [pc, #492]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a7a      	ldr	r2, [pc, #488]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	4b78      	ldr	r3, [pc, #480]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a77      	ldr	r2, [pc, #476]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003be8:	6013      	str	r3, [r2, #0]
 8003bea:	e01d      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bf4:	d10c      	bne.n	8003c10 <HAL_RCC_OscConfig+0xbc>
 8003bf6:	4b72      	ldr	r3, [pc, #456]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a71      	ldr	r2, [pc, #452]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	4b6f      	ldr	r3, [pc, #444]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a6e      	ldr	r2, [pc, #440]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003c10:	4b6b      	ldr	r3, [pc, #428]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a6a      	ldr	r2, [pc, #424]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	4b68      	ldr	r3, [pc, #416]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a67      	ldr	r2, [pc, #412]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d013      	beq.n	8003c58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c30:	f7fe ff7e 	bl	8002b30 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c38:	f7fe ff7a 	bl	8002b30 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	@ 0x64
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e200      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4a:	4b5d      	ldr	r3, [pc, #372]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCC_OscConfig+0xe4>
 8003c56:	e014      	b.n	8003c82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c58:	f7fe ff6a 	bl	8002b30 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c60:	f7fe ff66 	bl	8002b30 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b64      	cmp	r3, #100	@ 0x64
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e1ec      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c72:	4b53      	ldr	r3, [pc, #332]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0x10c>
 8003c7e:	e000      	b.n	8003c82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d063      	beq.n	8003d56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c8e:	4b4c      	ldr	r3, [pc, #304]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00b      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c9a:	4b49      	ldr	r3, [pc, #292]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	2b08      	cmp	r3, #8
 8003ca4:	d11c      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x18c>
 8003ca6:	4b46      	ldr	r3, [pc, #280]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d116      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cb2:	4b43      	ldr	r3, [pc, #268]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d005      	beq.n	8003cca <HAL_RCC_OscConfig+0x176>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d001      	beq.n	8003cca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e1c0      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cca:	4b3d      	ldr	r3, [pc, #244]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	4939      	ldr	r1, [pc, #228]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cde:	e03a      	b.n	8003d56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d020      	beq.n	8003d2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ce8:	4b36      	ldr	r3, [pc, #216]	@ (8003dc4 <HAL_RCC_OscConfig+0x270>)
 8003cea:	2201      	movs	r2, #1
 8003cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cee:	f7fe ff1f 	bl	8002b30 <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cf6:	f7fe ff1b 	bl	8002b30 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e1a1      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d08:	4b2d      	ldr	r3, [pc, #180]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f0      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d14:	4b2a      	ldr	r3, [pc, #168]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	4927      	ldr	r1, [pc, #156]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	600b      	str	r3, [r1, #0]
 8003d28:	e015      	b.n	8003d56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d2a:	4b26      	ldr	r3, [pc, #152]	@ (8003dc4 <HAL_RCC_OscConfig+0x270>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d30:	f7fe fefe 	bl	8002b30 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d38:	f7fe fefa 	bl	8002b30 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e180      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d4a:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1f0      	bne.n	8003d38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0308 	and.w	r3, r3, #8
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d03a      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d019      	beq.n	8003d9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d6a:	4b17      	ldr	r3, [pc, #92]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d70:	f7fe fede 	bl	8002b30 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d78:	f7fe feda 	bl	8002b30 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e160      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d96:	2001      	movs	r0, #1
 8003d98:	f000 face 	bl	8004338 <RCC_Delay>
 8003d9c:	e01c      	b.n	8003dd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da4:	f7fe fec4 	bl	8002b30 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003daa:	e00f      	b.n	8003dcc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dac:	f7fe fec0 	bl	8002b30 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d908      	bls.n	8003dcc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e146      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
 8003dbe:	bf00      	nop
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	42420000 	.word	0x42420000
 8003dc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dcc:	4b92      	ldr	r3, [pc, #584]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e9      	bne.n	8003dac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 80a6 	beq.w	8003f32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de6:	2300      	movs	r3, #0
 8003de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dea:	4b8b      	ldr	r3, [pc, #556]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10d      	bne.n	8003e12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003df6:	4b88      	ldr	r3, [pc, #544]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	4a87      	ldr	r2, [pc, #540]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003dfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e00:	61d3      	str	r3, [r2, #28]
 8003e02:	4b85      	ldr	r3, [pc, #532]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e0a:	60bb      	str	r3, [r7, #8]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e12:	4b82      	ldr	r3, [pc, #520]	@ (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d118      	bne.n	8003e50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e1e:	4b7f      	ldr	r3, [pc, #508]	@ (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a7e      	ldr	r2, [pc, #504]	@ (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e2a:	f7fe fe81 	bl	8002b30 <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e32:	f7fe fe7d 	bl	8002b30 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b64      	cmp	r3, #100	@ 0x64
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e103      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e44:	4b75      	ldr	r3, [pc, #468]	@ (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0f0      	beq.n	8003e32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d106      	bne.n	8003e66 <HAL_RCC_OscConfig+0x312>
 8003e58:	4b6f      	ldr	r3, [pc, #444]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e5a:	6a1b      	ldr	r3, [r3, #32]
 8003e5c:	4a6e      	ldr	r2, [pc, #440]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	6213      	str	r3, [r2, #32]
 8003e64:	e02d      	b.n	8003ec2 <HAL_RCC_OscConfig+0x36e>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10c      	bne.n	8003e88 <HAL_RCC_OscConfig+0x334>
 8003e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	4a69      	ldr	r2, [pc, #420]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e74:	f023 0301 	bic.w	r3, r3, #1
 8003e78:	6213      	str	r3, [r2, #32]
 8003e7a:	4b67      	ldr	r3, [pc, #412]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	4a66      	ldr	r2, [pc, #408]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e80:	f023 0304 	bic.w	r3, r3, #4
 8003e84:	6213      	str	r3, [r2, #32]
 8003e86:	e01c      	b.n	8003ec2 <HAL_RCC_OscConfig+0x36e>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	2b05      	cmp	r3, #5
 8003e8e:	d10c      	bne.n	8003eaa <HAL_RCC_OscConfig+0x356>
 8003e90:	4b61      	ldr	r3, [pc, #388]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	4a60      	ldr	r2, [pc, #384]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e96:	f043 0304 	orr.w	r3, r3, #4
 8003e9a:	6213      	str	r3, [r2, #32]
 8003e9c:	4b5e      	ldr	r3, [pc, #376]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	4a5d      	ldr	r2, [pc, #372]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003ea2:	f043 0301 	orr.w	r3, r3, #1
 8003ea6:	6213      	str	r3, [r2, #32]
 8003ea8:	e00b      	b.n	8003ec2 <HAL_RCC_OscConfig+0x36e>
 8003eaa:	4b5b      	ldr	r3, [pc, #364]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	4a5a      	ldr	r2, [pc, #360]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	f023 0301 	bic.w	r3, r3, #1
 8003eb4:	6213      	str	r3, [r2, #32]
 8003eb6:	4b58      	ldr	r3, [pc, #352]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	4a57      	ldr	r2, [pc, #348]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003ebc:	f023 0304 	bic.w	r3, r3, #4
 8003ec0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d015      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eca:	f7fe fe31 	bl	8002b30 <HAL_GetTick>
 8003ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed0:	e00a      	b.n	8003ee8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ed2:	f7fe fe2d 	bl	8002b30 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e0b1      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ee8:	4b4b      	ldr	r3, [pc, #300]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	f003 0302 	and.w	r3, r3, #2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0ee      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x37e>
 8003ef4:	e014      	b.n	8003f20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ef6:	f7fe fe1b 	bl	8002b30 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003efc:	e00a      	b.n	8003f14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003efe:	f7fe fe17 	bl	8002b30 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e09b      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f14:	4b40      	ldr	r3, [pc, #256]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1ee      	bne.n	8003efe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f20:	7dfb      	ldrb	r3, [r7, #23]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d105      	bne.n	8003f32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f26:	4b3c      	ldr	r3, [pc, #240]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	4a3b      	ldr	r2, [pc, #236]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f000 8087 	beq.w	800404a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f3c:	4b36      	ldr	r3, [pc, #216]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f003 030c 	and.w	r3, r3, #12
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	d061      	beq.n	800400c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d146      	bne.n	8003fde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f50:	4b33      	ldr	r3, [pc, #204]	@ (8004020 <HAL_RCC_OscConfig+0x4cc>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f56:	f7fe fdeb 	bl	8002b30 <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f5e:	f7fe fde7 	bl	8002b30 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e06d      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f70:	4b29      	ldr	r3, [pc, #164]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1f0      	bne.n	8003f5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f84:	d108      	bne.n	8003f98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f86:	4b24      	ldr	r3, [pc, #144]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	4921      	ldr	r1, [pc, #132]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f98:	4b1f      	ldr	r3, [pc, #124]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a19      	ldr	r1, [r3, #32]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa8:	430b      	orrs	r3, r1
 8003faa:	491b      	ldr	r1, [pc, #108]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8004020 <HAL_RCC_OscConfig+0x4cc>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb6:	f7fe fdbb 	bl	8002b30 <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fbe:	f7fe fdb7 	bl	8002b30 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e03d      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fd0:	4b11      	ldr	r3, [pc, #68]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCC_OscConfig+0x46a>
 8003fdc:	e035      	b.n	800404a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fde:	4b10      	ldr	r3, [pc, #64]	@ (8004020 <HAL_RCC_OscConfig+0x4cc>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe4:	f7fe fda4 	bl	8002b30 <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fec:	f7fe fda0 	bl	8002b30 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e026      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ffe:	4b06      	ldr	r3, [pc, #24]	@ (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1f0      	bne.n	8003fec <HAL_RCC_OscConfig+0x498>
 800400a:	e01e      	b.n	800404a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	69db      	ldr	r3, [r3, #28]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d107      	bne.n	8004024 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e019      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
 8004018:	40021000 	.word	0x40021000
 800401c:	40007000 	.word	0x40007000
 8004020:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004024:	4b0b      	ldr	r3, [pc, #44]	@ (8004054 <HAL_RCC_OscConfig+0x500>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	429a      	cmp	r2, r3
 8004036:	d106      	bne.n	8004046 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004042:	429a      	cmp	r2, r3
 8004044:	d001      	beq.n	800404a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e000      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40021000 	.word	0x40021000

08004058 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e0d0      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800406c:	4b6a      	ldr	r3, [pc, #424]	@ (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d910      	bls.n	800409c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407a:	4b67      	ldr	r3, [pc, #412]	@ (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f023 0207 	bic.w	r2, r3, #7
 8004082:	4965      	ldr	r1, [pc, #404]	@ (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	4313      	orrs	r3, r2
 8004088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800408a:	4b63      	ldr	r3, [pc, #396]	@ (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0307 	and.w	r3, r3, #7
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	d001      	beq.n	800409c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e0b8      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d020      	beq.n	80040ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0304 	and.w	r3, r3, #4
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d005      	beq.n	80040c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040b4:	4b59      	ldr	r3, [pc, #356]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	4a58      	ldr	r2, [pc, #352]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0308 	and.w	r3, r3, #8
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d005      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040cc:	4b53      	ldr	r3, [pc, #332]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	4a52      	ldr	r2, [pc, #328]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040d2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80040d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040d8:	4b50      	ldr	r3, [pc, #320]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	494d      	ldr	r1, [pc, #308]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d040      	beq.n	8004178 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d107      	bne.n	800410e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040fe:	4b47      	ldr	r3, [pc, #284]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d115      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e07f      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	2b02      	cmp	r3, #2
 8004114:	d107      	bne.n	8004126 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004116:	4b41      	ldr	r3, [pc, #260]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d109      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e073      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004126:	4b3d      	ldr	r3, [pc, #244]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e06b      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004136:	4b39      	ldr	r3, [pc, #228]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f023 0203 	bic.w	r2, r3, #3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	4936      	ldr	r1, [pc, #216]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004144:	4313      	orrs	r3, r2
 8004146:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004148:	f7fe fcf2 	bl	8002b30 <HAL_GetTick>
 800414c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800414e:	e00a      	b.n	8004166 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004150:	f7fe fcee 	bl	8002b30 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800415e:	4293      	cmp	r3, r2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e053      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004166:	4b2d      	ldr	r3, [pc, #180]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f003 020c 	and.w	r2, r3, #12
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	429a      	cmp	r2, r3
 8004176:	d1eb      	bne.n	8004150 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004178:	4b27      	ldr	r3, [pc, #156]	@ (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	429a      	cmp	r2, r3
 8004184:	d210      	bcs.n	80041a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004186:	4b24      	ldr	r3, [pc, #144]	@ (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f023 0207 	bic.w	r2, r3, #7
 800418e:	4922      	ldr	r1, [pc, #136]	@ (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	4313      	orrs	r3, r2
 8004194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004196:	4b20      	ldr	r3, [pc, #128]	@ (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0307 	and.w	r3, r3, #7
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d001      	beq.n	80041a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e032      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d008      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041b4:	4b19      	ldr	r3, [pc, #100]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	4916      	ldr	r1, [pc, #88]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0308 	and.w	r3, r3, #8
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d009      	beq.n	80041e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041d2:	4b12      	ldr	r3, [pc, #72]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	490e      	ldr	r1, [pc, #56]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041e6:	f000 f821 	bl	800422c <HAL_RCC_GetSysClockFreq>
 80041ea:	4602      	mov	r2, r0
 80041ec:	4b0b      	ldr	r3, [pc, #44]	@ (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	091b      	lsrs	r3, r3, #4
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	490a      	ldr	r1, [pc, #40]	@ (8004220 <HAL_RCC_ClockConfig+0x1c8>)
 80041f8:	5ccb      	ldrb	r3, [r1, r3]
 80041fa:	fa22 f303 	lsr.w	r3, r2, r3
 80041fe:	4a09      	ldr	r2, [pc, #36]	@ (8004224 <HAL_RCC_ClockConfig+0x1cc>)
 8004200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004202:	4b09      	ldr	r3, [pc, #36]	@ (8004228 <HAL_RCC_ClockConfig+0x1d0>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f7fe fc50 	bl	8002aac <HAL_InitTick>

  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	40022000 	.word	0x40022000
 800421c:	40021000 	.word	0x40021000
 8004220:	08007464 	.word	0x08007464
 8004224:	20000004 	.word	0x20000004
 8004228:	20000008 	.word	0x20000008

0800422c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	2300      	movs	r3, #0
 8004238:	60bb      	str	r3, [r7, #8]
 800423a:	2300      	movs	r3, #0
 800423c:	617b      	str	r3, [r7, #20]
 800423e:	2300      	movs	r3, #0
 8004240:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004246:	4b1e      	ldr	r3, [pc, #120]	@ (80042c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f003 030c 	and.w	r3, r3, #12
 8004252:	2b04      	cmp	r3, #4
 8004254:	d002      	beq.n	800425c <HAL_RCC_GetSysClockFreq+0x30>
 8004256:	2b08      	cmp	r3, #8
 8004258:	d003      	beq.n	8004262 <HAL_RCC_GetSysClockFreq+0x36>
 800425a:	e027      	b.n	80042ac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800425c:	4b19      	ldr	r3, [pc, #100]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800425e:	613b      	str	r3, [r7, #16]
      break;
 8004260:	e027      	b.n	80042b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	0c9b      	lsrs	r3, r3, #18
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	4a17      	ldr	r2, [pc, #92]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800426c:	5cd3      	ldrb	r3, [r2, r3]
 800426e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d010      	beq.n	800429c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800427a:	4b11      	ldr	r3, [pc, #68]	@ (80042c0 <HAL_RCC_GetSysClockFreq+0x94>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	0c5b      	lsrs	r3, r3, #17
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	4a11      	ldr	r2, [pc, #68]	@ (80042cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004286:	5cd3      	ldrb	r3, [r2, r3]
 8004288:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a0d      	ldr	r2, [pc, #52]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800428e:	fb03 f202 	mul.w	r2, r3, r2
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	fbb2 f3f3 	udiv	r3, r2, r3
 8004298:	617b      	str	r3, [r7, #20]
 800429a:	e004      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4a0c      	ldr	r2, [pc, #48]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042a0:	fb02 f303 	mul.w	r3, r2, r3
 80042a4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	613b      	str	r3, [r7, #16]
      break;
 80042aa:	e002      	b.n	80042b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042ac:	4b05      	ldr	r3, [pc, #20]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80042ae:	613b      	str	r3, [r7, #16]
      break;
 80042b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042b2:	693b      	ldr	r3, [r7, #16]
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	371c      	adds	r7, #28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bc80      	pop	{r7}
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40021000 	.word	0x40021000
 80042c4:	007a1200 	.word	0x007a1200
 80042c8:	0800747c 	.word	0x0800747c
 80042cc:	0800748c 	.word	0x0800748c
 80042d0:	003d0900 	.word	0x003d0900

080042d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042d8:	4b02      	ldr	r3, [pc, #8]	@ (80042e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80042da:	681b      	ldr	r3, [r3, #0]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	46bd      	mov	sp, r7
 80042e0:	bc80      	pop	{r7}
 80042e2:	4770      	bx	lr
 80042e4:	20000004 	.word	0x20000004

080042e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042ec:	f7ff fff2 	bl	80042d4 <HAL_RCC_GetHCLKFreq>
 80042f0:	4602      	mov	r2, r0
 80042f2:	4b05      	ldr	r3, [pc, #20]	@ (8004308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	0a1b      	lsrs	r3, r3, #8
 80042f8:	f003 0307 	and.w	r3, r3, #7
 80042fc:	4903      	ldr	r1, [pc, #12]	@ (800430c <HAL_RCC_GetPCLK1Freq+0x24>)
 80042fe:	5ccb      	ldrb	r3, [r1, r3]
 8004300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004304:	4618      	mov	r0, r3
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40021000 	.word	0x40021000
 800430c:	08007474 	.word	0x08007474

08004310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004314:	f7ff ffde 	bl	80042d4 <HAL_RCC_GetHCLKFreq>
 8004318:	4602      	mov	r2, r0
 800431a:	4b05      	ldr	r3, [pc, #20]	@ (8004330 <HAL_RCC_GetPCLK2Freq+0x20>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	0adb      	lsrs	r3, r3, #11
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	4903      	ldr	r1, [pc, #12]	@ (8004334 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004326:	5ccb      	ldrb	r3, [r1, r3]
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800432c:	4618      	mov	r0, r3
 800432e:	bd80      	pop	{r7, pc}
 8004330:	40021000 	.word	0x40021000
 8004334:	08007474 	.word	0x08007474

08004338 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004340:	4b0a      	ldr	r3, [pc, #40]	@ (800436c <RCC_Delay+0x34>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a0a      	ldr	r2, [pc, #40]	@ (8004370 <RCC_Delay+0x38>)
 8004346:	fba2 2303 	umull	r2, r3, r2, r3
 800434a:	0a5b      	lsrs	r3, r3, #9
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	fb02 f303 	mul.w	r3, r2, r3
 8004352:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004354:	bf00      	nop
  }
  while (Delay --);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	1e5a      	subs	r2, r3, #1
 800435a:	60fa      	str	r2, [r7, #12]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1f9      	bne.n	8004354 <RCC_Delay+0x1c>
}
 8004360:	bf00      	nop
 8004362:	bf00      	nop
 8004364:	3714      	adds	r7, #20
 8004366:	46bd      	mov	sp, r7
 8004368:	bc80      	pop	{r7}
 800436a:	4770      	bx	lr
 800436c:	20000004 	.word	0x20000004
 8004370:	10624dd3 	.word	0x10624dd3

08004374 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800437c:	2300      	movs	r3, #0
 800437e:	613b      	str	r3, [r7, #16]
 8004380:	2300      	movs	r3, #0
 8004382:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	2b00      	cmp	r3, #0
 800438e:	d07d      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004390:	2300      	movs	r3, #0
 8004392:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004394:	4b4f      	ldr	r3, [pc, #316]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004396:	69db      	ldr	r3, [r3, #28]
 8004398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d10d      	bne.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043a0:	4b4c      	ldr	r3, [pc, #304]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043a2:	69db      	ldr	r3, [r3, #28]
 80043a4:	4a4b      	ldr	r2, [pc, #300]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043aa:	61d3      	str	r3, [r2, #28]
 80043ac:	4b49      	ldr	r3, [pc, #292]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ae:	69db      	ldr	r3, [r3, #28]
 80043b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043b4:	60bb      	str	r3, [r7, #8]
 80043b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043b8:	2301      	movs	r3, #1
 80043ba:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043bc:	4b46      	ldr	r3, [pc, #280]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d118      	bne.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043c8:	4b43      	ldr	r3, [pc, #268]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a42      	ldr	r2, [pc, #264]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043d4:	f7fe fbac 	bl	8002b30 <HAL_GetTick>
 80043d8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043da:	e008      	b.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043dc:	f7fe fba8 	bl	8002b30 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b64      	cmp	r3, #100	@ 0x64
 80043e8:	d901      	bls.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e06d      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ee:	4b3a      	ldr	r3, [pc, #232]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d0f0      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043fa:	4b36      	ldr	r3, [pc, #216]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004402:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d02e      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	429a      	cmp	r2, r3
 8004416:	d027      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004418:	4b2e      	ldr	r3, [pc, #184]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004420:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004422:	4b2e      	ldr	r3, [pc, #184]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004424:	2201      	movs	r2, #1
 8004426:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004428:	4b2c      	ldr	r3, [pc, #176]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800442a:	2200      	movs	r2, #0
 800442c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800442e:	4a29      	ldr	r2, [pc, #164]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	2b00      	cmp	r3, #0
 800443c:	d014      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443e:	f7fe fb77 	bl	8002b30 <HAL_GetTick>
 8004442:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004444:	e00a      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004446:	f7fe fb73 	bl	8002b30 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004454:	4293      	cmp	r3, r2
 8004456:	d901      	bls.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e036      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800445c:	4b1d      	ldr	r3, [pc, #116]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0ee      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004468:	4b1a      	ldr	r3, [pc, #104]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800446a:	6a1b      	ldr	r3, [r3, #32]
 800446c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	4917      	ldr	r1, [pc, #92]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004476:	4313      	orrs	r3, r2
 8004478:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800447a:	7dfb      	ldrb	r3, [r7, #23]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d105      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004480:	4b14      	ldr	r3, [pc, #80]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	4a13      	ldr	r2, [pc, #76]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004486:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800448a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d008      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004498:	4b0e      	ldr	r3, [pc, #56]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	490b      	ldr	r1, [pc, #44]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0310 	and.w	r3, r3, #16
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d008      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044b6:	4b07      	ldr	r3, [pc, #28]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	4904      	ldr	r1, [pc, #16]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3718      	adds	r7, #24
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	40021000 	.word	0x40021000
 80044d8:	40007000 	.word	0x40007000
 80044dc:	42420440 	.word	0x42420440

080044e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b088      	sub	sp, #32
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]
 80044ec:	2300      	movs	r3, #0
 80044ee:	61fb      	str	r3, [r7, #28]
 80044f0:	2300      	movs	r3, #0
 80044f2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	60fb      	str	r3, [r7, #12]
 80044f8:	2300      	movs	r3, #0
 80044fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b10      	cmp	r3, #16
 8004500:	d00a      	beq.n	8004518 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b10      	cmp	r3, #16
 8004506:	f200 808a 	bhi.w	800461e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d045      	beq.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b02      	cmp	r3, #2
 8004514:	d075      	beq.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004516:	e082      	b.n	800461e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004518:	4b46      	ldr	r3, [pc, #280]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800451e:	4b45      	ldr	r3, [pc, #276]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d07b      	beq.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	0c9b      	lsrs	r3, r3, #18
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	4a41      	ldr	r2, [pc, #260]	@ (8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004534:	5cd3      	ldrb	r3, [r2, r3]
 8004536:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d015      	beq.n	800456e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004542:	4b3c      	ldr	r3, [pc, #240]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	0c5b      	lsrs	r3, r3, #17
 8004548:	f003 0301 	and.w	r3, r3, #1
 800454c:	4a3b      	ldr	r2, [pc, #236]	@ (800463c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800454e:	5cd3      	ldrb	r3, [r2, r3]
 8004550:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d00d      	beq.n	8004578 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800455c:	4a38      	ldr	r2, [pc, #224]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	fbb2 f2f3 	udiv	r2, r2, r3
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	fb02 f303 	mul.w	r3, r2, r3
 800456a:	61fb      	str	r3, [r7, #28]
 800456c:	e004      	b.n	8004578 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	4a34      	ldr	r2, [pc, #208]	@ (8004644 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004572:	fb02 f303 	mul.w	r3, r2, r3
 8004576:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004578:	4b2e      	ldr	r3, [pc, #184]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004580:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004584:	d102      	bne.n	800458c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	61bb      	str	r3, [r7, #24]
      break;
 800458a:	e04a      	b.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	005b      	lsls	r3, r3, #1
 8004590:	4a2d      	ldr	r2, [pc, #180]	@ (8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004592:	fba2 2303 	umull	r2, r3, r2, r3
 8004596:	085b      	lsrs	r3, r3, #1
 8004598:	61bb      	str	r3, [r7, #24]
      break;
 800459a:	e042      	b.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800459c:	4b25      	ldr	r3, [pc, #148]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045ac:	d108      	bne.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80045b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045bc:	61bb      	str	r3, [r7, #24]
 80045be:	e01f      	b.n	8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045ca:	d109      	bne.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80045cc:	4b19      	ldr	r3, [pc, #100]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80045ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d0:	f003 0302 	and.w	r3, r3, #2
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d003      	beq.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80045d8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80045dc:	61bb      	str	r3, [r7, #24]
 80045de:	e00f      	b.n	8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045ea:	d11c      	bne.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80045ec:	4b11      	ldr	r3, [pc, #68]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d016      	beq.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80045f8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80045fc:	61bb      	str	r3, [r7, #24]
      break;
 80045fe:	e012      	b.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004600:	e011      	b.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004602:	f7ff fe85 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8004606:	4602      	mov	r2, r0
 8004608:	4b0a      	ldr	r3, [pc, #40]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	0b9b      	lsrs	r3, r3, #14
 800460e:	f003 0303 	and.w	r3, r3, #3
 8004612:	3301      	adds	r3, #1
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	fbb2 f3f3 	udiv	r3, r2, r3
 800461a:	61bb      	str	r3, [r7, #24]
      break;
 800461c:	e004      	b.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800461e:	bf00      	nop
 8004620:	e002      	b.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004622:	bf00      	nop
 8004624:	e000      	b.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004626:	bf00      	nop
    }
  }
  return (frequency);
 8004628:	69bb      	ldr	r3, [r7, #24]
}
 800462a:	4618      	mov	r0, r3
 800462c:	3720      	adds	r7, #32
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	40021000 	.word	0x40021000
 8004638:	08007490 	.word	0x08007490
 800463c:	080074a0 	.word	0x080074a0
 8004640:	007a1200 	.word	0x007a1200
 8004644:	003d0900 	.word	0x003d0900
 8004648:	aaaaaaab 	.word	0xaaaaaaab

0800464c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e076      	b.n	800474c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004662:	2b00      	cmp	r3, #0
 8004664:	d108      	bne.n	8004678 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800466e:	d009      	beq.n	8004684 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	61da      	str	r2, [r3, #28]
 8004676:	e005      	b.n	8004684 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d106      	bne.n	80046a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7fd fff6 	bl	8002690 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80046cc:	431a      	orrs	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046d6:	431a      	orrs	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	f003 0302 	and.w	r3, r3, #2
 80046e0:	431a      	orrs	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046f4:	431a      	orrs	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	69db      	ldr	r3, [r3, #28]
 80046fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046fe:	431a      	orrs	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004708:	ea42 0103 	orr.w	r1, r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004710:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	430a      	orrs	r2, r1
 800471a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	699b      	ldr	r3, [r3, #24]
 8004720:	0c1a      	lsrs	r2, r3, #16
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f002 0204 	and.w	r2, r2, #4
 800472a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	69da      	ldr	r2, [r3, #28]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800473a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3708      	adds	r7, #8
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b088      	sub	sp, #32
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	4613      	mov	r3, r2
 8004762:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004764:	f7fe f9e4 	bl	8002b30 <HAL_GetTick>
 8004768:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800476a:	88fb      	ldrh	r3, [r7, #6]
 800476c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d001      	beq.n	800477e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800477a:	2302      	movs	r3, #2
 800477c:	e12a      	b.n	80049d4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d002      	beq.n	800478a <HAL_SPI_Transmit+0x36>
 8004784:	88fb      	ldrh	r3, [r7, #6]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e122      	b.n	80049d4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004794:	2b01      	cmp	r3, #1
 8004796:	d101      	bne.n	800479c <HAL_SPI_Transmit+0x48>
 8004798:	2302      	movs	r3, #2
 800479a:	e11b      	b.n	80049d4 <HAL_SPI_Transmit+0x280>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2203      	movs	r2, #3
 80047a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	68ba      	ldr	r2, [r7, #8]
 80047b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	88fa      	ldrh	r2, [r7, #6]
 80047bc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	88fa      	ldrh	r2, [r7, #6]
 80047c2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ea:	d10f      	bne.n	800480c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800480a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004816:	2b40      	cmp	r3, #64	@ 0x40
 8004818:	d007      	beq.n	800482a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004828:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004832:	d152      	bne.n	80048da <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d002      	beq.n	8004842 <HAL_SPI_Transmit+0xee>
 800483c:	8b7b      	ldrh	r3, [r7, #26]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d145      	bne.n	80048ce <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004846:	881a      	ldrh	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004852:	1c9a      	adds	r2, r3, #2
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800485c:	b29b      	uxth	r3, r3
 800485e:	3b01      	subs	r3, #1
 8004860:	b29a      	uxth	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004866:	e032      	b.n	80048ce <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b02      	cmp	r3, #2
 8004874:	d112      	bne.n	800489c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800487a:	881a      	ldrh	r2, [r3, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004886:	1c9a      	adds	r2, r3, #2
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004890:	b29b      	uxth	r3, r3
 8004892:	3b01      	subs	r3, #1
 8004894:	b29a      	uxth	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	86da      	strh	r2, [r3, #54]	@ 0x36
 800489a:	e018      	b.n	80048ce <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800489c:	f7fe f948 	bl	8002b30 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d803      	bhi.n	80048b4 <HAL_SPI_Transmit+0x160>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b2:	d102      	bne.n	80048ba <HAL_SPI_Transmit+0x166>
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d109      	bne.n	80048ce <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e082      	b.n	80049d4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d1c7      	bne.n	8004868 <HAL_SPI_Transmit+0x114>
 80048d8:	e053      	b.n	8004982 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d002      	beq.n	80048e8 <HAL_SPI_Transmit+0x194>
 80048e2:	8b7b      	ldrh	r3, [r7, #26]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d147      	bne.n	8004978 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	330c      	adds	r3, #12
 80048f2:	7812      	ldrb	r2, [r2, #0]
 80048f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fa:	1c5a      	adds	r2, r3, #1
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004904:	b29b      	uxth	r3, r3
 8004906:	3b01      	subs	r3, #1
 8004908:	b29a      	uxth	r2, r3
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800490e:	e033      	b.n	8004978 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b02      	cmp	r3, #2
 800491c:	d113      	bne.n	8004946 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	330c      	adds	r3, #12
 8004928:	7812      	ldrb	r2, [r2, #0]
 800492a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800493a:	b29b      	uxth	r3, r3
 800493c:	3b01      	subs	r3, #1
 800493e:	b29a      	uxth	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004944:	e018      	b.n	8004978 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004946:	f7fe f8f3 	bl	8002b30 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d803      	bhi.n	800495e <HAL_SPI_Transmit+0x20a>
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495c:	d102      	bne.n	8004964 <HAL_SPI_Transmit+0x210>
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d109      	bne.n	8004978 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e02d      	b.n	80049d4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800497c:	b29b      	uxth	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1c6      	bne.n	8004910 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004982:	69fa      	ldr	r2, [r7, #28]
 8004984:	6839      	ldr	r1, [r7, #0]
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 f8b0 	bl	8004aec <SPI_EndRxTxTransaction>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d002      	beq.n	8004998 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2220      	movs	r2, #32
 8004996:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10a      	bne.n	80049b6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049a0:	2300      	movs	r3, #0
 80049a2:	617b      	str	r3, [r7, #20]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	617b      	str	r3, [r7, #20]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	617b      	str	r3, [r7, #20]
 80049b4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e000      	b.n	80049d4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80049d2:	2300      	movs	r3, #0
  }
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3720      	adds	r7, #32
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b088      	sub	sp, #32
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	603b      	str	r3, [r7, #0]
 80049e8:	4613      	mov	r3, r2
 80049ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80049ec:	f7fe f8a0 	bl	8002b30 <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f4:	1a9b      	subs	r3, r3, r2
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	4413      	add	r3, r2
 80049fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80049fc:	f7fe f898 	bl	8002b30 <HAL_GetTick>
 8004a00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a02:	4b39      	ldr	r3, [pc, #228]	@ (8004ae8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	015b      	lsls	r3, r3, #5
 8004a08:	0d1b      	lsrs	r3, r3, #20
 8004a0a:	69fa      	ldr	r2, [r7, #28]
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a12:	e054      	b.n	8004abe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1a:	d050      	beq.n	8004abe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a1c:	f7fe f888 	bl	8002b30 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	69fa      	ldr	r2, [r7, #28]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d902      	bls.n	8004a32 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d13d      	bne.n	8004aae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a4a:	d111      	bne.n	8004a70 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a54:	d004      	beq.n	8004a60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a5e:	d107      	bne.n	8004a70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a78:	d10f      	bne.n	8004a9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e017      	b.n	8004ade <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	3b01      	subs	r3, #1
 8004abc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	68ba      	ldr	r2, [r7, #8]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	bf0c      	ite	eq
 8004ace:	2301      	moveq	r3, #1
 8004ad0:	2300      	movne	r3, #0
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	79fb      	ldrb	r3, [r7, #7]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d19b      	bne.n	8004a14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3720      	adds	r7, #32
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	20000004 	.word	0x20000004

08004aec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af02      	add	r7, sp, #8
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	9300      	str	r3, [sp, #0]
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	2201      	movs	r2, #1
 8004b00:	2102      	movs	r1, #2
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f7ff ff6a 	bl	80049dc <SPI_WaitFlagStateUntilTimeout>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d007      	beq.n	8004b1e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b12:	f043 0220 	orr.w	r2, r3, #32
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e013      	b.n	8004b46 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	2200      	movs	r2, #0
 8004b26:	2180      	movs	r1, #128	@ 0x80
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f7ff ff57 	bl	80049dc <SPI_WaitFlagStateUntilTimeout>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d007      	beq.n	8004b44 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b38:	f043 0220 	orr.w	r2, r3, #32
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e000      	b.n	8004b46 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b082      	sub	sp, #8
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e041      	b.n	8004be4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d106      	bne.n	8004b7a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f7fd fdc9 	bl	800270c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	3304      	adds	r3, #4
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4610      	mov	r0, r2
 8004b8e:	f000 fafb 	bl	8005188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d001      	beq.n	8004c04 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e032      	b.n	8004c6a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2202      	movs	r2, #2
 8004c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a18      	ldr	r2, [pc, #96]	@ (8004c74 <HAL_TIM_Base_Start+0x88>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d00e      	beq.n	8004c34 <HAL_TIM_Base_Start+0x48>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c1e:	d009      	beq.n	8004c34 <HAL_TIM_Base_Start+0x48>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a14      	ldr	r2, [pc, #80]	@ (8004c78 <HAL_TIM_Base_Start+0x8c>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d004      	beq.n	8004c34 <HAL_TIM_Base_Start+0x48>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a13      	ldr	r2, [pc, #76]	@ (8004c7c <HAL_TIM_Base_Start+0x90>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d111      	bne.n	8004c58 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	f003 0307 	and.w	r3, r3, #7
 8004c3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2b06      	cmp	r3, #6
 8004c44:	d010      	beq.n	8004c68 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f042 0201 	orr.w	r2, r2, #1
 8004c54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c56:	e007      	b.n	8004c68 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f042 0201 	orr.w	r2, r2, #1
 8004c66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bc80      	pop	{r7}
 8004c72:	4770      	bx	lr
 8004c74:	40012c00 	.word	0x40012c00
 8004c78:	40000400 	.word	0x40000400
 8004c7c:	40000800 	.word	0x40000800

08004c80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d101      	bne.n	8004c92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e041      	b.n	8004d16 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d106      	bne.n	8004cac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f839 	bl	8004d1e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2202      	movs	r2, #2
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	3304      	adds	r3, #4
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	4610      	mov	r0, r2
 8004cc0:	f000 fa62 	bl	8005188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b083      	sub	sp, #12
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bc80      	pop	{r7}
 8004d2e:	4770      	bx	lr

08004d30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b084      	sub	sp, #16
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d109      	bne.n	8004d54 <HAL_TIM_PWM_Start+0x24>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	bf14      	ite	ne
 8004d4c:	2301      	movne	r3, #1
 8004d4e:	2300      	moveq	r3, #0
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	e022      	b.n	8004d9a <HAL_TIM_PWM_Start+0x6a>
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	d109      	bne.n	8004d6e <HAL_TIM_PWM_Start+0x3e>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	bf14      	ite	ne
 8004d66:	2301      	movne	r3, #1
 8004d68:	2300      	moveq	r3, #0
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	e015      	b.n	8004d9a <HAL_TIM_PWM_Start+0x6a>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b08      	cmp	r3, #8
 8004d72:	d109      	bne.n	8004d88 <HAL_TIM_PWM_Start+0x58>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	bf14      	ite	ne
 8004d80:	2301      	movne	r3, #1
 8004d82:	2300      	moveq	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	e008      	b.n	8004d9a <HAL_TIM_PWM_Start+0x6a>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	bf14      	ite	ne
 8004d94:	2301      	movne	r3, #1
 8004d96:	2300      	moveq	r3, #0
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d001      	beq.n	8004da2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e05e      	b.n	8004e60 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d104      	bne.n	8004db2 <HAL_TIM_PWM_Start+0x82>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004db0:	e013      	b.n	8004dda <HAL_TIM_PWM_Start+0xaa>
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	2b04      	cmp	r3, #4
 8004db6:	d104      	bne.n	8004dc2 <HAL_TIM_PWM_Start+0x92>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2202      	movs	r2, #2
 8004dbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dc0:	e00b      	b.n	8004dda <HAL_TIM_PWM_Start+0xaa>
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d104      	bne.n	8004dd2 <HAL_TIM_PWM_Start+0xa2>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2202      	movs	r2, #2
 8004dcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dd0:	e003      	b.n	8004dda <HAL_TIM_PWM_Start+0xaa>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2201      	movs	r2, #1
 8004de0:	6839      	ldr	r1, [r7, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f000 fc5c 	bl	80056a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a1e      	ldr	r2, [pc, #120]	@ (8004e68 <HAL_TIM_PWM_Start+0x138>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d107      	bne.n	8004e02 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a18      	ldr	r2, [pc, #96]	@ (8004e68 <HAL_TIM_PWM_Start+0x138>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d00e      	beq.n	8004e2a <HAL_TIM_PWM_Start+0xfa>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e14:	d009      	beq.n	8004e2a <HAL_TIM_PWM_Start+0xfa>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a14      	ldr	r2, [pc, #80]	@ (8004e6c <HAL_TIM_PWM_Start+0x13c>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d004      	beq.n	8004e2a <HAL_TIM_PWM_Start+0xfa>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a12      	ldr	r2, [pc, #72]	@ (8004e70 <HAL_TIM_PWM_Start+0x140>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d111      	bne.n	8004e4e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f003 0307 	and.w	r3, r3, #7
 8004e34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2b06      	cmp	r3, #6
 8004e3a:	d010      	beq.n	8004e5e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f042 0201 	orr.w	r2, r2, #1
 8004e4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4c:	e007      	b.n	8004e5e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f042 0201 	orr.w	r2, r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	40012c00 	.word	0x40012c00
 8004e6c:	40000400 	.word	0x40000400
 8004e70:	40000800 	.word	0x40000800

08004e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e80:	2300      	movs	r3, #0
 8004e82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d101      	bne.n	8004e92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e0ae      	b.n	8004ff0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b0c      	cmp	r3, #12
 8004e9e:	f200 809f 	bhi.w	8004fe0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea8:	08004edd 	.word	0x08004edd
 8004eac:	08004fe1 	.word	0x08004fe1
 8004eb0:	08004fe1 	.word	0x08004fe1
 8004eb4:	08004fe1 	.word	0x08004fe1
 8004eb8:	08004f1d 	.word	0x08004f1d
 8004ebc:	08004fe1 	.word	0x08004fe1
 8004ec0:	08004fe1 	.word	0x08004fe1
 8004ec4:	08004fe1 	.word	0x08004fe1
 8004ec8:	08004f5f 	.word	0x08004f5f
 8004ecc:	08004fe1 	.word	0x08004fe1
 8004ed0:	08004fe1 	.word	0x08004fe1
 8004ed4:	08004fe1 	.word	0x08004fe1
 8004ed8:	08004f9f 	.word	0x08004f9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68b9      	ldr	r1, [r7, #8]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 f9be 	bl	8005264 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	699a      	ldr	r2, [r3, #24]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f042 0208 	orr.w	r2, r2, #8
 8004ef6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	699a      	ldr	r2, [r3, #24]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f022 0204 	bic.w	r2, r2, #4
 8004f06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	6999      	ldr	r1, [r3, #24]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	691a      	ldr	r2, [r3, #16]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	619a      	str	r2, [r3, #24]
      break;
 8004f1a:	e064      	b.n	8004fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68b9      	ldr	r1, [r7, #8]
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 fa04 	bl	8005330 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	699a      	ldr	r2, [r3, #24]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	699a      	ldr	r2, [r3, #24]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	6999      	ldr	r1, [r3, #24]
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	021a      	lsls	r2, r3, #8
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	619a      	str	r2, [r3, #24]
      break;
 8004f5c:	e043      	b.n	8004fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	68b9      	ldr	r1, [r7, #8]
 8004f64:	4618      	mov	r0, r3
 8004f66:	f000 fa4d 	bl	8005404 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	69da      	ldr	r2, [r3, #28]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f042 0208 	orr.w	r2, r2, #8
 8004f78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	69da      	ldr	r2, [r3, #28]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0204 	bic.w	r2, r2, #4
 8004f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	69d9      	ldr	r1, [r3, #28]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	691a      	ldr	r2, [r3, #16]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	61da      	str	r2, [r3, #28]
      break;
 8004f9c:	e023      	b.n	8004fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68b9      	ldr	r1, [r7, #8]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f000 fa97 	bl	80054d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	69da      	ldr	r2, [r3, #28]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	69da      	ldr	r2, [r3, #28]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	69d9      	ldr	r1, [r3, #28]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	021a      	lsls	r2, r3, #8
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	61da      	str	r2, [r3, #28]
      break;
 8004fde:	e002      	b.n	8004fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	75fb      	strb	r3, [r7, #23]
      break;
 8004fe4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3718      	adds	r7, #24
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005002:	2300      	movs	r3, #0
 8005004:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800500c:	2b01      	cmp	r3, #1
 800500e:	d101      	bne.n	8005014 <HAL_TIM_ConfigClockSource+0x1c>
 8005010:	2302      	movs	r3, #2
 8005012:	e0b4      	b.n	800517e <HAL_TIM_ConfigClockSource+0x186>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2202      	movs	r2, #2
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005032:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800503a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800504c:	d03e      	beq.n	80050cc <HAL_TIM_ConfigClockSource+0xd4>
 800504e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005052:	f200 8087 	bhi.w	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800505a:	f000 8086 	beq.w	800516a <HAL_TIM_ConfigClockSource+0x172>
 800505e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005062:	d87f      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005064:	2b70      	cmp	r3, #112	@ 0x70
 8005066:	d01a      	beq.n	800509e <HAL_TIM_ConfigClockSource+0xa6>
 8005068:	2b70      	cmp	r3, #112	@ 0x70
 800506a:	d87b      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 800506c:	2b60      	cmp	r3, #96	@ 0x60
 800506e:	d050      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x11a>
 8005070:	2b60      	cmp	r3, #96	@ 0x60
 8005072:	d877      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005074:	2b50      	cmp	r3, #80	@ 0x50
 8005076:	d03c      	beq.n	80050f2 <HAL_TIM_ConfigClockSource+0xfa>
 8005078:	2b50      	cmp	r3, #80	@ 0x50
 800507a:	d873      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 800507c:	2b40      	cmp	r3, #64	@ 0x40
 800507e:	d058      	beq.n	8005132 <HAL_TIM_ConfigClockSource+0x13a>
 8005080:	2b40      	cmp	r3, #64	@ 0x40
 8005082:	d86f      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005084:	2b30      	cmp	r3, #48	@ 0x30
 8005086:	d064      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x15a>
 8005088:	2b30      	cmp	r3, #48	@ 0x30
 800508a:	d86b      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 800508c:	2b20      	cmp	r3, #32
 800508e:	d060      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x15a>
 8005090:	2b20      	cmp	r3, #32
 8005092:	d867      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005094:	2b00      	cmp	r3, #0
 8005096:	d05c      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x15a>
 8005098:	2b10      	cmp	r3, #16
 800509a:	d05a      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x15a>
 800509c:	e062      	b.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050ae:	f000 fad8 	bl	8005662 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80050c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	609a      	str	r2, [r3, #8]
      break;
 80050ca:	e04f      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050dc:	f000 fac1 	bl	8005662 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689a      	ldr	r2, [r3, #8]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050ee:	609a      	str	r2, [r3, #8]
      break;
 80050f0:	e03c      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050fe:	461a      	mov	r2, r3
 8005100:	f000 fa38 	bl	8005574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2150      	movs	r1, #80	@ 0x50
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fa8f 	bl	800562e <TIM_ITRx_SetConfig>
      break;
 8005110:	e02c      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800511e:	461a      	mov	r2, r3
 8005120:	f000 fa56 	bl	80055d0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2160      	movs	r1, #96	@ 0x60
 800512a:	4618      	mov	r0, r3
 800512c:	f000 fa7f 	bl	800562e <TIM_ITRx_SetConfig>
      break;
 8005130:	e01c      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800513e:	461a      	mov	r2, r3
 8005140:	f000 fa18 	bl	8005574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2140      	movs	r1, #64	@ 0x40
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fa6f 	bl	800562e <TIM_ITRx_SetConfig>
      break;
 8005150:	e00c      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4619      	mov	r1, r3
 800515c:	4610      	mov	r0, r2
 800515e:	f000 fa66 	bl	800562e <TIM_ITRx_SetConfig>
      break;
 8005162:	e003      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	73fb      	strb	r3, [r7, #15]
      break;
 8005168:	e000      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800516a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800517c:	7bfb      	ldrb	r3, [r7, #15]
}
 800517e:	4618      	mov	r0, r3
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
	...

08005188 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a2f      	ldr	r2, [pc, #188]	@ (8005258 <TIM_Base_SetConfig+0xd0>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d00b      	beq.n	80051b8 <TIM_Base_SetConfig+0x30>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051a6:	d007      	beq.n	80051b8 <TIM_Base_SetConfig+0x30>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a2c      	ldr	r2, [pc, #176]	@ (800525c <TIM_Base_SetConfig+0xd4>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d003      	beq.n	80051b8 <TIM_Base_SetConfig+0x30>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005260 <TIM_Base_SetConfig+0xd8>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d108      	bne.n	80051ca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a22      	ldr	r2, [pc, #136]	@ (8005258 <TIM_Base_SetConfig+0xd0>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d00b      	beq.n	80051ea <TIM_Base_SetConfig+0x62>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051d8:	d007      	beq.n	80051ea <TIM_Base_SetConfig+0x62>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a1f      	ldr	r2, [pc, #124]	@ (800525c <TIM_Base_SetConfig+0xd4>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d003      	beq.n	80051ea <TIM_Base_SetConfig+0x62>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a1e      	ldr	r2, [pc, #120]	@ (8005260 <TIM_Base_SetConfig+0xd8>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d108      	bne.n	80051fc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	4313      	orrs	r3, r2
 8005208:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a0d      	ldr	r2, [pc, #52]	@ (8005258 <TIM_Base_SetConfig+0xd0>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d103      	bne.n	8005230 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	691a      	ldr	r2, [r3, #16]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b00      	cmp	r3, #0
 8005240:	d005      	beq.n	800524e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	f023 0201 	bic.w	r2, r3, #1
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	611a      	str	r2, [r3, #16]
  }
}
 800524e:	bf00      	nop
 8005250:	3714      	adds	r7, #20
 8005252:	46bd      	mov	sp, r7
 8005254:	bc80      	pop	{r7}
 8005256:	4770      	bx	lr
 8005258:	40012c00 	.word	0x40012c00
 800525c:	40000400 	.word	0x40000400
 8005260:	40000800 	.word	0x40000800

08005264 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	f023 0201 	bic.w	r2, r3, #1
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0303 	bic.w	r3, r3, #3
 800529a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68fa      	ldr	r2, [r7, #12]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	f023 0302 	bic.w	r3, r3, #2
 80052ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a1c      	ldr	r2, [pc, #112]	@ (800532c <TIM_OC1_SetConfig+0xc8>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d10c      	bne.n	80052da <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	f023 0308 	bic.w	r3, r3, #8
 80052c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	f023 0304 	bic.w	r3, r3, #4
 80052d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a13      	ldr	r2, [pc, #76]	@ (800532c <TIM_OC1_SetConfig+0xc8>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d111      	bne.n	8005306 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	699b      	ldr	r3, [r3, #24]
 8005300:	693a      	ldr	r2, [r7, #16]
 8005302:	4313      	orrs	r3, r2
 8005304:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	685a      	ldr	r2, [r3, #4]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	621a      	str	r2, [r3, #32]
}
 8005320:	bf00      	nop
 8005322:	371c      	adds	r7, #28
 8005324:	46bd      	mov	sp, r7
 8005326:	bc80      	pop	{r7}
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	40012c00 	.word	0x40012c00

08005330 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005330:	b480      	push	{r7}
 8005332:	b087      	sub	sp, #28
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a1b      	ldr	r3, [r3, #32]
 8005344:	f023 0210 	bic.w	r2, r3, #16
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800535e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005366:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	021b      	lsls	r3, r3, #8
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	4313      	orrs	r3, r2
 8005372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	f023 0320 	bic.w	r3, r3, #32
 800537a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	011b      	lsls	r3, r3, #4
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	4313      	orrs	r3, r2
 8005386:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a1d      	ldr	r2, [pc, #116]	@ (8005400 <TIM_OC2_SetConfig+0xd0>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d10d      	bne.n	80053ac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005396:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	011b      	lsls	r3, r3, #4
 800539e:	697a      	ldr	r2, [r7, #20]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a14      	ldr	r2, [pc, #80]	@ (8005400 <TIM_OC2_SetConfig+0xd0>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d113      	bne.n	80053dc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80053c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	693a      	ldr	r2, [r7, #16]
 80053d8:	4313      	orrs	r3, r2
 80053da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	693a      	ldr	r2, [r7, #16]
 80053e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	697a      	ldr	r2, [r7, #20]
 80053f4:	621a      	str	r2, [r3, #32]
}
 80053f6:	bf00      	nop
 80053f8:	371c      	adds	r7, #28
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bc80      	pop	{r7}
 80053fe:	4770      	bx	lr
 8005400:	40012c00 	.word	0x40012c00

08005404 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005404:	b480      	push	{r7}
 8005406:	b087      	sub	sp, #28
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a1b      	ldr	r3, [r3, #32]
 8005418:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	69db      	ldr	r3, [r3, #28]
 800542a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005432:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f023 0303 	bic.w	r3, r3, #3
 800543a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	4313      	orrs	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800544c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	021b      	lsls	r3, r3, #8
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	4313      	orrs	r3, r2
 8005458:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a1d      	ldr	r2, [pc, #116]	@ (80054d4 <TIM_OC3_SetConfig+0xd0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d10d      	bne.n	800547e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005468:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	021b      	lsls	r3, r3, #8
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	4313      	orrs	r3, r2
 8005474:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800547c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a14      	ldr	r2, [pc, #80]	@ (80054d4 <TIM_OC3_SetConfig+0xd0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d113      	bne.n	80054ae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800548c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005494:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	011b      	lsls	r3, r3, #4
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	4313      	orrs	r3, r2
 80054a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	011b      	lsls	r3, r3, #4
 80054a8:	693a      	ldr	r2, [r7, #16]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	697a      	ldr	r2, [r7, #20]
 80054c6:	621a      	str	r2, [r3, #32]
}
 80054c8:	bf00      	nop
 80054ca:	371c      	adds	r7, #28
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bc80      	pop	{r7}
 80054d0:	4770      	bx	lr
 80054d2:	bf00      	nop
 80054d4:	40012c00 	.word	0x40012c00

080054d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054d8:	b480      	push	{r7}
 80054da:	b087      	sub	sp, #28
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a1b      	ldr	r3, [r3, #32]
 80054ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	69db      	ldr	r3, [r3, #28]
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800550e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	021b      	lsls	r3, r3, #8
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	4313      	orrs	r3, r2
 800551a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005522:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	031b      	lsls	r3, r3, #12
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	4313      	orrs	r3, r2
 800552e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a0f      	ldr	r2, [pc, #60]	@ (8005570 <TIM_OC4_SetConfig+0x98>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d109      	bne.n	800554c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800553e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	695b      	ldr	r3, [r3, #20]
 8005544:	019b      	lsls	r3, r3, #6
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	4313      	orrs	r3, r2
 800554a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	685a      	ldr	r2, [r3, #4]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	621a      	str	r2, [r3, #32]
}
 8005566:	bf00      	nop
 8005568:	371c      	adds	r7, #28
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr
 8005570:	40012c00 	.word	0x40012c00

08005574 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005574:	b480      	push	{r7}
 8005576:	b087      	sub	sp, #28
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	f023 0201 	bic.w	r2, r3, #1
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800559e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	011b      	lsls	r3, r3, #4
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f023 030a 	bic.w	r3, r3, #10
 80055b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	697a      	ldr	r2, [r7, #20]
 80055c4:	621a      	str	r2, [r3, #32]
}
 80055c6:	bf00      	nop
 80055c8:	371c      	adds	r7, #28
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr

080055d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b087      	sub	sp, #28
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	f023 0210 	bic.w	r2, r3, #16
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	031b      	lsls	r3, r3, #12
 8005600:	693a      	ldr	r2, [r7, #16]
 8005602:	4313      	orrs	r3, r2
 8005604:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800560c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	011b      	lsls	r3, r3, #4
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	4313      	orrs	r3, r2
 8005616:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	621a      	str	r2, [r3, #32]
}
 8005624:	bf00      	nop
 8005626:	371c      	adds	r7, #28
 8005628:	46bd      	mov	sp, r7
 800562a:	bc80      	pop	{r7}
 800562c:	4770      	bx	lr

0800562e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800562e:	b480      	push	{r7}
 8005630:	b085      	sub	sp, #20
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
 8005636:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005644:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	4313      	orrs	r3, r2
 800564c:	f043 0307 	orr.w	r3, r3, #7
 8005650:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68fa      	ldr	r2, [r7, #12]
 8005656:	609a      	str	r2, [r3, #8]
}
 8005658:	bf00      	nop
 800565a:	3714      	adds	r7, #20
 800565c:	46bd      	mov	sp, r7
 800565e:	bc80      	pop	{r7}
 8005660:	4770      	bx	lr

08005662 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005662:	b480      	push	{r7}
 8005664:	b087      	sub	sp, #28
 8005666:	af00      	add	r7, sp, #0
 8005668:	60f8      	str	r0, [r7, #12]
 800566a:	60b9      	str	r1, [r7, #8]
 800566c:	607a      	str	r2, [r7, #4]
 800566e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800567c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	021a      	lsls	r2, r3, #8
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	431a      	orrs	r2, r3
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	4313      	orrs	r3, r2
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	4313      	orrs	r3, r2
 800568e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	609a      	str	r2, [r3, #8]
}
 8005696:	bf00      	nop
 8005698:	371c      	adds	r7, #28
 800569a:	46bd      	mov	sp, r7
 800569c:	bc80      	pop	{r7}
 800569e:	4770      	bx	lr

080056a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	f003 031f 	and.w	r3, r3, #31
 80056b2:	2201      	movs	r2, #1
 80056b4:	fa02 f303 	lsl.w	r3, r2, r3
 80056b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6a1a      	ldr	r2, [r3, #32]
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	43db      	mvns	r3, r3
 80056c2:	401a      	ands	r2, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6a1a      	ldr	r2, [r3, #32]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	f003 031f 	and.w	r3, r3, #31
 80056d2:	6879      	ldr	r1, [r7, #4]
 80056d4:	fa01 f303 	lsl.w	r3, r1, r3
 80056d8:	431a      	orrs	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	621a      	str	r2, [r3, #32]
}
 80056de:	bf00      	nop
 80056e0:	371c      	adds	r7, #28
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bc80      	pop	{r7}
 80056e6:	4770      	bx	lr

080056e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d101      	bne.n	8005700 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056fc:	2302      	movs	r3, #2
 80056fe:	e046      	b.n	800578e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2202      	movs	r2, #2
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005726:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	4313      	orrs	r3, r2
 8005730:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a16      	ldr	r2, [pc, #88]	@ (8005798 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d00e      	beq.n	8005762 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800574c:	d009      	beq.n	8005762 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a12      	ldr	r2, [pc, #72]	@ (800579c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d004      	beq.n	8005762 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a10      	ldr	r2, [pc, #64]	@ (80057a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d10c      	bne.n	800577c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005768:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	4313      	orrs	r3, r2
 8005772:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	bc80      	pop	{r7}
 8005796:	4770      	bx	lr
 8005798:	40012c00 	.word	0x40012c00
 800579c:	40000400 	.word	0x40000400
 80057a0:	40000800 	.word	0x40000800

080057a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e042      	b.n	800583c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d106      	bne.n	80057d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7fd f800 	bl	80027d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2224      	movs	r2, #36	@ 0x24
 80057d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 fdb7 	bl	800635c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	691a      	ldr	r2, [r3, #16]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	695a      	ldr	r2, [r3, #20]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800580c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68da      	ldr	r2, [r3, #12]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800581c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2220      	movs	r2, #32
 8005828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	3708      	adds	r7, #8
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b08a      	sub	sp, #40	@ 0x28
 8005848:	af02      	add	r7, sp, #8
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	603b      	str	r3, [r7, #0]
 8005850:	4613      	mov	r3, r2
 8005852:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005854:	2300      	movs	r3, #0
 8005856:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b20      	cmp	r3, #32
 8005862:	d175      	bne.n	8005950 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d002      	beq.n	8005870 <HAL_UART_Transmit+0x2c>
 800586a:	88fb      	ldrh	r3, [r7, #6]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e06e      	b.n	8005952 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2221      	movs	r2, #33	@ 0x21
 800587e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005882:	f7fd f955 	bl	8002b30 <HAL_GetTick>
 8005886:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	88fa      	ldrh	r2, [r7, #6]
 800588c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	88fa      	ldrh	r2, [r7, #6]
 8005892:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800589c:	d108      	bne.n	80058b0 <HAL_UART_Transmit+0x6c>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d104      	bne.n	80058b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80058a6:	2300      	movs	r3, #0
 80058a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	61bb      	str	r3, [r7, #24]
 80058ae:	e003      	b.n	80058b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058b4:	2300      	movs	r3, #0
 80058b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80058b8:	e02e      	b.n	8005918 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	2200      	movs	r2, #0
 80058c2:	2180      	movs	r1, #128	@ 0x80
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 fb1c 	bl	8005f02 <UART_WaitOnFlagUntilTimeout>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d005      	beq.n	80058dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2220      	movs	r2, #32
 80058d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e03a      	b.n	8005952 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10b      	bne.n	80058fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	881b      	ldrh	r3, [r3, #0]
 80058e6:	461a      	mov	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	3302      	adds	r3, #2
 80058f6:	61bb      	str	r3, [r7, #24]
 80058f8:	e007      	b.n	800590a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	781a      	ldrb	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	3301      	adds	r3, #1
 8005908:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800590e:	b29b      	uxth	r3, r3
 8005910:	3b01      	subs	r3, #1
 8005912:	b29a      	uxth	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800591c:	b29b      	uxth	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1cb      	bne.n	80058ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	9300      	str	r3, [sp, #0]
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	2200      	movs	r2, #0
 800592a:	2140      	movs	r1, #64	@ 0x40
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f000 fae8 	bl	8005f02 <UART_WaitOnFlagUntilTimeout>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d005      	beq.n	8005944 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e006      	b.n	8005952 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2220      	movs	r2, #32
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800594c:	2300      	movs	r3, #0
 800594e:	e000      	b.n	8005952 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005950:	2302      	movs	r3, #2
  }
}
 8005952:	4618      	mov	r0, r3
 8005954:	3720      	adds	r7, #32
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b084      	sub	sp, #16
 800595e:	af00      	add	r7, sp, #0
 8005960:	60f8      	str	r0, [r7, #12]
 8005962:	60b9      	str	r1, [r7, #8]
 8005964:	4613      	mov	r3, r2
 8005966:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b20      	cmp	r3, #32
 8005972:	d112      	bne.n	800599a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <HAL_UART_Receive_IT+0x26>
 800597a:	88fb      	ldrh	r3, [r7, #6]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e00b      	b.n	800599c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800598a:	88fb      	ldrh	r3, [r7, #6]
 800598c:	461a      	mov	r2, r3
 800598e:	68b9      	ldr	r1, [r7, #8]
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	f000 fb0f 	bl	8005fb4 <UART_Start_Receive_IT>
 8005996:	4603      	mov	r3, r0
 8005998:	e000      	b.n	800599c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800599a:	2302      	movs	r3, #2
  }
}
 800599c:	4618      	mov	r0, r3
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b0ba      	sub	sp, #232	@ 0xe8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80059ca:	2300      	movs	r3, #0
 80059cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80059d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059da:	f003 030f 	and.w	r3, r3, #15
 80059de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80059e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d10f      	bne.n	8005a0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ee:	f003 0320 	and.w	r3, r3, #32
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d009      	beq.n	8005a0a <HAL_UART_IRQHandler+0x66>
 80059f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059fa:	f003 0320 	and.w	r3, r3, #32
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d003      	beq.n	8005a0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 fbec 	bl	80061e0 <UART_Receive_IT>
      return;
 8005a08:	e25b      	b.n	8005ec2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005a0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 80de 	beq.w	8005bd0 <HAL_UART_IRQHandler+0x22c>
 8005a14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d106      	bne.n	8005a2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a24:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f000 80d1 	beq.w	8005bd0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00b      	beq.n	8005a52 <HAL_UART_IRQHandler+0xae>
 8005a3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d005      	beq.n	8005a52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4a:	f043 0201 	orr.w	r2, r3, #1
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a56:	f003 0304 	and.w	r3, r3, #4
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00b      	beq.n	8005a76 <HAL_UART_IRQHandler+0xd2>
 8005a5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d005      	beq.n	8005a76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a6e:	f043 0202 	orr.w	r2, r3, #2
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00b      	beq.n	8005a9a <HAL_UART_IRQHandler+0xf6>
 8005a82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d005      	beq.n	8005a9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a92:	f043 0204 	orr.w	r2, r3, #4
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a9e:	f003 0308 	and.w	r3, r3, #8
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d011      	beq.n	8005aca <HAL_UART_IRQHandler+0x126>
 8005aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aaa:	f003 0320 	and.w	r3, r3, #32
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d105      	bne.n	8005abe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d005      	beq.n	8005aca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ac2:	f043 0208 	orr.w	r2, r3, #8
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	f000 81f2 	beq.w	8005eb8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ad8:	f003 0320 	and.w	r3, r3, #32
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d008      	beq.n	8005af2 <HAL_UART_IRQHandler+0x14e>
 8005ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ae4:	f003 0320 	and.w	r3, r3, #32
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d002      	beq.n	8005af2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f000 fb77 	bl	80061e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	695b      	ldr	r3, [r3, #20]
 8005af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	bf14      	ite	ne
 8005b00:	2301      	movne	r3, #1
 8005b02:	2300      	moveq	r3, #0
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b0e:	f003 0308 	and.w	r3, r3, #8
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d103      	bne.n	8005b1e <HAL_UART_IRQHandler+0x17a>
 8005b16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d04f      	beq.n	8005bbe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 fa81 	bl	8006026 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d041      	beq.n	8005bb6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	3314      	adds	r3, #20
 8005b38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b40:	e853 3f00 	ldrex	r3, [r3]
 8005b44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005b48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	3314      	adds	r3, #20
 8005b5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005b5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005b62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005b6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005b6e:	e841 2300 	strex	r3, r2, [r1]
 8005b72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005b76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1d9      	bne.n	8005b32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d013      	beq.n	8005bae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b8a:	4a7e      	ldr	r2, [pc, #504]	@ (8005d84 <HAL_UART_IRQHandler+0x3e0>)
 8005b8c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7fd fd9a 	bl	80036cc <HAL_DMA_Abort_IT>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d016      	beq.n	8005bcc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005ba8:	4610      	mov	r0, r2
 8005baa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bac:	e00e      	b.n	8005bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f993 	bl	8005eda <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb4:	e00a      	b.n	8005bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 f98f 	bl	8005eda <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bbc:	e006      	b.n	8005bcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f98b 	bl	8005eda <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005bca:	e175      	b.n	8005eb8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bcc:	bf00      	nop
    return;
 8005bce:	e173      	b.n	8005eb8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	f040 814f 	bne.w	8005e78 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bde:	f003 0310 	and.w	r3, r3, #16
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f000 8148 	beq.w	8005e78 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bec:	f003 0310 	and.w	r3, r3, #16
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f000 8141 	beq.w	8005e78 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60bb      	str	r3, [r7, #8]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	60bb      	str	r3, [r7, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	60bb      	str	r3, [r7, #8]
 8005c0a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	f000 80b6 	beq.w	8005d88 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	f000 8145 	beq.w	8005ebc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	f080 813e 	bcs.w	8005ebc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c46:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c4c:	699b      	ldr	r3, [r3, #24]
 8005c4e:	2b20      	cmp	r3, #32
 8005c50:	f000 8088 	beq.w	8005d64 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	330c      	adds	r3, #12
 8005c5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c62:	e853 3f00 	ldrex	r3, [r3]
 8005c66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	330c      	adds	r3, #12
 8005c7c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005c80:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005c84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c88:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c8c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c90:	e841 2300 	strex	r3, r2, [r1]
 8005c94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005c98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1d9      	bne.n	8005c54 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	3314      	adds	r3, #20
 8005ca6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005caa:	e853 3f00 	ldrex	r3, [r3]
 8005cae:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005cb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005cb2:	f023 0301 	bic.w	r3, r3, #1
 8005cb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3314      	adds	r3, #20
 8005cc0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005cc4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005cc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cca:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005ccc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005cd0:	e841 2300 	strex	r3, r2, [r1]
 8005cd4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005cd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d1e1      	bne.n	8005ca0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3314      	adds	r3, #20
 8005ce2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ce6:	e853 3f00 	ldrex	r3, [r3]
 8005cea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005cec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	3314      	adds	r3, #20
 8005cfc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005d00:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d02:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d04:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005d06:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d08:	e841 2300 	strex	r3, r2, [r1]
 8005d0c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1e3      	bne.n	8005cdc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2220      	movs	r2, #32
 8005d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	330c      	adds	r3, #12
 8005d28:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d2c:	e853 3f00 	ldrex	r3, [r3]
 8005d30:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d34:	f023 0310 	bic.w	r3, r3, #16
 8005d38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	330c      	adds	r3, #12
 8005d42:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005d46:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005d48:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d4e:	e841 2300 	strex	r3, r2, [r1]
 8005d52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1e3      	bne.n	8005d22 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7fd fc79 	bl	8003656 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2202      	movs	r2, #2
 8005d68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	4619      	mov	r1, r3
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f8b6 	bl	8005eec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d80:	e09c      	b.n	8005ebc <HAL_UART_IRQHandler+0x518>
 8005d82:	bf00      	nop
 8005d84:	080060eb 	.word	0x080060eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f000 808e 	beq.w	8005ec0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005da4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 8089 	beq.w	8005ec0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	330c      	adds	r3, #12
 8005db4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db8:	e853 3f00 	ldrex	r3, [r3]
 8005dbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	330c      	adds	r3, #12
 8005dce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005dd2:	647a      	str	r2, [r7, #68]	@ 0x44
 8005dd4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005dd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005dda:	e841 2300 	strex	r3, r2, [r1]
 8005dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005de0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1e3      	bne.n	8005dae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	3314      	adds	r3, #20
 8005dec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df0:	e853 3f00 	ldrex	r3, [r3]
 8005df4:	623b      	str	r3, [r7, #32]
   return(result);
 8005df6:	6a3b      	ldr	r3, [r7, #32]
 8005df8:	f023 0301 	bic.w	r3, r3, #1
 8005dfc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	3314      	adds	r3, #20
 8005e06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005e0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e12:	e841 2300 	strex	r3, r2, [r1]
 8005e16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d1e3      	bne.n	8005de6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	330c      	adds	r3, #12
 8005e32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	e853 3f00 	ldrex	r3, [r3]
 8005e3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f023 0310 	bic.w	r3, r3, #16
 8005e42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	330c      	adds	r3, #12
 8005e4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005e50:	61fa      	str	r2, [r7, #28]
 8005e52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e54:	69b9      	ldr	r1, [r7, #24]
 8005e56:	69fa      	ldr	r2, [r7, #28]
 8005e58:	e841 2300 	strex	r3, r2, [r1]
 8005e5c:	617b      	str	r3, [r7, #20]
   return(result);
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1e3      	bne.n	8005e2c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e6e:	4619      	mov	r1, r3
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 f83b 	bl	8005eec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e76:	e023      	b.n	8005ec0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d009      	beq.n	8005e98 <HAL_UART_IRQHandler+0x4f4>
 8005e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d003      	beq.n	8005e98 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f000 f93e 	bl	8006112 <UART_Transmit_IT>
    return;
 8005e96:	e014      	b.n	8005ec2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00e      	beq.n	8005ec2 <HAL_UART_IRQHandler+0x51e>
 8005ea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d008      	beq.n	8005ec2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 f97d 	bl	80061b0 <UART_EndTransmit_IT>
    return;
 8005eb6:	e004      	b.n	8005ec2 <HAL_UART_IRQHandler+0x51e>
    return;
 8005eb8:	bf00      	nop
 8005eba:	e002      	b.n	8005ec2 <HAL_UART_IRQHandler+0x51e>
      return;
 8005ebc:	bf00      	nop
 8005ebe:	e000      	b.n	8005ec2 <HAL_UART_IRQHandler+0x51e>
      return;
 8005ec0:	bf00      	nop
  }
}
 8005ec2:	37e8      	adds	r7, #232	@ 0xe8
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}

08005ec8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ed0:	bf00      	nop
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bc80      	pop	{r7}
 8005ed8:	4770      	bx	lr

08005eda <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005eda:	b480      	push	{r7}
 8005edc:	b083      	sub	sp, #12
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ee2:	bf00      	nop
 8005ee4:	370c      	adds	r7, #12
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bc80      	pop	{r7}
 8005eea:	4770      	bx	lr

08005eec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bc80      	pop	{r7}
 8005f00:	4770      	bx	lr

08005f02 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b086      	sub	sp, #24
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	60f8      	str	r0, [r7, #12]
 8005f0a:	60b9      	str	r1, [r7, #8]
 8005f0c:	603b      	str	r3, [r7, #0]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f12:	e03b      	b.n	8005f8c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1a:	d037      	beq.n	8005f8c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f1c:	f7fc fe08 	bl	8002b30 <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	6a3a      	ldr	r2, [r7, #32]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d302      	bcc.n	8005f32 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f2c:	6a3b      	ldr	r3, [r7, #32]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e03a      	b.n	8005fac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	f003 0304 	and.w	r3, r3, #4
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d023      	beq.n	8005f8c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2b80      	cmp	r3, #128	@ 0x80
 8005f48:	d020      	beq.n	8005f8c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	2b40      	cmp	r3, #64	@ 0x40
 8005f4e:	d01d      	beq.n	8005f8c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0308 	and.w	r3, r3, #8
 8005f5a:	2b08      	cmp	r3, #8
 8005f5c:	d116      	bne.n	8005f8c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005f5e:	2300      	movs	r3, #0
 8005f60:	617b      	str	r3, [r7, #20]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	617b      	str	r3, [r7, #20]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	617b      	str	r3, [r7, #20]
 8005f72:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 f856 	bl	8006026 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2208      	movs	r2, #8
 8005f7e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e00f      	b.n	8005fac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	4013      	ands	r3, r2
 8005f96:	68ba      	ldr	r2, [r7, #8]
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	bf0c      	ite	eq
 8005f9c:	2301      	moveq	r3, #1
 8005f9e:	2300      	movne	r3, #0
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	79fb      	ldrb	r3, [r7, #7]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d0b4      	beq.n	8005f14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3718      	adds	r7, #24
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	88fa      	ldrh	r2, [r7, #6]
 8005fcc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	88fa      	ldrh	r2, [r7, #6]
 8005fd2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2222      	movs	r2, #34	@ 0x22
 8005fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d007      	beq.n	8005ffa <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68da      	ldr	r2, [r3, #12]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ff8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	695a      	ldr	r2, [r3, #20]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f042 0201 	orr.w	r2, r2, #1
 8006008:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68da      	ldr	r2, [r3, #12]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f042 0220 	orr.w	r2, r2, #32
 8006018:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3714      	adds	r7, #20
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr

08006026 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006026:	b480      	push	{r7}
 8006028:	b095      	sub	sp, #84	@ 0x54
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	330c      	adds	r3, #12
 8006034:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006038:	e853 3f00 	ldrex	r3, [r3]
 800603c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800603e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006040:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006044:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	330c      	adds	r3, #12
 800604c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800604e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006050:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006052:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006054:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006056:	e841 2300 	strex	r3, r2, [r1]
 800605a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800605c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1e5      	bne.n	800602e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	3314      	adds	r3, #20
 8006068:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606a:	6a3b      	ldr	r3, [r7, #32]
 800606c:	e853 3f00 	ldrex	r3, [r3]
 8006070:	61fb      	str	r3, [r7, #28]
   return(result);
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	f023 0301 	bic.w	r3, r3, #1
 8006078:	64bb      	str	r3, [r7, #72]	@ 0x48
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3314      	adds	r3, #20
 8006080:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006082:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006084:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006086:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006088:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800608a:	e841 2300 	strex	r3, r2, [r1]
 800608e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1e5      	bne.n	8006062 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800609a:	2b01      	cmp	r3, #1
 800609c:	d119      	bne.n	80060d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	330c      	adds	r3, #12
 80060a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	e853 3f00 	ldrex	r3, [r3]
 80060ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	f023 0310 	bic.w	r3, r3, #16
 80060b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	330c      	adds	r3, #12
 80060bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060be:	61ba      	str	r2, [r7, #24]
 80060c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c2:	6979      	ldr	r1, [r7, #20]
 80060c4:	69ba      	ldr	r2, [r7, #24]
 80060c6:	e841 2300 	strex	r3, r2, [r1]
 80060ca:	613b      	str	r3, [r7, #16]
   return(result);
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d1e5      	bne.n	800609e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2220      	movs	r2, #32
 80060d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80060e0:	bf00      	nop
 80060e2:	3754      	adds	r7, #84	@ 0x54
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bc80      	pop	{r7}
 80060e8:	4770      	bx	lr

080060ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b084      	sub	sp, #16
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f7ff fee8 	bl	8005eda <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800610a:	bf00      	nop
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006112:	b480      	push	{r7}
 8006114:	b085      	sub	sp, #20
 8006116:	af00      	add	r7, sp, #0
 8006118:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006120:	b2db      	uxtb	r3, r3
 8006122:	2b21      	cmp	r3, #33	@ 0x21
 8006124:	d13e      	bne.n	80061a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800612e:	d114      	bne.n	800615a <UART_Transmit_IT+0x48>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d110      	bne.n	800615a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a1b      	ldr	r3, [r3, #32]
 800613c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	881b      	ldrh	r3, [r3, #0]
 8006142:	461a      	mov	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800614c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a1b      	ldr	r3, [r3, #32]
 8006152:	1c9a      	adds	r2, r3, #2
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	621a      	str	r2, [r3, #32]
 8006158:	e008      	b.n	800616c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	1c59      	adds	r1, r3, #1
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	6211      	str	r1, [r2, #32]
 8006164:	781a      	ldrb	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006170:	b29b      	uxth	r3, r3
 8006172:	3b01      	subs	r3, #1
 8006174:	b29b      	uxth	r3, r3
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	4619      	mov	r1, r3
 800617a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800617c:	2b00      	cmp	r3, #0
 800617e:	d10f      	bne.n	80061a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68da      	ldr	r2, [r3, #12]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800618e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68da      	ldr	r2, [r3, #12]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800619e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80061a0:	2300      	movs	r3, #0
 80061a2:	e000      	b.n	80061a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80061a4:	2302      	movs	r3, #2
  }
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bc80      	pop	{r7}
 80061ae:	4770      	bx	lr

080061b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b082      	sub	sp, #8
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68da      	ldr	r2, [r3, #12]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2220      	movs	r2, #32
 80061cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f7ff fe79 	bl	8005ec8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80061d6:	2300      	movs	r3, #0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3708      	adds	r7, #8
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b08c      	sub	sp, #48	@ 0x30
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	2b22      	cmp	r3, #34	@ 0x22
 80061f2:	f040 80ae 	bne.w	8006352 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061fe:	d117      	bne.n	8006230 <UART_Receive_IT+0x50>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d113      	bne.n	8006230 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006208:	2300      	movs	r3, #0
 800620a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006210:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	b29b      	uxth	r3, r3
 800621a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800621e:	b29a      	uxth	r2, r3
 8006220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006222:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006228:	1c9a      	adds	r2, r3, #2
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	629a      	str	r2, [r3, #40]	@ 0x28
 800622e:	e026      	b.n	800627e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006234:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006236:	2300      	movs	r3, #0
 8006238:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006242:	d007      	beq.n	8006254 <UART_Receive_IT+0x74>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d10a      	bne.n	8006262 <UART_Receive_IT+0x82>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	691b      	ldr	r3, [r3, #16]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d106      	bne.n	8006262 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	b2da      	uxtb	r2, r3
 800625c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800625e:	701a      	strb	r2, [r3, #0]
 8006260:	e008      	b.n	8006274 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	b2db      	uxtb	r3, r3
 800626a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800626e:	b2da      	uxtb	r2, r3
 8006270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006272:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006278:	1c5a      	adds	r2, r3, #1
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006282:	b29b      	uxth	r3, r3
 8006284:	3b01      	subs	r3, #1
 8006286:	b29b      	uxth	r3, r3
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	4619      	mov	r1, r3
 800628c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800628e:	2b00      	cmp	r3, #0
 8006290:	d15d      	bne.n	800634e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68da      	ldr	r2, [r3, #12]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f022 0220 	bic.w	r2, r2, #32
 80062a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68da      	ldr	r2, [r3, #12]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	695a      	ldr	r2, [r3, #20]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f022 0201 	bic.w	r2, r2, #1
 80062c0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2220      	movs	r2, #32
 80062c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d135      	bne.n	8006344 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	330c      	adds	r3, #12
 80062e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	e853 3f00 	ldrex	r3, [r3]
 80062ec:	613b      	str	r3, [r7, #16]
   return(result);
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	f023 0310 	bic.w	r3, r3, #16
 80062f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	330c      	adds	r3, #12
 80062fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062fe:	623a      	str	r2, [r7, #32]
 8006300:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006302:	69f9      	ldr	r1, [r7, #28]
 8006304:	6a3a      	ldr	r2, [r7, #32]
 8006306:	e841 2300 	strex	r3, r2, [r1]
 800630a:	61bb      	str	r3, [r7, #24]
   return(result);
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1e5      	bne.n	80062de <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0310 	and.w	r3, r3, #16
 800631c:	2b10      	cmp	r3, #16
 800631e:	d10a      	bne.n	8006336 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006320:	2300      	movs	r3, #0
 8006322:	60fb      	str	r3, [r7, #12]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	60fb      	str	r3, [r7, #12]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	60fb      	str	r3, [r7, #12]
 8006334:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800633a:	4619      	mov	r1, r3
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7ff fdd5 	bl	8005eec <HAL_UARTEx_RxEventCallback>
 8006342:	e002      	b.n	800634a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f7fb f8fd 	bl	8001544 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800634a:	2300      	movs	r3, #0
 800634c:	e002      	b.n	8006354 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800634e:	2300      	movs	r3, #0
 8006350:	e000      	b.n	8006354 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006352:	2302      	movs	r3, #2
  }
}
 8006354:	4618      	mov	r0, r3
 8006356:	3730      	adds	r7, #48	@ 0x30
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	68da      	ldr	r2, [r3, #12]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	430a      	orrs	r2, r1
 8006378:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689a      	ldr	r2, [r3, #8]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	431a      	orrs	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	695b      	ldr	r3, [r3, #20]
 8006388:	4313      	orrs	r3, r2
 800638a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006396:	f023 030c 	bic.w	r3, r3, #12
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	6812      	ldr	r2, [r2, #0]
 800639e:	68b9      	ldr	r1, [r7, #8]
 80063a0:	430b      	orrs	r3, r1
 80063a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	699a      	ldr	r2, [r3, #24]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	430a      	orrs	r2, r1
 80063b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a2c      	ldr	r2, [pc, #176]	@ (8006470 <UART_SetConfig+0x114>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d103      	bne.n	80063cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80063c4:	f7fd ffa4 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 80063c8:	60f8      	str	r0, [r7, #12]
 80063ca:	e002      	b.n	80063d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80063cc:	f7fd ff8c 	bl	80042e8 <HAL_RCC_GetPCLK1Freq>
 80063d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	4613      	mov	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	4413      	add	r3, r2
 80063da:	009a      	lsls	r2, r3, #2
 80063dc:	441a      	add	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80063e8:	4a22      	ldr	r2, [pc, #136]	@ (8006474 <UART_SetConfig+0x118>)
 80063ea:	fba2 2303 	umull	r2, r3, r2, r3
 80063ee:	095b      	lsrs	r3, r3, #5
 80063f0:	0119      	lsls	r1, r3, #4
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	4613      	mov	r3, r2
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	4413      	add	r3, r2
 80063fa:	009a      	lsls	r2, r3, #2
 80063fc:	441a      	add	r2, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	fbb2 f2f3 	udiv	r2, r2, r3
 8006408:	4b1a      	ldr	r3, [pc, #104]	@ (8006474 <UART_SetConfig+0x118>)
 800640a:	fba3 0302 	umull	r0, r3, r3, r2
 800640e:	095b      	lsrs	r3, r3, #5
 8006410:	2064      	movs	r0, #100	@ 0x64
 8006412:	fb00 f303 	mul.w	r3, r0, r3
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	011b      	lsls	r3, r3, #4
 800641a:	3332      	adds	r3, #50	@ 0x32
 800641c:	4a15      	ldr	r2, [pc, #84]	@ (8006474 <UART_SetConfig+0x118>)
 800641e:	fba2 2303 	umull	r2, r3, r2, r3
 8006422:	095b      	lsrs	r3, r3, #5
 8006424:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006428:	4419      	add	r1, r3
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	4613      	mov	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	009a      	lsls	r2, r3, #2
 8006434:	441a      	add	r2, r3
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006440:	4b0c      	ldr	r3, [pc, #48]	@ (8006474 <UART_SetConfig+0x118>)
 8006442:	fba3 0302 	umull	r0, r3, r3, r2
 8006446:	095b      	lsrs	r3, r3, #5
 8006448:	2064      	movs	r0, #100	@ 0x64
 800644a:	fb00 f303 	mul.w	r3, r0, r3
 800644e:	1ad3      	subs	r3, r2, r3
 8006450:	011b      	lsls	r3, r3, #4
 8006452:	3332      	adds	r3, #50	@ 0x32
 8006454:	4a07      	ldr	r2, [pc, #28]	@ (8006474 <UART_SetConfig+0x118>)
 8006456:	fba2 2303 	umull	r2, r3, r2, r3
 800645a:	095b      	lsrs	r3, r3, #5
 800645c:	f003 020f 	and.w	r2, r3, #15
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	440a      	add	r2, r1
 8006466:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006468:	bf00      	nop
 800646a:	3710      	adds	r7, #16
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}
 8006470:	40013800 	.word	0x40013800
 8006474:	51eb851f 	.word	0x51eb851f

08006478 <std>:
 8006478:	2300      	movs	r3, #0
 800647a:	b510      	push	{r4, lr}
 800647c:	4604      	mov	r4, r0
 800647e:	e9c0 3300 	strd	r3, r3, [r0]
 8006482:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006486:	6083      	str	r3, [r0, #8]
 8006488:	8181      	strh	r1, [r0, #12]
 800648a:	6643      	str	r3, [r0, #100]	@ 0x64
 800648c:	81c2      	strh	r2, [r0, #14]
 800648e:	6183      	str	r3, [r0, #24]
 8006490:	4619      	mov	r1, r3
 8006492:	2208      	movs	r2, #8
 8006494:	305c      	adds	r0, #92	@ 0x5c
 8006496:	f000 f9f9 	bl	800688c <memset>
 800649a:	4b0d      	ldr	r3, [pc, #52]	@ (80064d0 <std+0x58>)
 800649c:	6224      	str	r4, [r4, #32]
 800649e:	6263      	str	r3, [r4, #36]	@ 0x24
 80064a0:	4b0c      	ldr	r3, [pc, #48]	@ (80064d4 <std+0x5c>)
 80064a2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80064a4:	4b0c      	ldr	r3, [pc, #48]	@ (80064d8 <std+0x60>)
 80064a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80064a8:	4b0c      	ldr	r3, [pc, #48]	@ (80064dc <std+0x64>)
 80064aa:	6323      	str	r3, [r4, #48]	@ 0x30
 80064ac:	4b0c      	ldr	r3, [pc, #48]	@ (80064e0 <std+0x68>)
 80064ae:	429c      	cmp	r4, r3
 80064b0:	d006      	beq.n	80064c0 <std+0x48>
 80064b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80064b6:	4294      	cmp	r4, r2
 80064b8:	d002      	beq.n	80064c0 <std+0x48>
 80064ba:	33d0      	adds	r3, #208	@ 0xd0
 80064bc:	429c      	cmp	r4, r3
 80064be:	d105      	bne.n	80064cc <std+0x54>
 80064c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80064c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064c8:	f000 ba58 	b.w	800697c <__retarget_lock_init_recursive>
 80064cc:	bd10      	pop	{r4, pc}
 80064ce:	bf00      	nop
 80064d0:	080066dd 	.word	0x080066dd
 80064d4:	080066ff 	.word	0x080066ff
 80064d8:	08006737 	.word	0x08006737
 80064dc:	0800675b 	.word	0x0800675b
 80064e0:	20000220 	.word	0x20000220

080064e4 <stdio_exit_handler>:
 80064e4:	4a02      	ldr	r2, [pc, #8]	@ (80064f0 <stdio_exit_handler+0xc>)
 80064e6:	4903      	ldr	r1, [pc, #12]	@ (80064f4 <stdio_exit_handler+0x10>)
 80064e8:	4803      	ldr	r0, [pc, #12]	@ (80064f8 <stdio_exit_handler+0x14>)
 80064ea:	f000 b869 	b.w	80065c0 <_fwalk_sglue>
 80064ee:	bf00      	nop
 80064f0:	20000010 	.word	0x20000010
 80064f4:	08007211 	.word	0x08007211
 80064f8:	20000020 	.word	0x20000020

080064fc <cleanup_stdio>:
 80064fc:	6841      	ldr	r1, [r0, #4]
 80064fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006530 <cleanup_stdio+0x34>)
 8006500:	b510      	push	{r4, lr}
 8006502:	4299      	cmp	r1, r3
 8006504:	4604      	mov	r4, r0
 8006506:	d001      	beq.n	800650c <cleanup_stdio+0x10>
 8006508:	f000 fe82 	bl	8007210 <_fflush_r>
 800650c:	68a1      	ldr	r1, [r4, #8]
 800650e:	4b09      	ldr	r3, [pc, #36]	@ (8006534 <cleanup_stdio+0x38>)
 8006510:	4299      	cmp	r1, r3
 8006512:	d002      	beq.n	800651a <cleanup_stdio+0x1e>
 8006514:	4620      	mov	r0, r4
 8006516:	f000 fe7b 	bl	8007210 <_fflush_r>
 800651a:	68e1      	ldr	r1, [r4, #12]
 800651c:	4b06      	ldr	r3, [pc, #24]	@ (8006538 <cleanup_stdio+0x3c>)
 800651e:	4299      	cmp	r1, r3
 8006520:	d004      	beq.n	800652c <cleanup_stdio+0x30>
 8006522:	4620      	mov	r0, r4
 8006524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006528:	f000 be72 	b.w	8007210 <_fflush_r>
 800652c:	bd10      	pop	{r4, pc}
 800652e:	bf00      	nop
 8006530:	20000220 	.word	0x20000220
 8006534:	20000288 	.word	0x20000288
 8006538:	200002f0 	.word	0x200002f0

0800653c <global_stdio_init.part.0>:
 800653c:	b510      	push	{r4, lr}
 800653e:	4b0b      	ldr	r3, [pc, #44]	@ (800656c <global_stdio_init.part.0+0x30>)
 8006540:	4c0b      	ldr	r4, [pc, #44]	@ (8006570 <global_stdio_init.part.0+0x34>)
 8006542:	4a0c      	ldr	r2, [pc, #48]	@ (8006574 <global_stdio_init.part.0+0x38>)
 8006544:	4620      	mov	r0, r4
 8006546:	601a      	str	r2, [r3, #0]
 8006548:	2104      	movs	r1, #4
 800654a:	2200      	movs	r2, #0
 800654c:	f7ff ff94 	bl	8006478 <std>
 8006550:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006554:	2201      	movs	r2, #1
 8006556:	2109      	movs	r1, #9
 8006558:	f7ff ff8e 	bl	8006478 <std>
 800655c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006560:	2202      	movs	r2, #2
 8006562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006566:	2112      	movs	r1, #18
 8006568:	f7ff bf86 	b.w	8006478 <std>
 800656c:	20000358 	.word	0x20000358
 8006570:	20000220 	.word	0x20000220
 8006574:	080064e5 	.word	0x080064e5

08006578 <__sfp_lock_acquire>:
 8006578:	4801      	ldr	r0, [pc, #4]	@ (8006580 <__sfp_lock_acquire+0x8>)
 800657a:	f000 ba00 	b.w	800697e <__retarget_lock_acquire_recursive>
 800657e:	bf00      	nop
 8006580:	20000361 	.word	0x20000361

08006584 <__sfp_lock_release>:
 8006584:	4801      	ldr	r0, [pc, #4]	@ (800658c <__sfp_lock_release+0x8>)
 8006586:	f000 b9fb 	b.w	8006980 <__retarget_lock_release_recursive>
 800658a:	bf00      	nop
 800658c:	20000361 	.word	0x20000361

08006590 <__sinit>:
 8006590:	b510      	push	{r4, lr}
 8006592:	4604      	mov	r4, r0
 8006594:	f7ff fff0 	bl	8006578 <__sfp_lock_acquire>
 8006598:	6a23      	ldr	r3, [r4, #32]
 800659a:	b11b      	cbz	r3, 80065a4 <__sinit+0x14>
 800659c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065a0:	f7ff bff0 	b.w	8006584 <__sfp_lock_release>
 80065a4:	4b04      	ldr	r3, [pc, #16]	@ (80065b8 <__sinit+0x28>)
 80065a6:	6223      	str	r3, [r4, #32]
 80065a8:	4b04      	ldr	r3, [pc, #16]	@ (80065bc <__sinit+0x2c>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d1f5      	bne.n	800659c <__sinit+0xc>
 80065b0:	f7ff ffc4 	bl	800653c <global_stdio_init.part.0>
 80065b4:	e7f2      	b.n	800659c <__sinit+0xc>
 80065b6:	bf00      	nop
 80065b8:	080064fd 	.word	0x080064fd
 80065bc:	20000358 	.word	0x20000358

080065c0 <_fwalk_sglue>:
 80065c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065c4:	4607      	mov	r7, r0
 80065c6:	4688      	mov	r8, r1
 80065c8:	4614      	mov	r4, r2
 80065ca:	2600      	movs	r6, #0
 80065cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80065d0:	f1b9 0901 	subs.w	r9, r9, #1
 80065d4:	d505      	bpl.n	80065e2 <_fwalk_sglue+0x22>
 80065d6:	6824      	ldr	r4, [r4, #0]
 80065d8:	2c00      	cmp	r4, #0
 80065da:	d1f7      	bne.n	80065cc <_fwalk_sglue+0xc>
 80065dc:	4630      	mov	r0, r6
 80065de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065e2:	89ab      	ldrh	r3, [r5, #12]
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d907      	bls.n	80065f8 <_fwalk_sglue+0x38>
 80065e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80065ec:	3301      	adds	r3, #1
 80065ee:	d003      	beq.n	80065f8 <_fwalk_sglue+0x38>
 80065f0:	4629      	mov	r1, r5
 80065f2:	4638      	mov	r0, r7
 80065f4:	47c0      	blx	r8
 80065f6:	4306      	orrs	r6, r0
 80065f8:	3568      	adds	r5, #104	@ 0x68
 80065fa:	e7e9      	b.n	80065d0 <_fwalk_sglue+0x10>

080065fc <iprintf>:
 80065fc:	b40f      	push	{r0, r1, r2, r3}
 80065fe:	b507      	push	{r0, r1, r2, lr}
 8006600:	4906      	ldr	r1, [pc, #24]	@ (800661c <iprintf+0x20>)
 8006602:	ab04      	add	r3, sp, #16
 8006604:	6808      	ldr	r0, [r1, #0]
 8006606:	f853 2b04 	ldr.w	r2, [r3], #4
 800660a:	6881      	ldr	r1, [r0, #8]
 800660c:	9301      	str	r3, [sp, #4]
 800660e:	f000 fad7 	bl	8006bc0 <_vfiprintf_r>
 8006612:	b003      	add	sp, #12
 8006614:	f85d eb04 	ldr.w	lr, [sp], #4
 8006618:	b004      	add	sp, #16
 800661a:	4770      	bx	lr
 800661c:	2000001c 	.word	0x2000001c

08006620 <_puts_r>:
 8006620:	6a03      	ldr	r3, [r0, #32]
 8006622:	b570      	push	{r4, r5, r6, lr}
 8006624:	4605      	mov	r5, r0
 8006626:	460e      	mov	r6, r1
 8006628:	6884      	ldr	r4, [r0, #8]
 800662a:	b90b      	cbnz	r3, 8006630 <_puts_r+0x10>
 800662c:	f7ff ffb0 	bl	8006590 <__sinit>
 8006630:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006632:	07db      	lsls	r3, r3, #31
 8006634:	d405      	bmi.n	8006642 <_puts_r+0x22>
 8006636:	89a3      	ldrh	r3, [r4, #12]
 8006638:	0598      	lsls	r0, r3, #22
 800663a:	d402      	bmi.n	8006642 <_puts_r+0x22>
 800663c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800663e:	f000 f99e 	bl	800697e <__retarget_lock_acquire_recursive>
 8006642:	89a3      	ldrh	r3, [r4, #12]
 8006644:	0719      	lsls	r1, r3, #28
 8006646:	d502      	bpl.n	800664e <_puts_r+0x2e>
 8006648:	6923      	ldr	r3, [r4, #16]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d135      	bne.n	80066ba <_puts_r+0x9a>
 800664e:	4621      	mov	r1, r4
 8006650:	4628      	mov	r0, r5
 8006652:	f000 f8c5 	bl	80067e0 <__swsetup_r>
 8006656:	b380      	cbz	r0, 80066ba <_puts_r+0x9a>
 8006658:	f04f 35ff 	mov.w	r5, #4294967295
 800665c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800665e:	07da      	lsls	r2, r3, #31
 8006660:	d405      	bmi.n	800666e <_puts_r+0x4e>
 8006662:	89a3      	ldrh	r3, [r4, #12]
 8006664:	059b      	lsls	r3, r3, #22
 8006666:	d402      	bmi.n	800666e <_puts_r+0x4e>
 8006668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800666a:	f000 f989 	bl	8006980 <__retarget_lock_release_recursive>
 800666e:	4628      	mov	r0, r5
 8006670:	bd70      	pop	{r4, r5, r6, pc}
 8006672:	2b00      	cmp	r3, #0
 8006674:	da04      	bge.n	8006680 <_puts_r+0x60>
 8006676:	69a2      	ldr	r2, [r4, #24]
 8006678:	429a      	cmp	r2, r3
 800667a:	dc17      	bgt.n	80066ac <_puts_r+0x8c>
 800667c:	290a      	cmp	r1, #10
 800667e:	d015      	beq.n	80066ac <_puts_r+0x8c>
 8006680:	6823      	ldr	r3, [r4, #0]
 8006682:	1c5a      	adds	r2, r3, #1
 8006684:	6022      	str	r2, [r4, #0]
 8006686:	7019      	strb	r1, [r3, #0]
 8006688:	68a3      	ldr	r3, [r4, #8]
 800668a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800668e:	3b01      	subs	r3, #1
 8006690:	60a3      	str	r3, [r4, #8]
 8006692:	2900      	cmp	r1, #0
 8006694:	d1ed      	bne.n	8006672 <_puts_r+0x52>
 8006696:	2b00      	cmp	r3, #0
 8006698:	da11      	bge.n	80066be <_puts_r+0x9e>
 800669a:	4622      	mov	r2, r4
 800669c:	210a      	movs	r1, #10
 800669e:	4628      	mov	r0, r5
 80066a0:	f000 f85f 	bl	8006762 <__swbuf_r>
 80066a4:	3001      	adds	r0, #1
 80066a6:	d0d7      	beq.n	8006658 <_puts_r+0x38>
 80066a8:	250a      	movs	r5, #10
 80066aa:	e7d7      	b.n	800665c <_puts_r+0x3c>
 80066ac:	4622      	mov	r2, r4
 80066ae:	4628      	mov	r0, r5
 80066b0:	f000 f857 	bl	8006762 <__swbuf_r>
 80066b4:	3001      	adds	r0, #1
 80066b6:	d1e7      	bne.n	8006688 <_puts_r+0x68>
 80066b8:	e7ce      	b.n	8006658 <_puts_r+0x38>
 80066ba:	3e01      	subs	r6, #1
 80066bc:	e7e4      	b.n	8006688 <_puts_r+0x68>
 80066be:	6823      	ldr	r3, [r4, #0]
 80066c0:	1c5a      	adds	r2, r3, #1
 80066c2:	6022      	str	r2, [r4, #0]
 80066c4:	220a      	movs	r2, #10
 80066c6:	701a      	strb	r2, [r3, #0]
 80066c8:	e7ee      	b.n	80066a8 <_puts_r+0x88>
	...

080066cc <puts>:
 80066cc:	4b02      	ldr	r3, [pc, #8]	@ (80066d8 <puts+0xc>)
 80066ce:	4601      	mov	r1, r0
 80066d0:	6818      	ldr	r0, [r3, #0]
 80066d2:	f7ff bfa5 	b.w	8006620 <_puts_r>
 80066d6:	bf00      	nop
 80066d8:	2000001c 	.word	0x2000001c

080066dc <__sread>:
 80066dc:	b510      	push	{r4, lr}
 80066de:	460c      	mov	r4, r1
 80066e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066e4:	f000 f8fc 	bl	80068e0 <_read_r>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	bfab      	itete	ge
 80066ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066ee:	89a3      	ldrhlt	r3, [r4, #12]
 80066f0:	181b      	addge	r3, r3, r0
 80066f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066f6:	bfac      	ite	ge
 80066f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066fa:	81a3      	strhlt	r3, [r4, #12]
 80066fc:	bd10      	pop	{r4, pc}

080066fe <__swrite>:
 80066fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006702:	461f      	mov	r7, r3
 8006704:	898b      	ldrh	r3, [r1, #12]
 8006706:	4605      	mov	r5, r0
 8006708:	05db      	lsls	r3, r3, #23
 800670a:	460c      	mov	r4, r1
 800670c:	4616      	mov	r6, r2
 800670e:	d505      	bpl.n	800671c <__swrite+0x1e>
 8006710:	2302      	movs	r3, #2
 8006712:	2200      	movs	r2, #0
 8006714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006718:	f000 f8d0 	bl	80068bc <_lseek_r>
 800671c:	89a3      	ldrh	r3, [r4, #12]
 800671e:	4632      	mov	r2, r6
 8006720:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006724:	81a3      	strh	r3, [r4, #12]
 8006726:	4628      	mov	r0, r5
 8006728:	463b      	mov	r3, r7
 800672a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800672e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006732:	f000 b8e7 	b.w	8006904 <_write_r>

08006736 <__sseek>:
 8006736:	b510      	push	{r4, lr}
 8006738:	460c      	mov	r4, r1
 800673a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800673e:	f000 f8bd 	bl	80068bc <_lseek_r>
 8006742:	1c43      	adds	r3, r0, #1
 8006744:	89a3      	ldrh	r3, [r4, #12]
 8006746:	bf15      	itete	ne
 8006748:	6560      	strne	r0, [r4, #84]	@ 0x54
 800674a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800674e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006752:	81a3      	strheq	r3, [r4, #12]
 8006754:	bf18      	it	ne
 8006756:	81a3      	strhne	r3, [r4, #12]
 8006758:	bd10      	pop	{r4, pc}

0800675a <__sclose>:
 800675a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800675e:	f000 b89d 	b.w	800689c <_close_r>

08006762 <__swbuf_r>:
 8006762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006764:	460e      	mov	r6, r1
 8006766:	4614      	mov	r4, r2
 8006768:	4605      	mov	r5, r0
 800676a:	b118      	cbz	r0, 8006774 <__swbuf_r+0x12>
 800676c:	6a03      	ldr	r3, [r0, #32]
 800676e:	b90b      	cbnz	r3, 8006774 <__swbuf_r+0x12>
 8006770:	f7ff ff0e 	bl	8006590 <__sinit>
 8006774:	69a3      	ldr	r3, [r4, #24]
 8006776:	60a3      	str	r3, [r4, #8]
 8006778:	89a3      	ldrh	r3, [r4, #12]
 800677a:	071a      	lsls	r2, r3, #28
 800677c:	d501      	bpl.n	8006782 <__swbuf_r+0x20>
 800677e:	6923      	ldr	r3, [r4, #16]
 8006780:	b943      	cbnz	r3, 8006794 <__swbuf_r+0x32>
 8006782:	4621      	mov	r1, r4
 8006784:	4628      	mov	r0, r5
 8006786:	f000 f82b 	bl	80067e0 <__swsetup_r>
 800678a:	b118      	cbz	r0, 8006794 <__swbuf_r+0x32>
 800678c:	f04f 37ff 	mov.w	r7, #4294967295
 8006790:	4638      	mov	r0, r7
 8006792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006794:	6823      	ldr	r3, [r4, #0]
 8006796:	6922      	ldr	r2, [r4, #16]
 8006798:	b2f6      	uxtb	r6, r6
 800679a:	1a98      	subs	r0, r3, r2
 800679c:	6963      	ldr	r3, [r4, #20]
 800679e:	4637      	mov	r7, r6
 80067a0:	4283      	cmp	r3, r0
 80067a2:	dc05      	bgt.n	80067b0 <__swbuf_r+0x4e>
 80067a4:	4621      	mov	r1, r4
 80067a6:	4628      	mov	r0, r5
 80067a8:	f000 fd32 	bl	8007210 <_fflush_r>
 80067ac:	2800      	cmp	r0, #0
 80067ae:	d1ed      	bne.n	800678c <__swbuf_r+0x2a>
 80067b0:	68a3      	ldr	r3, [r4, #8]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	60a3      	str	r3, [r4, #8]
 80067b6:	6823      	ldr	r3, [r4, #0]
 80067b8:	1c5a      	adds	r2, r3, #1
 80067ba:	6022      	str	r2, [r4, #0]
 80067bc:	701e      	strb	r6, [r3, #0]
 80067be:	6962      	ldr	r2, [r4, #20]
 80067c0:	1c43      	adds	r3, r0, #1
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d004      	beq.n	80067d0 <__swbuf_r+0x6e>
 80067c6:	89a3      	ldrh	r3, [r4, #12]
 80067c8:	07db      	lsls	r3, r3, #31
 80067ca:	d5e1      	bpl.n	8006790 <__swbuf_r+0x2e>
 80067cc:	2e0a      	cmp	r6, #10
 80067ce:	d1df      	bne.n	8006790 <__swbuf_r+0x2e>
 80067d0:	4621      	mov	r1, r4
 80067d2:	4628      	mov	r0, r5
 80067d4:	f000 fd1c 	bl	8007210 <_fflush_r>
 80067d8:	2800      	cmp	r0, #0
 80067da:	d0d9      	beq.n	8006790 <__swbuf_r+0x2e>
 80067dc:	e7d6      	b.n	800678c <__swbuf_r+0x2a>
	...

080067e0 <__swsetup_r>:
 80067e0:	b538      	push	{r3, r4, r5, lr}
 80067e2:	4b29      	ldr	r3, [pc, #164]	@ (8006888 <__swsetup_r+0xa8>)
 80067e4:	4605      	mov	r5, r0
 80067e6:	6818      	ldr	r0, [r3, #0]
 80067e8:	460c      	mov	r4, r1
 80067ea:	b118      	cbz	r0, 80067f4 <__swsetup_r+0x14>
 80067ec:	6a03      	ldr	r3, [r0, #32]
 80067ee:	b90b      	cbnz	r3, 80067f4 <__swsetup_r+0x14>
 80067f0:	f7ff fece 	bl	8006590 <__sinit>
 80067f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067f8:	0719      	lsls	r1, r3, #28
 80067fa:	d422      	bmi.n	8006842 <__swsetup_r+0x62>
 80067fc:	06da      	lsls	r2, r3, #27
 80067fe:	d407      	bmi.n	8006810 <__swsetup_r+0x30>
 8006800:	2209      	movs	r2, #9
 8006802:	602a      	str	r2, [r5, #0]
 8006804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006808:	f04f 30ff 	mov.w	r0, #4294967295
 800680c:	81a3      	strh	r3, [r4, #12]
 800680e:	e033      	b.n	8006878 <__swsetup_r+0x98>
 8006810:	0758      	lsls	r0, r3, #29
 8006812:	d512      	bpl.n	800683a <__swsetup_r+0x5a>
 8006814:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006816:	b141      	cbz	r1, 800682a <__swsetup_r+0x4a>
 8006818:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800681c:	4299      	cmp	r1, r3
 800681e:	d002      	beq.n	8006826 <__swsetup_r+0x46>
 8006820:	4628      	mov	r0, r5
 8006822:	f000 f8af 	bl	8006984 <_free_r>
 8006826:	2300      	movs	r3, #0
 8006828:	6363      	str	r3, [r4, #52]	@ 0x34
 800682a:	89a3      	ldrh	r3, [r4, #12]
 800682c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006830:	81a3      	strh	r3, [r4, #12]
 8006832:	2300      	movs	r3, #0
 8006834:	6063      	str	r3, [r4, #4]
 8006836:	6923      	ldr	r3, [r4, #16]
 8006838:	6023      	str	r3, [r4, #0]
 800683a:	89a3      	ldrh	r3, [r4, #12]
 800683c:	f043 0308 	orr.w	r3, r3, #8
 8006840:	81a3      	strh	r3, [r4, #12]
 8006842:	6923      	ldr	r3, [r4, #16]
 8006844:	b94b      	cbnz	r3, 800685a <__swsetup_r+0x7a>
 8006846:	89a3      	ldrh	r3, [r4, #12]
 8006848:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800684c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006850:	d003      	beq.n	800685a <__swsetup_r+0x7a>
 8006852:	4621      	mov	r1, r4
 8006854:	4628      	mov	r0, r5
 8006856:	f000 fd28 	bl	80072aa <__smakebuf_r>
 800685a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800685e:	f013 0201 	ands.w	r2, r3, #1
 8006862:	d00a      	beq.n	800687a <__swsetup_r+0x9a>
 8006864:	2200      	movs	r2, #0
 8006866:	60a2      	str	r2, [r4, #8]
 8006868:	6962      	ldr	r2, [r4, #20]
 800686a:	4252      	negs	r2, r2
 800686c:	61a2      	str	r2, [r4, #24]
 800686e:	6922      	ldr	r2, [r4, #16]
 8006870:	b942      	cbnz	r2, 8006884 <__swsetup_r+0xa4>
 8006872:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006876:	d1c5      	bne.n	8006804 <__swsetup_r+0x24>
 8006878:	bd38      	pop	{r3, r4, r5, pc}
 800687a:	0799      	lsls	r1, r3, #30
 800687c:	bf58      	it	pl
 800687e:	6962      	ldrpl	r2, [r4, #20]
 8006880:	60a2      	str	r2, [r4, #8]
 8006882:	e7f4      	b.n	800686e <__swsetup_r+0x8e>
 8006884:	2000      	movs	r0, #0
 8006886:	e7f7      	b.n	8006878 <__swsetup_r+0x98>
 8006888:	2000001c 	.word	0x2000001c

0800688c <memset>:
 800688c:	4603      	mov	r3, r0
 800688e:	4402      	add	r2, r0
 8006890:	4293      	cmp	r3, r2
 8006892:	d100      	bne.n	8006896 <memset+0xa>
 8006894:	4770      	bx	lr
 8006896:	f803 1b01 	strb.w	r1, [r3], #1
 800689a:	e7f9      	b.n	8006890 <memset+0x4>

0800689c <_close_r>:
 800689c:	b538      	push	{r3, r4, r5, lr}
 800689e:	2300      	movs	r3, #0
 80068a0:	4d05      	ldr	r5, [pc, #20]	@ (80068b8 <_close_r+0x1c>)
 80068a2:	4604      	mov	r4, r0
 80068a4:	4608      	mov	r0, r1
 80068a6:	602b      	str	r3, [r5, #0]
 80068a8:	f7fc f857 	bl	800295a <_close>
 80068ac:	1c43      	adds	r3, r0, #1
 80068ae:	d102      	bne.n	80068b6 <_close_r+0x1a>
 80068b0:	682b      	ldr	r3, [r5, #0]
 80068b2:	b103      	cbz	r3, 80068b6 <_close_r+0x1a>
 80068b4:	6023      	str	r3, [r4, #0]
 80068b6:	bd38      	pop	{r3, r4, r5, pc}
 80068b8:	2000035c 	.word	0x2000035c

080068bc <_lseek_r>:
 80068bc:	b538      	push	{r3, r4, r5, lr}
 80068be:	4604      	mov	r4, r0
 80068c0:	4608      	mov	r0, r1
 80068c2:	4611      	mov	r1, r2
 80068c4:	2200      	movs	r2, #0
 80068c6:	4d05      	ldr	r5, [pc, #20]	@ (80068dc <_lseek_r+0x20>)
 80068c8:	602a      	str	r2, [r5, #0]
 80068ca:	461a      	mov	r2, r3
 80068cc:	f7fc f869 	bl	80029a2 <_lseek>
 80068d0:	1c43      	adds	r3, r0, #1
 80068d2:	d102      	bne.n	80068da <_lseek_r+0x1e>
 80068d4:	682b      	ldr	r3, [r5, #0]
 80068d6:	b103      	cbz	r3, 80068da <_lseek_r+0x1e>
 80068d8:	6023      	str	r3, [r4, #0]
 80068da:	bd38      	pop	{r3, r4, r5, pc}
 80068dc:	2000035c 	.word	0x2000035c

080068e0 <_read_r>:
 80068e0:	b538      	push	{r3, r4, r5, lr}
 80068e2:	4604      	mov	r4, r0
 80068e4:	4608      	mov	r0, r1
 80068e6:	4611      	mov	r1, r2
 80068e8:	2200      	movs	r2, #0
 80068ea:	4d05      	ldr	r5, [pc, #20]	@ (8006900 <_read_r+0x20>)
 80068ec:	602a      	str	r2, [r5, #0]
 80068ee:	461a      	mov	r2, r3
 80068f0:	f7fb fffa 	bl	80028e8 <_read>
 80068f4:	1c43      	adds	r3, r0, #1
 80068f6:	d102      	bne.n	80068fe <_read_r+0x1e>
 80068f8:	682b      	ldr	r3, [r5, #0]
 80068fa:	b103      	cbz	r3, 80068fe <_read_r+0x1e>
 80068fc:	6023      	str	r3, [r4, #0]
 80068fe:	bd38      	pop	{r3, r4, r5, pc}
 8006900:	2000035c 	.word	0x2000035c

08006904 <_write_r>:
 8006904:	b538      	push	{r3, r4, r5, lr}
 8006906:	4604      	mov	r4, r0
 8006908:	4608      	mov	r0, r1
 800690a:	4611      	mov	r1, r2
 800690c:	2200      	movs	r2, #0
 800690e:	4d05      	ldr	r5, [pc, #20]	@ (8006924 <_write_r+0x20>)
 8006910:	602a      	str	r2, [r5, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	f7fc f805 	bl	8002922 <_write>
 8006918:	1c43      	adds	r3, r0, #1
 800691a:	d102      	bne.n	8006922 <_write_r+0x1e>
 800691c:	682b      	ldr	r3, [r5, #0]
 800691e:	b103      	cbz	r3, 8006922 <_write_r+0x1e>
 8006920:	6023      	str	r3, [r4, #0]
 8006922:	bd38      	pop	{r3, r4, r5, pc}
 8006924:	2000035c 	.word	0x2000035c

08006928 <__errno>:
 8006928:	4b01      	ldr	r3, [pc, #4]	@ (8006930 <__errno+0x8>)
 800692a:	6818      	ldr	r0, [r3, #0]
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	2000001c 	.word	0x2000001c

08006934 <__libc_init_array>:
 8006934:	b570      	push	{r4, r5, r6, lr}
 8006936:	2600      	movs	r6, #0
 8006938:	4d0c      	ldr	r5, [pc, #48]	@ (800696c <__libc_init_array+0x38>)
 800693a:	4c0d      	ldr	r4, [pc, #52]	@ (8006970 <__libc_init_array+0x3c>)
 800693c:	1b64      	subs	r4, r4, r5
 800693e:	10a4      	asrs	r4, r4, #2
 8006940:	42a6      	cmp	r6, r4
 8006942:	d109      	bne.n	8006958 <__libc_init_array+0x24>
 8006944:	f000 fd2e 	bl	80073a4 <_init>
 8006948:	2600      	movs	r6, #0
 800694a:	4d0a      	ldr	r5, [pc, #40]	@ (8006974 <__libc_init_array+0x40>)
 800694c:	4c0a      	ldr	r4, [pc, #40]	@ (8006978 <__libc_init_array+0x44>)
 800694e:	1b64      	subs	r4, r4, r5
 8006950:	10a4      	asrs	r4, r4, #2
 8006952:	42a6      	cmp	r6, r4
 8006954:	d105      	bne.n	8006962 <__libc_init_array+0x2e>
 8006956:	bd70      	pop	{r4, r5, r6, pc}
 8006958:	f855 3b04 	ldr.w	r3, [r5], #4
 800695c:	4798      	blx	r3
 800695e:	3601      	adds	r6, #1
 8006960:	e7ee      	b.n	8006940 <__libc_init_array+0xc>
 8006962:	f855 3b04 	ldr.w	r3, [r5], #4
 8006966:	4798      	blx	r3
 8006968:	3601      	adds	r6, #1
 800696a:	e7f2      	b.n	8006952 <__libc_init_array+0x1e>
 800696c:	080074d8 	.word	0x080074d8
 8006970:	080074d8 	.word	0x080074d8
 8006974:	080074d8 	.word	0x080074d8
 8006978:	080074dc 	.word	0x080074dc

0800697c <__retarget_lock_init_recursive>:
 800697c:	4770      	bx	lr

0800697e <__retarget_lock_acquire_recursive>:
 800697e:	4770      	bx	lr

08006980 <__retarget_lock_release_recursive>:
 8006980:	4770      	bx	lr
	...

08006984 <_free_r>:
 8006984:	b538      	push	{r3, r4, r5, lr}
 8006986:	4605      	mov	r5, r0
 8006988:	2900      	cmp	r1, #0
 800698a:	d040      	beq.n	8006a0e <_free_r+0x8a>
 800698c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006990:	1f0c      	subs	r4, r1, #4
 8006992:	2b00      	cmp	r3, #0
 8006994:	bfb8      	it	lt
 8006996:	18e4      	addlt	r4, r4, r3
 8006998:	f000 f8de 	bl	8006b58 <__malloc_lock>
 800699c:	4a1c      	ldr	r2, [pc, #112]	@ (8006a10 <_free_r+0x8c>)
 800699e:	6813      	ldr	r3, [r2, #0]
 80069a0:	b933      	cbnz	r3, 80069b0 <_free_r+0x2c>
 80069a2:	6063      	str	r3, [r4, #4]
 80069a4:	6014      	str	r4, [r2, #0]
 80069a6:	4628      	mov	r0, r5
 80069a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069ac:	f000 b8da 	b.w	8006b64 <__malloc_unlock>
 80069b0:	42a3      	cmp	r3, r4
 80069b2:	d908      	bls.n	80069c6 <_free_r+0x42>
 80069b4:	6820      	ldr	r0, [r4, #0]
 80069b6:	1821      	adds	r1, r4, r0
 80069b8:	428b      	cmp	r3, r1
 80069ba:	bf01      	itttt	eq
 80069bc:	6819      	ldreq	r1, [r3, #0]
 80069be:	685b      	ldreq	r3, [r3, #4]
 80069c0:	1809      	addeq	r1, r1, r0
 80069c2:	6021      	streq	r1, [r4, #0]
 80069c4:	e7ed      	b.n	80069a2 <_free_r+0x1e>
 80069c6:	461a      	mov	r2, r3
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	b10b      	cbz	r3, 80069d0 <_free_r+0x4c>
 80069cc:	42a3      	cmp	r3, r4
 80069ce:	d9fa      	bls.n	80069c6 <_free_r+0x42>
 80069d0:	6811      	ldr	r1, [r2, #0]
 80069d2:	1850      	adds	r0, r2, r1
 80069d4:	42a0      	cmp	r0, r4
 80069d6:	d10b      	bne.n	80069f0 <_free_r+0x6c>
 80069d8:	6820      	ldr	r0, [r4, #0]
 80069da:	4401      	add	r1, r0
 80069dc:	1850      	adds	r0, r2, r1
 80069de:	4283      	cmp	r3, r0
 80069e0:	6011      	str	r1, [r2, #0]
 80069e2:	d1e0      	bne.n	80069a6 <_free_r+0x22>
 80069e4:	6818      	ldr	r0, [r3, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	4408      	add	r0, r1
 80069ea:	6010      	str	r0, [r2, #0]
 80069ec:	6053      	str	r3, [r2, #4]
 80069ee:	e7da      	b.n	80069a6 <_free_r+0x22>
 80069f0:	d902      	bls.n	80069f8 <_free_r+0x74>
 80069f2:	230c      	movs	r3, #12
 80069f4:	602b      	str	r3, [r5, #0]
 80069f6:	e7d6      	b.n	80069a6 <_free_r+0x22>
 80069f8:	6820      	ldr	r0, [r4, #0]
 80069fa:	1821      	adds	r1, r4, r0
 80069fc:	428b      	cmp	r3, r1
 80069fe:	bf01      	itttt	eq
 8006a00:	6819      	ldreq	r1, [r3, #0]
 8006a02:	685b      	ldreq	r3, [r3, #4]
 8006a04:	1809      	addeq	r1, r1, r0
 8006a06:	6021      	streq	r1, [r4, #0]
 8006a08:	6063      	str	r3, [r4, #4]
 8006a0a:	6054      	str	r4, [r2, #4]
 8006a0c:	e7cb      	b.n	80069a6 <_free_r+0x22>
 8006a0e:	bd38      	pop	{r3, r4, r5, pc}
 8006a10:	20000368 	.word	0x20000368

08006a14 <sbrk_aligned>:
 8006a14:	b570      	push	{r4, r5, r6, lr}
 8006a16:	4e0f      	ldr	r6, [pc, #60]	@ (8006a54 <sbrk_aligned+0x40>)
 8006a18:	460c      	mov	r4, r1
 8006a1a:	6831      	ldr	r1, [r6, #0]
 8006a1c:	4605      	mov	r5, r0
 8006a1e:	b911      	cbnz	r1, 8006a26 <sbrk_aligned+0x12>
 8006a20:	f000 fca2 	bl	8007368 <_sbrk_r>
 8006a24:	6030      	str	r0, [r6, #0]
 8006a26:	4621      	mov	r1, r4
 8006a28:	4628      	mov	r0, r5
 8006a2a:	f000 fc9d 	bl	8007368 <_sbrk_r>
 8006a2e:	1c43      	adds	r3, r0, #1
 8006a30:	d103      	bne.n	8006a3a <sbrk_aligned+0x26>
 8006a32:	f04f 34ff 	mov.w	r4, #4294967295
 8006a36:	4620      	mov	r0, r4
 8006a38:	bd70      	pop	{r4, r5, r6, pc}
 8006a3a:	1cc4      	adds	r4, r0, #3
 8006a3c:	f024 0403 	bic.w	r4, r4, #3
 8006a40:	42a0      	cmp	r0, r4
 8006a42:	d0f8      	beq.n	8006a36 <sbrk_aligned+0x22>
 8006a44:	1a21      	subs	r1, r4, r0
 8006a46:	4628      	mov	r0, r5
 8006a48:	f000 fc8e 	bl	8007368 <_sbrk_r>
 8006a4c:	3001      	adds	r0, #1
 8006a4e:	d1f2      	bne.n	8006a36 <sbrk_aligned+0x22>
 8006a50:	e7ef      	b.n	8006a32 <sbrk_aligned+0x1e>
 8006a52:	bf00      	nop
 8006a54:	20000364 	.word	0x20000364

08006a58 <_malloc_r>:
 8006a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a5c:	1ccd      	adds	r5, r1, #3
 8006a5e:	f025 0503 	bic.w	r5, r5, #3
 8006a62:	3508      	adds	r5, #8
 8006a64:	2d0c      	cmp	r5, #12
 8006a66:	bf38      	it	cc
 8006a68:	250c      	movcc	r5, #12
 8006a6a:	2d00      	cmp	r5, #0
 8006a6c:	4606      	mov	r6, r0
 8006a6e:	db01      	blt.n	8006a74 <_malloc_r+0x1c>
 8006a70:	42a9      	cmp	r1, r5
 8006a72:	d904      	bls.n	8006a7e <_malloc_r+0x26>
 8006a74:	230c      	movs	r3, #12
 8006a76:	6033      	str	r3, [r6, #0]
 8006a78:	2000      	movs	r0, #0
 8006a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b54 <_malloc_r+0xfc>
 8006a82:	f000 f869 	bl	8006b58 <__malloc_lock>
 8006a86:	f8d8 3000 	ldr.w	r3, [r8]
 8006a8a:	461c      	mov	r4, r3
 8006a8c:	bb44      	cbnz	r4, 8006ae0 <_malloc_r+0x88>
 8006a8e:	4629      	mov	r1, r5
 8006a90:	4630      	mov	r0, r6
 8006a92:	f7ff ffbf 	bl	8006a14 <sbrk_aligned>
 8006a96:	1c43      	adds	r3, r0, #1
 8006a98:	4604      	mov	r4, r0
 8006a9a:	d158      	bne.n	8006b4e <_malloc_r+0xf6>
 8006a9c:	f8d8 4000 	ldr.w	r4, [r8]
 8006aa0:	4627      	mov	r7, r4
 8006aa2:	2f00      	cmp	r7, #0
 8006aa4:	d143      	bne.n	8006b2e <_malloc_r+0xd6>
 8006aa6:	2c00      	cmp	r4, #0
 8006aa8:	d04b      	beq.n	8006b42 <_malloc_r+0xea>
 8006aaa:	6823      	ldr	r3, [r4, #0]
 8006aac:	4639      	mov	r1, r7
 8006aae:	4630      	mov	r0, r6
 8006ab0:	eb04 0903 	add.w	r9, r4, r3
 8006ab4:	f000 fc58 	bl	8007368 <_sbrk_r>
 8006ab8:	4581      	cmp	r9, r0
 8006aba:	d142      	bne.n	8006b42 <_malloc_r+0xea>
 8006abc:	6821      	ldr	r1, [r4, #0]
 8006abe:	4630      	mov	r0, r6
 8006ac0:	1a6d      	subs	r5, r5, r1
 8006ac2:	4629      	mov	r1, r5
 8006ac4:	f7ff ffa6 	bl	8006a14 <sbrk_aligned>
 8006ac8:	3001      	adds	r0, #1
 8006aca:	d03a      	beq.n	8006b42 <_malloc_r+0xea>
 8006acc:	6823      	ldr	r3, [r4, #0]
 8006ace:	442b      	add	r3, r5
 8006ad0:	6023      	str	r3, [r4, #0]
 8006ad2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ad6:	685a      	ldr	r2, [r3, #4]
 8006ad8:	bb62      	cbnz	r2, 8006b34 <_malloc_r+0xdc>
 8006ada:	f8c8 7000 	str.w	r7, [r8]
 8006ade:	e00f      	b.n	8006b00 <_malloc_r+0xa8>
 8006ae0:	6822      	ldr	r2, [r4, #0]
 8006ae2:	1b52      	subs	r2, r2, r5
 8006ae4:	d420      	bmi.n	8006b28 <_malloc_r+0xd0>
 8006ae6:	2a0b      	cmp	r2, #11
 8006ae8:	d917      	bls.n	8006b1a <_malloc_r+0xc2>
 8006aea:	1961      	adds	r1, r4, r5
 8006aec:	42a3      	cmp	r3, r4
 8006aee:	6025      	str	r5, [r4, #0]
 8006af0:	bf18      	it	ne
 8006af2:	6059      	strne	r1, [r3, #4]
 8006af4:	6863      	ldr	r3, [r4, #4]
 8006af6:	bf08      	it	eq
 8006af8:	f8c8 1000 	streq.w	r1, [r8]
 8006afc:	5162      	str	r2, [r4, r5]
 8006afe:	604b      	str	r3, [r1, #4]
 8006b00:	4630      	mov	r0, r6
 8006b02:	f000 f82f 	bl	8006b64 <__malloc_unlock>
 8006b06:	f104 000b 	add.w	r0, r4, #11
 8006b0a:	1d23      	adds	r3, r4, #4
 8006b0c:	f020 0007 	bic.w	r0, r0, #7
 8006b10:	1ac2      	subs	r2, r0, r3
 8006b12:	bf1c      	itt	ne
 8006b14:	1a1b      	subne	r3, r3, r0
 8006b16:	50a3      	strne	r3, [r4, r2]
 8006b18:	e7af      	b.n	8006a7a <_malloc_r+0x22>
 8006b1a:	6862      	ldr	r2, [r4, #4]
 8006b1c:	42a3      	cmp	r3, r4
 8006b1e:	bf0c      	ite	eq
 8006b20:	f8c8 2000 	streq.w	r2, [r8]
 8006b24:	605a      	strne	r2, [r3, #4]
 8006b26:	e7eb      	b.n	8006b00 <_malloc_r+0xa8>
 8006b28:	4623      	mov	r3, r4
 8006b2a:	6864      	ldr	r4, [r4, #4]
 8006b2c:	e7ae      	b.n	8006a8c <_malloc_r+0x34>
 8006b2e:	463c      	mov	r4, r7
 8006b30:	687f      	ldr	r7, [r7, #4]
 8006b32:	e7b6      	b.n	8006aa2 <_malloc_r+0x4a>
 8006b34:	461a      	mov	r2, r3
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	42a3      	cmp	r3, r4
 8006b3a:	d1fb      	bne.n	8006b34 <_malloc_r+0xdc>
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	6053      	str	r3, [r2, #4]
 8006b40:	e7de      	b.n	8006b00 <_malloc_r+0xa8>
 8006b42:	230c      	movs	r3, #12
 8006b44:	4630      	mov	r0, r6
 8006b46:	6033      	str	r3, [r6, #0]
 8006b48:	f000 f80c 	bl	8006b64 <__malloc_unlock>
 8006b4c:	e794      	b.n	8006a78 <_malloc_r+0x20>
 8006b4e:	6005      	str	r5, [r0, #0]
 8006b50:	e7d6      	b.n	8006b00 <_malloc_r+0xa8>
 8006b52:	bf00      	nop
 8006b54:	20000368 	.word	0x20000368

08006b58 <__malloc_lock>:
 8006b58:	4801      	ldr	r0, [pc, #4]	@ (8006b60 <__malloc_lock+0x8>)
 8006b5a:	f7ff bf10 	b.w	800697e <__retarget_lock_acquire_recursive>
 8006b5e:	bf00      	nop
 8006b60:	20000360 	.word	0x20000360

08006b64 <__malloc_unlock>:
 8006b64:	4801      	ldr	r0, [pc, #4]	@ (8006b6c <__malloc_unlock+0x8>)
 8006b66:	f7ff bf0b 	b.w	8006980 <__retarget_lock_release_recursive>
 8006b6a:	bf00      	nop
 8006b6c:	20000360 	.word	0x20000360

08006b70 <__sfputc_r>:
 8006b70:	6893      	ldr	r3, [r2, #8]
 8006b72:	b410      	push	{r4}
 8006b74:	3b01      	subs	r3, #1
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	6093      	str	r3, [r2, #8]
 8006b7a:	da07      	bge.n	8006b8c <__sfputc_r+0x1c>
 8006b7c:	6994      	ldr	r4, [r2, #24]
 8006b7e:	42a3      	cmp	r3, r4
 8006b80:	db01      	blt.n	8006b86 <__sfputc_r+0x16>
 8006b82:	290a      	cmp	r1, #10
 8006b84:	d102      	bne.n	8006b8c <__sfputc_r+0x1c>
 8006b86:	bc10      	pop	{r4}
 8006b88:	f7ff bdeb 	b.w	8006762 <__swbuf_r>
 8006b8c:	6813      	ldr	r3, [r2, #0]
 8006b8e:	1c58      	adds	r0, r3, #1
 8006b90:	6010      	str	r0, [r2, #0]
 8006b92:	7019      	strb	r1, [r3, #0]
 8006b94:	4608      	mov	r0, r1
 8006b96:	bc10      	pop	{r4}
 8006b98:	4770      	bx	lr

08006b9a <__sfputs_r>:
 8006b9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b9c:	4606      	mov	r6, r0
 8006b9e:	460f      	mov	r7, r1
 8006ba0:	4614      	mov	r4, r2
 8006ba2:	18d5      	adds	r5, r2, r3
 8006ba4:	42ac      	cmp	r4, r5
 8006ba6:	d101      	bne.n	8006bac <__sfputs_r+0x12>
 8006ba8:	2000      	movs	r0, #0
 8006baa:	e007      	b.n	8006bbc <__sfputs_r+0x22>
 8006bac:	463a      	mov	r2, r7
 8006bae:	4630      	mov	r0, r6
 8006bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bb4:	f7ff ffdc 	bl	8006b70 <__sfputc_r>
 8006bb8:	1c43      	adds	r3, r0, #1
 8006bba:	d1f3      	bne.n	8006ba4 <__sfputs_r+0xa>
 8006bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006bc0 <_vfiprintf_r>:
 8006bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc4:	460d      	mov	r5, r1
 8006bc6:	4614      	mov	r4, r2
 8006bc8:	4698      	mov	r8, r3
 8006bca:	4606      	mov	r6, r0
 8006bcc:	b09d      	sub	sp, #116	@ 0x74
 8006bce:	b118      	cbz	r0, 8006bd8 <_vfiprintf_r+0x18>
 8006bd0:	6a03      	ldr	r3, [r0, #32]
 8006bd2:	b90b      	cbnz	r3, 8006bd8 <_vfiprintf_r+0x18>
 8006bd4:	f7ff fcdc 	bl	8006590 <__sinit>
 8006bd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bda:	07d9      	lsls	r1, r3, #31
 8006bdc:	d405      	bmi.n	8006bea <_vfiprintf_r+0x2a>
 8006bde:	89ab      	ldrh	r3, [r5, #12]
 8006be0:	059a      	lsls	r2, r3, #22
 8006be2:	d402      	bmi.n	8006bea <_vfiprintf_r+0x2a>
 8006be4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006be6:	f7ff feca 	bl	800697e <__retarget_lock_acquire_recursive>
 8006bea:	89ab      	ldrh	r3, [r5, #12]
 8006bec:	071b      	lsls	r3, r3, #28
 8006bee:	d501      	bpl.n	8006bf4 <_vfiprintf_r+0x34>
 8006bf0:	692b      	ldr	r3, [r5, #16]
 8006bf2:	b99b      	cbnz	r3, 8006c1c <_vfiprintf_r+0x5c>
 8006bf4:	4629      	mov	r1, r5
 8006bf6:	4630      	mov	r0, r6
 8006bf8:	f7ff fdf2 	bl	80067e0 <__swsetup_r>
 8006bfc:	b170      	cbz	r0, 8006c1c <_vfiprintf_r+0x5c>
 8006bfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c00:	07dc      	lsls	r4, r3, #31
 8006c02:	d504      	bpl.n	8006c0e <_vfiprintf_r+0x4e>
 8006c04:	f04f 30ff 	mov.w	r0, #4294967295
 8006c08:	b01d      	add	sp, #116	@ 0x74
 8006c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c0e:	89ab      	ldrh	r3, [r5, #12]
 8006c10:	0598      	lsls	r0, r3, #22
 8006c12:	d4f7      	bmi.n	8006c04 <_vfiprintf_r+0x44>
 8006c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c16:	f7ff feb3 	bl	8006980 <__retarget_lock_release_recursive>
 8006c1a:	e7f3      	b.n	8006c04 <_vfiprintf_r+0x44>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c20:	2320      	movs	r3, #32
 8006c22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c26:	2330      	movs	r3, #48	@ 0x30
 8006c28:	f04f 0901 	mov.w	r9, #1
 8006c2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c30:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006ddc <_vfiprintf_r+0x21c>
 8006c34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c38:	4623      	mov	r3, r4
 8006c3a:	469a      	mov	sl, r3
 8006c3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c40:	b10a      	cbz	r2, 8006c46 <_vfiprintf_r+0x86>
 8006c42:	2a25      	cmp	r2, #37	@ 0x25
 8006c44:	d1f9      	bne.n	8006c3a <_vfiprintf_r+0x7a>
 8006c46:	ebba 0b04 	subs.w	fp, sl, r4
 8006c4a:	d00b      	beq.n	8006c64 <_vfiprintf_r+0xa4>
 8006c4c:	465b      	mov	r3, fp
 8006c4e:	4622      	mov	r2, r4
 8006c50:	4629      	mov	r1, r5
 8006c52:	4630      	mov	r0, r6
 8006c54:	f7ff ffa1 	bl	8006b9a <__sfputs_r>
 8006c58:	3001      	adds	r0, #1
 8006c5a:	f000 80a7 	beq.w	8006dac <_vfiprintf_r+0x1ec>
 8006c5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c60:	445a      	add	r2, fp
 8006c62:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c64:	f89a 3000 	ldrb.w	r3, [sl]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	f000 809f 	beq.w	8006dac <_vfiprintf_r+0x1ec>
 8006c6e:	2300      	movs	r3, #0
 8006c70:	f04f 32ff 	mov.w	r2, #4294967295
 8006c74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c78:	f10a 0a01 	add.w	sl, sl, #1
 8006c7c:	9304      	str	r3, [sp, #16]
 8006c7e:	9307      	str	r3, [sp, #28]
 8006c80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c84:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c86:	4654      	mov	r4, sl
 8006c88:	2205      	movs	r2, #5
 8006c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c8e:	4853      	ldr	r0, [pc, #332]	@ (8006ddc <_vfiprintf_r+0x21c>)
 8006c90:	f000 fb7a 	bl	8007388 <memchr>
 8006c94:	9a04      	ldr	r2, [sp, #16]
 8006c96:	b9d8      	cbnz	r0, 8006cd0 <_vfiprintf_r+0x110>
 8006c98:	06d1      	lsls	r1, r2, #27
 8006c9a:	bf44      	itt	mi
 8006c9c:	2320      	movmi	r3, #32
 8006c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ca2:	0713      	lsls	r3, r2, #28
 8006ca4:	bf44      	itt	mi
 8006ca6:	232b      	movmi	r3, #43	@ 0x2b
 8006ca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cac:	f89a 3000 	ldrb.w	r3, [sl]
 8006cb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cb2:	d015      	beq.n	8006ce0 <_vfiprintf_r+0x120>
 8006cb4:	4654      	mov	r4, sl
 8006cb6:	2000      	movs	r0, #0
 8006cb8:	f04f 0c0a 	mov.w	ip, #10
 8006cbc:	9a07      	ldr	r2, [sp, #28]
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cc4:	3b30      	subs	r3, #48	@ 0x30
 8006cc6:	2b09      	cmp	r3, #9
 8006cc8:	d94b      	bls.n	8006d62 <_vfiprintf_r+0x1a2>
 8006cca:	b1b0      	cbz	r0, 8006cfa <_vfiprintf_r+0x13a>
 8006ccc:	9207      	str	r2, [sp, #28]
 8006cce:	e014      	b.n	8006cfa <_vfiprintf_r+0x13a>
 8006cd0:	eba0 0308 	sub.w	r3, r0, r8
 8006cd4:	fa09 f303 	lsl.w	r3, r9, r3
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	46a2      	mov	sl, r4
 8006cdc:	9304      	str	r3, [sp, #16]
 8006cde:	e7d2      	b.n	8006c86 <_vfiprintf_r+0xc6>
 8006ce0:	9b03      	ldr	r3, [sp, #12]
 8006ce2:	1d19      	adds	r1, r3, #4
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	9103      	str	r1, [sp, #12]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	bfbb      	ittet	lt
 8006cec:	425b      	neglt	r3, r3
 8006cee:	f042 0202 	orrlt.w	r2, r2, #2
 8006cf2:	9307      	strge	r3, [sp, #28]
 8006cf4:	9307      	strlt	r3, [sp, #28]
 8006cf6:	bfb8      	it	lt
 8006cf8:	9204      	strlt	r2, [sp, #16]
 8006cfa:	7823      	ldrb	r3, [r4, #0]
 8006cfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cfe:	d10a      	bne.n	8006d16 <_vfiprintf_r+0x156>
 8006d00:	7863      	ldrb	r3, [r4, #1]
 8006d02:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d04:	d132      	bne.n	8006d6c <_vfiprintf_r+0x1ac>
 8006d06:	9b03      	ldr	r3, [sp, #12]
 8006d08:	3402      	adds	r4, #2
 8006d0a:	1d1a      	adds	r2, r3, #4
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	9203      	str	r2, [sp, #12]
 8006d10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d14:	9305      	str	r3, [sp, #20]
 8006d16:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006de0 <_vfiprintf_r+0x220>
 8006d1a:	2203      	movs	r2, #3
 8006d1c:	4650      	mov	r0, sl
 8006d1e:	7821      	ldrb	r1, [r4, #0]
 8006d20:	f000 fb32 	bl	8007388 <memchr>
 8006d24:	b138      	cbz	r0, 8006d36 <_vfiprintf_r+0x176>
 8006d26:	2240      	movs	r2, #64	@ 0x40
 8006d28:	9b04      	ldr	r3, [sp, #16]
 8006d2a:	eba0 000a 	sub.w	r0, r0, sl
 8006d2e:	4082      	lsls	r2, r0
 8006d30:	4313      	orrs	r3, r2
 8006d32:	3401      	adds	r4, #1
 8006d34:	9304      	str	r3, [sp, #16]
 8006d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d3a:	2206      	movs	r2, #6
 8006d3c:	4829      	ldr	r0, [pc, #164]	@ (8006de4 <_vfiprintf_r+0x224>)
 8006d3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d42:	f000 fb21 	bl	8007388 <memchr>
 8006d46:	2800      	cmp	r0, #0
 8006d48:	d03f      	beq.n	8006dca <_vfiprintf_r+0x20a>
 8006d4a:	4b27      	ldr	r3, [pc, #156]	@ (8006de8 <_vfiprintf_r+0x228>)
 8006d4c:	bb1b      	cbnz	r3, 8006d96 <_vfiprintf_r+0x1d6>
 8006d4e:	9b03      	ldr	r3, [sp, #12]
 8006d50:	3307      	adds	r3, #7
 8006d52:	f023 0307 	bic.w	r3, r3, #7
 8006d56:	3308      	adds	r3, #8
 8006d58:	9303      	str	r3, [sp, #12]
 8006d5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d5c:	443b      	add	r3, r7
 8006d5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d60:	e76a      	b.n	8006c38 <_vfiprintf_r+0x78>
 8006d62:	460c      	mov	r4, r1
 8006d64:	2001      	movs	r0, #1
 8006d66:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d6a:	e7a8      	b.n	8006cbe <_vfiprintf_r+0xfe>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	f04f 0c0a 	mov.w	ip, #10
 8006d72:	4619      	mov	r1, r3
 8006d74:	3401      	adds	r4, #1
 8006d76:	9305      	str	r3, [sp, #20]
 8006d78:	4620      	mov	r0, r4
 8006d7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d7e:	3a30      	subs	r2, #48	@ 0x30
 8006d80:	2a09      	cmp	r2, #9
 8006d82:	d903      	bls.n	8006d8c <_vfiprintf_r+0x1cc>
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d0c6      	beq.n	8006d16 <_vfiprintf_r+0x156>
 8006d88:	9105      	str	r1, [sp, #20]
 8006d8a:	e7c4      	b.n	8006d16 <_vfiprintf_r+0x156>
 8006d8c:	4604      	mov	r4, r0
 8006d8e:	2301      	movs	r3, #1
 8006d90:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d94:	e7f0      	b.n	8006d78 <_vfiprintf_r+0x1b8>
 8006d96:	ab03      	add	r3, sp, #12
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	462a      	mov	r2, r5
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	4b13      	ldr	r3, [pc, #76]	@ (8006dec <_vfiprintf_r+0x22c>)
 8006da0:	a904      	add	r1, sp, #16
 8006da2:	f3af 8000 	nop.w
 8006da6:	4607      	mov	r7, r0
 8006da8:	1c78      	adds	r0, r7, #1
 8006daa:	d1d6      	bne.n	8006d5a <_vfiprintf_r+0x19a>
 8006dac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006dae:	07d9      	lsls	r1, r3, #31
 8006db0:	d405      	bmi.n	8006dbe <_vfiprintf_r+0x1fe>
 8006db2:	89ab      	ldrh	r3, [r5, #12]
 8006db4:	059a      	lsls	r2, r3, #22
 8006db6:	d402      	bmi.n	8006dbe <_vfiprintf_r+0x1fe>
 8006db8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006dba:	f7ff fde1 	bl	8006980 <__retarget_lock_release_recursive>
 8006dbe:	89ab      	ldrh	r3, [r5, #12]
 8006dc0:	065b      	lsls	r3, r3, #25
 8006dc2:	f53f af1f 	bmi.w	8006c04 <_vfiprintf_r+0x44>
 8006dc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dc8:	e71e      	b.n	8006c08 <_vfiprintf_r+0x48>
 8006dca:	ab03      	add	r3, sp, #12
 8006dcc:	9300      	str	r3, [sp, #0]
 8006dce:	462a      	mov	r2, r5
 8006dd0:	4630      	mov	r0, r6
 8006dd2:	4b06      	ldr	r3, [pc, #24]	@ (8006dec <_vfiprintf_r+0x22c>)
 8006dd4:	a904      	add	r1, sp, #16
 8006dd6:	f000 f87d 	bl	8006ed4 <_printf_i>
 8006dda:	e7e4      	b.n	8006da6 <_vfiprintf_r+0x1e6>
 8006ddc:	080074a2 	.word	0x080074a2
 8006de0:	080074a8 	.word	0x080074a8
 8006de4:	080074ac 	.word	0x080074ac
 8006de8:	00000000 	.word	0x00000000
 8006dec:	08006b9b 	.word	0x08006b9b

08006df0 <_printf_common>:
 8006df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006df4:	4616      	mov	r6, r2
 8006df6:	4698      	mov	r8, r3
 8006df8:	688a      	ldr	r2, [r1, #8]
 8006dfa:	690b      	ldr	r3, [r1, #16]
 8006dfc:	4607      	mov	r7, r0
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	bfb8      	it	lt
 8006e02:	4613      	movlt	r3, r2
 8006e04:	6033      	str	r3, [r6, #0]
 8006e06:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e0a:	460c      	mov	r4, r1
 8006e0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e10:	b10a      	cbz	r2, 8006e16 <_printf_common+0x26>
 8006e12:	3301      	adds	r3, #1
 8006e14:	6033      	str	r3, [r6, #0]
 8006e16:	6823      	ldr	r3, [r4, #0]
 8006e18:	0699      	lsls	r1, r3, #26
 8006e1a:	bf42      	ittt	mi
 8006e1c:	6833      	ldrmi	r3, [r6, #0]
 8006e1e:	3302      	addmi	r3, #2
 8006e20:	6033      	strmi	r3, [r6, #0]
 8006e22:	6825      	ldr	r5, [r4, #0]
 8006e24:	f015 0506 	ands.w	r5, r5, #6
 8006e28:	d106      	bne.n	8006e38 <_printf_common+0x48>
 8006e2a:	f104 0a19 	add.w	sl, r4, #25
 8006e2e:	68e3      	ldr	r3, [r4, #12]
 8006e30:	6832      	ldr	r2, [r6, #0]
 8006e32:	1a9b      	subs	r3, r3, r2
 8006e34:	42ab      	cmp	r3, r5
 8006e36:	dc2b      	bgt.n	8006e90 <_printf_common+0xa0>
 8006e38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e3c:	6822      	ldr	r2, [r4, #0]
 8006e3e:	3b00      	subs	r3, #0
 8006e40:	bf18      	it	ne
 8006e42:	2301      	movne	r3, #1
 8006e44:	0692      	lsls	r2, r2, #26
 8006e46:	d430      	bmi.n	8006eaa <_printf_common+0xba>
 8006e48:	4641      	mov	r1, r8
 8006e4a:	4638      	mov	r0, r7
 8006e4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e50:	47c8      	blx	r9
 8006e52:	3001      	adds	r0, #1
 8006e54:	d023      	beq.n	8006e9e <_printf_common+0xae>
 8006e56:	6823      	ldr	r3, [r4, #0]
 8006e58:	6922      	ldr	r2, [r4, #16]
 8006e5a:	f003 0306 	and.w	r3, r3, #6
 8006e5e:	2b04      	cmp	r3, #4
 8006e60:	bf14      	ite	ne
 8006e62:	2500      	movne	r5, #0
 8006e64:	6833      	ldreq	r3, [r6, #0]
 8006e66:	f04f 0600 	mov.w	r6, #0
 8006e6a:	bf08      	it	eq
 8006e6c:	68e5      	ldreq	r5, [r4, #12]
 8006e6e:	f104 041a 	add.w	r4, r4, #26
 8006e72:	bf08      	it	eq
 8006e74:	1aed      	subeq	r5, r5, r3
 8006e76:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006e7a:	bf08      	it	eq
 8006e7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e80:	4293      	cmp	r3, r2
 8006e82:	bfc4      	itt	gt
 8006e84:	1a9b      	subgt	r3, r3, r2
 8006e86:	18ed      	addgt	r5, r5, r3
 8006e88:	42b5      	cmp	r5, r6
 8006e8a:	d11a      	bne.n	8006ec2 <_printf_common+0xd2>
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	e008      	b.n	8006ea2 <_printf_common+0xb2>
 8006e90:	2301      	movs	r3, #1
 8006e92:	4652      	mov	r2, sl
 8006e94:	4641      	mov	r1, r8
 8006e96:	4638      	mov	r0, r7
 8006e98:	47c8      	blx	r9
 8006e9a:	3001      	adds	r0, #1
 8006e9c:	d103      	bne.n	8006ea6 <_printf_common+0xb6>
 8006e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea6:	3501      	adds	r5, #1
 8006ea8:	e7c1      	b.n	8006e2e <_printf_common+0x3e>
 8006eaa:	2030      	movs	r0, #48	@ 0x30
 8006eac:	18e1      	adds	r1, r4, r3
 8006eae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006eb2:	1c5a      	adds	r2, r3, #1
 8006eb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006eb8:	4422      	add	r2, r4
 8006eba:	3302      	adds	r3, #2
 8006ebc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ec0:	e7c2      	b.n	8006e48 <_printf_common+0x58>
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	4622      	mov	r2, r4
 8006ec6:	4641      	mov	r1, r8
 8006ec8:	4638      	mov	r0, r7
 8006eca:	47c8      	blx	r9
 8006ecc:	3001      	adds	r0, #1
 8006ece:	d0e6      	beq.n	8006e9e <_printf_common+0xae>
 8006ed0:	3601      	adds	r6, #1
 8006ed2:	e7d9      	b.n	8006e88 <_printf_common+0x98>

08006ed4 <_printf_i>:
 8006ed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed8:	7e0f      	ldrb	r7, [r1, #24]
 8006eda:	4691      	mov	r9, r2
 8006edc:	2f78      	cmp	r7, #120	@ 0x78
 8006ede:	4680      	mov	r8, r0
 8006ee0:	460c      	mov	r4, r1
 8006ee2:	469a      	mov	sl, r3
 8006ee4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ee6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006eea:	d807      	bhi.n	8006efc <_printf_i+0x28>
 8006eec:	2f62      	cmp	r7, #98	@ 0x62
 8006eee:	d80a      	bhi.n	8006f06 <_printf_i+0x32>
 8006ef0:	2f00      	cmp	r7, #0
 8006ef2:	f000 80d1 	beq.w	8007098 <_printf_i+0x1c4>
 8006ef6:	2f58      	cmp	r7, #88	@ 0x58
 8006ef8:	f000 80b8 	beq.w	800706c <_printf_i+0x198>
 8006efc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006f04:	e03a      	b.n	8006f7c <_printf_i+0xa8>
 8006f06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006f0a:	2b15      	cmp	r3, #21
 8006f0c:	d8f6      	bhi.n	8006efc <_printf_i+0x28>
 8006f0e:	a101      	add	r1, pc, #4	@ (adr r1, 8006f14 <_printf_i+0x40>)
 8006f10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f14:	08006f6d 	.word	0x08006f6d
 8006f18:	08006f81 	.word	0x08006f81
 8006f1c:	08006efd 	.word	0x08006efd
 8006f20:	08006efd 	.word	0x08006efd
 8006f24:	08006efd 	.word	0x08006efd
 8006f28:	08006efd 	.word	0x08006efd
 8006f2c:	08006f81 	.word	0x08006f81
 8006f30:	08006efd 	.word	0x08006efd
 8006f34:	08006efd 	.word	0x08006efd
 8006f38:	08006efd 	.word	0x08006efd
 8006f3c:	08006efd 	.word	0x08006efd
 8006f40:	0800707f 	.word	0x0800707f
 8006f44:	08006fab 	.word	0x08006fab
 8006f48:	08007039 	.word	0x08007039
 8006f4c:	08006efd 	.word	0x08006efd
 8006f50:	08006efd 	.word	0x08006efd
 8006f54:	080070a1 	.word	0x080070a1
 8006f58:	08006efd 	.word	0x08006efd
 8006f5c:	08006fab 	.word	0x08006fab
 8006f60:	08006efd 	.word	0x08006efd
 8006f64:	08006efd 	.word	0x08006efd
 8006f68:	08007041 	.word	0x08007041
 8006f6c:	6833      	ldr	r3, [r6, #0]
 8006f6e:	1d1a      	adds	r2, r3, #4
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	6032      	str	r2, [r6, #0]
 8006f74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e09c      	b.n	80070ba <_printf_i+0x1e6>
 8006f80:	6833      	ldr	r3, [r6, #0]
 8006f82:	6820      	ldr	r0, [r4, #0]
 8006f84:	1d19      	adds	r1, r3, #4
 8006f86:	6031      	str	r1, [r6, #0]
 8006f88:	0606      	lsls	r6, r0, #24
 8006f8a:	d501      	bpl.n	8006f90 <_printf_i+0xbc>
 8006f8c:	681d      	ldr	r5, [r3, #0]
 8006f8e:	e003      	b.n	8006f98 <_printf_i+0xc4>
 8006f90:	0645      	lsls	r5, r0, #25
 8006f92:	d5fb      	bpl.n	8006f8c <_printf_i+0xb8>
 8006f94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f98:	2d00      	cmp	r5, #0
 8006f9a:	da03      	bge.n	8006fa4 <_printf_i+0xd0>
 8006f9c:	232d      	movs	r3, #45	@ 0x2d
 8006f9e:	426d      	negs	r5, r5
 8006fa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fa4:	230a      	movs	r3, #10
 8006fa6:	4858      	ldr	r0, [pc, #352]	@ (8007108 <_printf_i+0x234>)
 8006fa8:	e011      	b.n	8006fce <_printf_i+0xfa>
 8006faa:	6821      	ldr	r1, [r4, #0]
 8006fac:	6833      	ldr	r3, [r6, #0]
 8006fae:	0608      	lsls	r0, r1, #24
 8006fb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006fb4:	d402      	bmi.n	8006fbc <_printf_i+0xe8>
 8006fb6:	0649      	lsls	r1, r1, #25
 8006fb8:	bf48      	it	mi
 8006fba:	b2ad      	uxthmi	r5, r5
 8006fbc:	2f6f      	cmp	r7, #111	@ 0x6f
 8006fbe:	6033      	str	r3, [r6, #0]
 8006fc0:	bf14      	ite	ne
 8006fc2:	230a      	movne	r3, #10
 8006fc4:	2308      	moveq	r3, #8
 8006fc6:	4850      	ldr	r0, [pc, #320]	@ (8007108 <_printf_i+0x234>)
 8006fc8:	2100      	movs	r1, #0
 8006fca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006fce:	6866      	ldr	r6, [r4, #4]
 8006fd0:	2e00      	cmp	r6, #0
 8006fd2:	60a6      	str	r6, [r4, #8]
 8006fd4:	db05      	blt.n	8006fe2 <_printf_i+0x10e>
 8006fd6:	6821      	ldr	r1, [r4, #0]
 8006fd8:	432e      	orrs	r6, r5
 8006fda:	f021 0104 	bic.w	r1, r1, #4
 8006fde:	6021      	str	r1, [r4, #0]
 8006fe0:	d04b      	beq.n	800707a <_printf_i+0x1a6>
 8006fe2:	4616      	mov	r6, r2
 8006fe4:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fe8:	fb03 5711 	mls	r7, r3, r1, r5
 8006fec:	5dc7      	ldrb	r7, [r0, r7]
 8006fee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ff2:	462f      	mov	r7, r5
 8006ff4:	42bb      	cmp	r3, r7
 8006ff6:	460d      	mov	r5, r1
 8006ff8:	d9f4      	bls.n	8006fe4 <_printf_i+0x110>
 8006ffa:	2b08      	cmp	r3, #8
 8006ffc:	d10b      	bne.n	8007016 <_printf_i+0x142>
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	07df      	lsls	r7, r3, #31
 8007002:	d508      	bpl.n	8007016 <_printf_i+0x142>
 8007004:	6923      	ldr	r3, [r4, #16]
 8007006:	6861      	ldr	r1, [r4, #4]
 8007008:	4299      	cmp	r1, r3
 800700a:	bfde      	ittt	le
 800700c:	2330      	movle	r3, #48	@ 0x30
 800700e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007012:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007016:	1b92      	subs	r2, r2, r6
 8007018:	6122      	str	r2, [r4, #16]
 800701a:	464b      	mov	r3, r9
 800701c:	4621      	mov	r1, r4
 800701e:	4640      	mov	r0, r8
 8007020:	f8cd a000 	str.w	sl, [sp]
 8007024:	aa03      	add	r2, sp, #12
 8007026:	f7ff fee3 	bl	8006df0 <_printf_common>
 800702a:	3001      	adds	r0, #1
 800702c:	d14a      	bne.n	80070c4 <_printf_i+0x1f0>
 800702e:	f04f 30ff 	mov.w	r0, #4294967295
 8007032:	b004      	add	sp, #16
 8007034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	f043 0320 	orr.w	r3, r3, #32
 800703e:	6023      	str	r3, [r4, #0]
 8007040:	2778      	movs	r7, #120	@ 0x78
 8007042:	4832      	ldr	r0, [pc, #200]	@ (800710c <_printf_i+0x238>)
 8007044:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007048:	6823      	ldr	r3, [r4, #0]
 800704a:	6831      	ldr	r1, [r6, #0]
 800704c:	061f      	lsls	r7, r3, #24
 800704e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007052:	d402      	bmi.n	800705a <_printf_i+0x186>
 8007054:	065f      	lsls	r7, r3, #25
 8007056:	bf48      	it	mi
 8007058:	b2ad      	uxthmi	r5, r5
 800705a:	6031      	str	r1, [r6, #0]
 800705c:	07d9      	lsls	r1, r3, #31
 800705e:	bf44      	itt	mi
 8007060:	f043 0320 	orrmi.w	r3, r3, #32
 8007064:	6023      	strmi	r3, [r4, #0]
 8007066:	b11d      	cbz	r5, 8007070 <_printf_i+0x19c>
 8007068:	2310      	movs	r3, #16
 800706a:	e7ad      	b.n	8006fc8 <_printf_i+0xf4>
 800706c:	4826      	ldr	r0, [pc, #152]	@ (8007108 <_printf_i+0x234>)
 800706e:	e7e9      	b.n	8007044 <_printf_i+0x170>
 8007070:	6823      	ldr	r3, [r4, #0]
 8007072:	f023 0320 	bic.w	r3, r3, #32
 8007076:	6023      	str	r3, [r4, #0]
 8007078:	e7f6      	b.n	8007068 <_printf_i+0x194>
 800707a:	4616      	mov	r6, r2
 800707c:	e7bd      	b.n	8006ffa <_printf_i+0x126>
 800707e:	6833      	ldr	r3, [r6, #0]
 8007080:	6825      	ldr	r5, [r4, #0]
 8007082:	1d18      	adds	r0, r3, #4
 8007084:	6961      	ldr	r1, [r4, #20]
 8007086:	6030      	str	r0, [r6, #0]
 8007088:	062e      	lsls	r6, r5, #24
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	d501      	bpl.n	8007092 <_printf_i+0x1be>
 800708e:	6019      	str	r1, [r3, #0]
 8007090:	e002      	b.n	8007098 <_printf_i+0x1c4>
 8007092:	0668      	lsls	r0, r5, #25
 8007094:	d5fb      	bpl.n	800708e <_printf_i+0x1ba>
 8007096:	8019      	strh	r1, [r3, #0]
 8007098:	2300      	movs	r3, #0
 800709a:	4616      	mov	r6, r2
 800709c:	6123      	str	r3, [r4, #16]
 800709e:	e7bc      	b.n	800701a <_printf_i+0x146>
 80070a0:	6833      	ldr	r3, [r6, #0]
 80070a2:	2100      	movs	r1, #0
 80070a4:	1d1a      	adds	r2, r3, #4
 80070a6:	6032      	str	r2, [r6, #0]
 80070a8:	681e      	ldr	r6, [r3, #0]
 80070aa:	6862      	ldr	r2, [r4, #4]
 80070ac:	4630      	mov	r0, r6
 80070ae:	f000 f96b 	bl	8007388 <memchr>
 80070b2:	b108      	cbz	r0, 80070b8 <_printf_i+0x1e4>
 80070b4:	1b80      	subs	r0, r0, r6
 80070b6:	6060      	str	r0, [r4, #4]
 80070b8:	6863      	ldr	r3, [r4, #4]
 80070ba:	6123      	str	r3, [r4, #16]
 80070bc:	2300      	movs	r3, #0
 80070be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070c2:	e7aa      	b.n	800701a <_printf_i+0x146>
 80070c4:	4632      	mov	r2, r6
 80070c6:	4649      	mov	r1, r9
 80070c8:	4640      	mov	r0, r8
 80070ca:	6923      	ldr	r3, [r4, #16]
 80070cc:	47d0      	blx	sl
 80070ce:	3001      	adds	r0, #1
 80070d0:	d0ad      	beq.n	800702e <_printf_i+0x15a>
 80070d2:	6823      	ldr	r3, [r4, #0]
 80070d4:	079b      	lsls	r3, r3, #30
 80070d6:	d413      	bmi.n	8007100 <_printf_i+0x22c>
 80070d8:	68e0      	ldr	r0, [r4, #12]
 80070da:	9b03      	ldr	r3, [sp, #12]
 80070dc:	4298      	cmp	r0, r3
 80070de:	bfb8      	it	lt
 80070e0:	4618      	movlt	r0, r3
 80070e2:	e7a6      	b.n	8007032 <_printf_i+0x15e>
 80070e4:	2301      	movs	r3, #1
 80070e6:	4632      	mov	r2, r6
 80070e8:	4649      	mov	r1, r9
 80070ea:	4640      	mov	r0, r8
 80070ec:	47d0      	blx	sl
 80070ee:	3001      	adds	r0, #1
 80070f0:	d09d      	beq.n	800702e <_printf_i+0x15a>
 80070f2:	3501      	adds	r5, #1
 80070f4:	68e3      	ldr	r3, [r4, #12]
 80070f6:	9903      	ldr	r1, [sp, #12]
 80070f8:	1a5b      	subs	r3, r3, r1
 80070fa:	42ab      	cmp	r3, r5
 80070fc:	dcf2      	bgt.n	80070e4 <_printf_i+0x210>
 80070fe:	e7eb      	b.n	80070d8 <_printf_i+0x204>
 8007100:	2500      	movs	r5, #0
 8007102:	f104 0619 	add.w	r6, r4, #25
 8007106:	e7f5      	b.n	80070f4 <_printf_i+0x220>
 8007108:	080074b3 	.word	0x080074b3
 800710c:	080074c4 	.word	0x080074c4

08007110 <__sflush_r>:
 8007110:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007116:	0716      	lsls	r6, r2, #28
 8007118:	4605      	mov	r5, r0
 800711a:	460c      	mov	r4, r1
 800711c:	d454      	bmi.n	80071c8 <__sflush_r+0xb8>
 800711e:	684b      	ldr	r3, [r1, #4]
 8007120:	2b00      	cmp	r3, #0
 8007122:	dc02      	bgt.n	800712a <__sflush_r+0x1a>
 8007124:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007126:	2b00      	cmp	r3, #0
 8007128:	dd48      	ble.n	80071bc <__sflush_r+0xac>
 800712a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800712c:	2e00      	cmp	r6, #0
 800712e:	d045      	beq.n	80071bc <__sflush_r+0xac>
 8007130:	2300      	movs	r3, #0
 8007132:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007136:	682f      	ldr	r7, [r5, #0]
 8007138:	6a21      	ldr	r1, [r4, #32]
 800713a:	602b      	str	r3, [r5, #0]
 800713c:	d030      	beq.n	80071a0 <__sflush_r+0x90>
 800713e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007140:	89a3      	ldrh	r3, [r4, #12]
 8007142:	0759      	lsls	r1, r3, #29
 8007144:	d505      	bpl.n	8007152 <__sflush_r+0x42>
 8007146:	6863      	ldr	r3, [r4, #4]
 8007148:	1ad2      	subs	r2, r2, r3
 800714a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800714c:	b10b      	cbz	r3, 8007152 <__sflush_r+0x42>
 800714e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007150:	1ad2      	subs	r2, r2, r3
 8007152:	2300      	movs	r3, #0
 8007154:	4628      	mov	r0, r5
 8007156:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007158:	6a21      	ldr	r1, [r4, #32]
 800715a:	47b0      	blx	r6
 800715c:	1c43      	adds	r3, r0, #1
 800715e:	89a3      	ldrh	r3, [r4, #12]
 8007160:	d106      	bne.n	8007170 <__sflush_r+0x60>
 8007162:	6829      	ldr	r1, [r5, #0]
 8007164:	291d      	cmp	r1, #29
 8007166:	d82b      	bhi.n	80071c0 <__sflush_r+0xb0>
 8007168:	4a28      	ldr	r2, [pc, #160]	@ (800720c <__sflush_r+0xfc>)
 800716a:	40ca      	lsrs	r2, r1
 800716c:	07d6      	lsls	r6, r2, #31
 800716e:	d527      	bpl.n	80071c0 <__sflush_r+0xb0>
 8007170:	2200      	movs	r2, #0
 8007172:	6062      	str	r2, [r4, #4]
 8007174:	6922      	ldr	r2, [r4, #16]
 8007176:	04d9      	lsls	r1, r3, #19
 8007178:	6022      	str	r2, [r4, #0]
 800717a:	d504      	bpl.n	8007186 <__sflush_r+0x76>
 800717c:	1c42      	adds	r2, r0, #1
 800717e:	d101      	bne.n	8007184 <__sflush_r+0x74>
 8007180:	682b      	ldr	r3, [r5, #0]
 8007182:	b903      	cbnz	r3, 8007186 <__sflush_r+0x76>
 8007184:	6560      	str	r0, [r4, #84]	@ 0x54
 8007186:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007188:	602f      	str	r7, [r5, #0]
 800718a:	b1b9      	cbz	r1, 80071bc <__sflush_r+0xac>
 800718c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007190:	4299      	cmp	r1, r3
 8007192:	d002      	beq.n	800719a <__sflush_r+0x8a>
 8007194:	4628      	mov	r0, r5
 8007196:	f7ff fbf5 	bl	8006984 <_free_r>
 800719a:	2300      	movs	r3, #0
 800719c:	6363      	str	r3, [r4, #52]	@ 0x34
 800719e:	e00d      	b.n	80071bc <__sflush_r+0xac>
 80071a0:	2301      	movs	r3, #1
 80071a2:	4628      	mov	r0, r5
 80071a4:	47b0      	blx	r6
 80071a6:	4602      	mov	r2, r0
 80071a8:	1c50      	adds	r0, r2, #1
 80071aa:	d1c9      	bne.n	8007140 <__sflush_r+0x30>
 80071ac:	682b      	ldr	r3, [r5, #0]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d0c6      	beq.n	8007140 <__sflush_r+0x30>
 80071b2:	2b1d      	cmp	r3, #29
 80071b4:	d001      	beq.n	80071ba <__sflush_r+0xaa>
 80071b6:	2b16      	cmp	r3, #22
 80071b8:	d11d      	bne.n	80071f6 <__sflush_r+0xe6>
 80071ba:	602f      	str	r7, [r5, #0]
 80071bc:	2000      	movs	r0, #0
 80071be:	e021      	b.n	8007204 <__sflush_r+0xf4>
 80071c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071c4:	b21b      	sxth	r3, r3
 80071c6:	e01a      	b.n	80071fe <__sflush_r+0xee>
 80071c8:	690f      	ldr	r7, [r1, #16]
 80071ca:	2f00      	cmp	r7, #0
 80071cc:	d0f6      	beq.n	80071bc <__sflush_r+0xac>
 80071ce:	0793      	lsls	r3, r2, #30
 80071d0:	bf18      	it	ne
 80071d2:	2300      	movne	r3, #0
 80071d4:	680e      	ldr	r6, [r1, #0]
 80071d6:	bf08      	it	eq
 80071d8:	694b      	ldreq	r3, [r1, #20]
 80071da:	1bf6      	subs	r6, r6, r7
 80071dc:	600f      	str	r7, [r1, #0]
 80071de:	608b      	str	r3, [r1, #8]
 80071e0:	2e00      	cmp	r6, #0
 80071e2:	ddeb      	ble.n	80071bc <__sflush_r+0xac>
 80071e4:	4633      	mov	r3, r6
 80071e6:	463a      	mov	r2, r7
 80071e8:	4628      	mov	r0, r5
 80071ea:	6a21      	ldr	r1, [r4, #32]
 80071ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80071f0:	47e0      	blx	ip
 80071f2:	2800      	cmp	r0, #0
 80071f4:	dc07      	bgt.n	8007206 <__sflush_r+0xf6>
 80071f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007202:	81a3      	strh	r3, [r4, #12]
 8007204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007206:	4407      	add	r7, r0
 8007208:	1a36      	subs	r6, r6, r0
 800720a:	e7e9      	b.n	80071e0 <__sflush_r+0xd0>
 800720c:	20400001 	.word	0x20400001

08007210 <_fflush_r>:
 8007210:	b538      	push	{r3, r4, r5, lr}
 8007212:	690b      	ldr	r3, [r1, #16]
 8007214:	4605      	mov	r5, r0
 8007216:	460c      	mov	r4, r1
 8007218:	b913      	cbnz	r3, 8007220 <_fflush_r+0x10>
 800721a:	2500      	movs	r5, #0
 800721c:	4628      	mov	r0, r5
 800721e:	bd38      	pop	{r3, r4, r5, pc}
 8007220:	b118      	cbz	r0, 800722a <_fflush_r+0x1a>
 8007222:	6a03      	ldr	r3, [r0, #32]
 8007224:	b90b      	cbnz	r3, 800722a <_fflush_r+0x1a>
 8007226:	f7ff f9b3 	bl	8006590 <__sinit>
 800722a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d0f3      	beq.n	800721a <_fflush_r+0xa>
 8007232:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007234:	07d0      	lsls	r0, r2, #31
 8007236:	d404      	bmi.n	8007242 <_fflush_r+0x32>
 8007238:	0599      	lsls	r1, r3, #22
 800723a:	d402      	bmi.n	8007242 <_fflush_r+0x32>
 800723c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800723e:	f7ff fb9e 	bl	800697e <__retarget_lock_acquire_recursive>
 8007242:	4628      	mov	r0, r5
 8007244:	4621      	mov	r1, r4
 8007246:	f7ff ff63 	bl	8007110 <__sflush_r>
 800724a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800724c:	4605      	mov	r5, r0
 800724e:	07da      	lsls	r2, r3, #31
 8007250:	d4e4      	bmi.n	800721c <_fflush_r+0xc>
 8007252:	89a3      	ldrh	r3, [r4, #12]
 8007254:	059b      	lsls	r3, r3, #22
 8007256:	d4e1      	bmi.n	800721c <_fflush_r+0xc>
 8007258:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800725a:	f7ff fb91 	bl	8006980 <__retarget_lock_release_recursive>
 800725e:	e7dd      	b.n	800721c <_fflush_r+0xc>

08007260 <__swhatbuf_r>:
 8007260:	b570      	push	{r4, r5, r6, lr}
 8007262:	460c      	mov	r4, r1
 8007264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007268:	4615      	mov	r5, r2
 800726a:	2900      	cmp	r1, #0
 800726c:	461e      	mov	r6, r3
 800726e:	b096      	sub	sp, #88	@ 0x58
 8007270:	da0c      	bge.n	800728c <__swhatbuf_r+0x2c>
 8007272:	89a3      	ldrh	r3, [r4, #12]
 8007274:	2100      	movs	r1, #0
 8007276:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800727a:	bf14      	ite	ne
 800727c:	2340      	movne	r3, #64	@ 0x40
 800727e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007282:	2000      	movs	r0, #0
 8007284:	6031      	str	r1, [r6, #0]
 8007286:	602b      	str	r3, [r5, #0]
 8007288:	b016      	add	sp, #88	@ 0x58
 800728a:	bd70      	pop	{r4, r5, r6, pc}
 800728c:	466a      	mov	r2, sp
 800728e:	f000 f849 	bl	8007324 <_fstat_r>
 8007292:	2800      	cmp	r0, #0
 8007294:	dbed      	blt.n	8007272 <__swhatbuf_r+0x12>
 8007296:	9901      	ldr	r1, [sp, #4]
 8007298:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800729c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072a0:	4259      	negs	r1, r3
 80072a2:	4159      	adcs	r1, r3
 80072a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072a8:	e7eb      	b.n	8007282 <__swhatbuf_r+0x22>

080072aa <__smakebuf_r>:
 80072aa:	898b      	ldrh	r3, [r1, #12]
 80072ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072ae:	079d      	lsls	r5, r3, #30
 80072b0:	4606      	mov	r6, r0
 80072b2:	460c      	mov	r4, r1
 80072b4:	d507      	bpl.n	80072c6 <__smakebuf_r+0x1c>
 80072b6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072ba:	6023      	str	r3, [r4, #0]
 80072bc:	6123      	str	r3, [r4, #16]
 80072be:	2301      	movs	r3, #1
 80072c0:	6163      	str	r3, [r4, #20]
 80072c2:	b003      	add	sp, #12
 80072c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072c6:	466a      	mov	r2, sp
 80072c8:	ab01      	add	r3, sp, #4
 80072ca:	f7ff ffc9 	bl	8007260 <__swhatbuf_r>
 80072ce:	9f00      	ldr	r7, [sp, #0]
 80072d0:	4605      	mov	r5, r0
 80072d2:	4639      	mov	r1, r7
 80072d4:	4630      	mov	r0, r6
 80072d6:	f7ff fbbf 	bl	8006a58 <_malloc_r>
 80072da:	b948      	cbnz	r0, 80072f0 <__smakebuf_r+0x46>
 80072dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072e0:	059a      	lsls	r2, r3, #22
 80072e2:	d4ee      	bmi.n	80072c2 <__smakebuf_r+0x18>
 80072e4:	f023 0303 	bic.w	r3, r3, #3
 80072e8:	f043 0302 	orr.w	r3, r3, #2
 80072ec:	81a3      	strh	r3, [r4, #12]
 80072ee:	e7e2      	b.n	80072b6 <__smakebuf_r+0xc>
 80072f0:	89a3      	ldrh	r3, [r4, #12]
 80072f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80072f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072fa:	81a3      	strh	r3, [r4, #12]
 80072fc:	9b01      	ldr	r3, [sp, #4]
 80072fe:	6020      	str	r0, [r4, #0]
 8007300:	b15b      	cbz	r3, 800731a <__smakebuf_r+0x70>
 8007302:	4630      	mov	r0, r6
 8007304:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007308:	f000 f81e 	bl	8007348 <_isatty_r>
 800730c:	b128      	cbz	r0, 800731a <__smakebuf_r+0x70>
 800730e:	89a3      	ldrh	r3, [r4, #12]
 8007310:	f023 0303 	bic.w	r3, r3, #3
 8007314:	f043 0301 	orr.w	r3, r3, #1
 8007318:	81a3      	strh	r3, [r4, #12]
 800731a:	89a3      	ldrh	r3, [r4, #12]
 800731c:	431d      	orrs	r5, r3
 800731e:	81a5      	strh	r5, [r4, #12]
 8007320:	e7cf      	b.n	80072c2 <__smakebuf_r+0x18>
	...

08007324 <_fstat_r>:
 8007324:	b538      	push	{r3, r4, r5, lr}
 8007326:	2300      	movs	r3, #0
 8007328:	4d06      	ldr	r5, [pc, #24]	@ (8007344 <_fstat_r+0x20>)
 800732a:	4604      	mov	r4, r0
 800732c:	4608      	mov	r0, r1
 800732e:	4611      	mov	r1, r2
 8007330:	602b      	str	r3, [r5, #0]
 8007332:	f7fb fb1d 	bl	8002970 <_fstat>
 8007336:	1c43      	adds	r3, r0, #1
 8007338:	d102      	bne.n	8007340 <_fstat_r+0x1c>
 800733a:	682b      	ldr	r3, [r5, #0]
 800733c:	b103      	cbz	r3, 8007340 <_fstat_r+0x1c>
 800733e:	6023      	str	r3, [r4, #0]
 8007340:	bd38      	pop	{r3, r4, r5, pc}
 8007342:	bf00      	nop
 8007344:	2000035c 	.word	0x2000035c

08007348 <_isatty_r>:
 8007348:	b538      	push	{r3, r4, r5, lr}
 800734a:	2300      	movs	r3, #0
 800734c:	4d05      	ldr	r5, [pc, #20]	@ (8007364 <_isatty_r+0x1c>)
 800734e:	4604      	mov	r4, r0
 8007350:	4608      	mov	r0, r1
 8007352:	602b      	str	r3, [r5, #0]
 8007354:	f7fb fb1b 	bl	800298e <_isatty>
 8007358:	1c43      	adds	r3, r0, #1
 800735a:	d102      	bne.n	8007362 <_isatty_r+0x1a>
 800735c:	682b      	ldr	r3, [r5, #0]
 800735e:	b103      	cbz	r3, 8007362 <_isatty_r+0x1a>
 8007360:	6023      	str	r3, [r4, #0]
 8007362:	bd38      	pop	{r3, r4, r5, pc}
 8007364:	2000035c 	.word	0x2000035c

08007368 <_sbrk_r>:
 8007368:	b538      	push	{r3, r4, r5, lr}
 800736a:	2300      	movs	r3, #0
 800736c:	4d05      	ldr	r5, [pc, #20]	@ (8007384 <_sbrk_r+0x1c>)
 800736e:	4604      	mov	r4, r0
 8007370:	4608      	mov	r0, r1
 8007372:	602b      	str	r3, [r5, #0]
 8007374:	f7fb fb22 	bl	80029bc <_sbrk>
 8007378:	1c43      	adds	r3, r0, #1
 800737a:	d102      	bne.n	8007382 <_sbrk_r+0x1a>
 800737c:	682b      	ldr	r3, [r5, #0]
 800737e:	b103      	cbz	r3, 8007382 <_sbrk_r+0x1a>
 8007380:	6023      	str	r3, [r4, #0]
 8007382:	bd38      	pop	{r3, r4, r5, pc}
 8007384:	2000035c 	.word	0x2000035c

08007388 <memchr>:
 8007388:	4603      	mov	r3, r0
 800738a:	b510      	push	{r4, lr}
 800738c:	b2c9      	uxtb	r1, r1
 800738e:	4402      	add	r2, r0
 8007390:	4293      	cmp	r3, r2
 8007392:	4618      	mov	r0, r3
 8007394:	d101      	bne.n	800739a <memchr+0x12>
 8007396:	2000      	movs	r0, #0
 8007398:	e003      	b.n	80073a2 <memchr+0x1a>
 800739a:	7804      	ldrb	r4, [r0, #0]
 800739c:	3301      	adds	r3, #1
 800739e:	428c      	cmp	r4, r1
 80073a0:	d1f6      	bne.n	8007390 <memchr+0x8>
 80073a2:	bd10      	pop	{r4, pc}

080073a4 <_init>:
 80073a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073a6:	bf00      	nop
 80073a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073aa:	bc08      	pop	{r3}
 80073ac:	469e      	mov	lr, r3
 80073ae:	4770      	bx	lr

080073b0 <_fini>:
 80073b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073b2:	bf00      	nop
 80073b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073b6:	bc08      	pop	{r3}
 80073b8:	469e      	mov	lr, r3
 80073ba:	4770      	bx	lr
