<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.220406</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x1404430: i16 = rotl 0x1401df8, 0x1402000
  0x1401df8: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x16135b8, 0x1404290, undef:i64
    0x1404290: i64 = add 0x1402340, 0x1404228
      0x1402340: i64 = bitcast 0x1402138
        0x1402138: v2i32 = BUILD_VECTOR 0x1401f30, 0x14020d0
          0x1401f30: i32 = extract_vector_elt 0x1404568, Constant:i32&lt;2&gt;
            0x1404568: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x16135b8, 0x14022d8, undef:i64
              0x14022d8: i64 = AssertAlign 0x1402680
                0x1402680: i64,ch = CopyFromReg 0x16135b8, Register:i64 %3
                  0x1403d48: i64 = Register %3
              0x1401d28: i64 = undef
            0x1402548: i32 = Constant&lt;2&gt;
          0x14020d0: i32 = extract_vector_elt 0x1404568, Constant:i32&lt;3&gt;
            0x1404568: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x16135b8, 0x14022d8, undef:i64
              0x14022d8: i64 = AssertAlign 0x1402680
                0x1402680: i64,ch = CopyFromReg 0x16135b8, Register:i64 %3
                  0x1403d48: i64 = Register %3
              0x1401d28: i64 = undef
            0x1402068: i32 = Constant&lt;3&gt;
      0x1404228: i64 = shl 0x1401cc0, Constant:i32&lt;1&gt;
        0x1401cc0: i64,i1 = MAD_U64_U32 0x14029c0, 0x14021a0, 0x14040f0
          0x14029c0: i32 = and 0x14028f0, Constant:i32&lt;65535&gt;
            0x14028f0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x16135b8, 0x1402888, undef:i64
              0x1402888: i64 = add nuw 0x14027b8, Constant:i64&lt;4&gt;
                0x14027b8: i64 = AssertAlign 0x1404708
                  0x1404708: i64,ch = CopyFromReg 0x16135b8, Register:i64 %2

                0x1402820: i64 = Constant&lt;4&gt;
              0x1401d28: i64 = undef
            0x1402958: i32 = Constant&lt;65535&gt;
          0x14021a0: i32,ch = CopyFromReg 0x16135b8, Register:i32 %4
            0x1403e80: i32 = Register %4
          0x14040f0: i64 = add nuw nsw 0x1401ec8, 0x1404088
            0x1401ec8: i64 = zero_extend 0x14043c8
              0x14043c8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x16135b8, 0x1402af8, undef:i64
                0x1402af8: i64 = add 0x1403c10, Constant:i64&lt;28&gt;
                  0x1403c10: i64 = AssertAlign 0x1402680

                  0x14046a0: i64 = Constant&lt;28&gt;
                0x1401d28: i64 = undef
            0x1404088: i64 = zero_extend 0x1403e18
              0x1403e18: i32 = AssertZext 0x1402618, ValueType:ch:i10
                0x1402618: i32,ch = CopyFromReg 0x16135b8, Register:i32 %0
                  0x1403f50: i32 = Register %0
        0x1402478: i32 = Constant&lt;1&gt;
    0x1401d28: i64 = undef
  0x1402000: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x16135b8, 0x1404360, undef:i64
    0x1404360: i64 = add 0x1401e60, 0x1404228
      0x1401e60: i64 = bitcast 0x14025b0
        0x14025b0: v2i32 = BUILD_VECTOR 0x1403c78, 0x14024e0
          0x1403c78: i32 = extract_vector_elt 0x1401d90, Constant:i32&lt;0&gt;
            0x1401d90: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x16135b8, 0x1401c58, undef:i64
              0x1401c58: i64 = add nuw 0x14022d8, Constant:i64&lt;16&gt;
                0x14022d8: i64 = AssertAlign 0x1402680
                  0x1402680: i64,ch = CopyFromReg 0x16135b8, Register:i64 %3

                0x1401bf0: i64 = Constant&lt;16&gt;
              0x1401d28: i64 = undef
            0x14023a8: i32 = Constant&lt;0&gt;
          0x14024e0: i32 = extract_vector_elt 0x1401d90, Constant:i32&lt;1&gt;
            0x1401d90: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x16135b8, 0x1401c58, undef:i64
              0x1401c58: i64 = add nuw 0x14022d8, Constant:i64&lt;16&gt;
                0x14022d8: i64 = AssertAlign 0x1402680
                  0x1402680: i64,ch = CopyFromReg 0x16135b8, Register:i64 %3

                0x1401bf0: i64 = Constant&lt;16&gt;
              0x1401d28: i64 = undef
            0x1402478: i32 = Constant&lt;1&gt;
      0x1404228: i64 = shl 0x1401cc0, Constant:i32&lt;1&gt;
        0x1401cc0: i64,i1 = MAD_U64_U32 0x14029c0, 0x14021a0, 0x14040f0
          0x14029c0: i32 = and 0x14028f0, Constant:i32&lt;65535&gt;
            0x14028f0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x16135b8, 0x1402888, undef:i64
              0x1402888: i64 = add nuw 0x14027b8, Constant:i64&lt;4&gt;
                0x14027b8: i64 = AssertAlign 0x1404708
                  0x1404708: i64,ch = CopyFromReg 0x16135b8, Register:i64 %2

                0x1402820: i64 = Constant&lt;4&gt;
              0x1401d28: i64 = undef
            0x1402958: i32 = Constant&lt;65535&gt;
          0x14021a0: i32,ch = CopyFromReg 0x16135b8, Register:i32 %4
            0x1403e80: i32 = Register %4
          0x14040f0: i64 = add nuw nsw 0x1401ec8, 0x1404088
            0x1401ec8: i64 = zero_extend 0x14043c8
              0x14043c8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x16135b8, 0x1402af8, undef:i64
                0x1402af8: i64 = add 0x1403c10, Constant:i64&lt;28&gt;
                  0x1403c10: i64 = AssertAlign 0x1402680

                  0x14046a0: i64 = Constant&lt;28&gt;
                0x1401d28: i64 = undef
            0x1404088: i64 = zero_extend 0x1403e18
              0x1403e18: i32 = AssertZext 0x1402618, ValueType:ch:i10
                0x1402618: i32,ch = CopyFromReg 0x16135b8, Register:i32 %0
                  0x1403f50: i32 = Register %0
        0x1402478: i32 = Constant&lt;1&gt;
    0x1401d28: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
