// Seed: 3753324000
module module_0;
  specify
    (negedge id_1 => (id_2 +: 1'b0)) = (|1, 1);
  endspecify id_3(
      .id_0(id_2), .id_1(id_2)
  );
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wor  id_2
    , id_4
);
  id_5(
      .id_0(id_4 - id_0), .id_1(id_0)
  ); module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1'd0] = 1'b0;
  module_0();
endmodule
