digraph "CFG for '_Z13imageBNKernelPhii' function" {
	label="CFG for '_Z13imageBNKernelPhii' function";

	Node0x531b670 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 2, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %20 = add i32 %18, %19\l  %21 = icmp slt i32 %12, %1\l  %22 = icmp slt i32 %20, %2\l  %23 = select i1 %21, i1 %22, i1 false\l  br i1 %23, label %24, label %53\l|{<s0>T|<s1>F}}"];
	Node0x531b670:s0 -> Node0x531f0f0;
	Node0x531b670:s1 -> Node0x531f180;
	Node0x531f0f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%24:\l24:                                               \l  %25 = shl nsw i32 %2, 2\l  %26 = mul nsw i32 %25, %12\l  %27 = shl nsw i32 %20, 2\l  %28 = add nsw i32 %27, %26\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %29\l  %31 = load i8, i8 addrspace(1)* %30, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %32 = or i32 %28, 1\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %33\l  %35 = load i8, i8 addrspace(1)* %34, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %36 = or i32 %28, 2\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %37\l  %39 = load i8, i8 addrspace(1)* %38, align 1, !tbaa !7, !amdgpu.noclobber !5\l  store i8 0, i8 addrspace(1)* %30, align 1, !tbaa !7\l  store i8 0, i8 addrspace(1)* %34, align 1, !tbaa !7\l  store i8 0, i8 addrspace(1)* %38, align 1, !tbaa !7\l  %40 = uitofp i8 %31 to double\l  %41 = fmul contract double %40, 2.100000e-01\l  %42 = uitofp i8 %35 to double\l  %43 = fmul contract double %42, 7.100000e-01\l  %44 = fadd contract double %41, %43\l  %45 = uitofp i8 %39 to double\l  %46 = fmul contract double %45, 7.000000e-02\l  %47 = fadd contract double %44, %46\l  %48 = fptosi double %47 to i32\l  %49 = trunc i32 %48 to i8\l  %50 = or i32 %28, 3\l  %51 = sext i32 %50 to i64\l  %52 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %51\l  store i8 %49, i8 addrspace(1)* %52, align 1, !tbaa !7\l  br label %53\l}"];
	Node0x531f0f0 -> Node0x531f180;
	Node0x531f180 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  ret void\l}"];
}
