

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Thu Jul 25 14:50:01 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.997 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.135 us|  0.135 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 2, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wsp22_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp22"   --->   Operation 29 'read' 'wsp22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 30 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 31 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 32 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp22_cast = zext i3 %wsp22_read"   --->   Operation 33 'zext' 'wsp22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln28 = shl i8 %wsp2_read, i8 2" [patchMaker.cpp:28]   --->   Operation 34 'shl' 'shl_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i8 %shl_ln28, i8 %wsp2_read" [patchMaker.cpp:28]   --->   Operation 35 'add' 'add_ln28_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 36 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln28_7 = add i8 %add_ln28_6, i8 %wsp22_cast" [patchMaker.cpp:28]   --->   Operation 36 'add' 'add_ln28_7' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i8 %add_ln28_7" [patchMaker.cpp:28]   --->   Operation 37 'zext' 'zext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_26 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_4" [patchMaker.cpp:28]   --->   Operation 38 'getelementptr' 'patches_superpoints_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 39 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln28_6 = shl i8 %wsp1_read, i8 2" [patchMaker.cpp:28]   --->   Operation 40 'shl' 'shl_ln28_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_8 = add i8 %shl_ln28_6, i8 %wsp1_read" [patchMaker.cpp:28]   --->   Operation 41 'add' 'add_ln28_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 42 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln28_9 = add i8 %add_ln28_8, i8 %wsp11_cast" [patchMaker.cpp:28]   --->   Operation 42 'add' 'add_ln28_9' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i8 %add_ln28_9" [patchMaker.cpp:28]   --->   Operation 43 'zext' 'zext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_5" [patchMaker.cpp:28]   --->   Operation 44 'getelementptr' 'patches_superpoints_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.20ns)   --->   "%packedCoordinates_V = load i8 %patches_superpoints_0_addr" [patchMaker.cpp:28]   --->   Operation 45 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_1 : Operation 46 [2/2] (1.20ns)   --->   "%packedCoordinates_V_7 = load i8 %patches_superpoints_0_addr_26" [patchMaker.cpp:28]   --->   Operation 46 'load' 'packedCoordinates_V_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 47 [1/2] (1.20ns)   --->   "%packedCoordinates_V = load i8 %patches_superpoints_0_addr" [patchMaker.cpp:28]   --->   Operation 47 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lhs = trunc i64 %packedCoordinates_V"   --->   Operation 48 'trunc' 'lhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.20ns)   --->   "%packedCoordinates_V_7 = load i8 %patches_superpoints_0_addr_26" [patchMaker.cpp:28]   --->   Operation 49 'load' 'packedCoordinates_V_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%rhs = trunc i64 %packedCoordinates_V_7"   --->   Operation 50 'trunc' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 51 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln215_27 = sext i32 %rhs"   --->   Operation 52 'sext' 'sext_ln215_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_27"   --->   Operation 53 'sub' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 54 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [4/4] (2.61ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 55 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 56 [3/4] (2.61ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 56 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 57 [2/4] (2.61ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 57 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.61>
ST_6 : Operation 58 [1/4] (2.61ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 58 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 59 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 60 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i64 %data_V"   --->   Operation 61 'trunc' 'tmp_156' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.54>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_18, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_156, i1 0"   --->   Operation 63 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 64 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_155" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 65 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 66 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 67 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_155"   --->   Operation 68 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 69 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 70 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 71 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 72 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 73 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%r_V_12 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 74 'shl' 'r_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 75 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 76 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_12, i32 53, i32 116"   --->   Operation 77 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_s"   --->   Operation 78 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln28 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:28]   --->   Operation 79 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %._crit_edge, void" [patchMaker.cpp:28]   --->   Operation 80 'br' 'br_ln28' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln28_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp1_read, i5 0" [patchMaker.cpp:28]   --->   Operation 81 'bitconcatenate' 'shl_ln28_2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i13 %shl_ln28_2" [patchMaker.cpp:28]   --->   Operation 82 'zext' 'zext_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln28_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp1_read, i3 0" [patchMaker.cpp:28]   --->   Operation 83 'bitconcatenate' 'shl_ln28_3' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i11 %shl_ln28_3" [patchMaker.cpp:28]   --->   Operation 84 'zext' 'zext_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp11_read, i3 0" [patchMaker.cpp:28]   --->   Operation 85 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i6 %shl_ln" [patchMaker.cpp:28]   --->   Operation 86 'zext' 'zext_ln28_2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i14 %zext_ln28_1, i14 %zext_ln28" [patchMaker.cpp:28]   --->   Operation 87 'add' 'add_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln28_2 = add i8 %zext_ln28_2, i8 120" [patchMaker.cpp:28]   --->   Operation 88 'add' 'add_ln28_2' <Predicate = (icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i8 %add_ln28_2" [patchMaker.cpp:28]   --->   Operation 89 'zext' 'zext_ln28_3' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln28_1 = add i14 %zext_ln28_3, i14 %add_ln28" [patchMaker.cpp:28]   --->   Operation 90 'add' 'add_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln28_1, i32 3, i32 13" [patchMaker.cpp:28]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 92 [15/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 92 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.37>
ST_8 : Operation 93 [14/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 93 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln28_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp2_read, i5 0" [patchMaker.cpp:28]   --->   Operation 94 'bitconcatenate' 'shl_ln28_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i13 %shl_ln28_4" [patchMaker.cpp:28]   --->   Operation 95 'zext' 'zext_ln28_6' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln28_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp2_read, i3 0" [patchMaker.cpp:28]   --->   Operation 96 'bitconcatenate' 'shl_ln28_5' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i11 %shl_ln28_5" [patchMaker.cpp:28]   --->   Operation 97 'zext' 'zext_ln28_7' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp22_read, i3 0" [patchMaker.cpp:28]   --->   Operation 98 'bitconcatenate' 'shl_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i6 %shl_ln28_1" [patchMaker.cpp:28]   --->   Operation 99 'zext' 'zext_ln28_8' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_4 = add i14 %zext_ln28_7, i14 %zext_ln28_6" [patchMaker.cpp:28]   --->   Operation 100 'add' 'add_ln28_4' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln28_5 = add i8 %zext_ln28_8, i8 120" [patchMaker.cpp:28]   --->   Operation 101 'add' 'add_ln28_5' <Predicate = (icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i8 %add_ln28_5" [patchMaker.cpp:28]   --->   Operation 102 'zext' 'zext_ln28_9' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln28_3 = add i14 %zext_ln28_9, i14 %add_ln28_4" [patchMaker.cpp:28]   --->   Operation 103 'add' 'add_ln28_3' <Predicate = (icmp_ln28)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln28_3, i32 3, i32 13" [patchMaker.cpp:28]   --->   Operation 104 'partselect' 'trunc_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 105 [15/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 105 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 106 [13/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 106 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [14/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 107 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 108 [12/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 108 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [13/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 109 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 110 [11/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 110 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [12/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 111 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 112 [10/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 112 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [11/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 113 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 114 [9/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 114 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [10/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 115 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 116 [8/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 116 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [9/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 117 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 118 [7/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 118 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [8/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 119 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 120 [6/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 120 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [7/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 121 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 122 [5/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 122 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [6/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 123 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.95>
ST_18 : Operation 124 [4/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 124 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i14 %add_ln28_3" [patchMaker.cpp:28]   --->   Operation 125 'zext' 'zext_ln28_13' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 126 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215" [patchMaker.cpp:28]   --->   Operation 126 'mul' 'mul_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 127 [5/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 127 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.95>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i14 %add_ln28_1" [patchMaker.cpp:28]   --->   Operation 128 'zext' 'zext_ln28_10' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 129 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28 = mul i29 %zext_ln28_10, i29 26215" [patchMaker.cpp:28]   --->   Operation 129 'mul' 'mul_ln28' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 130 [3/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 130 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 131 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215" [patchMaker.cpp:28]   --->   Operation 131 'mul' 'mul_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 132 [4/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 132 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 0.95>
ST_20 : Operation 133 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28 = mul i29 %zext_ln28_10, i29 26215" [patchMaker.cpp:28]   --->   Operation 133 'mul' 'mul_ln28' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 134 [2/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 134 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 135 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215" [patchMaker.cpp:28]   --->   Operation 135 'mul' 'mul_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 136 [3/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 136 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.95>
ST_21 : Operation 137 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln28 = mul i29 %zext_ln28_10, i29 26215" [patchMaker.cpp:28]   --->   Operation 137 'mul' 'mul_ln28' <Predicate = (icmp_ln28)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 138 [1/15] (0.95ns)   --->   "%urem_ln28 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:28]   --->   Operation 138 'urem' 'urem_ln28' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215" [patchMaker.cpp:28]   --->   Operation 139 'mul' 'mul_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%udiv_ln28_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln28_1, i32 20, i32 27" [patchMaker.cpp:28]   --->   Operation 140 'partselect' 'udiv_ln28_1_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln28_1, i32 20, i32 25" [patchMaker.cpp:28]   --->   Operation 141 'partselect' 'tmp_150' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 142 [2/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 142 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.99>
ST_22 : Operation 143 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln28 = mul i29 %zext_ln28_10, i29 26215" [patchMaker.cpp:28]   --->   Operation 143 'mul' 'mul_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln28, i32 20, i32 27" [patchMaker.cpp:28]   --->   Operation 144 'partselect' 'udiv_ln_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln28, i32 20, i32 25" [patchMaker.cpp:28]   --->   Operation 145 'partselect' 'tmp_149' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_160_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_149, i2 0" [patchMaker.cpp:28]   --->   Operation 146 'bitconcatenate' 'tmp_160_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_10 = add i8 %tmp_160_cast, i8 %udiv_ln_cast" [patchMaker.cpp:28]   --->   Operation 147 'add' 'add_ln28_10' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i3 %urem_ln28" [patchMaker.cpp:28]   --->   Operation 148 'trunc' 'trunc_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i3 %trunc_ln28" [patchMaker.cpp:28]   --->   Operation 149 'zext' 'zext_ln28_11' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln28_11 = add i8 %add_ln28_10, i8 %zext_ln28_11" [patchMaker.cpp:28]   --->   Operation 150 'add' 'add_ln28_11' <Predicate = (icmp_ln28)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i8 %add_ln28_11" [patchMaker.cpp:28]   --->   Operation 151 'zext' 'zext_ln28_12' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_27 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_12" [patchMaker.cpp:28]   --->   Operation 152 'getelementptr' 'patches_superpoints_0_addr_27' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 153 [2/2] (1.20ns)   --->   "%packedCoordinates_V_8 = load i8 %patches_superpoints_0_addr_27" [patchMaker.cpp:28]   --->   Operation 153 'load' 'packedCoordinates_V_8' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_162_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_150, i2 0" [patchMaker.cpp:28]   --->   Operation 154 'bitconcatenate' 'tmp_162_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_12 = add i8 %tmp_162_cast, i8 %udiv_ln28_1_cast" [patchMaker.cpp:28]   --->   Operation 155 'add' 'add_ln28_12' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 156 [1/15] (0.95ns)   --->   "%urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5" [patchMaker.cpp:28]   --->   Operation 156 'urem' 'urem_ln28_1' <Predicate = (icmp_ln28)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i3 %urem_ln28_1" [patchMaker.cpp:28]   --->   Operation 157 'trunc' 'trunc_ln28_2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i3 %trunc_ln28_2" [patchMaker.cpp:28]   --->   Operation 158 'zext' 'zext_ln28_14' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln28_13 = add i8 %add_ln28_12, i8 %zext_ln28_14" [patchMaker.cpp:28]   --->   Operation 159 'add' 'add_ln28_13' <Predicate = (icmp_ln28)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i8 %add_ln28_13" [patchMaker.cpp:28]   --->   Operation 160 'zext' 'zext_ln28_15' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_28 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_15" [patchMaker.cpp:28]   --->   Operation 161 'getelementptr' 'patches_superpoints_0_addr_28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 162 [2/2] (1.20ns)   --->   "%packedCoordinates_V_9 = load i8 %patches_superpoints_0_addr_28" [patchMaker.cpp:28]   --->   Operation 162 'load' 'packedCoordinates_V_9' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 23 <SV = 22> <Delay = 2.08>
ST_23 : Operation 163 [1/2] (1.20ns)   --->   "%packedCoordinates_V_8 = load i8 %patches_superpoints_0_addr_27" [patchMaker.cpp:28]   --->   Operation 163 'load' 'packedCoordinates_V_8' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_7 = trunc i64 %packedCoordinates_V_8"   --->   Operation 164 'trunc' 'lhs_7' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 165 [1/2] (1.20ns)   --->   "%packedCoordinates_V_9 = load i8 %patches_superpoints_0_addr_28" [patchMaker.cpp:28]   --->   Operation 165 'load' 'packedCoordinates_V_9' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%rhs_11 = trunc i64 %packedCoordinates_V_9"   --->   Operation 166 'trunc' 'rhs_11' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln215_28 = sext i32 %lhs_7"   --->   Operation 167 'sext' 'sext_ln215_28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln215_29 = sext i32 %rhs_11"   --->   Operation 168 'sext' 'sext_ln215_29' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.88ns)   --->   "%ret_35 = sub i33 %sext_ln215_28, i33 %sext_ln215_29"   --->   Operation 169 'sub' 'ret_35' <Predicate = (icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.61>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln277_4 = sext i33 %ret_35" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 170 'sext' 'sext_ln277_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 171 [4/4] (2.61ns)   --->   "%dc_9 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 171 'sitodp' 'dc_9' <Predicate = (icmp_ln28)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.61>
ST_25 : Operation 172 [3/4] (2.61ns)   --->   "%dc_9 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 172 'sitodp' 'dc_9' <Predicate = (icmp_ln28)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.61>
ST_26 : Operation 173 [2/4] (2.61ns)   --->   "%dc_9 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 173 'sitodp' 'dc_9' <Predicate = (icmp_ln28)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.61>
ST_27 : Operation 174 [1/4] (2.61ns)   --->   "%dc_9 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 174 'sitodp' 'dc_9' <Predicate = (icmp_ln28)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%data_V_11 = bitcast i64 %dc_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 175 'bitcast' 'data_V_11' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_11, i32 52, i32 62"   --->   Operation 176 'partselect' 'tmp_157' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i64 %data_V_11"   --->   Operation 177 'trunc' 'tmp_158' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.54>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_158, i1 0"   --->   Operation 178 'bitconcatenate' 'mantissa_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 179 'zext' 'zext_ln15_2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_157" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 180 'zext' 'zext_ln510_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.73ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 181 'add' 'add_ln510_1' <Predicate = (icmp_ln28)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 182 'bitselect' 'isNeg_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.73ns)   --->   "%sub_ln1311_4 = sub i11 1023, i11 %tmp_157"   --->   Operation 183 'sub' 'sub_ln1311_4' <Predicate = (icmp_ln28)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_4"   --->   Operation 184 'sext' 'sext_ln1311_4' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 185 [1/1] (0.29ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510_1"   --->   Operation 185 'select' 'ush_4' <Predicate = (icmp_ln28)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i196_cast_cast_cast = sext i12 %ush_4"   --->   Operation 186 'sext' 'sh_prom_i_i_i_i_i196_cast_cast_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i196_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i196_cast_cast_cast"   --->   Operation 187 'zext' 'sh_prom_i_i_i_i_i196_cast_cast_cast_cast' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%r_V_13 = lshr i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast"   --->   Operation 188 'lshr' 'r_V_13' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%r_V_14 = shl i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast"   --->   Operation 189 'shl' 'r_V_14' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_13, i32 53"   --->   Operation 190 'bitselect' 'tmp_154' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%zext_ln662_3 = zext i1 %tmp_154"   --->   Operation 191 'zext' 'zext_ln662_3' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%tmp_138 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_14, i32 53, i32 116"   --->   Operation 192 'partselect' 'tmp_138' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%val_5 = select i1 %isNeg_4, i64 %zext_ln662_3, i64 %tmp_138"   --->   Operation 193 'select' 'val_5' <Predicate = (icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 194 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln28_1 = icmp_slt  i64 %val_5, i64 100" [patchMaker.cpp:28]   --->   Operation 194 'icmp' 'icmp_ln28_1' <Predicate = (icmp_ln28)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 195 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 195 'br' 'br_ln0' <Predicate = (icmp_ln28)> <Delay = 0.38>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln28_1, void, i1 0, void" [patchMaker.cpp:28]   --->   Operation 196 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln28 = ret i1 %empty" [patchMaker.cpp:28]   --->   Operation 197 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches_superpoints_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp22_read                               (read          ) [ 01111111100000000000000000000]
wsp2_read                                (read          ) [ 01111111100000000000000000000]
wsp11_read                               (read          ) [ 01111111000000000000000000000]
wsp1_read                                (read          ) [ 01111111000000000000000000000]
wsp22_cast                               (zext          ) [ 00000000000000000000000000000]
shl_ln28                                 (shl           ) [ 00000000000000000000000000000]
add_ln28_6                               (add           ) [ 00000000000000000000000000000]
add_ln28_7                               (add           ) [ 00000000000000000000000000000]
zext_ln28_4                              (zext          ) [ 00000000000000000000000000000]
patches_superpoints_0_addr_26            (getelementptr ) [ 00100000000000000000000000000]
wsp11_cast                               (zext          ) [ 00000000000000000000000000000]
shl_ln28_6                               (shl           ) [ 00000000000000000000000000000]
add_ln28_8                               (add           ) [ 00000000000000000000000000000]
add_ln28_9                               (add           ) [ 00000000000000000000000000000]
zext_ln28_5                              (zext          ) [ 00000000000000000000000000000]
patches_superpoints_0_addr               (getelementptr ) [ 00100000000000000000000000000]
packedCoordinates_V                      (load          ) [ 00000000000000000000000000000]
lhs                                      (trunc         ) [ 00000000000000000000000000000]
packedCoordinates_V_7                    (load          ) [ 00000000000000000000000000000]
rhs                                      (trunc         ) [ 00000000000000000000000000000]
sext_ln215                               (sext          ) [ 00000000000000000000000000000]
sext_ln215_27                            (sext          ) [ 00000000000000000000000000000]
ret                                      (sub           ) [ 01010000000000000000000000000]
sext_ln277                               (sext          ) [ 01101110000000000000000000000]
dc                                       (sitodp        ) [ 00000000000000000000000000000]
data_V                                   (bitcast       ) [ 00000000000000000000000000000]
tmp_155                                  (partselect    ) [ 01000001000000000000000000000]
tmp_156                                  (trunc         ) [ 01000001000000000000000000000]
specinterface_ln0                        (specinterface ) [ 00000000000000000000000000000]
mantissa                                 (bitconcatenate) [ 00000000000000000000000000000]
zext_ln15                                (zext          ) [ 00000000000000000000000000000]
zext_ln510                               (zext          ) [ 00000000000000000000000000000]
add_ln510                                (add           ) [ 00000000000000000000000000000]
isNeg                                    (bitselect     ) [ 00000000000000000000000000000]
sub_ln1311                               (sub           ) [ 00000000000000000000000000000]
sext_ln1311                              (sext          ) [ 00000000000000000000000000000]
ush                                      (select        ) [ 00000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast         (sext          ) [ 00000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast    (zext          ) [ 00000000000000000000000000000]
r_V                                      (lshr          ) [ 00000000000000000000000000000]
r_V_12                                   (shl           ) [ 00000000000000000000000000000]
tmp                                      (bitselect     ) [ 00000000000000000000000000000]
zext_ln662                               (zext          ) [ 00000000000000000000000000000]
tmp_s                                    (partselect    ) [ 00000000000000000000000000000]
val                                      (select        ) [ 00000000000000000000000000000]
icmp_ln28                                (icmp          ) [ 01100001111111111111111111111]
br_ln28                                  (br            ) [ 01100001111111111111111111111]
shl_ln28_2                               (bitconcatenate) [ 00000000000000000000000000000]
zext_ln28                                (zext          ) [ 00000000000000000000000000000]
shl_ln28_3                               (bitconcatenate) [ 00000000000000000000000000000]
zext_ln28_1                              (zext          ) [ 00000000000000000000000000000]
shl_ln                                   (bitconcatenate) [ 00000000000000000000000000000]
zext_ln28_2                              (zext          ) [ 00000000000000000000000000000]
add_ln28                                 (add           ) [ 00000000000000000000000000000]
add_ln28_2                               (add           ) [ 00000000000000000000000000000]
zext_ln28_3                              (zext          ) [ 00000000000000000000000000000]
add_ln28_1                               (add           ) [ 01100000111111111111000000000]
trunc_ln                                 (partselect    ) [ 01100000111111111111110000000]
shl_ln28_4                               (bitconcatenate) [ 00000000000000000000000000000]
zext_ln28_6                              (zext          ) [ 00000000000000000000000000000]
shl_ln28_5                               (bitconcatenate) [ 00000000000000000000000000000]
zext_ln28_7                              (zext          ) [ 00000000000000000000000000000]
shl_ln28_1                               (bitconcatenate) [ 00000000000000000000000000000]
zext_ln28_8                              (zext          ) [ 00000000000000000000000000000]
add_ln28_4                               (add           ) [ 00000000000000000000000000000]
add_ln28_5                               (add           ) [ 00000000000000000000000000000]
zext_ln28_9                              (zext          ) [ 00000000000000000000000000000]
add_ln28_3                               (add           ) [ 01100000011111111110000000000]
trunc_ln28_1                             (partselect    ) [ 01100000011111111111111000000]
zext_ln28_13                             (zext          ) [ 01100000000000000001110000000]
zext_ln28_10                             (zext          ) [ 01100000000000000000111000000]
urem_ln28                                (urem          ) [ 00100000000000000000001000000]
mul_ln28_1                               (mul           ) [ 00000000000000000000000000000]
udiv_ln28_1_cast                         (partselect    ) [ 00100000000000000000001000000]
tmp_150                                  (partselect    ) [ 00100000000000000000001000000]
mul_ln28                                 (mul           ) [ 00000000000000000000000000000]
udiv_ln_cast                             (partselect    ) [ 00000000000000000000000000000]
tmp_149                                  (partselect    ) [ 00000000000000000000000000000]
tmp_160_cast                             (bitconcatenate) [ 00000000000000000000000000000]
add_ln28_10                              (add           ) [ 00000000000000000000000000000]
trunc_ln28                               (trunc         ) [ 00000000000000000000000000000]
zext_ln28_11                             (zext          ) [ 00000000000000000000000000000]
add_ln28_11                              (add           ) [ 00000000000000000000000000000]
zext_ln28_12                             (zext          ) [ 00000000000000000000000000000]
patches_superpoints_0_addr_27            (getelementptr ) [ 01000000000000000000000100000]
tmp_162_cast                             (bitconcatenate) [ 00000000000000000000000000000]
add_ln28_12                              (add           ) [ 00000000000000000000000000000]
urem_ln28_1                              (urem          ) [ 00000000000000000000000000000]
trunc_ln28_2                             (trunc         ) [ 00000000000000000000000000000]
zext_ln28_14                             (zext          ) [ 00000000000000000000000000000]
add_ln28_13                              (add           ) [ 00000000000000000000000000000]
zext_ln28_15                             (zext          ) [ 00000000000000000000000000000]
patches_superpoints_0_addr_28            (getelementptr ) [ 01000000000000000000000100000]
packedCoordinates_V_8                    (load          ) [ 00000000000000000000000000000]
lhs_7                                    (trunc         ) [ 00000000000000000000000000000]
packedCoordinates_V_9                    (load          ) [ 00000000000000000000000000000]
rhs_11                                   (trunc         ) [ 00000000000000000000000000000]
sext_ln215_28                            (sext          ) [ 00000000000000000000000000000]
sext_ln215_29                            (sext          ) [ 00000000000000000000000000000]
ret_35                                   (sub           ) [ 00100000000000000000000010000]
sext_ln277_4                             (sext          ) [ 01100000000000000000000001110]
dc_9                                     (sitodp        ) [ 00000000000000000000000000000]
data_V_11                                (bitcast       ) [ 00000000000000000000000000000]
tmp_157                                  (partselect    ) [ 00100000000000000000000000001]
tmp_158                                  (trunc         ) [ 00100000000000000000000000001]
mantissa_4                               (bitconcatenate) [ 00000000000000000000000000000]
zext_ln15_2                              (zext          ) [ 00000000000000000000000000000]
zext_ln510_1                             (zext          ) [ 00000000000000000000000000000]
add_ln510_1                              (add           ) [ 00000000000000000000000000000]
isNeg_4                                  (bitselect     ) [ 00000000000000000000000000000]
sub_ln1311_4                             (sub           ) [ 00000000000000000000000000000]
sext_ln1311_4                            (sext          ) [ 00000000000000000000000000000]
ush_4                                    (select        ) [ 00000000000000000000000000000]
sh_prom_i_i_i_i_i196_cast_cast_cast      (sext          ) [ 00000000000000000000000000000]
sh_prom_i_i_i_i_i196_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000]
r_V_13                                   (lshr          ) [ 00000000000000000000000000000]
r_V_14                                   (shl           ) [ 00000000000000000000000000000]
tmp_154                                  (bitselect     ) [ 00000000000000000000000000000]
zext_ln662_3                             (zext          ) [ 00000000000000000000000000000]
tmp_138                                  (partselect    ) [ 00000000000000000000000000000]
val_5                                    (select        ) [ 00000000000000000000000000000]
icmp_ln28_1                              (icmp          ) [ 00000000000000000000000000000]
br_ln0                                   (br            ) [ 00000000000000000000000000000]
empty                                    (phi           ) [ 01100000111111111111111111111]
ret_ln28                                 (ret           ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches_superpoints_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wsp2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wsp22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp22"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="wsp22_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp22_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="wsp2_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="wsp11_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp11_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="wsp1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="patches_superpoints_0_addr_26_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_0_addr_26/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="patches_superpoints_0_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_0_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="64" slack="0"/>
<pin id="140" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packedCoordinates_V/1 packedCoordinates_V_7/1 packedCoordinates_V_8/22 packedCoordinates_V_9/22 "/>
</bind>
</comp>

<comp id="143" class="1004" name="patches_superpoints_0_addr_27_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_0_addr_27/22 "/>
</bind>
</comp>

<comp id="151" class="1004" name="patches_superpoints_0_addr_28_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_0_addr_28/22 "/>
</bind>
</comp>

<comp id="159" class="1005" name="empty_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="21"/>
<pin id="161" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="empty_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="21"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/28 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="33" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc/3 dc_9/24 "/>
</bind>
</comp>

<comp id="173" class="1004" name="wsp22_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp22_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="shl_ln28_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln28_6_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln28_7_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="3" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln28_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="wsp11_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp11_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln28_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28_6/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln28_8_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln28_9_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln28_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="lhs_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="rhs_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln215_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln215_27_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_27/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="ret_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln277_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="33" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln277/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="data_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_155_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_155/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_156_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_156/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mantissa_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="54" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="52" slack="1"/>
<pin id="275" dir="0" index="3" bw="1" slack="0"/>
<pin id="276" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln15_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="54" slack="0"/>
<pin id="282" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln510_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="1"/>
<pin id="286" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln510_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="11" slack="0"/>
<pin id="290" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="isNeg_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="12" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sub_ln1311_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="1"/>
<pin id="304" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln1311_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="ush_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="11" slack="0"/>
<pin id="313" dir="0" index="2" bw="12" slack="0"/>
<pin id="314" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="r_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="54" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="r_V_12_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="54" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_12/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="169" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln662_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_s_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="169" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="0" index="3" bw="8" slack="0"/>
<pin id="355" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="val_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="64" slack="0"/>
<pin id="364" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln28_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln28_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="6"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_2/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln28_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="13" slack="0"/>
<pin id="383" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln28_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="6"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_3/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln28_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="0"/>
<pin id="394" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="shl_ln_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="3" slack="6"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln28_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln28_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="0" index="1" bw="13" slack="0"/>
<pin id="410" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln28_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln28_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln28_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="14" slack="0"/>
<pin id="426" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="0" index="1" bw="14" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="0"/>
<pin id="433" dir="0" index="3" bw="5" slack="0"/>
<pin id="434" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="0"/>
<pin id="442" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln28/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln28_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="13" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="7"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_4/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln28_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="13" slack="0"/>
<pin id="454" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="shl_ln28_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="7"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_5/8 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln28_7_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="0"/>
<pin id="465" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="shl_ln28_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="3" slack="7"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_1/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln28_8_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln28_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="0" index="1" bw="13" slack="0"/>
<pin id="481" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln28_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln28_9_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln28_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="14" slack="0"/>
<pin id="497" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln28_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="0" index="1" bw="14" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="0" index="3" bw="5" slack="0"/>
<pin id="505" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_1/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln28_1/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln28_13_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="14" slack="10"/>
<pin id="518" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/18 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln28_10_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="12"/>
<pin id="521" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/19 "/>
</bind>
</comp>

<comp id="522" class="1004" name="udiv_ln28_1_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="29" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="0" index="3" bw="6" slack="0"/>
<pin id="527" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln28_1_cast/21 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_150_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="29" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="0" index="3" bw="6" slack="0"/>
<pin id="536" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_150/21 "/>
</bind>
</comp>

<comp id="540" class="1004" name="udiv_ln_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="29" slack="0"/>
<pin id="543" dir="0" index="2" bw="6" slack="0"/>
<pin id="544" dir="0" index="3" bw="6" slack="0"/>
<pin id="545" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln_cast/22 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_149_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="0" index="1" bw="29" slack="0"/>
<pin id="552" dir="0" index="2" bw="6" slack="0"/>
<pin id="553" dir="0" index="3" bw="6" slack="0"/>
<pin id="554" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_149/22 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_160_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="6" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_160_cast/22 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln28_10_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_10/22 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln28_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="1"/>
<pin id="574" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/22 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln28_11_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/22 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln28_11_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="3" slack="0"/>
<pin id="582" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_11/22 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln28_12_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/22 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_162_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="6" slack="1"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_162_cast/22 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln28_12_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="1"/>
<pin id="600" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_12/22 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln28_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/22 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln28_14_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="0"/>
<pin id="608" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_14/22 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln28_13_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="3" slack="0"/>
<pin id="613" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_13/22 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln28_15_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_15/22 "/>
</bind>
</comp>

<comp id="621" class="1004" name="lhs_7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_7/23 "/>
</bind>
</comp>

<comp id="625" class="1004" name="rhs_11_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs_11/23 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln215_28_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_28/23 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln215_29_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_29/23 "/>
</bind>
</comp>

<comp id="637" class="1004" name="ret_35_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_35/23 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln277_4_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="33" slack="1"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln277_4/24 "/>
</bind>
</comp>

<comp id="647" class="1004" name="data_V_11_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_11/27 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_157_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="11" slack="0"/>
<pin id="653" dir="0" index="1" bw="64" slack="0"/>
<pin id="654" dir="0" index="2" bw="7" slack="0"/>
<pin id="655" dir="0" index="3" bw="7" slack="0"/>
<pin id="656" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_157/27 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_158_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="0"/>
<pin id="663" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_158/27 "/>
</bind>
</comp>

<comp id="665" class="1004" name="mantissa_4_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="54" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="52" slack="1"/>
<pin id="669" dir="0" index="3" bw="1" slack="0"/>
<pin id="670" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_4/28 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln15_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="54" slack="0"/>
<pin id="676" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/28 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln510_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="1"/>
<pin id="680" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_1/28 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln510_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="0"/>
<pin id="683" dir="0" index="1" bw="11" slack="0"/>
<pin id="684" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_1/28 "/>
</bind>
</comp>

<comp id="687" class="1004" name="isNeg_4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="12" slack="0"/>
<pin id="690" dir="0" index="2" bw="5" slack="0"/>
<pin id="691" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_4/28 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sub_ln1311_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="0" index="1" bw="11" slack="1"/>
<pin id="698" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_4/28 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln1311_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="0"/>
<pin id="702" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_4/28 "/>
</bind>
</comp>

<comp id="704" class="1004" name="ush_4_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="11" slack="0"/>
<pin id="707" dir="0" index="2" bw="12" slack="0"/>
<pin id="708" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_4/28 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sh_prom_i_i_i_i_i196_cast_cast_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="0"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i196_cast_cast_cast/28 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sh_prom_i_i_i_i_i196_cast_cast_cast_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i196_cast_cast_cast_cast/28 "/>
</bind>
</comp>

<comp id="720" class="1004" name="r_V_13_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="54" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_13/28 "/>
</bind>
</comp>

<comp id="726" class="1004" name="r_V_14_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="54" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_14/28 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_154_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="169" slack="0"/>
<pin id="735" dir="0" index="2" bw="7" slack="0"/>
<pin id="736" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_154/28 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln662_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_3/28 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_138_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="0"/>
<pin id="746" dir="0" index="1" bw="169" slack="0"/>
<pin id="747" dir="0" index="2" bw="7" slack="0"/>
<pin id="748" dir="0" index="3" bw="8" slack="0"/>
<pin id="749" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_138/28 "/>
</bind>
</comp>

<comp id="754" class="1004" name="val_5_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="0" index="2" bw="64" slack="0"/>
<pin id="758" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_5/28 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln28_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/28 "/>
</bind>
</comp>

<comp id="769" class="1007" name="grp_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="14" slack="0"/>
<pin id="771" dir="0" index="1" bw="29" slack="0"/>
<pin id="772" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/18 "/>
</bind>
</comp>

<comp id="777" class="1007" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="14" slack="0"/>
<pin id="779" dir="0" index="1" bw="29" slack="0"/>
<pin id="780" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/19 "/>
</bind>
</comp>

<comp id="785" class="1005" name="wsp22_read_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="3" slack="7"/>
<pin id="787" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="wsp22_read "/>
</bind>
</comp>

<comp id="790" class="1005" name="wsp2_read_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="7"/>
<pin id="792" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="wsp2_read "/>
</bind>
</comp>

<comp id="796" class="1005" name="wsp11_read_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="6"/>
<pin id="798" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="wsp11_read "/>
</bind>
</comp>

<comp id="801" class="1005" name="wsp1_read_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="6"/>
<pin id="803" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="wsp1_read "/>
</bind>
</comp>

<comp id="807" class="1005" name="patches_superpoints_0_addr_26_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="1"/>
<pin id="809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_addr_26 "/>
</bind>
</comp>

<comp id="812" class="1005" name="patches_superpoints_0_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="1"/>
<pin id="814" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="ret_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="33" slack="1"/>
<pin id="819" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="822" class="1005" name="sext_ln277_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="1"/>
<pin id="824" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln277 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_155_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="11" slack="1"/>
<pin id="829" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_155 "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_156_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="52" slack="1"/>
<pin id="835" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_156 "/>
</bind>
</comp>

<comp id="838" class="1005" name="icmp_ln28_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="842" class="1005" name="add_ln28_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="12"/>
<pin id="844" dir="1" index="1" bw="14" slack="12"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="trunc_ln_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="11" slack="1"/>
<pin id="849" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="852" class="1005" name="add_ln28_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="14" slack="10"/>
<pin id="854" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="add_ln28_3 "/>
</bind>
</comp>

<comp id="857" class="1005" name="trunc_ln28_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="11" slack="1"/>
<pin id="859" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="zext_ln28_13_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="29" slack="1"/>
<pin id="864" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_13 "/>
</bind>
</comp>

<comp id="867" class="1005" name="zext_ln28_10_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="29" slack="1"/>
<pin id="869" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_10 "/>
</bind>
</comp>

<comp id="872" class="1005" name="urem_ln28_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="3" slack="1"/>
<pin id="874" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln28 "/>
</bind>
</comp>

<comp id="877" class="1005" name="udiv_ln28_1_cast_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="1"/>
<pin id="879" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln28_1_cast "/>
</bind>
</comp>

<comp id="882" class="1005" name="tmp_150_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="6" slack="1"/>
<pin id="884" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_150 "/>
</bind>
</comp>

<comp id="887" class="1005" name="patches_superpoints_0_addr_27_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="1"/>
<pin id="889" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_addr_27 "/>
</bind>
</comp>

<comp id="892" class="1005" name="patches_superpoints_0_addr_28_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="1"/>
<pin id="894" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_addr_28 "/>
</bind>
</comp>

<comp id="897" class="1005" name="ret_35_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="33" slack="1"/>
<pin id="899" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_35 "/>
</bind>
</comp>

<comp id="902" class="1005" name="sext_ln277_4_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="1"/>
<pin id="904" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln277_4 "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_157_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="11" slack="1"/>
<pin id="909" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_157 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_158_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="52" slack="1"/>
<pin id="915" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_158 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="125" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="118" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="94" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="100" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="100" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="173" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="203"><net_src comp="106" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="112" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="112" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="200" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="230"><net_src comp="132" pin="7"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="132" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="227" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="231" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="235" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="256"><net_src comp="170" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="270"><net_src comp="253" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="283"><net_src comp="271" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="293" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="287" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="280" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="280" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="322" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="326" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="332" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="365"><net_src comp="293" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="346" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="350" pin="4"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="66" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="392" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="381" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="403" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="68" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="407" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="70" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="74" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="443"><net_src comp="429" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="76" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="62" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="64" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="466"><net_src comp="456" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="66" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="64" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="477"><net_src comp="467" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="463" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="452" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="474" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="68" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="478" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="72" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="74" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="514"><net_src comp="500" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="82" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="530"><net_src comp="84" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="82" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="539"><net_src comp="88" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="546"><net_src comp="80" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="82" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="548"><net_src comp="84" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="555"><net_src comp="86" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="82" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="88" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="549" pin="4"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="92" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="540" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="566" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="595"><net_src comp="90" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="92" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="510" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="597" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="624"><net_src comp="132" pin="7"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="132" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="621" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="625" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="629" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="643" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="650"><net_src comp="170" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="18" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="20" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="22" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="647" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="34" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="36" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="38" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="677"><net_src comp="665" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="40" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="42" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="681" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="44" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="46" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="687" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="681" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="704" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="712" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="674" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="674" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="716" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="48" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="720" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="50" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="52" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="726" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="50" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="54" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="759"><net_src comp="687" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="740" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="744" pin="4"/><net_sink comp="754" pin=2"/></net>

<net id="766"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="56" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="768"><net_src comp="762" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="773"><net_src comp="516" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="78" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="769" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="776"><net_src comp="769" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="781"><net_src comp="519" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="78" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="777" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="784"><net_src comp="777" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="788"><net_src comp="94" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="793"><net_src comp="100" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="799"><net_src comp="106" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="804"><net_src comp="112" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="810"><net_src comp="118" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="815"><net_src comp="125" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="820"><net_src comp="243" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="825"><net_src comp="249" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="830"><net_src comp="257" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="836"><net_src comp="267" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="841"><net_src comp="368" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="423" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="850"><net_src comp="429" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="855"><net_src comp="494" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="860"><net_src comp="500" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="865"><net_src comp="516" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="870"><net_src comp="519" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="875"><net_src comp="439" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="880"><net_src comp="522" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="885"><net_src comp="531" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="890"><net_src comp="143" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="895"><net_src comp="151" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="900"><net_src comp="637" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="905"><net_src comp="643" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="910"><net_src comp="651" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="916"><net_src comp="661" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="665" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: areWedgeSuperPointsEqual : patches_superpoints_0 | {1 2 22 23 }
	Port: areWedgeSuperPointsEqual : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp11 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2 | {1 }
	Port: areWedgeSuperPointsEqual : wsp22 | {1 }
  - Chain level:
	State 1
		add_ln28_7 : 1
		zext_ln28_4 : 2
		patches_superpoints_0_addr_26 : 3
		add_ln28_9 : 1
		zext_ln28_5 : 2
		patches_superpoints_0_addr : 3
		packedCoordinates_V : 4
		packedCoordinates_V_7 : 4
	State 2
		lhs : 1
		rhs : 1
		sext_ln215 : 2
		sext_ln215_27 : 2
		ret : 3
	State 3
		dc : 1
	State 4
	State 5
	State 6
		data_V : 1
		tmp_155 : 2
		tmp_156 : 2
	State 7
		zext_ln15 : 1
		add_ln510 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
		sh_prom_i_i_i_i_i_cast_cast_cast : 4
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 5
		r_V : 6
		r_V_12 : 6
		tmp : 7
		zext_ln662 : 8
		tmp_s : 7
		val : 9
		icmp_ln28 : 10
		br_ln28 : 11
		zext_ln28 : 1
		zext_ln28_1 : 1
		zext_ln28_2 : 1
		add_ln28 : 2
		add_ln28_2 : 2
		zext_ln28_3 : 3
		add_ln28_1 : 4
		trunc_ln : 5
		urem_ln28 : 6
	State 8
		zext_ln28_6 : 1
		zext_ln28_7 : 1
		zext_ln28_8 : 1
		add_ln28_4 : 2
		add_ln28_5 : 2
		zext_ln28_9 : 3
		add_ln28_3 : 4
		trunc_ln28_1 : 5
		urem_ln28_1 : 6
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		mul_ln28_1 : 1
	State 19
		mul_ln28 : 1
	State 20
	State 21
		udiv_ln28_1_cast : 1
		tmp_150 : 1
	State 22
		udiv_ln_cast : 1
		tmp_149 : 1
		tmp_160_cast : 2
		add_ln28_10 : 3
		zext_ln28_11 : 1
		add_ln28_11 : 4
		zext_ln28_12 : 5
		patches_superpoints_0_addr_27 : 6
		packedCoordinates_V_8 : 7
		add_ln28_12 : 1
		trunc_ln28_2 : 1
		zext_ln28_14 : 2
		add_ln28_13 : 3
		zext_ln28_15 : 4
		patches_superpoints_0_addr_28 : 5
		packedCoordinates_V_9 : 6
	State 23
		lhs_7 : 1
		rhs_11 : 1
		sext_ln215_28 : 2
		sext_ln215_29 : 2
		ret_35 : 3
	State 24
		dc_9 : 1
	State 25
	State 26
	State 27
		data_V_11 : 1
		tmp_157 : 2
		tmp_158 : 2
	State 28
		zext_ln15_2 : 1
		add_ln510_1 : 1
		isNeg_4 : 2
		sext_ln1311_4 : 1
		ush_4 : 3
		sh_prom_i_i_i_i_i196_cast_cast_cast : 4
		sh_prom_i_i_i_i_i196_cast_cast_cast_cast : 5
		r_V_13 : 6
		r_V_14 : 6
		tmp_154 : 7
		zext_ln662_3 : 8
		tmp_138 : 7
		val_5 : 9
		icmp_ln28_1 : 10
		empty : 11
		ret_ln28 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
|   urem   |                    grp_fu_439                   |    0    |   340   |   237   |
|          |                    grp_fu_510                   |    0    |   340   |   237   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 shl_ln28_fu_177                 |    0    |    0    |    0    |
|    shl   |                shl_ln28_6_fu_204                |    0    |    0    |    0    |
|          |                  r_V_12_fu_332                  |    0    |    0    |   161   |
|          |                  r_V_14_fu_726                  |    0    |    0    |   161   |
|----------|-------------------------------------------------|---------|---------|---------|
|   lshr   |                    r_V_fu_326                   |    0    |    0    |   161   |
|          |                  r_V_13_fu_720                  |    0    |    0    |   161   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                add_ln28_6_fu_183                |    0    |    0    |    19   |
|          |                add_ln28_7_fu_189                |    0    |    0    |    19   |
|          |                add_ln28_8_fu_210                |    0    |    0    |    19   |
|          |                add_ln28_9_fu_216                |    0    |    0    |    19   |
|          |                 add_ln510_fu_287                |    0    |    0    |    18   |
|          |                 add_ln28_fu_407                 |    0    |    0    |    19   |
|          |                add_ln28_2_fu_413                |    0    |    0    |    15   |
|    add   |                add_ln28_1_fu_423                |    0    |    0    |    19   |
|          |                add_ln28_4_fu_478                |    0    |    0    |    19   |
|          |                add_ln28_5_fu_484                |    0    |    0    |    15   |
|          |                add_ln28_3_fu_494                |    0    |    0    |    19   |
|          |                add_ln28_10_fu_566               |    0    |    0    |    19   |
|          |                add_ln28_11_fu_579               |    0    |    0    |    19   |
|          |                add_ln28_12_fu_597               |    0    |    0    |    19   |
|          |                add_ln28_13_fu_610               |    0    |    0    |    19   |
|          |                add_ln510_1_fu_681               |    0    |    0    |    18   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                    ush_fu_310                   |    0    |    0    |    12   |
|  select  |                    val_fu_360                   |    0    |    0    |    63   |
|          |                   ush_4_fu_704                  |    0    |    0    |    12   |
|          |                   val_5_fu_754                  |    0    |    0    |    63   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                    ret_fu_243                   |    0    |    0    |    39   |
|    sub   |                sub_ln1311_fu_301                |    0    |    0    |    18   |
|          |                  ret_35_fu_637                  |    0    |    0    |    39   |
|          |               sub_ln1311_4_fu_695               |    0    |    0    |    18   |
|----------|-------------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln28_fu_368                |    0    |    0    |    29   |
|          |                icmp_ln28_1_fu_762               |    0    |    0    |    29   |
|----------|-------------------------------------------------|---------|---------|---------|
|    mul   |                    grp_fu_769                   |    1    |    0    |    0    |
|          |                    grp_fu_777                   |    1    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |              wsp22_read_read_fu_94              |    0    |    0    |    0    |
|   read   |              wsp2_read_read_fu_100              |    0    |    0    |    0    |
|          |              wsp11_read_read_fu_106             |    0    |    0    |    0    |
|          |              wsp1_read_read_fu_112              |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|  sitodp  |                    grp_fu_170                   |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                wsp22_cast_fu_173                |    0    |    0    |    0    |
|          |                zext_ln28_4_fu_195               |    0    |    0    |    0    |
|          |                wsp11_cast_fu_200                |    0    |    0    |    0    |
|          |                zext_ln28_5_fu_222               |    0    |    0    |    0    |
|          |                 zext_ln15_fu_280                |    0    |    0    |    0    |
|          |                zext_ln510_fu_284                |    0    |    0    |    0    |
|          |   sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_322  |    0    |    0    |    0    |
|          |                zext_ln662_fu_346                |    0    |    0    |    0    |
|          |                 zext_ln28_fu_381                |    0    |    0    |    0    |
|          |                zext_ln28_1_fu_392               |    0    |    0    |    0    |
|          |                zext_ln28_2_fu_403               |    0    |    0    |    0    |
|          |                zext_ln28_3_fu_419               |    0    |    0    |    0    |
|   zext   |                zext_ln28_6_fu_452               |    0    |    0    |    0    |
|          |                zext_ln28_7_fu_463               |    0    |    0    |    0    |
|          |                zext_ln28_8_fu_474               |    0    |    0    |    0    |
|          |                zext_ln28_9_fu_490               |    0    |    0    |    0    |
|          |               zext_ln28_13_fu_516               |    0    |    0    |    0    |
|          |               zext_ln28_10_fu_519               |    0    |    0    |    0    |
|          |               zext_ln28_11_fu_575               |    0    |    0    |    0    |
|          |               zext_ln28_12_fu_585               |    0    |    0    |    0    |
|          |               zext_ln28_14_fu_606               |    0    |    0    |    0    |
|          |               zext_ln28_15_fu_616               |    0    |    0    |    0    |
|          |                zext_ln15_2_fu_674               |    0    |    0    |    0    |
|          |               zext_ln510_1_fu_678               |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i196_cast_cast_cast_cast_fu_716 |    0    |    0    |    0    |
|          |               zext_ln662_3_fu_740               |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                    lhs_fu_227                   |    0    |    0    |    0    |
|          |                    rhs_fu_231                   |    0    |    0    |    0    |
|          |                  tmp_156_fu_267                 |    0    |    0    |    0    |
|   trunc  |                trunc_ln28_fu_572                |    0    |    0    |    0    |
|          |               trunc_ln28_2_fu_602               |    0    |    0    |    0    |
|          |                   lhs_7_fu_621                  |    0    |    0    |    0    |
|          |                  rhs_11_fu_625                  |    0    |    0    |    0    |
|          |                  tmp_158_fu_661                 |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                sext_ln215_fu_235                |    0    |    0    |    0    |
|          |               sext_ln215_27_fu_239              |    0    |    0    |    0    |
|          |                sext_ln277_fu_249                |    0    |    0    |    0    |
|          |                sext_ln1311_fu_306               |    0    |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_318     |    0    |    0    |    0    |
|          |               sext_ln215_28_fu_629              |    0    |    0    |    0    |
|          |               sext_ln215_29_fu_633              |    0    |    0    |    0    |
|          |               sext_ln277_4_fu_643               |    0    |    0    |    0    |
|          |               sext_ln1311_4_fu_700              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i196_cast_cast_cast_fu_712   |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                  tmp_155_fu_257                 |    0    |    0    |    0    |
|          |                   tmp_s_fu_350                  |    0    |    0    |    0    |
|          |                 trunc_ln_fu_429                 |    0    |    0    |    0    |
|          |               trunc_ln28_1_fu_500               |    0    |    0    |    0    |
|partselect|             udiv_ln28_1_cast_fu_522             |    0    |    0    |    0    |
|          |                  tmp_150_fu_531                 |    0    |    0    |    0    |
|          |               udiv_ln_cast_fu_540               |    0    |    0    |    0    |
|          |                  tmp_149_fu_549                 |    0    |    0    |    0    |
|          |                  tmp_157_fu_651                 |    0    |    0    |    0    |
|          |                  tmp_138_fu_744                 |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 mantissa_fu_271                 |    0    |    0    |    0    |
|          |                shl_ln28_2_fu_374                |    0    |    0    |    0    |
|          |                shl_ln28_3_fu_385                |    0    |    0    |    0    |
|          |                  shl_ln_fu_396                  |    0    |    0    |    0    |
|bitconcatenate|                shl_ln28_4_fu_445                |    0    |    0    |    0    |
|          |                shl_ln28_5_fu_456                |    0    |    0    |    0    |
|          |                shl_ln28_1_fu_467                |    0    |    0    |    0    |
|          |               tmp_160_cast_fu_558               |    0    |    0    |    0    |
|          |               tmp_162_cast_fu_590               |    0    |    0    |    0    |
|          |                mantissa_4_fu_665                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                   isNeg_fu_293                  |    0    |    0    |    0    |
| bitselect|                    tmp_fu_338                   |    0    |    0    |    0    |
|          |                  isNeg_4_fu_687                 |    0    |    0    |    0    |
|          |                  tmp_154_fu_732                 |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 |    2    |   680   |   1734  |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|          add_ln28_1_reg_842         |   14   |
|          add_ln28_3_reg_852         |   14   |
|            empty_reg_159            |    1   |
|          icmp_ln28_reg_838          |    1   |
|patches_superpoints_0_addr_26_reg_807|    8   |
|patches_superpoints_0_addr_27_reg_887|    8   |
|patches_superpoints_0_addr_28_reg_892|    8   |
|  patches_superpoints_0_addr_reg_812 |    8   |
|            ret_35_reg_897           |   33   |
|             ret_reg_817             |   33   |
|         sext_ln277_4_reg_902        |   64   |
|          sext_ln277_reg_822         |   64   |
|           tmp_150_reg_882           |    6   |
|           tmp_155_reg_827           |   11   |
|           tmp_156_reg_833           |   52   |
|           tmp_157_reg_907           |   11   |
|           tmp_158_reg_913           |   52   |
|         trunc_ln28_1_reg_857        |   11   |
|           trunc_ln_reg_847          |   11   |
|       udiv_ln28_1_cast_reg_877      |    8   |
|          urem_ln28_reg_872          |    3   |
|          wsp11_read_reg_796         |    3   |
|          wsp1_read_reg_801          |    8   |
|          wsp22_read_reg_785         |    3   |
|          wsp2_read_reg_790          |    8   |
|         zext_ln28_10_reg_867        |   29   |
|         zext_ln28_13_reg_862        |   29   |
+-------------------------------------+--------+
|                Total                |   501  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_132 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_132 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_170    |  p0  |   4  |  33  |   132  ||    20   |
|     grp_fu_439    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_510    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_769    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_777    |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   264  || 2.90614 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   680  |  1734  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   96   |
|  Register |    -   |    -   |   501  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |  1181  |  1830  |
+-----------+--------+--------+--------+--------+
