Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:42:52 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_18_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.977ns (30.455%)  route 2.231ns (69.545%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 5.897 - 4.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.338ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.309ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6005, routed)        1.412     2.363    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X131Y407       FDCE                                         r  Delay1No16_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y407       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.442 r  Delay1No16_instance/Y_reg[22]/Q
                         net (fo=5, routed)           0.469     2.911    Delay1No15_instance/Y_reg[33]_0[22]
    SLICE_X127Y398       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.010 r  Delay1No15_instance/geqOp_carry__0_i_13/O
                         net (fo=1, routed)           0.009     3.019    SumTree0_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X127Y398       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.173 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.199    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y399       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.251 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.388     3.639    Delay1No15_instance/CO[0]
    SLICE_X125Y401       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     3.738 r  Delay1No15_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.507     4.245    Delay1No15_instance/SumTree0_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X130Y405       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.281 r  Delay1No15_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.055     4.336    Delay1No15_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X130Y405       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.459 r  Delay1No15_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.254     4.713    Delay1No16_instance/shiftVal__5[0]
    SLICE_X132Y401       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.863 r  Delay1No16_instance/shiftedFracY_d1[15]_i_2/O
                         net (fo=4, routed)           0.245     5.108    Delay1No15_instance/level2[2]
    SLICE_X135Y402       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.257 r  Delay1No15_instance/shiftedFracY_d1[3]_i_1/O
                         net (fo=2, routed)           0.229     5.486    Delay1No15_instance/level4__0[3]
    SLICE_X136Y401       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.522 r  Delay1No15_instance/shiftedFracY_d1[19]_i_1/O
                         net (fo=1, routed)           0.049     5.571    SumTree0_0_impl_instance/FPAddSubOp_instance/D[8]
    SLICE_X136Y401       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6005, routed)        1.237     5.897    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X136Y401       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.373     6.270    
                         clock uncertainty           -0.035     6.234    
    SLICE_X136Y401       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.259    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          6.259    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  0.689    




