# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 14:40:50  April 22, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		df_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY CycloneV
set_global_assignment -name DEVICE AUTO
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:40:50  APRIL 22, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name TOP_LEVEL_ENTITY df
set_global_assignment -name APEX20K_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name CYCLONE_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name STRATIX_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name MAX7000_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name VERILOG_INPUT_VERSION VERILOG_2001
set_global_assignment -name VHDL_INPUT_VERSION VHDL_1993
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/program_logic.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/soc_system_gpio_pio.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/soc_system_hps_0.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
set_global_assignment -name SOURCE_FILE /home/parallels/cascade/src/target/core/de10/fpga/soc_system/synthesis/submodules/soc_system_pad_pio.v