#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 24 13:19:13 2019
# Process ID: 10543
# Current directory: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.runs/synth_1
# Command line: vivado -log oled_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source oled_top.tcl
# Log file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.runs/synth_1/oled_top.vds
# Journal file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source oled_top.tcl -notrace
Command: synth_design -top oled_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10549 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.801 ; gain = 86.887 ; free physical = 131 ; free virtual = 8728
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'oled_top' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_top.v:23]
	Parameter X bound to: 48'b000000000110001100010100000010000001010001100011 
	Parameter I bound to: 48'b000000000000000001000001011111110100000100000000 
	Parameter L bound to: 48'b000000000111111101000000010000000100000001000000 
	Parameter N bound to: 48'b000000000111111100000100000010000001000001111111 
INFO: [Synth 8-6157] synthesizing module 'spi_master' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/spi_master.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CS_L bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter FINISH bound to: 3 - type: integer 
WARNING: [Synth 8-5788] Register reg_data_reg in module spi_master is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/spi_master.v:94]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (1#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/spi_master.v:1]
WARNING: [Synth 8-350] instance 'spi_master' of module 'spi_master' requires 12 connections, but only 11 given [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_top.v:66]
INFO: [Synth 8-6157] synthesizing module 'oled_init' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oled_init' (2#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_write_data' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_write_data.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_write_data.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_write_data.v:96]
INFO: [Synth 8-6155] done synthesizing module 'oled_write_data' (3#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_write_data.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_clear' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_clear.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_clear.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_clear.v:93]
WARNING: [Synth 8-6014] Unused sequential element write_data_tmp_reg was removed.  [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_clear.v:90]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_clear.v:91]
INFO: [Synth 8-6155] done synthesizing module 'oled_clear' (4#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_clear.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oled_top' (5#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_top.v:23]
WARNING: [Synth 8-3331] design spi_master has unconnected port mosi
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.426 ; gain = 131.512 ; free physical = 187 ; free virtual = 8748
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1353.426 ; gain = 131.512 ; free physical = 187 ; free virtual = 8749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1353.426 ; gain = 131.512 ; free physical = 187 ; free virtual = 8749
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/oled_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/oled_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1676.762 ; gain = 0.000 ; free physical = 127 ; free virtual = 8540
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 197 ; free virtual = 8610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 197 ; free virtual = 8610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 199 ; free virtual = 8612
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'spi_master'
INFO: [Synth 8-5545] ROM "delay_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sck_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "miso" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_send_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_st" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'oled_init'
INFO: [Synth 8-5587] ROM size for "spi_data" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "init_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "nxt_st" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'oled_write_data'
INFO: [Synth 8-5544] ROM "dc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_send" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'oled_clear'
INFO: [Synth 8-5546] ROM "y_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_send" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clear_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reset_oled" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_oled" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "set_pos_x" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "set_pos_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_send" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                            00000
                    CS_L |                             0010 |                            00001
                    DATA |                             0100 |                            00010
                  FINISH |                             1000 |                            00011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                     000000000001 |                           000000
                 iSTATE0 |                     000000000010 |                           000001
                 iSTATE9 |                     000000000100 |                           000010
                 iSTATE7 |                     000000001000 |                           000011
                 iSTATE8 |                     000000010000 |                           000100
                 iSTATE6 |                     000000100000 |                           000101
                 iSTATE5 |                     000001000000 |                           000110
                 iSTATE3 |                     000010000000 |                           000111
                 iSTATE4 |                     000100000000 |                           001000
                 iSTATE2 |                     001000000000 |                           001001
                  iSTATE |                     010000000000 |                           001010
                iSTATE10 |                     100000000000 |                           001011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'oled_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                             0000
                 iSTATE4 |                          0001000 |                             0001
                 iSTATE0 |                          1000000 |                             0010
                 iSTATE1 |                          0100000 |                             0011
                 iSTATE2 |                          0010000 |                             0100
                 iSTATE3 |                          0000100 |                             0101
                 iSTATE5 |                          0000010 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'oled_write_data'
WARNING: [Synth 8-327] inferring latch for variable 'spi_send_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_write_data.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'spi_data_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_write_data.v:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE4 |                              011 |                             0001
                 iSTATE0 |                              110 |                             0010
                 iSTATE1 |                              101 |                             0011
                 iSTATE2 |                              100 |                             0100
                 iSTATE3 |                              010 |                             0101
                 iSTATE5 |                              001 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'sequential' in module 'oled_clear'
WARNING: [Synth 8-327] inferring latch for variable 'spi_send_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_clear.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'spi_data_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_clear.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'spi_send_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_top.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_top.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'write_start_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_top.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'set_pos_x_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_top.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'set_pos_y_reg' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.srcs/sources_1/new/oled_top.v:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 190 ; free virtual = 8603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 2     
	   8 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	  12 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module oled_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     39 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module oled_init 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     12 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module oled_write_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module oled_clear 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "spi_master/delay_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "spi_master/sck_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "oled_clear/y_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reset_oled" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reset_oled" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'write_data_reg[8]' (LD) to 'write_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'write_data_reg[16]' (LD) to 'write_data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[9] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[24]' (LD) to 'write_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'write_data_reg[17]' (LD) to 'write_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'write_data_reg[10]' (LD) to 'write_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'write_data_reg[32]' (LD) to 'write_data_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[25] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[18]' (LD) to 'write_data_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[40] )
INFO: [Synth 8-3886] merging instance 'set_pos_y_reg[0]' (LD) to 'set_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'write_data_reg[33]' (LD) to 'write_data_reg[37]'
INFO: [Synth 8-3886] merging instance 'write_data_reg[26]' (LD) to 'write_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'write_data_reg[12]' (LD) to 'write_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/y_tmp_reg[0]' (FDCE) to 'oled_write_data/y_tmp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[41] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[34]' (LD) to 'write_data_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[27] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[20]' (LD) to 'write_data_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[13] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[0]' (LD) to 'write_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\set_pos_y_reg[2] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[35]' (LD) to 'write_data_reg[36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\set_pos_x_reg[0] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[14]' (LD) to 'write_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'write_data_reg[1]' (LD) to 'write_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\set_pos_y_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\set_pos_x_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[29] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[22]' (LD) to 'write_data_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[15] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[2]' (LD) to 'write_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/y_tmp_reg[3]' (FDCE) to 'oled_write_data/y_tmp_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[44] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[37]' (LD) to 'write_data_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[23] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[3]' (LD) to 'write_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[45] )
INFO: [Synth 8-3886] merging instance 'write_data_reg[38]' (LD) to 'write_data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\set_pos_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[39] )
INFO: [Synth 8-3886] merging instance 'oled_clear/spi_data_reg[5]' (LDC) to 'oled_clear/spi_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/y_tmp_reg[6]' (FDCE) to 'oled_write_data/y_tmp_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'oled_write_data/write_data_tmp_reg[0]' (FDCE) to 'oled_write_data/write_data_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/write_data_tmp_reg[1]' (FDCE) to 'oled_write_data/write_data_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/write_data_tmp_reg[2]' (FDCE) to 'oled_write_data/write_data_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/write_data_tmp_reg[3]' (FDCE) to 'oled_write_data/write_data_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/write_data_tmp_reg[9]' (FDCE) to 'oled_write_data/write_data_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/write_data_tmp_reg[17]' (FDCE) to 'oled_write_data/write_data_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/write_data_tmp_reg[25]' (FDCE) to 'oled_write_data/write_data_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/write_data_tmp_reg[33]' (FDCE) to 'oled_write_data/write_data_tmp_reg[37]'
INFO: [Synth 8-3886] merging instance 'oled_write_data/write_data_tmp_reg[41]' (FDCE) to 'oled_write_data/write_data_tmp_reg[45]'
WARNING: [Synth 8-3332] Sequential element (write_data_reg[47]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[46]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[45]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[44]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[43]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[42]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[41]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[40]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[39]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[36]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[31]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[30]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[29]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[28]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[27]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[25]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[23]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[21]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[19]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[15]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[13]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[11]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[9]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[7]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[6]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[5]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (write_data_reg[4]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_x_reg[7]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_x_reg[6]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_x_reg[5]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_x_reg[4]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_x_reg[3]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_x_reg[2]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_x_reg[1]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_x_reg[0]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_y_reg[7]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_y_reg[6]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_y_reg[5]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_y_reg[4]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_y_reg[3]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_y_reg[2]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (set_pos_y_reg[1]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/y_tmp_reg[7]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/y_tmp_reg[5]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/y_tmp_reg[4]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/y_tmp_reg[2]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/write_data_tmp_reg[47]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/write_data_tmp_reg[39]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/write_data_tmp_reg[31]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/write_data_tmp_reg[23]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/write_data_tmp_reg[15]) is unused and will be removed from module oled_top.
WARNING: [Synth 8-3332] Sequential element (oled_write_data/write_data_tmp_reg[7]) is unused and will be removed from module oled_top.
INFO: [Synth 8-3886] merging instance 'cur_st_reg[4]' (FDRE) to 'cur_st_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cur_st_reg[5] )
WARNING: [Synth 8-3332] Sequential element (cur_st_reg[5]) is unused and will be removed from module oled_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 180 ; free virtual = 8588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 132 ; free virtual = 8476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 138 ; free virtual = 8482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 138 ; free virtual = 8482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 136 ; free virtual = 8480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 136 ; free virtual = 8480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 136 ; free virtual = 8480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 136 ; free virtual = 8480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 136 ; free virtual = 8480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 136 ; free virtual = 8480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |    31|
|5     |LUT3   |    34|
|6     |LUT4   |    42|
|7     |LUT5   |    38|
|8     |LUT6   |    67|
|9     |FDCE   |    82|
|10    |FDPE   |     2|
|11    |FDRE   |    81|
|12    |FDSE   |     8|
|13    |LD     |     1|
|14    |LDC    |    18|
|15    |IBUF   |     1|
|16    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------+------+
|      |Instance          |Module          |Cells |
+------+------------------+----------------+------+
|1     |top               |                |   431|
|2     |  oled_clear      |oled_clear      |    73|
|3     |  oled_init       |oled_init       |    36|
|4     |  oled_write_data |oled_write_data |   145|
|5     |  spi_master      |spi_master      |    92|
+------+------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.762 ; gain = 454.848 ; free physical = 136 ; free virtual = 8480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1676.762 ; gain = 131.512 ; free physical = 188 ; free virtual = 8533
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1676.770 ; gain = 454.848 ; free physical = 188 ; free virtual = 8533
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1676.770 ; gain = 467.422 ; free physical = 186 ; free virtual = 8531
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.runs/synth_1/oled_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file oled_top_utilization_synth.rpt -pb oled_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1700.773 ; gain = 0.000 ; free physical = 197 ; free virtual = 8549
INFO: [Common 17-206] Exiting Vivado at Thu Jan 24 13:19:58 2019...
