*****************************************************************

  Device    [devABLC]

  Author    [liujiao]

  Abstract  []

  Revision History:

********************************************************************************/
gate
device devABLC : device CLMA
{
    parameter
    (
        config bit CP_INITA[31:0]       = 32'h0000_0000,
        config bit CP_INITB[31:0]       = 32'h0000_0000,        
        config string CP_MODEA          = "ARITH",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string CP_MODEB          = "ARITH",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string CP_Y0MUX_SEL      = "FX",                 // "FFAB" "FG" "CY"
        config string CP_Y1MUX_SEL      = "FX"                 // "FFAB" "FG" "CY"
    );
    
    port
    (        
               input    A0, A1, A2, A3, A4, AD,
               input    B0, B1, B2, B3, B4, BD,
               output   Y0, Y1,
               input    CIN,       
        logic  output   FGB_COUT

    );
}; // end of device devABLC


/*******************************************************************************

  Device    [devABLC]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devABLC
{
    // Wires for input ports
    wire ntA0, ntA1, ntA2, ntA3, ntA4, ntAD; 
    wire ntCIN;
    wire ntB0, ntB1, ntB2, ntB3, ntB4, ntBD;

    // Wires connecting to output ports

    wire ntY0;
    wire ntY1;

    // Internal wires
    wire ntL5A, ntCYA;
    wire ntCYB, ntL5B;
    //
    // Connection to ports
    //
 
    ntA0      <= A0;
    ntA1      <= A1;
    ntA2      <= A2;
    ntA3      <= A3;
    ntA4      <= A4;
    ntAD      <= AD;
    
    ntB0      <= B0;
    ntB1      <= B1; 
    ntB2      <= B2;
    ntB3      <= B3;
    ntB4      <= B4;
    ntBD      <= BD;

    ntCIN     <= CIN;

    Y0        <= ntY0;
    Y1        <= ntY1;
      
    FGB_COUT  <= ntCYB;
    
    //
    // Instances. FGA section
    //

    device FY FYA 
        parameter map
        (
            CP_INIT => CP_INITA,
            CP_MODE => CP_MODEA
        )
        port map 
        (
            A0   => ntA0, 
            A1   => ntA1, 
            A2   => ntA2, 
            A3   => ntA3, 
            A4   => ntA4,       
            AD   => ntAD,
            CIN  => ntCIN,
            COUT => ntCYA,
            L5   => ntL5A 
        );
        
    device FYC FYB 
        parameter map
        (
            CP_INIT => CP_INITB,
            CP_MODE => CP_MODEB
        )
        port map 
        (
            A0  => ntB0,
            A1  => ntB1,
            A2  => ntB2,
            A3  => ntB3,
            A4  => ntB4,
            AD  => ntBD,
            CIN => ntCYA,
            COUT => ntCYB,
            L5   => ntL5B 
        );    

    device YMUX Y0MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y0MUX_SEL
        )    
        port map
        (
            FX  => ntL5A, 
            CYX => ntCYA,
            Y   => ntY0
        );
        
    device YMUX Y1MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y1MUX_SEL
        )       
        port map
        (
            FX  => ntL5B,
            CYX => ntCYB,
            Y   => ntY1
        );
            
};
