
========================================================================

** ELF Header Information

    File Name: bsp_led.o

    Machine class: ELFCLASS32 (32-bit)
    Data encoding: ELFDATA2LSB (Little endian)
    Header version: EV_CURRENT (Current version)
    Operating System ABI: none
    ABI Version: 0
    File Type: ET_REL (Relocatable object) (1)
    Machine: EM_ARM (ARM)

    Entry offset (in SHF_ENTRYSECT section): 0x00000000
    Flags: None (0x05000000)

    ARM ELF revision: 5 (ABI version 2)

    Header size: 52 bytes (0x34)
    Program header entry size: 0 bytes (0x0)
    Section header entry size: 40 bytes (0x28)

    Program header entries: 0
    Section header entries: 178

    Program header offset: 0 (0x00000000)
    Section header offset: 377768 (0x0005c3a8)

    Section header string table index: 175

========================================================================

** Section #1 'i.LED_GPIO_Config' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 100 bytes (alignment 4)
    Address: 0x00000000


** Section #137 '.reli.LED_GPIO_Config' (SHT_REL)
    Size   : 56 bytes (alignment 4)
    Symbol table #136 '.symtab'
    7 relocations applied to section #1 'i.LED_GPIO_Config'


** Section #2 '.arm_vfe_header' (SHT_PROGBITS)
    Size   : 4 bytes (alignment 4)


** Section #3 '.comment' (SHT_PROGBITS)
    Size   : 694 bytes


** Section #4 '.debug_frame' (SHT_PROGBITS)
    Size   : 76 bytes

  CIE 000000: version 3, "armcc+", code align 000002, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000034: CIE 000000, init loc 000000, range 00005a
    DW_CFA_advance_loc +0x2 = 0x000002
    DW_CFA_def_cfa_offset_sf =0x8
    DW_CFA_offset r14=0xfffffffc
    DW_CFA_nop 
    DW_CFA_nop 
    DW_CFA_nop 


** Section #138 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'
    2 relocations applied to section #4 '.debug_frame'


** Section #5 '.debug_info' (SHT_PROGBITS)
    Size   : 292 bytes

  000000: Header:
    size 0x120 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\Led\bsp_led.c
  000025:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006c:   DW_AT_language DW_LANG_C89
  00006e:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00011a:   DW_AT_macro_info 0x0
  00011e:   DW_AT_stmt_list 0x0
  000122:   0  null
  000123: 0  padding


** Section #139 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #5 '.debug_info'


** Section #6 '.debug_info' (SHT_PROGBITS)
    Size   : 360 bytes

  000000: Header:
    size 0x164 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 5  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\Led\bsp_led.c
  000025:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006c:   DW_AT_language DW_LANG_C89
  00006e:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00011a:   DW_AT_low_pc i.LED_GPIO_Config
  00011e:   DW_AT_high_pc 0x5a+i.LED_GPIO_Config
  000122:   DW_AT_stmt_list 0x0
  000126:   63  = 0x2e (DW_TAG_subprogram)
  000127:     DW_AT_sibling 0x166
  000129:     DW_AT_decl_file 0x1
  00012a:     DW_AT_decl_line 0x19
  00012b:     DW_AT_decl_column 0x6
  00012c:     DW_AT_name LED_GPIO_Config
  00013c:     DW_AT_external 0x1
  00013d:     DW_AT_low_pc i.LED_GPIO_Config
  000141:     DW_AT_high_pc 0x5a+i.LED_GPIO_Config
  000145:     DW_AT_frame_base 0x0
  000149:     89  = 0x34 (DW_TAG_variable)
  00014a:       DW_AT_name GPIO_InitStructure
  00015d:       DW_AT_type indirect DW_FORM_ref_addr 0x27e+__ARM_grp..debug_info$stm32f10x_gpio.h$.2_M45000_MHMgtax5gJ1_700000
  000162:       DW_AT_location  block size 0x2 = { DW_OP_fbreg -8 }
  000165:     0  null
  000166:   0  null
  000167: 0  padding


** Section #140 '.rel.debug_info' (SHT_REL)
    Size   : 64 bytes (alignment 4)
    Symbol table #136 '.symtab'
    8 relocations applied to section #6 '.debug_info'


** Section #7 '.debug_line' (SHT_PROGBITS)
    Size   : 60 bytes

  000000: Header:
    length 56 (not including this field)
    version 3
    prologue length 47
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory ""                 : 00
  00001c:  file "..\..\User\Led\bsp_led.c": dir 0 time 0x0 length 0: 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 4c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 00 00 00
  000038:  file ""                      : 00
  000039:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\User\Led\bsp_led.c:1.0


** Section #8 '.debug_line' (SHT_PROGBITS)
    Size   : 132 bytes

  000000: Header:
    length 128 (not including this field)
    version 3
    prologue length 48
    minimum instruction length 2
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\User\"      : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 00
  000027:  directory ""                 : 00
  000028:  file "Led\bsp_led.c": dir 1 time 0x0 length 0: 4c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 01 00 00
  000039:  file ""                      : 00
  00003a:  DW_LNE_set_address i.LED_GPIO_Config: 00 05 02 00 00 00 00
  000041:  DW_LNS_set_column 1          : 05 01
  000043:  DW_LNS_advance_line 25       : 03 19
  000045:  DW_LNS_negate_stmt           : 06
  000046:  DW_LNS_copy                  : 01                00000000: ..\..\User\Led\bsp_led.c:26.1 [
  000047:  DW_LNS_set_column 3          : 05 03
  000049:  SPECIAL(5, 1)                : 18                00000002: ..\..\User\Led\bsp_led.c:31.3 [
  00004a:  DW_LNS_negate_stmt           : 06
  00004b:  SPECIAL(0, 1)                : 13                00000004: ..\..\User\Led\bsp_led.c:31.3
  00004c:  DW_LNS_negate_stmt           : 06
  00004d:  SPECIAL(2, 3)                : 21                0000000a: ..\..\User\Led\bsp_led.c:33.3 [
  00004e:  DW_LNS_negate_stmt           : 06
  00004f:  SPECIAL(0, 1)                : 13                0000000c: ..\..\User\Led\bsp_led.c:33.3
  000050:  DW_LNS_negate_stmt           : 06
  000051:  SPECIAL(3, 2)                : 1c                00000010: ..\..\User\Led\bsp_led.c:36.3 [
  000052:  DW_LNS_negate_stmt           : 06
  000053:  SPECIAL(0, 1)                : 13                00000012: ..\..\User\Led\bsp_led.c:36.3
  000054:  DW_LNS_negate_stmt           : 06
  000055:  SPECIAL(3, 2)                : 1c                00000016: ..\..\User\Led\bsp_led.c:39.3 [
  000056:  DW_LNS_negate_stmt           : 06
  000057:  SPECIAL(0, 1)                : 13                00000018: ..\..\User\Led\bsp_led.c:39.3
  000058:  DW_LNS_negate_stmt           : 06
  000059:  SPECIAL(3, 2)                : 1c                0000001c: ..\..\User\Led\bsp_led.c:42.3 [
  00005a:  DW_LNS_negate_stmt           : 06
  00005b:  SPECIAL(0, 1)                : 13                0000001e: ..\..\User\Led\bsp_led.c:42.3
  00005c:  DW_LNS_negate_stmt           : 06
  00005d:  SPECIAL(3, 3)                : 22                00000024: ..\..\User\Led\bsp_led.c:45.3 [
  00005e:  DW_LNS_negate_stmt           : 06
  00005f:  SPECIAL(0, 1)                : 13                00000026: ..\..\User\Led\bsp_led.c:45.3
  000060:  DW_LNS_negate_stmt           : 06
  000061:  SPECIAL(3, 2)                : 1c                0000002a: ..\..\User\Led\bsp_led.c:48.3 [
  000062:  DW_LNS_negate_stmt           : 06
  000063:  SPECIAL(0, 1)                : 13                0000002c: ..\..\User\Led\bsp_led.c:48.3
  000064:  DW_LNS_negate_stmt           : 06
  000065:  SPECIAL(3, 3)                : 22                00000032: ..\..\User\Led\bsp_led.c:51.3 [
  000066:  DW_LNS_negate_stmt           : 06
  000067:  SPECIAL(0, 1)                : 13                00000034: ..\..\User\Led\bsp_led.c:51.3
  000068:  DW_LNS_negate_stmt           : 06
  000069:  SPECIAL(3, 2)                : 1c                00000038: ..\..\User\Led\bsp_led.c:54.3 [
  00006a:  DW_LNS_negate_stmt           : 06
  00006b:  SPECIAL(0, 1)                : 13                0000003a: ..\..\User\Led\bsp_led.c:54.3
  00006c:  DW_LNS_negate_stmt           : 06
  00006d:  SPECIAL(3, 3)                : 22                00000040: ..\..\User\Led\bsp_led.c:57.3 [
  00006e:  DW_LNS_negate_stmt           : 06
  00006f:  SPECIAL(0, 1)                : 13                00000042: ..\..\User\Led\bsp_led.c:57.3
  000070:  DW_LNS_negate_stmt           : 06
  000071:  SPECIAL(3, 3)                : 22                00000048: ..\..\User\Led\bsp_led.c:60.3 [
  000072:  DW_LNS_negate_stmt           : 06
  000073:  SPECIAL(0, 1)                : 13                0000004a: ..\..\User\Led\bsp_led.c:60.3
  000074:  DW_LNS_negate_stmt           : 06
  000075:  SPECIAL(3, 3)                : 22                00000050: ..\..\User\Led\bsp_led.c:63.3 [
  000076:  DW_LNS_negate_stmt           : 06
  000077:  SPECIAL(0, 1)                : 13                00000052: ..\..\User\Led\bsp_led.c:63.3
  000078:  DW_LNS_set_column 1          : 05 01
  00007a:  DW_LNS_negate_stmt           : 06
  00007b:  SPECIAL(1, 3)                : 20                00000058: ..\..\User\Led\bsp_led.c:64.1 [
  00007c:  DW_LNS_advance_pc 0x1        : 02 01
  00007e:  DW_LNS_negate_stmt           : 06
  00007f:  DW_LNS_negate_stmt           : 06
  000080:  DW_LNS_negate_stmt           : 06
  000081:  DW_LNE_end sequence          : 00 01 01          0000005a: ..\..\User\Led\bsp_led.c:64.1


** Section #141 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #136 '.symtab'
    1 relocations applied to section #8 '.debug_line'


** Section #9 '.debug_loc' (SHT_PROGBITS)
    Size   : 32 bytes

0x000000 [0x0 : 0x2] len 2 DW_OP_breg13 0
0x00000c [0x2 : 0x5a] len 2 DW_OP_breg13 8
0x000018 End List


** Section #10 '.debug_macinfo' (SHT_PROGBITS)
    Size   : 980 bytes

  000000: line 0 define __DATE__ "Apr 18 2017"
  000019: line 0 define __TIME__ "15:52:59"
  00002f: line 0 define __STDC__ 1
  00003c: line 0 define __STDC_VERSION__ 199409L
  000057: line 0 define __EDG__ 1
  000063: line 0 define __EDG_VERSION__ 407
  000079: line 0 define __EDG_SIZE_TYPE__ unsigned int
  00009a: line 0 define __EDG_PTRDIFF_TYPE__ int
  0000b5: line 0 define __sizeof_int 4
  0000c6: line 0 define __sizeof_long 4
  0000d8: line 0 define __sizeof_ptr 4
  0000e9: line 0 define __ARMCC_VERSION 5050169
  000103: line 0 define __TARGET_CPU_CORTEX_M3 1
  00011e: line 0 define __TARGET_FPU_SOFTVFP 1
  000137: line 0 define __TARGET_FPU_SOFTVFP 1
  000150: line 0 define __MICROLIB 1
  00015f: line 0 define __UVISION_VERSION 515
  000177: line 0 define STM32F10X_MD 1
  000188: line 0 define STM32F10X_MD 1
  000199: line 0 define USE_STDPERIPH_DRIVER 1
  0001b2: line 0 define __CC_ARM 1
  0001bf: line 0 define __arm 1
  0001c9: line 0 define __arm__ 1
  0001d5: line 0 define __TARGET_ARCH_7_M 1
  0001eb: line 0 define __TARGET_ARCH_ARM 0
  000201: line 0 define __TARGET_ARCH_THUMB 4
  000219: line 0 define __TARGET_ARCH_A64 0
  00022f: line 0 define __TARGET_ARCH_AARCH32 1
  000249: line 0 define __TARGET_PROFILE_M 1
  000260: line 0 define __TARGET_FEATURE_HALFWORD 1
  00027e: line 0 define __TARGET_FEATURE_THUMB 1
  000299: line 0 define __TARGET_FEATURE_MULTIPLY 1
  0002b7: line 0 define __TARGET_FEATURE_DOUBLEWORD 1
  0002d7: line 0 define __TARGET_FEATURE_DIVIDE 1
  0002f3: line 0 define __TARGET_FEATURE_UNALIGNED 1
  000312: line 0 define __TARGET_FEATURE_CLZ 1
  00032b: line 0 define __TARGET_FEATURE_EXTENSION_REGISTER_COUNT 0
  000359: line 0 define __APCS_INTERWORK 1
  00036e: line 0 define __thumb 1
  00037a: line 0 define __thumb__ 1
  000388: line 0 define __t32__ 1
  000394: line 0 define __OPTIMISE_SPACE 1
  0003a9: line 0 define __OPTIMISE_LEVEL 0
  0003be: line 0 define __SOFTFP__ 1
  0003cd: include at line 0 - file 1
  0003d0: end include
  0003d1: end of translation unit


** Section #11 '.debug_pubnames' (SHT_PROGBITS)
    Size   : 38 bytes

0x00000000:  Compilation unit (38 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp_.debug_info$9
0x0000000a:    360 bytes generated for unit
0x0000000e:      Offset 0x126 (0x126)
0x00000012:        4c 45 44 5f 47 50 49 4f 5f 43 6f 6e    LED_GPIO_Con
0x0000001e:        66 69 67 00                            fig
0x00000022:    End of list for compilation unit (zero offset)


** Section #142 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #136 '.symtab'
    1 relocations applied to section #11 '.debug_pubnames'


** Section #12 '__ARM_grp.stdint.h.2_0G1000_EJPU_PN7o63_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #13 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 780 bytes

  000000: Header:
    size 0x308 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h
  000039:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000080:   DW_AT_language DW_LANG_C89
  000082:   DW_AT_macro_info 0x0
  000086:   DW_AT_stmt_list 0x0
  00008a:   4  = 0x24 (DW_TAG_base_type)
  00008b:     DW_AT_byte_size 0x1
  00008c:     DW_AT_encoding DW_ATE_signed_char
  00008d:     DW_AT_name signed char
  000099:   4  = 0x24 (DW_TAG_base_type)
  00009a:     DW_AT_byte_size 0x2
  00009b:     DW_AT_encoding DW_ATE_signed
  00009c:     DW_AT_name short
  0000a2:   4  = 0x24 (DW_TAG_base_type)
  0000a3:     DW_AT_byte_size 0x4
  0000a4:     DW_AT_encoding DW_ATE_signed
  0000a5:     DW_AT_name int
  0000a9:   4  = 0x24 (DW_TAG_base_type)
  0000aa:     DW_AT_byte_size 0x8
  0000ab:     DW_AT_encoding DW_ATE_signed
  0000ac:     DW_AT_name long long
  0000b6:   4  = 0x24 (DW_TAG_base_type)
  0000b7:     DW_AT_byte_size 0x1
  0000b8:     DW_AT_encoding DW_ATE_unsigned_char
  0000b9:     DW_AT_name unsigned char
  0000c7:   4  = 0x24 (DW_TAG_base_type)
  0000c8:     DW_AT_byte_size 0x2
  0000c9:     DW_AT_encoding DW_ATE_unsigned
  0000ca:     DW_AT_name unsigned short
  0000d9:   4  = 0x24 (DW_TAG_base_type)
  0000da:     DW_AT_byte_size 0x4
  0000db:     DW_AT_encoding DW_ATE_unsigned
  0000dc:     DW_AT_name unsigned int
  0000e9:   4  = 0x24 (DW_TAG_base_type)
  0000ea:     DW_AT_byte_size 0x8
  0000eb:     DW_AT_encoding DW_ATE_unsigned
  0000ec:     DW_AT_name unsigned long long
  0000ff:   80  = 0x16 (DW_TAG_typedef)
  000100:     DW_AT_name int8_t
  000107:     DW_AT_type indirect DW_FORM_ref2 0x8a
  00010a:     DW_AT_decl_file 0x1
  00010b:     DW_AT_decl_line 0x38
  00010c:     DW_AT_decl_column 0x20
  00010d:   80  = 0x16 (DW_TAG_typedef)
  00010e:     DW_AT_name int16_t
  000116:     DW_AT_type indirect DW_FORM_ref2 0x99
  000119:     DW_AT_decl_file 0x1
  00011a:     DW_AT_decl_line 0x39
  00011b:     DW_AT_decl_column 0x20
  00011c:   80  = 0x16 (DW_TAG_typedef)
  00011d:     DW_AT_name int32_t
  000125:     DW_AT_type indirect DW_FORM_ref2 0xa2
  000128:     DW_AT_decl_file 0x1
  000129:     DW_AT_decl_line 0x3a
  00012a:     DW_AT_decl_column 0x20
  00012b:   80  = 0x16 (DW_TAG_typedef)
  00012c:     DW_AT_name int64_t
  000134:     DW_AT_type indirect DW_FORM_ref2 0xa9
  000137:     DW_AT_decl_file 0x1
  000138:     DW_AT_decl_line 0x3b
  000139:     DW_AT_decl_column 0x20
  00013a:   80  = 0x16 (DW_TAG_typedef)
  00013b:     DW_AT_name uint8_t
  000143:     DW_AT_type indirect DW_FORM_ref2 0xb6
  000146:     DW_AT_decl_file 0x1
  000147:     DW_AT_decl_line 0x3e
  000148:     DW_AT_decl_column 0x20
  000149:   80  = 0x16 (DW_TAG_typedef)
  00014a:     DW_AT_name uint16_t
  000153:     DW_AT_type indirect DW_FORM_ref2 0xc7
  000156:     DW_AT_decl_file 0x1
  000157:     DW_AT_decl_line 0x3f
  000158:     DW_AT_decl_column 0x20
  000159:   80  = 0x16 (DW_TAG_typedef)
  00015a:     DW_AT_name uint32_t
  000163:     DW_AT_type indirect DW_FORM_ref2 0xd9
  000166:     DW_AT_decl_file 0x1
  000167:     DW_AT_decl_line 0x40
  000168:     DW_AT_decl_column 0x20
  000169:   80  = 0x16 (DW_TAG_typedef)
  00016a:     DW_AT_name uint64_t
  000173:     DW_AT_type indirect DW_FORM_ref2 0xe9
  000176:     DW_AT_decl_file 0x1
  000177:     DW_AT_decl_line 0x41
  000178:     DW_AT_decl_column 0x20
  000179:   80  = 0x16 (DW_TAG_typedef)
  00017a:     DW_AT_name int_least8_t
  000187:     DW_AT_type indirect DW_FORM_ref2 0x8a
  00018a:     DW_AT_decl_file 0x1
  00018b:     DW_AT_decl_line 0x47
  00018c:     DW_AT_decl_column 0x20
  00018d:   80  = 0x16 (DW_TAG_typedef)
  00018e:     DW_AT_name int_least16_t
  00019c:     DW_AT_type indirect DW_FORM_ref2 0x99
  00019f:     DW_AT_decl_file 0x1
  0001a0:     DW_AT_decl_line 0x48
  0001a1:     DW_AT_decl_column 0x20
  0001a2:   80  = 0x16 (DW_TAG_typedef)
  0001a3:     DW_AT_name int_least32_t
  0001b1:     DW_AT_type indirect DW_FORM_ref2 0xa2
  0001b4:     DW_AT_decl_file 0x1
  0001b5:     DW_AT_decl_line 0x49
  0001b6:     DW_AT_decl_column 0x20
  0001b7:   80  = 0x16 (DW_TAG_typedef)
  0001b8:     DW_AT_name int_least64_t
  0001c6:     DW_AT_type indirect DW_FORM_ref2 0xa9
  0001c9:     DW_AT_decl_file 0x1
  0001ca:     DW_AT_decl_line 0x4a
  0001cb:     DW_AT_decl_column 0x20
  0001cc:   80  = 0x16 (DW_TAG_typedef)
  0001cd:     DW_AT_name uint_least8_t
  0001db:     DW_AT_type indirect DW_FORM_ref2 0xb6
  0001de:     DW_AT_decl_file 0x1
  0001df:     DW_AT_decl_line 0x4d
  0001e0:     DW_AT_decl_column 0x20
  0001e1:   80  = 0x16 (DW_TAG_typedef)
  0001e2:     DW_AT_name uint_least16_t
  0001f1:     DW_AT_type indirect DW_FORM_ref2 0xc7
  0001f4:     DW_AT_decl_file 0x1
  0001f5:     DW_AT_decl_line 0x4e
  0001f6:     DW_AT_decl_column 0x20
  0001f7:   80  = 0x16 (DW_TAG_typedef)
  0001f8:     DW_AT_name uint_least32_t
  000207:     DW_AT_type indirect DW_FORM_ref2 0xd9
  00020a:     DW_AT_decl_file 0x1
  00020b:     DW_AT_decl_line 0x4f
  00020c:     DW_AT_decl_column 0x20
  00020d:   80  = 0x16 (DW_TAG_typedef)
  00020e:     DW_AT_name uint_least64_t
  00021d:     DW_AT_type indirect DW_FORM_ref2 0xe9
  000220:     DW_AT_decl_file 0x1
  000221:     DW_AT_decl_line 0x50
  000222:     DW_AT_decl_column 0x20
  000223:   80  = 0x16 (DW_TAG_typedef)
  000224:     DW_AT_name int_fast8_t
  000230:     DW_AT_type indirect DW_FORM_ref2 0xa2
  000233:     DW_AT_decl_file 0x1
  000234:     DW_AT_decl_line 0x55
  000235:     DW_AT_decl_column 0x20
  000236:   80  = 0x16 (DW_TAG_typedef)
  000237:     DW_AT_name int_fast16_t
  000244:     DW_AT_type indirect DW_FORM_ref2 0xa2
  000247:     DW_AT_decl_file 0x1
  000248:     DW_AT_decl_line 0x56
  000249:     DW_AT_decl_column 0x20
  00024a:   80  = 0x16 (DW_TAG_typedef)
  00024b:     DW_AT_name int_fast32_t
  000258:     DW_AT_type indirect DW_FORM_ref2 0xa2
  00025b:     DW_AT_decl_file 0x1
  00025c:     DW_AT_decl_line 0x57
  00025d:     DW_AT_decl_column 0x20
  00025e:   80  = 0x16 (DW_TAG_typedef)
  00025f:     DW_AT_name int_fast64_t
  00026c:     DW_AT_type indirect DW_FORM_ref2 0xa9
  00026f:     DW_AT_decl_file 0x1
  000270:     DW_AT_decl_line 0x58
  000271:     DW_AT_decl_column 0x20
  000272:   80  = 0x16 (DW_TAG_typedef)
  000273:     DW_AT_name uint_fast8_t
  000280:     DW_AT_type indirect DW_FORM_ref2 0xd9
  000283:     DW_AT_decl_file 0x1
  000284:     DW_AT_decl_line 0x5b
  000285:     DW_AT_decl_column 0x20
  000286:   80  = 0x16 (DW_TAG_typedef)
  000287:     DW_AT_name uint_fast16_t
  000295:     DW_AT_type indirect DW_FORM_ref2 0xd9
  000298:     DW_AT_decl_file 0x1
  000299:     DW_AT_decl_line 0x5c
  00029a:     DW_AT_decl_column 0x20
  00029b:   80  = 0x16 (DW_TAG_typedef)
  00029c:     DW_AT_name uint_fast32_t
  0002aa:     DW_AT_type indirect DW_FORM_ref2 0xd9
  0002ad:     DW_AT_decl_file 0x1
  0002ae:     DW_AT_decl_line 0x5d
  0002af:     DW_AT_decl_column 0x20
  0002b0:   80  = 0x16 (DW_TAG_typedef)
  0002b1:     DW_AT_name uint_fast64_t
  0002bf:     DW_AT_type indirect DW_FORM_ref2 0xe9
  0002c2:     DW_AT_decl_file 0x1
  0002c3:     DW_AT_decl_line 0x5e
  0002c4:     DW_AT_decl_column 0x20
  0002c5:   80  = 0x16 (DW_TAG_typedef)
  0002c6:     DW_AT_name intptr_t
  0002cf:     DW_AT_type indirect DW_FORM_ref2 0xa2
  0002d2:     DW_AT_decl_file 0x1
  0002d3:     DW_AT_decl_line 0x65
  0002d4:     DW_AT_decl_column 0x20
  0002d5:   80  = 0x16 (DW_TAG_typedef)
  0002d6:     DW_AT_name uintptr_t
  0002e0:     DW_AT_type indirect DW_FORM_ref2 0xd9
  0002e3:     DW_AT_decl_file 0x1
  0002e4:     DW_AT_decl_line 0x66
  0002e5:     DW_AT_decl_column 0x20
  0002e6:   80  = 0x16 (DW_TAG_typedef)
  0002e7:     DW_AT_name intmax_t
  0002f0:     DW_AT_type indirect DW_FORM_ref2 0xa9
  0002f3:     DW_AT_decl_file 0x1
  0002f4:     DW_AT_decl_line 0x6a
  0002f5:     DW_AT_decl_column 0x21
  0002f6:   80  = 0x16 (DW_TAG_typedef)
  0002f7:     DW_AT_name uintmax_t
  000301:     DW_AT_type indirect DW_FORM_ref2 0xe9
  000304:     DW_AT_decl_file 0x1
  000305:     DW_AT_decl_line 0x6b
  000306:     DW_AT_decl_column 0x21
  000307:   0  null
  000308: 0  padding
  000309: 0  padding
  00030a: 0  padding
  00030b: 0  padding


** Section #143 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #13 '.debug_info'


** Section #14 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 84 bytes

  000000: Header:
    length 80 (not including this field)
    version 3
    prologue length 68
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000040:  directory ""                 : 00
  000041:  file "stdint.h": dir 1 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 01 00 00
  00004d:  file ""                      : 00
  00004e:  DW_LNS_negate_stmt           : 06
  00004f:  DW_LNS_negate_stmt           : 06
  000050:  DW_LNS_negate_stmt           : 06
  000051:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h:1.0 [


** Section #15 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2196 bytes

  000000: include at line 0 - file 1
  000003: line 11 define __stdint_h 
  000011: line 12 define __ARMCLIB_VERSION 5050157
  00002d: line 19 define __INT64 __int64
  00003f: line 20 define __INT64_C_SUFFIX__ ll
  000057: line 22 define __PASTE2(x,y) x ## y
  00006e: line 23 define __PASTE(x,y) __PASTE2(x, y)
  00008c: line 24 define __INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
  0000c6: line 25 define __UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
  000106: line 28 define __LONGLONG long long
  00011d: line 35 define __STDINT_DECLS 
  00012f: line 37 undef __CLIBNS
  00013a: line 44 define __CLIBNS 
  000146: line 115 define INT8_MIN -128
  000156: line 116 define INT16_MIN -32768
  000169: line 117 define INT32_MIN (~0x7fffffff)
  000183: line 118 define INT64_MIN __INT64_C(~0x7fffffffffffffff)
  0001ae: line 121 define INT8_MAX 127
  0001bd: line 122 define INT16_MAX 32767
  0001cf: line 123 define INT32_MAX 2147483647
  0001e6: line 124 define INT64_MAX __INT64_C(9223372036854775807)
  000211: line 127 define UINT8_MAX 255
  000221: line 128 define UINT16_MAX 65535
  000235: line 129 define UINT32_MAX 4294967295u
  00024f: line 130 define UINT64_MAX __UINT64_C(18446744073709551615)
  00027e: line 135 define INT_LEAST8_MIN -128
  000295: line 136 define INT_LEAST16_MIN -32768
  0002af: line 137 define INT_LEAST32_MIN (~0x7fffffff)
  0002d0: line 138 define INT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff)
  000302: line 141 define INT_LEAST8_MAX 127
  000318: line 142 define INT_LEAST16_MAX 32767
  000331: line 143 define INT_LEAST32_MAX 2147483647
  00034f: line 144 define INT_LEAST64_MAX __INT64_C(9223372036854775807)
  000381: line 147 define UINT_LEAST8_MAX 255
  000398: line 148 define UINT_LEAST16_MAX 65535
  0003b2: line 149 define UINT_LEAST32_MAX 4294967295u
  0003d2: line 150 define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
  000407: line 155 define INT_FAST8_MIN (~0x7fffffff)
  000426: line 156 define INT_FAST16_MIN (~0x7fffffff)
  000446: line 157 define INT_FAST32_MIN (~0x7fffffff)
  000466: line 158 define INT_FAST64_MIN __INT64_C(~0x7fffffffffffffff)
  000497: line 161 define INT_FAST8_MAX 2147483647
  0004b3: line 162 define INT_FAST16_MAX 2147483647
  0004d0: line 163 define INT_FAST32_MAX 2147483647
  0004ed: line 164 define INT_FAST64_MAX __INT64_C(9223372036854775807)
  00051e: line 167 define UINT_FAST8_MAX 4294967295u
  00053c: line 168 define UINT_FAST16_MAX 4294967295u
  00055b: line 169 define UINT_FAST32_MAX 4294967295u
  00057a: line 170 define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
  0005ae: line 178 define INTPTR_MIN INT32_MIN
  0005c6: line 185 define INTPTR_MAX INT32_MAX
  0005de: line 192 define UINTPTR_MAX INT32_MAX
  0005f7: line 198 define INTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll)
  000627: line 201 define INTMAX_MAX __ESCAPE__(9223372036854775807ll)
  000657: line 204 define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
  00068a: line 213 define PTRDIFF_MIN INT32_MIN
  0006a3: line 214 define PTRDIFF_MAX INT32_MAX
  0006bc: line 218 define SIG_ATOMIC_MIN (~0x7fffffff)
  0006dc: line 219 define SIG_ATOMIC_MAX 2147483647
  0006f9: line 225 define SIZE_MAX UINT32_MAX
  000710: line 231 undef WCHAR_MIN
  00071d: line 232 undef WCHAR_MAX
  00072a: line 238 define WCHAR_MIN 0
  000739: line 239 define WCHAR_MAX 65535
  00074c: line 243 define WINT_MIN (~0x7fffffff)
  000766: line 244 define WINT_MAX 2147483647
  00077d: line 251 define INT8_C(x) (x)
  00078e: line 252 define INT16_C(x) (x)
  0007a0: line 253 define INT32_C(x) (x)
  0007b2: line 254 define INT64_C(x) __INT64_C(x)
  0007cd: line 256 define UINT8_C(x) (x ## u)
  0007e4: line 257 define UINT16_C(x) (x ## u)
  0007fc: line 258 define UINT32_C(x) (x ## u)
  000814: line 259 define UINT64_C(x) __UINT64_C(x)
  000831: line 262 define INTMAX_C(x) __ESCAPE__(x ## ll)
  000854: line 263 define UINTMAX_C(x) __ESCAPE__(x ## ull)
  000879: line 306 undef __INT64
  000884: line 307 undef __LONGLONG
  000892: end include
  000893: end of translation unit


** Section #16 '__ARM_grp.core_cm3.h.2_X2L100_lGGBItqzwt4_b70000' (SHT_GROUP)
    Size   : 20 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #17 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 3336 bytes

  000000: Header:
    size 0xd04 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\CMSIS\core_cm3.h
  00002d:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000074:   DW_AT_language DW_LANG_C89
  000076:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  000122:   DW_AT_macro_info 0x0
  000126:   DW_AT_stmt_list 0x0
  00012a:   4  = 0x24 (DW_TAG_base_type)
  00012b:     DW_AT_byte_size 0x4
  00012c:     DW_AT_encoding DW_ATE_signed
  00012d:     DW_AT_name int
  000131:   116  = 0x35 (DW_TAG_volatile_type)
  000132:     DW_AT_type indirect DW_FORM_ref2 0x12a
  000135:   113  = 0x34 (DW_TAG_variable)
  000136:     DW_AT_name ITM_RxBuffer
  000143:     DW_AT_type indirect DW_FORM_ref2 0x131
  000146:     DW_AT_external 0x1
  000147:     DW_AT_declaration 0x1
  000148:   59  = 0x2e (DW_TAG_subprogram)
  000149:     DW_AT_sibling 0x189
  00014b:     DW_AT_decl_file 0x1
  00014c:     DW_AT_decl_line 0x3b4
  00014e:     DW_AT_decl_column 0x1b
  00014f:     DW_AT_name __get_BASEPRI
  00015d:     DW_AT_external 0x0
  00015e:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000163:     97  = 0x34 (DW_TAG_variable)
  000164:       DW_AT_name __result
  00016d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000172:       DW_AT_artificial 0x1
  000173:     89  = 0x34 (DW_TAG_variable)
  000174:       DW_AT_name __regBasePri
  000181:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000186:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000188:     0  null
  000189:   60  = 0x2e (DW_TAG_subprogram)
  00018a:     DW_AT_sibling 0x1c3
  00018c:     DW_AT_decl_file 0x1
  00018d:     DW_AT_decl_line 0x3c1
  00018f:     DW_AT_decl_column 0x16
  000190:     DW_AT_name __set_BASEPRI
  00019e:     DW_AT_external 0x0
  00019f:     36  = 0x5 (DW_TAG_formal_parameter)
  0001a0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a5:       DW_AT_name basePri
  0001ad:     89  = 0x34 (DW_TAG_variable)
  0001ae:       DW_AT_name __regBasePri
  0001bb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001c0:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0001c2:     0  null
  0001c3:   59  = 0x2e (DW_TAG_subprogram)
  0001c4:     DW_AT_sibling 0x204
  0001c6:     DW_AT_decl_file 0x1
  0001c7:     DW_AT_decl_line 0x3ce
  0001c9:     DW_AT_decl_column 0x1a
  0001ca:     DW_AT_name __get_PRIMASK
  0001d8:     DW_AT_external 0x0
  0001d9:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001de:     97  = 0x34 (DW_TAG_variable)
  0001df:       DW_AT_name __result
  0001e8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001ed:       DW_AT_artificial 0x1
  0001ee:     89  = 0x34 (DW_TAG_variable)
  0001ef:       DW_AT_name __regPriMask
  0001fc:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000201:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000203:     0  null
  000204:   60  = 0x2e (DW_TAG_subprogram)
  000205:     DW_AT_sibling 0x23e
  000207:     DW_AT_decl_file 0x1
  000208:     DW_AT_decl_line 0x3db
  00020a:     DW_AT_decl_column 0x16
  00020b:     DW_AT_name __set_PRIMASK
  000219:     DW_AT_external 0x0
  00021a:     36  = 0x5 (DW_TAG_formal_parameter)
  00021b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000220:       DW_AT_name priMask
  000228:     89  = 0x34 (DW_TAG_variable)
  000229:       DW_AT_name __regPriMask
  000236:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00023b:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00023d:     0  null
  00023e:   59  = 0x2e (DW_TAG_subprogram)
  00023f:     DW_AT_sibling 0x283
  000241:     DW_AT_decl_file 0x1
  000242:     DW_AT_decl_line 0x3e8
  000244:     DW_AT_decl_column 0x1a
  000245:     DW_AT_name __get_FAULTMASK
  000255:     DW_AT_external 0x0
  000256:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00025b:     97  = 0x34 (DW_TAG_variable)
  00025c:       DW_AT_name __result
  000265:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00026a:       DW_AT_artificial 0x1
  00026b:     89  = 0x34 (DW_TAG_variable)
  00026c:       DW_AT_name __regFaultMask
  00027b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000280:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000282:     0  null
  000283:   60  = 0x2e (DW_TAG_subprogram)
  000284:     DW_AT_sibling 0x2c3
  000286:     DW_AT_decl_file 0x1
  000287:     DW_AT_decl_line 0x3f5
  000289:     DW_AT_decl_column 0x16
  00028a:     DW_AT_name __set_FAULTMASK
  00029a:     DW_AT_external 0x0
  00029b:     36  = 0x5 (DW_TAG_formal_parameter)
  00029c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002a1:       DW_AT_name faultMask
  0002ab:     89  = 0x34 (DW_TAG_variable)
  0002ac:       DW_AT_name __regFaultMask
  0002bb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002c0:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0002c2:     0  null
  0002c3:   59  = 0x2e (DW_TAG_subprogram)
  0002c4:     DW_AT_sibling 0x304
  0002c6:     DW_AT_decl_file 0x1
  0002c7:     DW_AT_decl_line 0x402
  0002c9:     DW_AT_decl_column 0x1a
  0002ca:     DW_AT_name __get_CONTROL
  0002d8:     DW_AT_external 0x0
  0002d9:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002de:     97  = 0x34 (DW_TAG_variable)
  0002df:       DW_AT_name __result
  0002e8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ed:       DW_AT_artificial 0x1
  0002ee:     89  = 0x34 (DW_TAG_variable)
  0002ef:       DW_AT_name __regControl
  0002fc:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000301:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000303:     0  null
  000304:   60  = 0x2e (DW_TAG_subprogram)
  000305:     DW_AT_sibling 0x33e
  000307:     DW_AT_decl_file 0x1
  000308:     DW_AT_decl_line 0x40f
  00030a:     DW_AT_decl_column 0x16
  00030b:     DW_AT_name __set_CONTROL
  000319:     DW_AT_external 0x0
  00031a:     36  = 0x5 (DW_TAG_formal_parameter)
  00031b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000320:       DW_AT_name control
  000328:     89  = 0x34 (DW_TAG_variable)
  000329:       DW_AT_name __regControl
  000336:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00033b:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00033d:     0  null
  00033e:   60  = 0x2e (DW_TAG_subprogram)
  00033f:     DW_AT_sibling 0x39b
  000341:     DW_AT_decl_file 0x1
  000342:     DW_AT_decl_line 0x5bc
  000344:     DW_AT_decl_column 0x16
  000345:     DW_AT_name NVIC_SetPriorityGrouping
  00035e:     DW_AT_external 0x0
  00035f:     36  = 0x5 (DW_TAG_formal_parameter)
  000360:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000365:       DW_AT_name PriorityGroup
  000373:     92  = 0x34 (DW_TAG_variable)
  000374:       DW_AT_name reg_value
  00037e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000383:     92  = 0x34 (DW_TAG_variable)
  000384:       DW_AT_name PriorityGroupTmp
  000395:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00039a:     0  null
  00039b:   59  = 0x2e (DW_TAG_subprogram)
  00039c:     DW_AT_sibling 0x3d2
  00039e:     DW_AT_decl_file 0x1
  00039f:     DW_AT_decl_line 0x5d1
  0003a1:     DW_AT_decl_column 0x1a
  0003a2:     DW_AT_name NVIC_GetPriorityGrouping
  0003bb:     DW_AT_external 0x0
  0003bc:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003c1:     97  = 0x34 (DW_TAG_variable)
  0003c2:       DW_AT_name __result
  0003cb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003d0:       DW_AT_artificial 0x1
  0003d1:     0  null
  0003d2:   60  = 0x2e (DW_TAG_subprogram)
  0003d3:     DW_AT_sibling 0x3f5
  0003d5:     DW_AT_decl_file 0x1
  0003d6:     DW_AT_decl_line 0x5de
  0003d8:     DW_AT_decl_column 0x16
  0003d9:     DW_AT_name NVIC_EnableIRQ
  0003e8:     DW_AT_external 0x0
  0003e9:     36  = 0x5 (DW_TAG_formal_parameter)
  0003ea:       DW_AT_type indirect DW_FORM_ref_addr 0x460+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0003ef:       DW_AT_name IRQn
  0003f4:     0  null
  0003f5:   60  = 0x2e (DW_TAG_subprogram)
  0003f6:     DW_AT_sibling 0x419
  0003f8:     DW_AT_decl_file 0x1
  0003f9:     DW_AT_decl_line 0x5eb
  0003fb:     DW_AT_decl_column 0x16
  0003fc:     DW_AT_name NVIC_DisableIRQ
  00040c:     DW_AT_external 0x0
  00040d:     36  = 0x5 (DW_TAG_formal_parameter)
  00040e:       DW_AT_type indirect DW_FORM_ref_addr 0x460+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  000413:       DW_AT_name IRQn
  000418:     0  null
  000419:   59  = 0x2e (DW_TAG_subprogram)
  00041a:     DW_AT_sibling 0x455
  00041c:     DW_AT_decl_file 0x1
  00041d:     DW_AT_decl_line 0x5f9
  00041f:     DW_AT_decl_column 0x1a
  000420:     DW_AT_name NVIC_GetPendingIRQ
  000433:     DW_AT_external 0x0
  000434:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000439:     36  = 0x5 (DW_TAG_formal_parameter)
  00043a:       DW_AT_type indirect DW_FORM_ref_addr 0x460+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  00043f:       DW_AT_name IRQn
  000444:     97  = 0x34 (DW_TAG_variable)
  000445:       DW_AT_name __result
  00044e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000453:       DW_AT_artificial 0x1
  000454:     0  null
  000455:   60  = 0x2e (DW_TAG_subprogram)
  000456:     DW_AT_sibling 0x47c
  000458:     DW_AT_decl_file 0x1
  000459:     DW_AT_decl_line 0x606
  00045b:     DW_AT_decl_column 0x16
  00045c:     DW_AT_name NVIC_SetPendingIRQ
  00046f:     DW_AT_external 0x0
  000470:     36  = 0x5 (DW_TAG_formal_parameter)
  000471:       DW_AT_type indirect DW_FORM_ref_addr 0x460+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  000476:       DW_AT_name IRQn
  00047b:     0  null
  00047c:   60  = 0x2e (DW_TAG_subprogram)
  00047d:     DW_AT_sibling 0x4a5
  00047f:     DW_AT_decl_file 0x1
  000480:     DW_AT_decl_line 0x613
  000482:     DW_AT_decl_column 0x16
  000483:     DW_AT_name NVIC_ClearPendingIRQ
  000498:     DW_AT_external 0x0
  000499:     36  = 0x5 (DW_TAG_formal_parameter)
  00049a:       DW_AT_type indirect DW_FORM_ref_addr 0x460+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  00049f:       DW_AT_name IRQn
  0004a4:     0  null
  0004a5:   59  = 0x2e (DW_TAG_subprogram)
  0004a6:     DW_AT_sibling 0x4dd
  0004a8:     DW_AT_decl_file 0x1
  0004a9:     DW_AT_decl_line 0x621
  0004ab:     DW_AT_decl_column 0x1a
  0004ac:     DW_AT_name NVIC_GetActive
  0004bb:     DW_AT_external 0x0
  0004bc:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004c1:     36  = 0x5 (DW_TAG_formal_parameter)
  0004c2:       DW_AT_type indirect DW_FORM_ref_addr 0x460+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0004c7:       DW_AT_name IRQn
  0004cc:     97  = 0x34 (DW_TAG_variable)
  0004cd:       DW_AT_name __result
  0004d6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004db:       DW_AT_artificial 0x1
  0004dc:     0  null
  0004dd:   60  = 0x2e (DW_TAG_subprogram)
  0004de:     DW_AT_sibling 0x511
  0004e0:     DW_AT_decl_file 0x1
  0004e1:     DW_AT_decl_line 0x632
  0004e3:     DW_AT_decl_column 0x16
  0004e4:     DW_AT_name NVIC_SetPriority
  0004f5:     DW_AT_external 0x0
  0004f6:     36  = 0x5 (DW_TAG_formal_parameter)
  0004f7:       DW_AT_type indirect DW_FORM_ref_addr 0x460+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0004fc:       DW_AT_name IRQn
  000501:     36  = 0x5 (DW_TAG_formal_parameter)
  000502:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000507:       DW_AT_name priority
  000510:     0  null
  000511:   59  = 0x2e (DW_TAG_subprogram)
  000512:     DW_AT_sibling 0x54b
  000514:     DW_AT_decl_file 0x1
  000515:     DW_AT_decl_line 0x649
  000517:     DW_AT_decl_column 0x1a
  000518:     DW_AT_name NVIC_GetPriority
  000529:     DW_AT_external 0x0
  00052a:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00052f:     36  = 0x5 (DW_TAG_formal_parameter)
  000530:       DW_AT_type indirect DW_FORM_ref_addr 0x460+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  000535:       DW_AT_name IRQn
  00053a:     97  = 0x34 (DW_TAG_variable)
  00053b:       DW_AT_name __result
  000544:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000549:       DW_AT_artificial 0x1
  00054a:     0  null
  00054b:   59  = 0x2e (DW_TAG_subprogram)
  00054c:     DW_AT_sibling 0x600
  00054e:     DW_AT_decl_file 0x1
  00054f:     DW_AT_decl_line 0x662
  000551:     DW_AT_decl_column 0x1a
  000552:     DW_AT_name NVIC_EncodePriority
  000566:     DW_AT_external 0x0
  000567:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00056c:     36  = 0x5 (DW_TAG_formal_parameter)
  00056d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000572:       DW_AT_name PriorityGroup
  000580:     36  = 0x5 (DW_TAG_formal_parameter)
  000581:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000586:       DW_AT_name PreemptPriority
  000596:     36  = 0x5 (DW_TAG_formal_parameter)
  000597:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00059c:       DW_AT_name SubPriority
  0005a8:     97  = 0x34 (DW_TAG_variable)
  0005a9:       DW_AT_name __result
  0005b2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005b7:       DW_AT_artificial 0x1
  0005b8:     92  = 0x34 (DW_TAG_variable)
  0005b9:       DW_AT_name PriorityGroupTmp
  0005ca:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005cf:     92  = 0x34 (DW_TAG_variable)
  0005d0:       DW_AT_name PreemptPriorityBits
  0005e4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005e9:     92  = 0x34 (DW_TAG_variable)
  0005ea:       DW_AT_name SubPriorityBits
  0005fa:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005ff:     0  null
  000600:   60  = 0x2e (DW_TAG_subprogram)
  000601:     DW_AT_sibling 0x6ad
  000603:     DW_AT_decl_file 0x1
  000604:     DW_AT_decl_line 0x681
  000606:     DW_AT_decl_column 0x16
  000607:     DW_AT_name NVIC_DecodePriority
  00061b:     DW_AT_external 0x0
  00061c:     36  = 0x5 (DW_TAG_formal_parameter)
  00061d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000622:       DW_AT_name Priority
  00062b:     36  = 0x5 (DW_TAG_formal_parameter)
  00062c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000631:       DW_AT_name PriorityGroup
  00063f:     36  = 0x5 (DW_TAG_formal_parameter)
  000640:       DW_AT_type indirect DW_FORM_ref2 0x6ad
  000643:       DW_AT_name pPreemptPriority
  000654:     36  = 0x5 (DW_TAG_formal_parameter)
  000655:       DW_AT_type indirect DW_FORM_ref2 0x6ad
  000658:       DW_AT_name pSubPriority
  000665:     92  = 0x34 (DW_TAG_variable)
  000666:       DW_AT_name PriorityGroupTmp
  000677:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00067c:     92  = 0x34 (DW_TAG_variable)
  00067d:       DW_AT_name PreemptPriorityBits
  000691:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000696:     92  = 0x34 (DW_TAG_variable)
  000697:       DW_AT_name SubPriorityBits
  0006a7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0006ac:     0  null
  0006ad:   34  = 0xf (DW_TAG_pointer_type)
  0006ae:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0006b3:   59  = 0x2e (DW_TAG_subprogram)
  0006b4:     DW_AT_sibling 0x6ec
  0006b6:     DW_AT_decl_file 0x1
  0006b7:     DW_AT_decl_line 0x69e
  0006b9:     DW_AT_decl_column 0x1a
  0006ba:     DW_AT_name SysTick_Config
  0006c9:     DW_AT_external 0x0
  0006ca:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0006cf:     36  = 0x5 (DW_TAG_formal_parameter)
  0006d0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0006d5:       DW_AT_name ticks
  0006db:     97  = 0x34 (DW_TAG_variable)
  0006dc:       DW_AT_name __result
  0006e5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0006ea:       DW_AT_artificial 0x1
  0006eb:     0  null
  0006ec:   60  = 0x2e (DW_TAG_subprogram)
  0006ed:     DW_AT_sibling 0x706
  0006ef:     DW_AT_decl_file 0x1
  0006f0:     DW_AT_decl_line 0x6b7
  0006f2:     DW_AT_decl_column 0x16
  0006f3:     DW_AT_name NVIC_SystemReset
  000704:     DW_AT_external 0x0
  000705:     0  null
  000706:   59  = 0x2e (DW_TAG_subprogram)
  000707:     DW_AT_sibling 0x73a
  000709:     DW_AT_decl_file 0x1
  00070a:     DW_AT_decl_line 0x6dc
  00070c:     DW_AT_decl_column 0x1a
  00070d:     DW_AT_name ITM_SendChar
  00071a:     DW_AT_external 0x0
  00071b:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000720:     36  = 0x5 (DW_TAG_formal_parameter)
  000721:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000726:       DW_AT_name ch
  000729:     97  = 0x34 (DW_TAG_variable)
  00072a:       DW_AT_name __result
  000733:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000738:       DW_AT_artificial 0x1
  000739:     0  null
  00073a:   59  = 0x2e (DW_TAG_subprogram)
  00073b:     DW_AT_sibling 0x76b
  00073d:     DW_AT_decl_file 0x1
  00073e:     DW_AT_decl_line 0x6f2
  000740:     DW_AT_decl_column 0x15
  000741:     DW_AT_name ITM_ReceiveChar
  000751:     DW_AT_external 0x0
  000752:     DW_AT_type indirect DW_FORM_ref2 0x12a
  000755:     97  = 0x34 (DW_TAG_variable)
  000756:       DW_AT_name __result
  00075f:       DW_AT_type indirect DW_FORM_ref2 0x12a
  000762:       DW_AT_artificial 0x1
  000763:     92  = 0x34 (DW_TAG_variable)
  000764:       DW_AT_name ch
  000767:       DW_AT_type indirect DW_FORM_ref2 0x12a
  00076a:     0  null
  00076b:   59  = 0x2e (DW_TAG_subprogram)
  00076c:     DW_AT_sibling 0x793
  00076e:     DW_AT_decl_file 0x1
  00076f:     DW_AT_decl_line 0x706
  000771:     DW_AT_decl_column 0x15
  000772:     DW_AT_name ITM_CheckChar
  000780:     DW_AT_external 0x0
  000781:     DW_AT_type indirect DW_FORM_ref2 0x12a
  000784:     97  = 0x34 (DW_TAG_variable)
  000785:       DW_AT_name __result
  00078e:       DW_AT_type indirect DW_FORM_ref2 0x12a
  000791:       DW_AT_artificial 0x1
  000792:     0  null
  000793:   42  = 0x13 (DW_TAG_structure_type)
  000794:     DW_AT_sibling 0x8d5
  000796:     DW_AT_byte_size 0xe04
  000798:     3  = 0x1 (DW_TAG_array_type)
  000799:       DW_AT_sibling 0x7a1
  00079b:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  00079e:       1  = 0x21 (DW_TAG_subrange_type)
  00079f:         DW_AT_upper_bound 0x7
  0007a0:       0  null
  0007a1:     30  = 0xd (DW_TAG_member)
  0007a2:       DW_AT_name ISER
  0007a7:       DW_AT_type indirect DW_FORM_ref2 0x798
  0007aa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0007ad:     3  = 0x1 (DW_TAG_array_type)
  0007ae:       DW_AT_sibling 0x7b8
  0007b0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0007b5:       1  = 0x21 (DW_TAG_subrange_type)
  0007b6:         DW_AT_upper_bound 0x17
  0007b7:       0  null
  0007b8:     30  = 0xd (DW_TAG_member)
  0007b9:       DW_AT_name RESERVED0
  0007c3:       DW_AT_type indirect DW_FORM_ref2 0x7ad
  0007c6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0007c9:     3  = 0x1 (DW_TAG_array_type)
  0007ca:       DW_AT_sibling 0x7d2
  0007cc:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  0007cf:       1  = 0x21 (DW_TAG_subrange_type)
  0007d0:         DW_AT_upper_bound 0x7
  0007d1:       0  null
  0007d2:     30  = 0xd (DW_TAG_member)
  0007d3:       DW_AT_name ICER
  0007d8:       DW_AT_type indirect DW_FORM_ref2 0x7c9
  0007db:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  0007df:     3  = 0x1 (DW_TAG_array_type)
  0007e0:       DW_AT_sibling 0x7ea
  0007e2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0007e7:       1  = 0x21 (DW_TAG_subrange_type)
  0007e8:         DW_AT_upper_bound 0x17
  0007e9:       0  null
  0007ea:     30  = 0xd (DW_TAG_member)
  0007eb:       DW_AT_name RSERVED1
  0007f4:       DW_AT_type indirect DW_FORM_ref2 0x7df
  0007f7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  0007fb:     3  = 0x1 (DW_TAG_array_type)
  0007fc:       DW_AT_sibling 0x804
  0007fe:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000801:       1  = 0x21 (DW_TAG_subrange_type)
  000802:         DW_AT_upper_bound 0x7
  000803:       0  null
  000804:     30  = 0xd (DW_TAG_member)
  000805:       DW_AT_name ISPR
  00080a:       DW_AT_type indirect DW_FORM_ref2 0x7fb
  00080d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  000811:     3  = 0x1 (DW_TAG_array_type)
  000812:       DW_AT_sibling 0x81c
  000814:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000819:       1  = 0x21 (DW_TAG_subrange_type)
  00081a:         DW_AT_upper_bound 0x17
  00081b:       0  null
  00081c:     30  = 0xd (DW_TAG_member)
  00081d:       DW_AT_name RESERVED2
  000827:       DW_AT_type indirect DW_FORM_ref2 0x811
  00082a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  00082e:     3  = 0x1 (DW_TAG_array_type)
  00082f:       DW_AT_sibling 0x837
  000831:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000834:       1  = 0x21 (DW_TAG_subrange_type)
  000835:         DW_AT_upper_bound 0x7
  000836:       0  null
  000837:     30  = 0xd (DW_TAG_member)
  000838:       DW_AT_name ICPR
  00083d:       DW_AT_type indirect DW_FORM_ref2 0x82e
  000840:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  000844:     3  = 0x1 (DW_TAG_array_type)
  000845:       DW_AT_sibling 0x84f
  000847:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00084c:       1  = 0x21 (DW_TAG_subrange_type)
  00084d:         DW_AT_upper_bound 0x17
  00084e:       0  null
  00084f:     30  = 0xd (DW_TAG_member)
  000850:       DW_AT_name RESERVED3
  00085a:       DW_AT_type indirect DW_FORM_ref2 0x844
  00085d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 416 }
  000861:     3  = 0x1 (DW_TAG_array_type)
  000862:       DW_AT_sibling 0x86a
  000864:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000867:       1  = 0x21 (DW_TAG_subrange_type)
  000868:         DW_AT_upper_bound 0x7
  000869:       0  null
  00086a:     30  = 0xd (DW_TAG_member)
  00086b:       DW_AT_name IABR
  000870:       DW_AT_type indirect DW_FORM_ref2 0x861
  000873:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  000877:     3  = 0x1 (DW_TAG_array_type)
  000878:       DW_AT_sibling 0x882
  00087a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00087f:       1  = 0x21 (DW_TAG_subrange_type)
  000880:         DW_AT_upper_bound 0x37
  000881:       0  null
  000882:     30  = 0xd (DW_TAG_member)
  000883:       DW_AT_name RESERVED4
  00088d:       DW_AT_type indirect DW_FORM_ref2 0x877
  000890:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 544 }
  000894:     3  = 0x1 (DW_TAG_array_type)
  000895:       DW_AT_sibling 0x89e
  000897:       DW_AT_type indirect DW_FORM_ref2 0x8db
  00089a:       1  = 0x21 (DW_TAG_subrange_type)
  00089b:         DW_AT_upper_bound 0xef
  00089d:       0  null
  00089e:     30  = 0xd (DW_TAG_member)
  00089f:       DW_AT_name IP
  0008a2:       DW_AT_type indirect DW_FORM_ref2 0x894
  0008a5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 768 }
  0008a9:     3  = 0x1 (DW_TAG_array_type)
  0008aa:       DW_AT_sibling 0x8b5
  0008ac:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0008b1:       1  = 0x21 (DW_TAG_subrange_type)
  0008b2:         DW_AT_upper_bound 0x283
  0008b4:       0  null
  0008b5:     30  = 0xd (DW_TAG_member)
  0008b6:       DW_AT_name RESERVED5
  0008c0:       DW_AT_type indirect DW_FORM_ref2 0x8a9
  0008c3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1008 }
  0008c7:     30  = 0xd (DW_TAG_member)
  0008c8:       DW_AT_name STIR
  0008cd:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  0008d0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3584 }
  0008d4:     0  null
  0008d5:   116  = 0x35 (DW_TAG_volatile_type)
  0008d6:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0008db:   116  = 0x35 (DW_TAG_volatile_type)
  0008dc:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0008e1:   80  = 0x16 (DW_TAG_typedef)
  0008e2:     DW_AT_name NVIC_Type
  0008ec:     DW_AT_type indirect DW_FORM_ref2 0x793
  0008ef:     DW_AT_decl_file 0x1
  0008f0:     DW_AT_decl_line 0x93
  0008f2:     DW_AT_decl_column 0x4
  0008f3:   42  = 0x13 (DW_TAG_structure_type)
  0008f4:     DW_AT_sibling 0x9fe
  0008f6:     DW_AT_byte_size 0x74
  0008f7:     30  = 0xd (DW_TAG_member)
  0008f8:       DW_AT_name CPUID
  0008fe:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000901:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000904:     30  = 0xd (DW_TAG_member)
  000905:       DW_AT_name ICSR
  00090a:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  00090d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000910:     30  = 0xd (DW_TAG_member)
  000911:       DW_AT_name VTOR
  000916:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000919:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00091c:     30  = 0xd (DW_TAG_member)
  00091d:       DW_AT_name AIRCR
  000923:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000926:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000929:     30  = 0xd (DW_TAG_member)
  00092a:       DW_AT_name SCR
  00092e:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000931:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000934:     30  = 0xd (DW_TAG_member)
  000935:       DW_AT_name CCR
  000939:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  00093c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00093f:     3  = 0x1 (DW_TAG_array_type)
  000940:       DW_AT_sibling 0x948
  000942:       DW_AT_type indirect DW_FORM_ref2 0x8db
  000945:       1  = 0x21 (DW_TAG_subrange_type)
  000946:         DW_AT_upper_bound 0xb
  000947:       0  null
  000948:     30  = 0xd (DW_TAG_member)
  000949:       DW_AT_name SHP
  00094d:       DW_AT_type indirect DW_FORM_ref2 0x93f
  000950:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000953:     30  = 0xd (DW_TAG_member)
  000954:       DW_AT_name SHCSR
  00095a:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  00095d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000960:     30  = 0xd (DW_TAG_member)
  000961:       DW_AT_name CFSR
  000966:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000969:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00096c:     30  = 0xd (DW_TAG_member)
  00096d:       DW_AT_name HFSR
  000972:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000975:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  000978:     30  = 0xd (DW_TAG_member)
  000979:       DW_AT_name DFSR
  00097e:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000981:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  000984:     30  = 0xd (DW_TAG_member)
  000985:       DW_AT_name MMFAR
  00098b:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  00098e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  000991:     30  = 0xd (DW_TAG_member)
  000992:       DW_AT_name BFAR
  000997:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  00099a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00099d:     30  = 0xd (DW_TAG_member)
  00099e:       DW_AT_name AFSR
  0009a3:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  0009a6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  0009a9:     3  = 0x1 (DW_TAG_array_type)
  0009aa:       DW_AT_sibling 0x9b2
  0009ac:       DW_AT_type indirect DW_FORM_ref2 0xa04
  0009af:       1  = 0x21 (DW_TAG_subrange_type)
  0009b0:         DW_AT_upper_bound 0x1
  0009b1:       0  null
  0009b2:     30  = 0xd (DW_TAG_member)
  0009b3:       DW_AT_name PFR
  0009b7:       DW_AT_type indirect DW_FORM_ref2 0x9a9
  0009ba:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  0009bd:     30  = 0xd (DW_TAG_member)
  0009be:       DW_AT_name DFR
  0009c2:       DW_AT_type indirect DW_FORM_ref2 0xa04
  0009c5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0009c8:     30  = 0xd (DW_TAG_member)
  0009c9:       DW_AT_name ADR
  0009cd:       DW_AT_type indirect DW_FORM_ref2 0xa04
  0009d0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0009d3:     3  = 0x1 (DW_TAG_array_type)
  0009d4:       DW_AT_sibling 0x9dc
  0009d6:       DW_AT_type indirect DW_FORM_ref2 0xa04
  0009d9:       1  = 0x21 (DW_TAG_subrange_type)
  0009da:         DW_AT_upper_bound 0x3
  0009db:       0  null
  0009dc:     30  = 0xd (DW_TAG_member)
  0009dd:       DW_AT_name MMFR
  0009e2:       DW_AT_type indirect DW_FORM_ref2 0x9d3
  0009e5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  0009e8:     3  = 0x1 (DW_TAG_array_type)
  0009e9:       DW_AT_sibling 0x9f1
  0009eb:       DW_AT_type indirect DW_FORM_ref2 0xa04
  0009ee:       1  = 0x21 (DW_TAG_subrange_type)
  0009ef:         DW_AT_upper_bound 0x4
  0009f0:       0  null
  0009f1:     30  = 0xd (DW_TAG_member)
  0009f2:       DW_AT_name ISAR
  0009f7:       DW_AT_type indirect DW_FORM_ref2 0x9e8
  0009fa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  0009fd:     0  null
  0009fe:   17  = 0x26 (DW_TAG_const_type)
  0009ff:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000a04:   116  = 0x35 (DW_TAG_volatile_type)
  000a05:     DW_AT_type indirect DW_FORM_ref2 0x9fe
  000a08:   80  = 0x16 (DW_TAG_typedef)
  000a09:     DW_AT_name SCB_Type
  000a12:     DW_AT_type indirect DW_FORM_ref2 0x8f3
  000a15:     DW_AT_decl_file 0x1
  000a16:     DW_AT_decl_line 0xb0
  000a18:     DW_AT_decl_column 0x3
  000a19:   42  = 0x13 (DW_TAG_structure_type)
  000a1a:     DW_AT_sibling 0xa4e
  000a1c:     DW_AT_byte_size 0x10
  000a1d:     30  = 0xd (DW_TAG_member)
  000a1e:       DW_AT_name CTRL
  000a23:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000a26:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000a29:     30  = 0xd (DW_TAG_member)
  000a2a:       DW_AT_name LOAD
  000a2f:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000a32:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000a35:     30  = 0xd (DW_TAG_member)
  000a36:       DW_AT_name VAL
  000a3a:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000a3d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000a40:     30  = 0xd (DW_TAG_member)
  000a41:       DW_AT_name CALIB
  000a47:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000a4a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000a4d:     0  null
  000a4e:   80  = 0x16 (DW_TAG_typedef)
  000a4f:     DW_AT_name SysTick_Type
  000a5c:     DW_AT_type indirect DW_FORM_ref2 0xa19
  000a5f:     DW_AT_decl_file 0x1
  000a60:     DW_AT_decl_line 0x173
  000a62:     DW_AT_decl_column 0x3
  000a63:   83  = 0x17 (DW_TAG_union_type)
  000a64:     DW_AT_sibling 0xa7f
  000a66:     DW_AT_byte_size 0x4
  000a67:     31  = 0xd (DW_TAG_member)
  000a68:       DW_AT_name u8
  000a6b:       DW_AT_type indirect DW_FORM_ref2 0x8db
  000a6e:     31  = 0xd (DW_TAG_member)
  000a6f:       DW_AT_name u16
  000a73:       DW_AT_type indirect DW_FORM_ref2 0xa7f
  000a76:     31  = 0xd (DW_TAG_member)
  000a77:       DW_AT_name u32
  000a7b:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000a7e:     0  null
  000a7f:   116  = 0x35 (DW_TAG_volatile_type)
  000a80:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000a85:   42  = 0x13 (DW_TAG_structure_type)
  000a86:     DW_AT_sibling 0xc4c
  000a88:     DW_AT_byte_size 0x1000
  000a8a:     3  = 0x1 (DW_TAG_array_type)
  000a8b:       DW_AT_sibling 0xa93
  000a8d:       DW_AT_type indirect DW_FORM_ref2 0xc4c
  000a90:       1  = 0x21 (DW_TAG_subrange_type)
  000a91:         DW_AT_upper_bound 0x1f
  000a92:       0  null
  000a93:     30  = 0xd (DW_TAG_member)
  000a94:       DW_AT_name PORT
  000a99:       DW_AT_type indirect DW_FORM_ref2 0xa8a
  000a9c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000a9f:     3  = 0x1 (DW_TAG_array_type)
  000aa0:       DW_AT_sibling 0xaab
  000aa2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000aa7:       1  = 0x21 (DW_TAG_subrange_type)
  000aa8:         DW_AT_upper_bound 0x35f
  000aaa:       0  null
  000aab:     30  = 0xd (DW_TAG_member)
  000aac:       DW_AT_name RESERVED0
  000ab6:       DW_AT_type indirect DW_FORM_ref2 0xa9f
  000ab9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  000abd:     30  = 0xd (DW_TAG_member)
  000abe:       DW_AT_name TER
  000ac2:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000ac5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3584 }
  000ac9:     3  = 0x1 (DW_TAG_array_type)
  000aca:       DW_AT_sibling 0xad4
  000acc:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000ad1:       1  = 0x21 (DW_TAG_subrange_type)
  000ad2:         DW_AT_upper_bound 0xe
  000ad3:       0  null
  000ad4:     30  = 0xd (DW_TAG_member)
  000ad5:       DW_AT_name RESERVED1
  000adf:       DW_AT_type indirect DW_FORM_ref2 0xac9
  000ae2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3588 }
  000ae6:     30  = 0xd (DW_TAG_member)
  000ae7:       DW_AT_name TPR
  000aeb:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000aee:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3648 }
  000af2:     3  = 0x1 (DW_TAG_array_type)
  000af3:       DW_AT_sibling 0xafd
  000af5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000afa:       1  = 0x21 (DW_TAG_subrange_type)
  000afb:         DW_AT_upper_bound 0xe
  000afc:       0  null
  000afd:     30  = 0xd (DW_TAG_member)
  000afe:       DW_AT_name RESERVED2
  000b08:       DW_AT_type indirect DW_FORM_ref2 0xaf2
  000b0b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3652 }
  000b0f:     30  = 0xd (DW_TAG_member)
  000b10:       DW_AT_name TCR
  000b14:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000b17:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3712 }
  000b1b:     3  = 0x1 (DW_TAG_array_type)
  000b1c:       DW_AT_sibling 0xb26
  000b1e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b23:       1  = 0x21 (DW_TAG_subrange_type)
  000b24:         DW_AT_upper_bound 0x1c
  000b25:       0  null
  000b26:     30  = 0xd (DW_TAG_member)
  000b27:       DW_AT_name RESERVED3
  000b31:       DW_AT_type indirect DW_FORM_ref2 0xb1b
  000b34:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3716 }
  000b38:     30  = 0xd (DW_TAG_member)
  000b39:       DW_AT_name IWR
  000b3d:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000b40:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3832 }
  000b44:     30  = 0xd (DW_TAG_member)
  000b45:       DW_AT_name IRR
  000b49:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000b4c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3836 }
  000b50:     30  = 0xd (DW_TAG_member)
  000b51:       DW_AT_name IMCR
  000b56:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000b59:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3840 }
  000b5d:     3  = 0x1 (DW_TAG_array_type)
  000b5e:       DW_AT_sibling 0xb68
  000b60:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b65:       1  = 0x21 (DW_TAG_subrange_type)
  000b66:         DW_AT_upper_bound 0x2a
  000b67:       0  null
  000b68:     30  = 0xd (DW_TAG_member)
  000b69:       DW_AT_name RESERVED4
  000b73:       DW_AT_type indirect DW_FORM_ref2 0xb5d
  000b76:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3844 }
  000b7a:     30  = 0xd (DW_TAG_member)
  000b7b:       DW_AT_name LAR
  000b7f:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000b82:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4016 }
  000b86:     30  = 0xd (DW_TAG_member)
  000b87:       DW_AT_name LSR
  000b8b:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000b8e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4020 }
  000b92:     3  = 0x1 (DW_TAG_array_type)
  000b93:       DW_AT_sibling 0xb9d
  000b95:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b9a:       1  = 0x21 (DW_TAG_subrange_type)
  000b9b:         DW_AT_upper_bound 0x5
  000b9c:       0  null
  000b9d:     30  = 0xd (DW_TAG_member)
  000b9e:       DW_AT_name RESERVED5
  000ba8:       DW_AT_type indirect DW_FORM_ref2 0xb92
  000bab:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4024 }
  000baf:     30  = 0xd (DW_TAG_member)
  000bb0:       DW_AT_name PID4
  000bb5:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000bb8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4048 }
  000bbc:     30  = 0xd (DW_TAG_member)
  000bbd:       DW_AT_name PID5
  000bc2:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000bc5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4052 }
  000bc9:     30  = 0xd (DW_TAG_member)
  000bca:       DW_AT_name PID6
  000bcf:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000bd2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4056 }
  000bd6:     30  = 0xd (DW_TAG_member)
  000bd7:       DW_AT_name PID7
  000bdc:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000bdf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4060 }
  000be3:     30  = 0xd (DW_TAG_member)
  000be4:       DW_AT_name PID0
  000be9:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000bec:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4064 }
  000bf0:     30  = 0xd (DW_TAG_member)
  000bf1:       DW_AT_name PID1
  000bf6:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000bf9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4068 }
  000bfd:     30  = 0xd (DW_TAG_member)
  000bfe:       DW_AT_name PID2
  000c03:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000c06:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4072 }
  000c0a:     30  = 0xd (DW_TAG_member)
  000c0b:       DW_AT_name PID3
  000c10:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000c13:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4076 }
  000c17:     30  = 0xd (DW_TAG_member)
  000c18:       DW_AT_name CID0
  000c1d:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000c20:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4080 }
  000c24:     30  = 0xd (DW_TAG_member)
  000c25:       DW_AT_name CID1
  000c2a:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000c2d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4084 }
  000c31:     30  = 0xd (DW_TAG_member)
  000c32:       DW_AT_name CID2
  000c37:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000c3a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4088 }
  000c3e:     30  = 0xd (DW_TAG_member)
  000c3f:       DW_AT_name CID3
  000c44:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000c47:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4092 }
  000c4b:     0  null
  000c4c:   116  = 0x35 (DW_TAG_volatile_type)
  000c4d:     DW_AT_type indirect DW_FORM_ref2 0xa63
  000c50:   80  = 0x16 (DW_TAG_typedef)
  000c51:     DW_AT_name ITM_Type
  000c5a:     DW_AT_type indirect DW_FORM_ref2 0xa85
  000c5d:     DW_AT_decl_file 0x1
  000c5e:     DW_AT_decl_line 0x1bc
  000c60:     DW_AT_decl_column 0x3
  000c61:   42  = 0x13 (DW_TAG_structure_type)
  000c62:     DW_AT_sibling 0xc98
  000c64:     DW_AT_byte_size 0xc
  000c65:     30  = 0xd (DW_TAG_member)
  000c66:       DW_AT_name RESERVED0
  000c70:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c75:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000c78:     30  = 0xd (DW_TAG_member)
  000c79:       DW_AT_name ICTR
  000c7e:       DW_AT_type indirect DW_FORM_ref2 0xa04
  000c81:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000c84:     30  = 0xd (DW_TAG_member)
  000c85:       DW_AT_name RESERVED1
  000c8f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c94:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000c97:     0  null
  000c98:   80  = 0x16 (DW_TAG_typedef)
  000c99:     DW_AT_name InterruptType_Type
  000cac:     DW_AT_type indirect DW_FORM_ref2 0xc61
  000caf:     DW_AT_decl_file 0x1
  000cb0:     DW_AT_decl_line 0x200
  000cb2:     DW_AT_decl_column 0x3
  000cb3:   42  = 0x13 (DW_TAG_structure_type)
  000cb4:     DW_AT_sibling 0xcec
  000cb6:     DW_AT_byte_size 0x10
  000cb7:     30  = 0xd (DW_TAG_member)
  000cb8:       DW_AT_name DHCSR
  000cbe:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000cc1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000cc4:     30  = 0xd (DW_TAG_member)
  000cc5:       DW_AT_name DCRSR
  000ccb:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000cce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000cd1:     30  = 0xd (DW_TAG_member)
  000cd2:       DW_AT_name DCRDR
  000cd8:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000cdb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000cde:     30  = 0xd (DW_TAG_member)
  000cdf:       DW_AT_name DEMCR
  000ce5:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  000ce8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000ceb:     0  null
  000cec:   80  = 0x16 (DW_TAG_typedef)
  000ced:     DW_AT_name CoreDebug_Type
  000cfc:     DW_AT_type indirect DW_FORM_ref2 0xcb3
  000cff:     DW_AT_decl_file 0x1
  000d00:     DW_AT_decl_line 0x272
  000d02:     DW_AT_decl_column 0x3
  000d03:   0  null
  000d04: 0  padding
  000d05: 0  padding
  000d06: 0  padding
  000d07: 0  padding


** Section #144 '.rel.debug_info' (SHT_REL)
    Size   : 648 bytes (alignment 4)
    Symbol table #136 '.symtab'
    81 relocations applied to section #17 '.debug_info'


** Section #18 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 105
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  000032:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000057:  directory ""                 : 00
  000058:  file "core_cm3.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 33 2e 68 00 01 00 00
  000066:  file "stdint.h": dir 2 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 02 00 00
  000072:  file ""                      : 00
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\CMSIS\core_cm3.h:1.0


** Section #19 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 11704 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __CM3_CORE_H__ 
  000015: line 84 define __CM3_CMSIS_VERSION_MAIN (0x01)
  000037: line 85 define __CM3_CMSIS_VERSION_SUB (0x30)
  000058: line 86 define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB)
  0000ab: line 88 define __CORTEX_M (0x03)
  0000bf: include at line 90 - file 2
  0000c2: end include
  0000c3: line 113 define __I volatile const
  0000d8: line 115 define __O volatile
  0000e7: line 116 define __IO volatile
  0000f7: line 179 define SCB_CPUID_IMPLEMENTER_Pos 24
  000117: line 180 define SCB_CPUID_IMPLEMENTER_Msk (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)
  00015a: line 182 define SCB_CPUID_VARIANT_Pos 20
  000176: line 183 define SCB_CPUID_VARIANT_Msk (0xFul << SCB_CPUID_VARIANT_Pos)
  0001b0: line 185 define SCB_CPUID_PARTNO_Pos 4
  0001ca: line 186 define SCB_CPUID_PARTNO_Msk (0xFFFul << SCB_CPUID_PARTNO_Pos)
  000204: line 188 define SCB_CPUID_REVISION_Pos 0
  000220: line 189 define SCB_CPUID_REVISION_Msk (0xFul << SCB_CPUID_REVISION_Pos)
  00025c: line 192 define SCB_ICSR_NMIPENDSET_Pos 31
  00027a: line 193 define SCB_ICSR_NMIPENDSET_Msk (1ul << SCB_ICSR_NMIPENDSET_Pos)
  0002b6: line 195 define SCB_ICSR_PENDSVSET_Pos 28
  0002d3: line 196 define SCB_ICSR_PENDSVSET_Msk (1ul << SCB_ICSR_PENDSVSET_Pos)
  00030d: line 198 define SCB_ICSR_PENDSVCLR_Pos 27
  00032a: line 199 define SCB_ICSR_PENDSVCLR_Msk (1ul << SCB_ICSR_PENDSVCLR_Pos)
  000364: line 201 define SCB_ICSR_PENDSTSET_Pos 26
  000381: line 202 define SCB_ICSR_PENDSTSET_Msk (1ul << SCB_ICSR_PENDSTSET_Pos)
  0003bb: line 204 define SCB_ICSR_PENDSTCLR_Pos 25
  0003d8: line 205 define SCB_ICSR_PENDSTCLR_Msk (1ul << SCB_ICSR_PENDSTCLR_Pos)
  000412: line 207 define SCB_ICSR_ISRPREEMPT_Pos 23
  000430: line 208 define SCB_ICSR_ISRPREEMPT_Msk (1ul << SCB_ICSR_ISRPREEMPT_Pos)
  00046c: line 210 define SCB_ICSR_ISRPENDING_Pos 22
  00048a: line 211 define SCB_ICSR_ISRPENDING_Msk (1ul << SCB_ICSR_ISRPENDING_Pos)
  0004c6: line 213 define SCB_ICSR_VECTPENDING_Pos 12
  0004e5: line 214 define SCB_ICSR_VECTPENDING_Msk (0x1FFul << SCB_ICSR_VECTPENDING_Pos)
  000527: line 216 define SCB_ICSR_RETTOBASE_Pos 11
  000544: line 217 define SCB_ICSR_RETTOBASE_Msk (1ul << SCB_ICSR_RETTOBASE_Pos)
  00057e: line 219 define SCB_ICSR_VECTACTIVE_Pos 0
  00059b: line 220 define SCB_ICSR_VECTACTIVE_Msk (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)
  0005db: line 223 define SCB_VTOR_TBLBASE_Pos 29
  0005f6: line 224 define SCB_VTOR_TBLBASE_Msk (0x1FFul << SCB_VTOR_TBLBASE_Pos)
  000630: line 226 define SCB_VTOR_TBLOFF_Pos 7
  000649: line 227 define SCB_VTOR_TBLOFF_Msk (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)
  000684: line 230 define SCB_AIRCR_VECTKEY_Pos 16
  0006a0: line 231 define SCB_AIRCR_VECTKEY_Msk (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)
  0006dd: line 233 define SCB_AIRCR_VECTKEYSTAT_Pos 16
  0006fd: line 234 define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)
  000742: line 236 define SCB_AIRCR_ENDIANESS_Pos 15
  000760: line 237 define SCB_AIRCR_ENDIANESS_Msk (1ul << SCB_AIRCR_ENDIANESS_Pos)
  00079c: line 239 define SCB_AIRCR_PRIGROUP_Pos 8
  0007b8: line 240 define SCB_AIRCR_PRIGROUP_Msk (7ul << SCB_AIRCR_PRIGROUP_Pos)
  0007f2: line 242 define SCB_AIRCR_SYSRESETREQ_Pos 2
  000811: line 243 define SCB_AIRCR_SYSRESETREQ_Msk (1ul << SCB_AIRCR_SYSRESETREQ_Pos)
  000851: line 245 define SCB_AIRCR_VECTCLRACTIVE_Pos 1
  000872: line 246 define SCB_AIRCR_VECTCLRACTIVE_Msk (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)
  0008b6: line 248 define SCB_AIRCR_VECTRESET_Pos 0
  0008d3: line 249 define SCB_AIRCR_VECTRESET_Msk (1ul << SCB_AIRCR_VECTRESET_Pos)
  00090f: line 252 define SCB_SCR_SEVONPEND_Pos 4
  00092a: line 253 define SCB_SCR_SEVONPEND_Msk (1ul << SCB_SCR_SEVONPEND_Pos)
  000962: line 255 define SCB_SCR_SLEEPDEEP_Pos 2
  00097d: line 256 define SCB_SCR_SLEEPDEEP_Msk (1ul << SCB_SCR_SLEEPDEEP_Pos)
  0009b5: line 258 define SCB_SCR_SLEEPONEXIT_Pos 1
  0009d2: line 259 define SCB_SCR_SLEEPONEXIT_Msk (1ul << SCB_SCR_SLEEPONEXIT_Pos)
  000a0e: line 262 define SCB_CCR_STKALIGN_Pos 9
  000a28: line 263 define SCB_CCR_STKALIGN_Msk (1ul << SCB_CCR_STKALIGN_Pos)
  000a5e: line 265 define SCB_CCR_BFHFNMIGN_Pos 8
  000a79: line 266 define SCB_CCR_BFHFNMIGN_Msk (1ul << SCB_CCR_BFHFNMIGN_Pos)
  000ab1: line 268 define SCB_CCR_DIV_0_TRP_Pos 4
  000acc: line 269 define SCB_CCR_DIV_0_TRP_Msk (1ul << SCB_CCR_DIV_0_TRP_Pos)
  000b04: line 271 define SCB_CCR_UNALIGN_TRP_Pos 3
  000b21: line 272 define SCB_CCR_UNALIGN_TRP_Msk (1ul << SCB_CCR_UNALIGN_TRP_Pos)
  000b5d: line 274 define SCB_CCR_USERSETMPEND_Pos 1
  000b7b: line 275 define SCB_CCR_USERSETMPEND_Msk (1ul << SCB_CCR_USERSETMPEND_Pos)
  000bb9: line 277 define SCB_CCR_NONBASETHRDENA_Pos 0
  000bd9: line 278 define SCB_CCR_NONBASETHRDENA_Msk (1ul << SCB_CCR_NONBASETHRDENA_Pos)
  000c1b: line 281 define SCB_SHCSR_USGFAULTENA_Pos 18
  000c3b: line 282 define SCB_SHCSR_USGFAULTENA_Msk (1ul << SCB_SHCSR_USGFAULTENA_Pos)
  000c7b: line 284 define SCB_SHCSR_BUSFAULTENA_Pos 17
  000c9b: line 285 define SCB_SHCSR_BUSFAULTENA_Msk (1ul << SCB_SHCSR_BUSFAULTENA_Pos)
  000cdb: line 287 define SCB_SHCSR_MEMFAULTENA_Pos 16
  000cfb: line 288 define SCB_SHCSR_MEMFAULTENA_Msk (1ul << SCB_SHCSR_MEMFAULTENA_Pos)
  000d3b: line 290 define SCB_SHCSR_SVCALLPENDED_Pos 15
  000d5c: line 291 define SCB_SHCSR_SVCALLPENDED_Msk (1ul << SCB_SHCSR_SVCALLPENDED_Pos)
  000d9e: line 293 define SCB_SHCSR_BUSFAULTPENDED_Pos 14
  000dc1: line 294 define SCB_SHCSR_BUSFAULTPENDED_Msk (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)
  000e07: line 296 define SCB_SHCSR_MEMFAULTPENDED_Pos 13
  000e2a: line 297 define SCB_SHCSR_MEMFAULTPENDED_Msk (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)
  000e70: line 299 define SCB_SHCSR_USGFAULTPENDED_Pos 12
  000e93: line 300 define SCB_SHCSR_USGFAULTPENDED_Msk (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)
  000ed9: line 302 define SCB_SHCSR_SYSTICKACT_Pos 11
  000ef8: line 303 define SCB_SHCSR_SYSTICKACT_Msk (1ul << SCB_SHCSR_SYSTICKACT_Pos)
  000f36: line 305 define SCB_SHCSR_PENDSVACT_Pos 10
  000f54: line 306 define SCB_SHCSR_PENDSVACT_Msk (1ul << SCB_SHCSR_PENDSVACT_Pos)
  000f90: line 308 define SCB_SHCSR_MONITORACT_Pos 8
  000fae: line 309 define SCB_SHCSR_MONITORACT_Msk (1ul << SCB_SHCSR_MONITORACT_Pos)
  000fec: line 311 define SCB_SHCSR_SVCALLACT_Pos 7
  001009: line 312 define SCB_SHCSR_SVCALLACT_Msk (1ul << SCB_SHCSR_SVCALLACT_Pos)
  001045: line 314 define SCB_SHCSR_USGFAULTACT_Pos 3
  001064: line 315 define SCB_SHCSR_USGFAULTACT_Msk (1ul << SCB_SHCSR_USGFAULTACT_Pos)
  0010a4: line 317 define SCB_SHCSR_BUSFAULTACT_Pos 1
  0010c3: line 318 define SCB_SHCSR_BUSFAULTACT_Msk (1ul << SCB_SHCSR_BUSFAULTACT_Pos)
  001103: line 320 define SCB_SHCSR_MEMFAULTACT_Pos 0
  001122: line 321 define SCB_SHCSR_MEMFAULTACT_Msk (1ul << SCB_SHCSR_MEMFAULTACT_Pos)
  001162: line 324 define SCB_CFSR_USGFAULTSR_Pos 16
  001180: line 325 define SCB_CFSR_USGFAULTSR_Msk (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)
  0011c1: line 327 define SCB_CFSR_BUSFAULTSR_Pos 8
  0011de: line 328 define SCB_CFSR_BUSFAULTSR_Msk (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)
  00121d: line 330 define SCB_CFSR_MEMFAULTSR_Pos 0
  00123a: line 331 define SCB_CFSR_MEMFAULTSR_Msk (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)
  001279: line 334 define SCB_HFSR_DEBUGEVT_Pos 31
  001295: line 335 define SCB_HFSR_DEBUGEVT_Msk (1ul << SCB_HFSR_DEBUGEVT_Pos)
  0012cd: line 337 define SCB_HFSR_FORCED_Pos 30
  0012e7: line 338 define SCB_HFSR_FORCED_Msk (1ul << SCB_HFSR_FORCED_Pos)
  00131b: line 340 define SCB_HFSR_VECTTBL_Pos 1
  001335: line 341 define SCB_HFSR_VECTTBL_Msk (1ul << SCB_HFSR_VECTTBL_Pos)
  00136b: line 344 define SCB_DFSR_EXTERNAL_Pos 4
  001386: line 345 define SCB_DFSR_EXTERNAL_Msk (1ul << SCB_DFSR_EXTERNAL_Pos)
  0013be: line 347 define SCB_DFSR_VCATCH_Pos 3
  0013d7: line 348 define SCB_DFSR_VCATCH_Msk (1ul << SCB_DFSR_VCATCH_Pos)
  00140b: line 350 define SCB_DFSR_DWTTRAP_Pos 2
  001425: line 351 define SCB_DFSR_DWTTRAP_Msk (1ul << SCB_DFSR_DWTTRAP_Pos)
  00145b: line 353 define SCB_DFSR_BKPT_Pos 1
  001472: line 354 define SCB_DFSR_BKPT_Msk (1ul << SCB_DFSR_BKPT_Pos)
  0014a2: line 356 define SCB_DFSR_HALTED_Pos 0
  0014bb: line 357 define SCB_DFSR_HALTED_Msk (1ul << SCB_DFSR_HALTED_Pos)
  0014ef: line 374 define SysTick_CTRL_COUNTFLAG_Pos 16
  001510: line 375 define SysTick_CTRL_COUNTFLAG_Msk (1ul << SysTick_CTRL_COUNTFLAG_Pos)
  001552: line 377 define SysTick_CTRL_CLKSOURCE_Pos 2
  001572: line 378 define SysTick_CTRL_CLKSOURCE_Msk (1ul << SysTick_CTRL_CLKSOURCE_Pos)
  0015b4: line 380 define SysTick_CTRL_TICKINT_Pos 1
  0015d2: line 381 define SysTick_CTRL_TICKINT_Msk (1ul << SysTick_CTRL_TICKINT_Pos)
  001610: line 383 define SysTick_CTRL_ENABLE_Pos 0
  00162d: line 384 define SysTick_CTRL_ENABLE_Msk (1ul << SysTick_CTRL_ENABLE_Pos)
  001669: line 387 define SysTick_LOAD_RELOAD_Pos 0
  001686: line 388 define SysTick_LOAD_RELOAD_Msk (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)
  0016c9: line 391 define SysTick_VAL_CURRENT_Pos 0
  0016e6: line 392 define SysTick_VAL_CURRENT_Msk (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)
  001729: line 395 define SysTick_CALIB_NOREF_Pos 31
  001747: line 396 define SysTick_CALIB_NOREF_Msk (1ul << SysTick_CALIB_NOREF_Pos)
  001783: line 398 define SysTick_CALIB_SKEW_Pos 30
  0017a0: line 399 define SysTick_CALIB_SKEW_Msk (1ul << SysTick_CALIB_SKEW_Pos)
  0017da: line 401 define SysTick_CALIB_TENMS_Pos 0
  0017f7: line 402 define SysTick_CALIB_TENMS_Msk (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)
  00183a: line 447 define ITM_TPR_PRIVMASK_Pos 0
  001854: line 448 define ITM_TPR_PRIVMASK_Msk (0xFul << ITM_TPR_PRIVMASK_Pos)
  00188c: line 451 define ITM_TCR_BUSY_Pos 23
  0018a3: line 452 define ITM_TCR_BUSY_Msk (1ul << ITM_TCR_BUSY_Pos)
  0018d1: line 454 define ITM_TCR_ATBID_Pos 16
  0018e9: line 455 define ITM_TCR_ATBID_Msk (0x7Ful << ITM_TCR_ATBID_Pos)
  00191c: line 457 define ITM_TCR_TSPrescale_Pos 8
  001938: line 458 define ITM_TCR_TSPrescale_Msk (3ul << ITM_TCR_TSPrescale_Pos)
  001972: line 460 define ITM_TCR_SWOENA_Pos 4
  00198a: line 461 define ITM_TCR_SWOENA_Msk (1ul << ITM_TCR_SWOENA_Pos)
  0019bc: line 463 define ITM_TCR_DWTENA_Pos 3
  0019d4: line 464 define ITM_TCR_DWTENA_Msk (1ul << ITM_TCR_DWTENA_Pos)
  001a06: line 466 define ITM_TCR_SYNCENA_Pos 2
  001a1f: line 467 define ITM_TCR_SYNCENA_Msk (1ul << ITM_TCR_SYNCENA_Pos)
  001a53: line 469 define ITM_TCR_TSENA_Pos 1
  001a6a: line 470 define ITM_TCR_TSENA_Msk (1ul << ITM_TCR_TSENA_Pos)
  001a9a: line 472 define ITM_TCR_ITMENA_Pos 0
  001ab2: line 473 define ITM_TCR_ITMENA_Msk (1ul << ITM_TCR_ITMENA_Pos)
  001ae4: line 476 define ITM_IWR_ATVALIDM_Pos 0
  001afe: line 477 define ITM_IWR_ATVALIDM_Msk (1ul << ITM_IWR_ATVALIDM_Pos)
  001b34: line 480 define ITM_IRR_ATREADYM_Pos 0
  001b4e: line 481 define ITM_IRR_ATREADYM_Msk (1ul << ITM_IRR_ATREADYM_Pos)
  001b84: line 484 define ITM_IMCR_INTEGRATION_Pos 0
  001ba2: line 485 define ITM_IMCR_INTEGRATION_Msk (1ul << ITM_IMCR_INTEGRATION_Pos)
  001be0: line 488 define ITM_LSR_ByteAcc_Pos 2
  001bf9: line 489 define ITM_LSR_ByteAcc_Msk (1ul << ITM_LSR_ByteAcc_Pos)
  001c2d: line 491 define ITM_LSR_Access_Pos 1
  001c45: line 492 define ITM_LSR_Access_Msk (1ul << ITM_LSR_Access_Pos)
  001c77: line 494 define ITM_LSR_Present_Pos 0
  001c90: line 495 define ITM_LSR_Present_Msk (1ul << ITM_LSR_Present_Pos)
  001cc4: line 515 define InterruptType_ICTR_INTLINESNUM_Pos 0
  001cec: line 516 define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos)
  001d41: line 519 define InterruptType_ACTLR_DISFOLD_Pos 2
  001d66: line 520 define InterruptType_ACTLR_DISFOLD_Msk (1ul << InterruptType_ACTLR_DISFOLD_Pos)
  001db2: line 522 define InterruptType_ACTLR_DISDEFWBUF_Pos 1
  001dda: line 523 define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)
  001e2c: line 525 define InterruptType_ACTLR_DISMCYCINT_Pos 0
  001e54: line 526 define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)
  001ea6: line 629 define CoreDebug_DHCSR_DBGKEY_Pos 16
  001ec7: line 630 define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)
  001f0e: line 632 define CoreDebug_DHCSR_S_RESET_ST_Pos 25
  001f33: line 633 define CoreDebug_DHCSR_S_RESET_ST_Msk (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)
  001f7d: line 635 define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24
  001fa3: line 636 define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
  001fef: line 638 define CoreDebug_DHCSR_S_LOCKUP_Pos 19
  002012: line 639 define CoreDebug_DHCSR_S_LOCKUP_Msk (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)
  002058: line 641 define CoreDebug_DHCSR_S_SLEEP_Pos 18
  00207a: line 642 define CoreDebug_DHCSR_S_SLEEP_Msk (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)
  0020be: line 644 define CoreDebug_DHCSR_S_HALT_Pos 17
  0020df: line 645 define CoreDebug_DHCSR_S_HALT_Msk (1ul << CoreDebug_DHCSR_S_HALT_Pos)
  002121: line 647 define CoreDebug_DHCSR_S_REGRDY_Pos 16
  002144: line 648 define CoreDebug_DHCSR_S_REGRDY_Msk (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)
  00218a: line 650 define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5
  0021af: line 651 define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)
  0021fb: line 653 define CoreDebug_DHCSR_C_MASKINTS_Pos 3
  00221f: line 654 define CoreDebug_DHCSR_C_MASKINTS_Msk (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)
  002269: line 656 define CoreDebug_DHCSR_C_STEP_Pos 2
  002289: line 657 define CoreDebug_DHCSR_C_STEP_Msk (1ul << CoreDebug_DHCSR_C_STEP_Pos)
  0022cb: line 659 define CoreDebug_DHCSR_C_HALT_Pos 1
  0022eb: line 660 define CoreDebug_DHCSR_C_HALT_Msk (1ul << CoreDebug_DHCSR_C_HALT_Pos)
  00232d: line 662 define CoreDebug_DHCSR_C_DEBUGEN_Pos 0
  002350: line 663 define CoreDebug_DHCSR_C_DEBUGEN_Msk (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)
  002398: line 666 define CoreDebug_DCRSR_REGWnR_Pos 16
  0023b9: line 667 define CoreDebug_DCRSR_REGWnR_Msk (1ul << CoreDebug_DCRSR_REGWnR_Pos)
  0023fb: line 669 define CoreDebug_DCRSR_REGSEL_Pos 0
  00241b: line 670 define CoreDebug_DCRSR_REGSEL_Msk (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)
  002460: line 673 define CoreDebug_DEMCR_TRCENA_Pos 24
  002481: line 674 define CoreDebug_DEMCR_TRCENA_Msk (1ul << CoreDebug_DEMCR_TRCENA_Pos)
  0024c3: line 676 define CoreDebug_DEMCR_MON_REQ_Pos 19
  0024e5: line 677 define CoreDebug_DEMCR_MON_REQ_Msk (1ul << CoreDebug_DEMCR_MON_REQ_Pos)
  002529: line 679 define CoreDebug_DEMCR_MON_STEP_Pos 18
  00254c: line 680 define CoreDebug_DEMCR_MON_STEP_Msk (1ul << CoreDebug_DEMCR_MON_STEP_Pos)
  002592: line 682 define CoreDebug_DEMCR_MON_PEND_Pos 17
  0025b5: line 683 define CoreDebug_DEMCR_MON_PEND_Msk (1ul << CoreDebug_DEMCR_MON_PEND_Pos)
  0025fb: line 685 define CoreDebug_DEMCR_MON_EN_Pos 16
  00261c: line 686 define CoreDebug_DEMCR_MON_EN_Msk (1ul << CoreDebug_DEMCR_MON_EN_Pos)
  00265e: line 688 define CoreDebug_DEMCR_VC_HARDERR_Pos 10
  002683: line 689 define CoreDebug_DEMCR_VC_HARDERR_Msk (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)
  0026cd: line 691 define CoreDebug_DEMCR_VC_INTERR_Pos 9
  0026f0: line 692 define CoreDebug_DEMCR_VC_INTERR_Msk (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)
  002738: line 694 define CoreDebug_DEMCR_VC_BUSERR_Pos 8
  00275b: line 695 define CoreDebug_DEMCR_VC_BUSERR_Msk (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)
  0027a3: line 697 define CoreDebug_DEMCR_VC_STATERR_Pos 7
  0027c7: line 698 define CoreDebug_DEMCR_VC_STATERR_Msk (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)
  002811: line 700 define CoreDebug_DEMCR_VC_CHKERR_Pos 6
  002834: line 701 define CoreDebug_DEMCR_VC_CHKERR_Msk (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)
  00287c: line 703 define CoreDebug_DEMCR_VC_NOCPERR_Pos 5
  0028a0: line 704 define CoreDebug_DEMCR_VC_NOCPERR_Msk (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)
  0028ea: line 706 define CoreDebug_DEMCR_VC_MMERR_Pos 4
  00290c: line 707 define CoreDebug_DEMCR_VC_MMERR_Msk (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)
  002952: line 709 define CoreDebug_DEMCR_VC_CORERESET_Pos 0
  002978: line 710 define CoreDebug_DEMCR_VC_CORERESET_Msk (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)
  0029c6: line 715 define SCS_BASE (0xE000E000)
  0029df: line 716 define ITM_BASE (0xE0000000)
  0029f8: line 717 define CoreDebug_BASE (0xE000EDF0)
  002a17: line 718 define SysTick_BASE (SCS_BASE + 0x0010)
  002a3b: line 719 define NVIC_BASE (SCS_BASE + 0x0100)
  002a5c: line 720 define SCB_BASE (SCS_BASE + 0x0D00)
  002a7c: line 722 define InterruptType ((InterruptType_Type *) SCS_BASE)
  002aaf: line 723 define SCB ((SCB_Type *) SCB_BASE)
  002ace: line 724 define SysTick ((SysTick_Type *) SysTick_BASE)
  002af9: line 725 define NVIC ((NVIC_Type *) NVIC_BASE)
  002b1b: line 726 define ITM ((ITM_Type *) ITM_BASE)
  002b3a: line 727 define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
  002b6b: line 742 define __ASM __asm
  002b7a: line 743 define __INLINE __inline
  002b8f: line 765 define __enable_fault_irq __enable_fiq
  002bb2: line 766 define __disable_fault_irq __disable_fiq
  002bd7: line 768 define __NOP __nop
  002be6: line 769 define __WFI __wfi
  002bf5: line 770 define __WFE __wfe
  002c04: line 771 define __SEV __sev
  002c13: line 772 define __ISB() __isb(0)
  002c27: line 773 define __DSB() __dsb(0)
  002c3b: line 774 define __DMB() __dmb(0)
  002c4f: line 775 define __REV __rev
  002c5e: line 776 define __RBIT __rbit
  002c6f: line 777 define __LDREXB(ptr) ((unsigned char ) __ldrex(ptr))
  002ca0: line 778 define __LDREXH(ptr) ((unsigned short) __ldrex(ptr))
  002cd1: line 779 define __LDREXW(ptr) ((unsigned int ) __ldrex(ptr))
  002d01: line 780 define __STREXB(value,ptr) __strex(value, ptr)
  002d2c: line 781 define __STREXH(value,ptr) __strex(value, ptr)
  002d57: line 782 define __STREXW(value,ptr) __strex(value, ptr)
  002d82: line 939 define __CLREX __clrex
  002d95: line 1743 define ITM_RXBUFFER_EMPTY 0x5AA55AA5
  002db6: end include
  002db7: end of translation unit


** Section #20 '.debug_pubnames' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 35 bytes

0x00000000:  Compilation unit (35 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp..debug_info$core_cm3.h$.2_X2L100_lGGBItqzwt4_b70000
0x0000000a:    3336 bytes generated for unit
0x0000000e:      Offset 0x135 (0x135)
0x00000012:        49 54 4d 5f 52 78 42 75 66 66 65 72    ITM_RxBuffer
0x0000001e:        00                                     
0x0000001f:    End of list for compilation unit (zero offset)


** Section #145 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #136 '.symtab'
    1 relocations applied to section #20 '.debug_pubnames'


** Section #21 '__ARM_grp.system_stm32f10x.h.2__s2000_SwioAIOdl39_f00000' (SHT_GROUP)
    Size   : 20 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #22 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 332 bytes

  000000: Header:
    size 0x148 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\CMSIS\system_stm32f10x.h
  000035:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007c:   DW_AT_language DW_LANG_C89
  00007e:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012a:   DW_AT_macro_info 0x0
  00012e:   DW_AT_stmt_list 0x0
  000132:   113  = 0x34 (DW_TAG_variable)
  000133:     DW_AT_name SystemCoreClock
  000143:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000148:     DW_AT_external 0x1
  000149:     DW_AT_declaration 0x1
  00014a:   0  null
  00014b: 0  padding


** Section #146 '.rel.debug_info' (SHT_REL)
    Size   : 32 bytes (alignment 4)
    Symbol table #136 '.symtab'
    4 relocations applied to section #22 '.debug_info'


** Section #23 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 80 bytes

  000000: Header:
    length 76 (not including this field)
    version 3
    prologue length 64
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  000032:  directory ""                 : 00
  000033:  file "system_stm32f10x.h": dir 1 time 0x0 length 0: 73 79 73 74 65 6d 5f 73 74 6d 33 32 66 31 30 78 2e 68 00 01 00 00
  000049:  file ""                      : 00
  00004a:  DW_LNS_negate_stmt           : 06
  00004b:  DW_LNS_negate_stmt           : 06
  00004c:  DW_LNS_negate_stmt           : 06
  00004d:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\CMSIS\system_stm32f10x.h:1.0 [


** Section #24 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 32 bytes

  000000: include at line 0 - file 1
  000003: line 34 define __SYSTEM_STM32F10X_H 
  00001b: end include
  00001c: end of translation unit


** Section #25 '.debug_pubnames' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 38 bytes

0x00000000:  Compilation unit (38 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp..debug_info$system_stm32f10x.h$.2__s2000_SwioAIOdl39_f00000
0x0000000a:    332 bytes generated for unit
0x0000000e:      Offset 0x132 (0x132)
0x00000012:        53 79 73 74 65 6d 43 6f 72 65 43 6c    SystemCoreCl
0x0000001e:        6f 63 6b 00                            ock
0x00000022:    End of list for compilation unit (zero offset)


** Section #147 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #136 '.symtab'
    1 relocations applied to section #25 '.debug_pubnames'


** Section #26 '__ARM_grp.stm32f10x.h.2_0ox100_OYt73G7hOj6_k20000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #27 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 9312 bytes

  000000: Header:
    size 0x245c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\CMSIS\stm32f10x.h
  00002e:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000075:   DW_AT_language DW_LANG_C89
  000077:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  000123:   DW_AT_macro_info 0x0
  000127:   DW_AT_stmt_list 0x0
  00012b:   18  = 0x4 (DW_TAG_enumeration_type)
  00012c:     DW_AT_sibling 0x460
  00012e:     DW_AT_name IRQn
  000133:     DW_AT_byte_size 0x1
  000134:     21  = 0x28 (DW_TAG_enumerator)
  000135:       DW_AT_name NonMaskableInt_IRQn
  000149:       DW_AT_const_value -0xe
  00014a:     21  = 0x28 (DW_TAG_enumerator)
  00014b:       DW_AT_name MemoryManagement_IRQn
  000161:       DW_AT_const_value -0xc
  000162:     21  = 0x28 (DW_TAG_enumerator)
  000163:       DW_AT_name BusFault_IRQn
  000171:       DW_AT_const_value -0xb
  000172:     21  = 0x28 (DW_TAG_enumerator)
  000173:       DW_AT_name UsageFault_IRQn
  000183:       DW_AT_const_value -0xa
  000184:     21  = 0x28 (DW_TAG_enumerator)
  000185:       DW_AT_name SVCall_IRQn
  000191:       DW_AT_const_value -0x5
  000192:     21  = 0x28 (DW_TAG_enumerator)
  000193:       DW_AT_name DebugMonitor_IRQn
  0001a5:       DW_AT_const_value -0x4
  0001a6:     21  = 0x28 (DW_TAG_enumerator)
  0001a7:       DW_AT_name PendSV_IRQn
  0001b3:       DW_AT_const_value -0x2
  0001b4:     21  = 0x28 (DW_TAG_enumerator)
  0001b5:       DW_AT_name SysTick_IRQn
  0001c2:       DW_AT_const_value -0x1
  0001c3:     21  = 0x28 (DW_TAG_enumerator)
  0001c4:       DW_AT_name WWDG_IRQn
  0001ce:       DW_AT_const_value 0x0
  0001cf:     21  = 0x28 (DW_TAG_enumerator)
  0001d0:       DW_AT_name PVD_IRQn
  0001d9:       DW_AT_const_value 0x1
  0001da:     21  = 0x28 (DW_TAG_enumerator)
  0001db:       DW_AT_name TAMPER_IRQn
  0001e7:       DW_AT_const_value 0x2
  0001e8:     21  = 0x28 (DW_TAG_enumerator)
  0001e9:       DW_AT_name RTC_IRQn
  0001f2:       DW_AT_const_value 0x3
  0001f3:     21  = 0x28 (DW_TAG_enumerator)
  0001f4:       DW_AT_name FLASH_IRQn
  0001ff:       DW_AT_const_value 0x4
  000200:     21  = 0x28 (DW_TAG_enumerator)
  000201:       DW_AT_name RCC_IRQn
  00020a:       DW_AT_const_value 0x5
  00020b:     21  = 0x28 (DW_TAG_enumerator)
  00020c:       DW_AT_name EXTI0_IRQn
  000217:       DW_AT_const_value 0x6
  000218:     21  = 0x28 (DW_TAG_enumerator)
  000219:       DW_AT_name EXTI1_IRQn
  000224:       DW_AT_const_value 0x7
  000225:     21  = 0x28 (DW_TAG_enumerator)
  000226:       DW_AT_name EXTI2_IRQn
  000231:       DW_AT_const_value 0x8
  000232:     21  = 0x28 (DW_TAG_enumerator)
  000233:       DW_AT_name EXTI3_IRQn
  00023e:       DW_AT_const_value 0x9
  00023f:     21  = 0x28 (DW_TAG_enumerator)
  000240:       DW_AT_name EXTI4_IRQn
  00024b:       DW_AT_const_value 0xa
  00024c:     21  = 0x28 (DW_TAG_enumerator)
  00024d:       DW_AT_name DMA1_Channel1_IRQn
  000260:       DW_AT_const_value 0xb
  000261:     21  = 0x28 (DW_TAG_enumerator)
  000262:       DW_AT_name DMA1_Channel2_IRQn
  000275:       DW_AT_const_value 0xc
  000276:     21  = 0x28 (DW_TAG_enumerator)
  000277:       DW_AT_name DMA1_Channel3_IRQn
  00028a:       DW_AT_const_value 0xd
  00028b:     21  = 0x28 (DW_TAG_enumerator)
  00028c:       DW_AT_name DMA1_Channel4_IRQn
  00029f:       DW_AT_const_value 0xe
  0002a0:     21  = 0x28 (DW_TAG_enumerator)
  0002a1:       DW_AT_name DMA1_Channel5_IRQn
  0002b4:       DW_AT_const_value 0xf
  0002b5:     21  = 0x28 (DW_TAG_enumerator)
  0002b6:       DW_AT_name DMA1_Channel6_IRQn
  0002c9:       DW_AT_const_value 0x10
  0002ca:     21  = 0x28 (DW_TAG_enumerator)
  0002cb:       DW_AT_name DMA1_Channel7_IRQn
  0002de:       DW_AT_const_value 0x11
  0002df:     21  = 0x28 (DW_TAG_enumerator)
  0002e0:       DW_AT_name ADC1_2_IRQn
  0002ec:       DW_AT_const_value 0x12
  0002ed:     21  = 0x28 (DW_TAG_enumerator)
  0002ee:       DW_AT_name USB_HP_CAN1_TX_IRQn
  000302:       DW_AT_const_value 0x13
  000303:     21  = 0x28 (DW_TAG_enumerator)
  000304:       DW_AT_name USB_LP_CAN1_RX0_IRQn
  000319:       DW_AT_const_value 0x14
  00031a:     21  = 0x28 (DW_TAG_enumerator)
  00031b:       DW_AT_name CAN1_RX1_IRQn
  000329:       DW_AT_const_value 0x15
  00032a:     21  = 0x28 (DW_TAG_enumerator)
  00032b:       DW_AT_name CAN1_SCE_IRQn
  000339:       DW_AT_const_value 0x16
  00033a:     21  = 0x28 (DW_TAG_enumerator)
  00033b:       DW_AT_name EXTI9_5_IRQn
  000348:       DW_AT_const_value 0x17
  000349:     21  = 0x28 (DW_TAG_enumerator)
  00034a:       DW_AT_name TIM1_BRK_IRQn
  000358:       DW_AT_const_value 0x18
  000359:     21  = 0x28 (DW_TAG_enumerator)
  00035a:       DW_AT_name TIM1_UP_IRQn
  000367:       DW_AT_const_value 0x19
  000368:     21  = 0x28 (DW_TAG_enumerator)
  000369:       DW_AT_name TIM1_TRG_COM_IRQn
  00037b:       DW_AT_const_value 0x1a
  00037c:     21  = 0x28 (DW_TAG_enumerator)
  00037d:       DW_AT_name TIM1_CC_IRQn
  00038a:       DW_AT_const_value 0x1b
  00038b:     21  = 0x28 (DW_TAG_enumerator)
  00038c:       DW_AT_name TIM2_IRQn
  000396:       DW_AT_const_value 0x1c
  000397:     21  = 0x28 (DW_TAG_enumerator)
  000398:       DW_AT_name TIM3_IRQn
  0003a2:       DW_AT_const_value 0x1d
  0003a3:     21  = 0x28 (DW_TAG_enumerator)
  0003a4:       DW_AT_name TIM4_IRQn
  0003ae:       DW_AT_const_value 0x1e
  0003af:     21  = 0x28 (DW_TAG_enumerator)
  0003b0:       DW_AT_name I2C1_EV_IRQn
  0003bd:       DW_AT_const_value 0x1f
  0003be:     21  = 0x28 (DW_TAG_enumerator)
  0003bf:       DW_AT_name I2C1_ER_IRQn
  0003cc:       DW_AT_const_value 0x20
  0003cd:     21  = 0x28 (DW_TAG_enumerator)
  0003ce:       DW_AT_name I2C2_EV_IRQn
  0003db:       DW_AT_const_value 0x21
  0003dc:     21  = 0x28 (DW_TAG_enumerator)
  0003dd:       DW_AT_name I2C2_ER_IRQn
  0003ea:       DW_AT_const_value 0x22
  0003eb:     21  = 0x28 (DW_TAG_enumerator)
  0003ec:       DW_AT_name SPI1_IRQn
  0003f6:       DW_AT_const_value 0x23
  0003f7:     21  = 0x28 (DW_TAG_enumerator)
  0003f8:       DW_AT_name SPI2_IRQn
  000402:       DW_AT_const_value 0x24
  000403:     21  = 0x28 (DW_TAG_enumerator)
  000404:       DW_AT_name USART1_IRQn
  000410:       DW_AT_const_value 0x25
  000411:     21  = 0x28 (DW_TAG_enumerator)
  000412:       DW_AT_name USART2_IRQn
  00041e:       DW_AT_const_value 0x26
  00041f:     21  = 0x28 (DW_TAG_enumerator)
  000420:       DW_AT_name USART3_IRQn
  00042c:       DW_AT_const_value 0x27
  00042d:     21  = 0x28 (DW_TAG_enumerator)
  00042e:       DW_AT_name EXTI15_10_IRQn
  00043d:       DW_AT_const_value 0x28
  00043e:     21  = 0x28 (DW_TAG_enumerator)
  00043f:       DW_AT_name RTCAlarm_IRQn
  00044d:       DW_AT_const_value 0x29
  00044e:     21  = 0x28 (DW_TAG_enumerator)
  00044f:       DW_AT_name USBWakeUp_IRQn
  00045e:       DW_AT_const_value 0x2a
  00045f:     0  null
  000460:   80  = 0x16 (DW_TAG_typedef)
  000461:     DW_AT_name IRQn_Type
  00046b:     DW_AT_type indirect DW_FORM_ref2 0x12b
  00046e:     DW_AT_decl_file 0x1
  00046f:     DW_AT_decl_line 0x1d8
  000471:     DW_AT_decl_column 0x3
  000472:   80  = 0x16 (DW_TAG_typedef)
  000473:     DW_AT_name s32
  000477:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00047c:     DW_AT_decl_file 0x1
  00047d:     DW_AT_decl_line 0x1e7
  00047f:     DW_AT_decl_column 0x12
  000480:   80  = 0x16 (DW_TAG_typedef)
  000481:     DW_AT_name s16
  000485:     DW_AT_type indirect DW_FORM_ref_addr 0x10d+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00048a:     DW_AT_decl_file 0x1
  00048b:     DW_AT_decl_line 0x1e8
  00048d:     DW_AT_decl_column 0x11
  00048e:   80  = 0x16 (DW_TAG_typedef)
  00048f:     DW_AT_name s8
  000492:     DW_AT_type indirect DW_FORM_ref_addr 0xff+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000497:     DW_AT_decl_file 0x1
  000498:     DW_AT_decl_line 0x1e9
  00049a:     DW_AT_decl_column 0x11
  00049b:   17  = 0x26 (DW_TAG_const_type)
  00049c:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004a1:   80  = 0x16 (DW_TAG_typedef)
  0004a2:     DW_AT_name sc32
  0004a7:     DW_AT_type indirect DW_FORM_ref2 0x49b
  0004aa:     DW_AT_decl_file 0x1
  0004ab:     DW_AT_decl_line 0x1eb
  0004ad:     DW_AT_decl_column 0x17
  0004ae:   17  = 0x26 (DW_TAG_const_type)
  0004af:     DW_AT_type indirect DW_FORM_ref_addr 0x10d+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004b4:   80  = 0x16 (DW_TAG_typedef)
  0004b5:     DW_AT_name sc16
  0004ba:     DW_AT_type indirect DW_FORM_ref2 0x4ae
  0004bd:     DW_AT_decl_file 0x1
  0004be:     DW_AT_decl_line 0x1ec
  0004c0:     DW_AT_decl_column 0x17
  0004c1:   17  = 0x26 (DW_TAG_const_type)
  0004c2:     DW_AT_type indirect DW_FORM_ref_addr 0xff+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004c7:   80  = 0x16 (DW_TAG_typedef)
  0004c8:     DW_AT_name sc8
  0004cc:     DW_AT_type indirect DW_FORM_ref2 0x4c1
  0004cf:     DW_AT_decl_file 0x1
  0004d0:     DW_AT_decl_line 0x1ed
  0004d2:     DW_AT_decl_column 0x16
  0004d3:   116  = 0x35 (DW_TAG_volatile_type)
  0004d4:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004d9:   80  = 0x16 (DW_TAG_typedef)
  0004da:     DW_AT_name vs32
  0004df:     DW_AT_type indirect DW_FORM_ref2 0x4d3
  0004e2:     DW_AT_decl_file 0x1
  0004e3:     DW_AT_decl_line 0x1ef
  0004e5:     DW_AT_decl_column 0x17
  0004e6:   116  = 0x35 (DW_TAG_volatile_type)
  0004e7:     DW_AT_type indirect DW_FORM_ref_addr 0x10d+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004ec:   80  = 0x16 (DW_TAG_typedef)
  0004ed:     DW_AT_name vs16
  0004f2:     DW_AT_type indirect DW_FORM_ref2 0x4e6
  0004f5:     DW_AT_decl_file 0x1
  0004f6:     DW_AT_decl_line 0x1f0
  0004f8:     DW_AT_decl_column 0x17
  0004f9:   116  = 0x35 (DW_TAG_volatile_type)
  0004fa:     DW_AT_type indirect DW_FORM_ref_addr 0xff+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004ff:   80  = 0x16 (DW_TAG_typedef)
  000500:     DW_AT_name vs8
  000504:     DW_AT_type indirect DW_FORM_ref2 0x4f9
  000507:     DW_AT_decl_file 0x1
  000508:     DW_AT_decl_line 0x1f1
  00050a:     DW_AT_decl_column 0x17
  00050b:   116  = 0x35 (DW_TAG_volatile_type)
  00050c:     DW_AT_type indirect DW_FORM_ref2 0x49b
  00050f:   80  = 0x16 (DW_TAG_typedef)
  000510:     DW_AT_name vsc32
  000516:     DW_AT_type indirect DW_FORM_ref2 0x50b
  000519:     DW_AT_decl_file 0x1
  00051a:     DW_AT_decl_line 0x1f3
  00051c:     DW_AT_decl_column 0x15
  00051d:   116  = 0x35 (DW_TAG_volatile_type)
  00051e:     DW_AT_type indirect DW_FORM_ref2 0x4ae
  000521:   80  = 0x16 (DW_TAG_typedef)
  000522:     DW_AT_name vsc16
  000528:     DW_AT_type indirect DW_FORM_ref2 0x51d
  00052b:     DW_AT_decl_file 0x1
  00052c:     DW_AT_decl_line 0x1f4
  00052e:     DW_AT_decl_column 0x15
  00052f:   116  = 0x35 (DW_TAG_volatile_type)
  000530:     DW_AT_type indirect DW_FORM_ref2 0x4c1
  000533:   80  = 0x16 (DW_TAG_typedef)
  000534:     DW_AT_name vsc8
  000539:     DW_AT_type indirect DW_FORM_ref2 0x52f
  00053c:     DW_AT_decl_file 0x1
  00053d:     DW_AT_decl_line 0x1f5
  00053f:     DW_AT_decl_column 0x14
  000540:   80  = 0x16 (DW_TAG_typedef)
  000541:     DW_AT_name u32
  000545:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00054a:     DW_AT_decl_file 0x1
  00054b:     DW_AT_decl_line 0x1f7
  00054d:     DW_AT_decl_column 0x13
  00054e:   80  = 0x16 (DW_TAG_typedef)
  00054f:     DW_AT_name u16
  000553:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000558:     DW_AT_decl_file 0x1
  000559:     DW_AT_decl_line 0x1f8
  00055b:     DW_AT_decl_column 0x12
  00055c:   80  = 0x16 (DW_TAG_typedef)
  00055d:     DW_AT_name u8
  000560:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000565:     DW_AT_decl_file 0x1
  000566:     DW_AT_decl_line 0x1f9
  000568:     DW_AT_decl_column 0x12
  000569:   17  = 0x26 (DW_TAG_const_type)
  00056a:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00056f:   80  = 0x16 (DW_TAG_typedef)
  000570:     DW_AT_name uc32
  000575:     DW_AT_type indirect DW_FORM_ref2 0x569
  000578:     DW_AT_decl_file 0x1
  000579:     DW_AT_decl_line 0x1fb
  00057b:     DW_AT_decl_column 0x18
  00057c:   17  = 0x26 (DW_TAG_const_type)
  00057d:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000582:   80  = 0x16 (DW_TAG_typedef)
  000583:     DW_AT_name uc16
  000588:     DW_AT_type indirect DW_FORM_ref2 0x57c
  00058b:     DW_AT_decl_file 0x1
  00058c:     DW_AT_decl_line 0x1fc
  00058e:     DW_AT_decl_column 0x18
  00058f:   17  = 0x26 (DW_TAG_const_type)
  000590:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000595:   80  = 0x16 (DW_TAG_typedef)
  000596:     DW_AT_name uc8
  00059a:     DW_AT_type indirect DW_FORM_ref2 0x58f
  00059d:     DW_AT_decl_file 0x1
  00059e:     DW_AT_decl_line 0x1fd
  0005a0:     DW_AT_decl_column 0x17
  0005a1:   116  = 0x35 (DW_TAG_volatile_type)
  0005a2:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005a7:   80  = 0x16 (DW_TAG_typedef)
  0005a8:     DW_AT_name vu32
  0005ad:     DW_AT_type indirect DW_FORM_ref2 0x5a1
  0005b0:     DW_AT_decl_file 0x1
  0005b1:     DW_AT_decl_line 0x1ff
  0005b3:     DW_AT_decl_column 0x18
  0005b4:   116  = 0x35 (DW_TAG_volatile_type)
  0005b5:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005ba:   80  = 0x16 (DW_TAG_typedef)
  0005bb:     DW_AT_name vu16
  0005c0:     DW_AT_type indirect DW_FORM_ref2 0x5b4
  0005c3:     DW_AT_decl_file 0x1
  0005c4:     DW_AT_decl_line 0x200
  0005c6:     DW_AT_decl_column 0x17
  0005c7:   116  = 0x35 (DW_TAG_volatile_type)
  0005c8:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005cd:   80  = 0x16 (DW_TAG_typedef)
  0005ce:     DW_AT_name vu8
  0005d2:     DW_AT_type indirect DW_FORM_ref2 0x5c7
  0005d5:     DW_AT_decl_file 0x1
  0005d6:     DW_AT_decl_line 0x201
  0005d8:     DW_AT_decl_column 0x17
  0005d9:   116  = 0x35 (DW_TAG_volatile_type)
  0005da:     DW_AT_type indirect DW_FORM_ref2 0x569
  0005dd:   80  = 0x16 (DW_TAG_typedef)
  0005de:     DW_AT_name vuc32
  0005e4:     DW_AT_type indirect DW_FORM_ref2 0x5d9
  0005e7:     DW_AT_decl_file 0x1
  0005e8:     DW_AT_decl_line 0x203
  0005ea:     DW_AT_decl_column 0x16
  0005eb:   116  = 0x35 (DW_TAG_volatile_type)
  0005ec:     DW_AT_type indirect DW_FORM_ref2 0x57c
  0005ef:   80  = 0x16 (DW_TAG_typedef)
  0005f0:     DW_AT_name vuc16
  0005f6:     DW_AT_type indirect DW_FORM_ref2 0x5eb
  0005f9:     DW_AT_decl_file 0x1
  0005fa:     DW_AT_decl_line 0x204
  0005fc:     DW_AT_decl_column 0x16
  0005fd:   116  = 0x35 (DW_TAG_volatile_type)
  0005fe:     DW_AT_type indirect DW_FORM_ref2 0x58f
  000601:   80  = 0x16 (DW_TAG_typedef)
  000602:     DW_AT_name vuc8
  000607:     DW_AT_type indirect DW_FORM_ref2 0x5fd
  00060a:     DW_AT_decl_file 0x1
  00060b:     DW_AT_decl_line 0x205
  00060d:     DW_AT_decl_column 0x15
  00060e:   19  = 0x4 (DW_TAG_enumeration_type)
  00060f:     DW_AT_sibling 0x623
  000611:     DW_AT_byte_size 0x1
  000612:     20  = 0x28 (DW_TAG_enumerator)
  000613:       DW_AT_name RESET
  000619:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00061b:     20  = 0x28 (DW_TAG_enumerator)
  00061c:       DW_AT_name SET
  000620:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000622:     0  null
  000623:   80  = 0x16 (DW_TAG_typedef)
  000624:     DW_AT_name FlagStatus
  00062f:     DW_AT_type indirect DW_FORM_ref2 0x60e
  000632:     DW_AT_decl_file 0x1
  000633:     DW_AT_decl_line 0x207
  000635:     DW_AT_decl_column 0x28
  000636:   80  = 0x16 (DW_TAG_typedef)
  000637:     DW_AT_name ITStatus
  000640:     DW_AT_type indirect DW_FORM_ref2 0x60e
  000643:     DW_AT_decl_file 0x1
  000644:     DW_AT_decl_line 0x207
  000646:     DW_AT_decl_column 0x34
  000647:   19  = 0x4 (DW_TAG_enumeration_type)
  000648:     DW_AT_sibling 0x661
  00064a:     DW_AT_byte_size 0x1
  00064b:     20  = 0x28 (DW_TAG_enumerator)
  00064c:       DW_AT_name DISABLE
  000654:       DW_AT_const_value indirect DW_FORM_data1 0x0
  000656:     20  = 0x28 (DW_TAG_enumerator)
  000657:       DW_AT_name ENABLE
  00065e:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000660:     0  null
  000661:   80  = 0x16 (DW_TAG_typedef)
  000662:     DW_AT_name FunctionalState
  000672:     DW_AT_type indirect DW_FORM_ref2 0x647
  000675:     DW_AT_decl_file 0x1
  000676:     DW_AT_decl_line 0x209
  000678:     DW_AT_decl_column 0x2f
  000679:   19  = 0x4 (DW_TAG_enumeration_type)
  00067a:     DW_AT_sibling 0x692
  00067c:     DW_AT_byte_size 0x1
  00067d:     20  = 0x28 (DW_TAG_enumerator)
  00067e:       DW_AT_name ERROR
  000684:       DW_AT_const_value indirect DW_FORM_data1 0x0
  000686:     20  = 0x28 (DW_TAG_enumerator)
  000687:       DW_AT_name SUCCESS
  00068f:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000691:     0  null
  000692:   80  = 0x16 (DW_TAG_typedef)
  000693:     DW_AT_name ErrorStatus
  00069f:     DW_AT_type indirect DW_FORM_ref2 0x679
  0006a2:     DW_AT_decl_file 0x1
  0006a3:     DW_AT_decl_line 0x20c
  0006a5:     DW_AT_decl_column 0x2c
  0006a6:   42  = 0x13 (DW_TAG_structure_type)
  0006a7:     DW_AT_sibling 0x799
  0006a9:     DW_AT_byte_size 0x50
  0006aa:     30  = 0xd (DW_TAG_member)
  0006ab:       DW_AT_name SR
  0006ae:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0006b1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0006b4:     30  = 0xd (DW_TAG_member)
  0006b5:       DW_AT_name CR1
  0006b9:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0006bc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0006bf:     30  = 0xd (DW_TAG_member)
  0006c0:       DW_AT_name CR2
  0006c4:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0006c7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0006ca:     30  = 0xd (DW_TAG_member)
  0006cb:       DW_AT_name SMPR1
  0006d1:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0006d4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0006d7:     30  = 0xd (DW_TAG_member)
  0006d8:       DW_AT_name SMPR2
  0006de:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0006e1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0006e4:     30  = 0xd (DW_TAG_member)
  0006e5:       DW_AT_name JOFR1
  0006eb:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0006ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0006f1:     30  = 0xd (DW_TAG_member)
  0006f2:       DW_AT_name JOFR2
  0006f8:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0006fb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0006fe:     30  = 0xd (DW_TAG_member)
  0006ff:       DW_AT_name JOFR3
  000705:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000708:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00070b:     30  = 0xd (DW_TAG_member)
  00070c:       DW_AT_name JOFR4
  000712:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000715:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000718:     30  = 0xd (DW_TAG_member)
  000719:       DW_AT_name HTR
  00071d:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000720:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000723:     30  = 0xd (DW_TAG_member)
  000724:       DW_AT_name LTR
  000728:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00072b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00072e:     30  = 0xd (DW_TAG_member)
  00072f:       DW_AT_name SQR1
  000734:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000737:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00073a:     30  = 0xd (DW_TAG_member)
  00073b:       DW_AT_name SQR2
  000740:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000743:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  000746:     30  = 0xd (DW_TAG_member)
  000747:       DW_AT_name SQR3
  00074c:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00074f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  000752:     30  = 0xd (DW_TAG_member)
  000753:       DW_AT_name JSQR
  000758:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00075b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00075e:     30  = 0xd (DW_TAG_member)
  00075f:       DW_AT_name JDR1
  000764:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000767:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00076a:     30  = 0xd (DW_TAG_member)
  00076b:       DW_AT_name JDR2
  000770:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000773:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  000776:     30  = 0xd (DW_TAG_member)
  000777:       DW_AT_name JDR3
  00077c:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00077f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  000782:     30  = 0xd (DW_TAG_member)
  000783:       DW_AT_name JDR4
  000788:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00078b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00078e:     30  = 0xd (DW_TAG_member)
  00078f:       DW_AT_name DR
  000792:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000795:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  000798:     0  null
  000799:   80  = 0x16 (DW_TAG_typedef)
  00079a:     DW_AT_name ADC_TypeDef
  0007a6:     DW_AT_type indirect DW_FORM_ref2 0x6a6
  0007a9:     DW_AT_decl_file 0x1
  0007aa:     DW_AT_decl_line 0x234
  0007ac:     DW_AT_decl_column 0x3
  0007ad:   42  = 0x13 (DW_TAG_structure_type)
  0007ae:     DW_AT_sibling 0xd7b
  0007b0:     DW_AT_byte_size 0xc0
  0007b2:     30  = 0xd (DW_TAG_member)
  0007b3:       DW_AT_name RESERVED0
  0007bd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0007c2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0007c5:     30  = 0xd (DW_TAG_member)
  0007c6:       DW_AT_name DR1
  0007ca:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0007cd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0007d0:     30  = 0xd (DW_TAG_member)
  0007d1:       DW_AT_name RESERVED1
  0007db:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0007e0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  0007e3:     30  = 0xd (DW_TAG_member)
  0007e4:       DW_AT_name DR2
  0007e8:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0007eb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0007ee:     30  = 0xd (DW_TAG_member)
  0007ef:       DW_AT_name RESERVED2
  0007f9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0007fe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  000801:     30  = 0xd (DW_TAG_member)
  000802:       DW_AT_name DR3
  000806:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000809:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00080c:     30  = 0xd (DW_TAG_member)
  00080d:       DW_AT_name RESERVED3
  000817:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00081c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  00081f:     30  = 0xd (DW_TAG_member)
  000820:       DW_AT_name DR4
  000824:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000827:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00082a:     30  = 0xd (DW_TAG_member)
  00082b:       DW_AT_name RESERVED4
  000835:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00083a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  00083d:     30  = 0xd (DW_TAG_member)
  00083e:       DW_AT_name DR5
  000842:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000845:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000848:     30  = 0xd (DW_TAG_member)
  000849:       DW_AT_name RESERVED5
  000853:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000858:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  00085b:     30  = 0xd (DW_TAG_member)
  00085c:       DW_AT_name DR6
  000860:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000863:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000866:     30  = 0xd (DW_TAG_member)
  000867:       DW_AT_name RESERVED6
  000871:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000876:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  000879:     30  = 0xd (DW_TAG_member)
  00087a:       DW_AT_name DR7
  00087e:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000881:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000884:     30  = 0xd (DW_TAG_member)
  000885:       DW_AT_name RESERVED7
  00088f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000894:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  000897:     30  = 0xd (DW_TAG_member)
  000898:       DW_AT_name DR8
  00089c:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00089f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0008a2:     30  = 0xd (DW_TAG_member)
  0008a3:       DW_AT_name RESERVED8
  0008ad:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0008b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  0008b5:     30  = 0xd (DW_TAG_member)
  0008b6:       DW_AT_name DR9
  0008ba:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0008bd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  0008c0:     30  = 0xd (DW_TAG_member)
  0008c1:       DW_AT_name RESERVED9
  0008cb:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0008d0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 38 }
  0008d3:     30  = 0xd (DW_TAG_member)
  0008d4:       DW_AT_name DR10
  0008d9:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0008dc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  0008df:     30  = 0xd (DW_TAG_member)
  0008e0:       DW_AT_name RESERVED10
  0008eb:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0008f0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 42 }
  0008f3:     30  = 0xd (DW_TAG_member)
  0008f4:       DW_AT_name RTCCR
  0008fa:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0008fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  000900:     30  = 0xd (DW_TAG_member)
  000901:       DW_AT_name RESERVED11
  00090c:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000911:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 46 }
  000914:     30  = 0xd (DW_TAG_member)
  000915:       DW_AT_name CR
  000918:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00091b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00091e:     30  = 0xd (DW_TAG_member)
  00091f:       DW_AT_name RESERVED12
  00092a:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00092f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 50 }
  000932:     30  = 0xd (DW_TAG_member)
  000933:       DW_AT_name CSR
  000937:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00093a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00093d:     3  = 0x1 (DW_TAG_array_type)
  00093e:       DW_AT_sibling 0x948
  000940:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000945:       1  = 0x21 (DW_TAG_subrange_type)
  000946:         DW_AT_upper_bound 0x4
  000947:       0  null
  000948:     30  = 0xd (DW_TAG_member)
  000949:       DW_AT_name RESERVED13
  000954:       DW_AT_type indirect DW_FORM_ref2 0x93d
  000957:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 54 }
  00095a:     30  = 0xd (DW_TAG_member)
  00095b:       DW_AT_name DR11
  000960:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000963:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  000966:     30  = 0xd (DW_TAG_member)
  000967:       DW_AT_name RESERVED14
  000972:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000977:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 66 }
  00097a:     30  = 0xd (DW_TAG_member)
  00097b:       DW_AT_name DR12
  000980:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000983:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  000986:     30  = 0xd (DW_TAG_member)
  000987:       DW_AT_name RESERVED15
  000992:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000997:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 70 }
  00099a:     30  = 0xd (DW_TAG_member)
  00099b:       DW_AT_name DR13
  0009a0:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0009a3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0009a6:     30  = 0xd (DW_TAG_member)
  0009a7:       DW_AT_name RESERVED16
  0009b2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0009b7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 74 }
  0009ba:     30  = 0xd (DW_TAG_member)
  0009bb:       DW_AT_name DR14
  0009c0:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0009c3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0009c6:     30  = 0xd (DW_TAG_member)
  0009c7:       DW_AT_name RESERVED17
  0009d2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0009d7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 78 }
  0009da:     30  = 0xd (DW_TAG_member)
  0009db:       DW_AT_name DR15
  0009e0:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0009e3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  0009e6:     30  = 0xd (DW_TAG_member)
  0009e7:       DW_AT_name RESERVED18
  0009f2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0009f7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 82 }
  0009fa:     30  = 0xd (DW_TAG_member)
  0009fb:       DW_AT_name DR16
  000a00:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000a03:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  000a06:     30  = 0xd (DW_TAG_member)
  000a07:       DW_AT_name RESERVED19
  000a12:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000a17:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 86 }
  000a1a:     30  = 0xd (DW_TAG_member)
  000a1b:       DW_AT_name DR17
  000a20:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000a23:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  000a26:     30  = 0xd (DW_TAG_member)
  000a27:       DW_AT_name RESERVED20
  000a32:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000a37:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 90 }
  000a3a:     30  = 0xd (DW_TAG_member)
  000a3b:       DW_AT_name DR18
  000a40:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000a43:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  000a46:     30  = 0xd (DW_TAG_member)
  000a47:       DW_AT_name RESERVED21
  000a52:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000a57:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 94 }
  000a5a:     30  = 0xd (DW_TAG_member)
  000a5b:       DW_AT_name DR19
  000a60:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000a63:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  000a66:     30  = 0xd (DW_TAG_member)
  000a67:       DW_AT_name RESERVED22
  000a72:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000a77:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 98 }
  000a7a:     30  = 0xd (DW_TAG_member)
  000a7b:       DW_AT_name DR20
  000a80:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000a83:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  000a86:     30  = 0xd (DW_TAG_member)
  000a87:       DW_AT_name RESERVED23
  000a92:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000a97:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 102 }
  000a9a:     30  = 0xd (DW_TAG_member)
  000a9b:       DW_AT_name DR21
  000aa0:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000aa3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  000aa6:     30  = 0xd (DW_TAG_member)
  000aa7:       DW_AT_name RESERVED24
  000ab2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000ab7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 106 }
  000aba:     30  = 0xd (DW_TAG_member)
  000abb:       DW_AT_name DR22
  000ac0:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000ac3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 108 }
  000ac6:     30  = 0xd (DW_TAG_member)
  000ac7:       DW_AT_name RESERVED25
  000ad2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000ad7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 110 }
  000ada:     30  = 0xd (DW_TAG_member)
  000adb:       DW_AT_name DR23
  000ae0:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000ae3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  000ae6:     30  = 0xd (DW_TAG_member)
  000ae7:       DW_AT_name RESERVED26
  000af2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000af7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 114 }
  000afa:     30  = 0xd (DW_TAG_member)
  000afb:       DW_AT_name DR24
  000b00:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000b03:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  000b06:     30  = 0xd (DW_TAG_member)
  000b07:       DW_AT_name RESERVED27
  000b12:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b17:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 118 }
  000b1a:     30  = 0xd (DW_TAG_member)
  000b1b:       DW_AT_name DR25
  000b20:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000b23:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  000b26:     30  = 0xd (DW_TAG_member)
  000b27:       DW_AT_name RESERVED28
  000b32:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b37:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 122 }
  000b3a:     30  = 0xd (DW_TAG_member)
  000b3b:       DW_AT_name DR26
  000b40:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000b43:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  000b46:     30  = 0xd (DW_TAG_member)
  000b47:       DW_AT_name RESERVED29
  000b52:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b57:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 126 }
  000b5a:     30  = 0xd (DW_TAG_member)
  000b5b:       DW_AT_name DR27
  000b60:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000b63:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  000b67:     30  = 0xd (DW_TAG_member)
  000b68:       DW_AT_name RESERVED30
  000b73:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b78:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 130 }
  000b7c:     30  = 0xd (DW_TAG_member)
  000b7d:       DW_AT_name DR28
  000b82:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000b85:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  000b89:     30  = 0xd (DW_TAG_member)
  000b8a:       DW_AT_name RESERVED31
  000b95:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b9a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 134 }
  000b9e:     30  = 0xd (DW_TAG_member)
  000b9f:       DW_AT_name DR29
  000ba4:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000ba7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  000bab:     30  = 0xd (DW_TAG_member)
  000bac:       DW_AT_name RESERVED32
  000bb7:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000bbc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 138 }
  000bc0:     30  = 0xd (DW_TAG_member)
  000bc1:       DW_AT_name DR30
  000bc6:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000bc9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  000bcd:     30  = 0xd (DW_TAG_member)
  000bce:       DW_AT_name RESERVED33
  000bd9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000bde:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 142 }
  000be2:     30  = 0xd (DW_TAG_member)
  000be3:       DW_AT_name DR31
  000be8:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000beb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  000bef:     30  = 0xd (DW_TAG_member)
  000bf0:       DW_AT_name RESERVED34
  000bfb:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c00:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 146 }
  000c04:     30  = 0xd (DW_TAG_member)
  000c05:       DW_AT_name DR32
  000c0a:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000c0d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  000c11:     30  = 0xd (DW_TAG_member)
  000c12:       DW_AT_name RESERVED35
  000c1d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c22:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 150 }
  000c26:     30  = 0xd (DW_TAG_member)
  000c27:       DW_AT_name DR33
  000c2c:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000c2f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 152 }
  000c33:     30  = 0xd (DW_TAG_member)
  000c34:       DW_AT_name RESERVED36
  000c3f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c44:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 154 }
  000c48:     30  = 0xd (DW_TAG_member)
  000c49:       DW_AT_name DR34
  000c4e:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000c51:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 156 }
  000c55:     30  = 0xd (DW_TAG_member)
  000c56:       DW_AT_name RESERVED37
  000c61:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c66:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 158 }
  000c6a:     30  = 0xd (DW_TAG_member)
  000c6b:       DW_AT_name DR35
  000c70:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000c73:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  000c77:     30  = 0xd (DW_TAG_member)
  000c78:       DW_AT_name RESERVED38
  000c83:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c88:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 162 }
  000c8c:     30  = 0xd (DW_TAG_member)
  000c8d:       DW_AT_name DR36
  000c92:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000c95:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 164 }
  000c99:     30  = 0xd (DW_TAG_member)
  000c9a:       DW_AT_name RESERVED39
  000ca5:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000caa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 166 }
  000cae:     30  = 0xd (DW_TAG_member)
  000caf:       DW_AT_name DR37
  000cb4:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000cb7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 168 }
  000cbb:     30  = 0xd (DW_TAG_member)
  000cbc:       DW_AT_name RESERVED40
  000cc7:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000ccc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 170 }
  000cd0:     30  = 0xd (DW_TAG_member)
  000cd1:       DW_AT_name DR38
  000cd6:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000cd9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 172 }
  000cdd:     30  = 0xd (DW_TAG_member)
  000cde:       DW_AT_name RESERVED41
  000ce9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000cee:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 174 }
  000cf2:     30  = 0xd (DW_TAG_member)
  000cf3:       DW_AT_name DR39
  000cf8:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000cfb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 176 }
  000cff:     30  = 0xd (DW_TAG_member)
  000d00:       DW_AT_name RESERVED42
  000d0b:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000d10:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 178 }
  000d14:     30  = 0xd (DW_TAG_member)
  000d15:       DW_AT_name DR40
  000d1a:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000d1d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 180 }
  000d21:     30  = 0xd (DW_TAG_member)
  000d22:       DW_AT_name RESERVED43
  000d2d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000d32:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 182 }
  000d36:     30  = 0xd (DW_TAG_member)
  000d37:       DW_AT_name DR41
  000d3c:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000d3f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 184 }
  000d43:     30  = 0xd (DW_TAG_member)
  000d44:       DW_AT_name RESERVED44
  000d4f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000d54:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 186 }
  000d58:     30  = 0xd (DW_TAG_member)
  000d59:       DW_AT_name DR42
  000d5e:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  000d61:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 188 }
  000d65:     30  = 0xd (DW_TAG_member)
  000d66:       DW_AT_name RESERVED45
  000d71:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000d76:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 190 }
  000d7a:     0  null
  000d7b:   80  = 0x16 (DW_TAG_typedef)
  000d7c:     DW_AT_name BKP_TypeDef
  000d88:     DW_AT_type indirect DW_FORM_ref2 0x7ad
  000d8b:     DW_AT_decl_file 0x1
  000d8c:     DW_AT_decl_line 0x297
  000d8e:     DW_AT_decl_column 0x3
  000d8f:   42  = 0x13 (DW_TAG_structure_type)
  000d90:     DW_AT_sibling 0xdc3
  000d92:     DW_AT_byte_size 0x10
  000d93:     30  = 0xd (DW_TAG_member)
  000d94:       DW_AT_name TIR
  000d98:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000d9b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000d9e:     30  = 0xd (DW_TAG_member)
  000d9f:       DW_AT_name TDTR
  000da4:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000da7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000daa:     30  = 0xd (DW_TAG_member)
  000dab:       DW_AT_name TDLR
  000db0:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000db3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000db6:     30  = 0xd (DW_TAG_member)
  000db7:       DW_AT_name TDHR
  000dbc:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000dbf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000dc2:     0  null
  000dc3:   80  = 0x16 (DW_TAG_typedef)
  000dc4:     DW_AT_name CAN_TxMailBox_TypeDef
  000dda:     DW_AT_type indirect DW_FORM_ref2 0xd8f
  000ddd:     DW_AT_decl_file 0x1
  000dde:     DW_AT_decl_line 0x2a3
  000de0:     DW_AT_decl_column 0x3
  000de1:   42  = 0x13 (DW_TAG_structure_type)
  000de2:     DW_AT_sibling 0xe15
  000de4:     DW_AT_byte_size 0x10
  000de5:     30  = 0xd (DW_TAG_member)
  000de6:       DW_AT_name RIR
  000dea:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000ded:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000df0:     30  = 0xd (DW_TAG_member)
  000df1:       DW_AT_name RDTR
  000df6:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000df9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000dfc:     30  = 0xd (DW_TAG_member)
  000dfd:       DW_AT_name RDLR
  000e02:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000e05:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000e08:     30  = 0xd (DW_TAG_member)
  000e09:       DW_AT_name RDHR
  000e0e:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000e11:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000e14:     0  null
  000e15:   80  = 0x16 (DW_TAG_typedef)
  000e16:     DW_AT_name CAN_FIFOMailBox_TypeDef
  000e2e:     DW_AT_type indirect DW_FORM_ref2 0xde1
  000e31:     DW_AT_decl_file 0x1
  000e32:     DW_AT_decl_line 0x2af
  000e34:     DW_AT_decl_column 0x3
  000e35:   42  = 0x13 (DW_TAG_structure_type)
  000e36:     DW_AT_sibling 0xe50
  000e38:     DW_AT_byte_size 0x8
  000e39:     30  = 0xd (DW_TAG_member)
  000e3a:       DW_AT_name FR1
  000e3e:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000e41:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000e44:     30  = 0xd (DW_TAG_member)
  000e45:       DW_AT_name FR2
  000e49:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000e4c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000e4f:     0  null
  000e50:   80  = 0x16 (DW_TAG_typedef)
  000e51:     DW_AT_name CAN_FilterRegister_TypeDef
  000e6c:     DW_AT_type indirect DW_FORM_ref2 0xe35
  000e6f:     DW_AT_decl_file 0x1
  000e70:     DW_AT_decl_line 0x2b9
  000e72:     DW_AT_decl_column 0x3
  000e73:   42  = 0x13 (DW_TAG_structure_type)
  000e74:     DW_AT_sibling 0x1001
  000e76:     DW_AT_byte_size 0x2b0
  000e78:     30  = 0xd (DW_TAG_member)
  000e79:       DW_AT_name MCR
  000e7d:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000e80:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000e83:     30  = 0xd (DW_TAG_member)
  000e84:       DW_AT_name MSR
  000e88:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000e8b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000e8e:     30  = 0xd (DW_TAG_member)
  000e8f:       DW_AT_name TSR
  000e93:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000e96:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000e99:     30  = 0xd (DW_TAG_member)
  000e9a:       DW_AT_name RF0R
  000e9f:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000ea2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000ea5:     30  = 0xd (DW_TAG_member)
  000ea6:       DW_AT_name RF1R
  000eab:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000eae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000eb1:     30  = 0xd (DW_TAG_member)
  000eb2:       DW_AT_name IER
  000eb6:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000eb9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000ebc:     30  = 0xd (DW_TAG_member)
  000ebd:       DW_AT_name ESR
  000ec1:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000ec4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000ec7:     30  = 0xd (DW_TAG_member)
  000ec8:       DW_AT_name BTR
  000ecc:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000ecf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000ed2:     3  = 0x1 (DW_TAG_array_type)
  000ed3:       DW_AT_sibling 0xedd
  000ed5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000eda:       1  = 0x21 (DW_TAG_subrange_type)
  000edb:         DW_AT_upper_bound 0x57
  000edc:       0  null
  000edd:     30  = 0xd (DW_TAG_member)
  000ede:       DW_AT_name RESERVED0
  000ee8:       DW_AT_type indirect DW_FORM_ref2 0xed2
  000eeb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000eee:     3  = 0x1 (DW_TAG_array_type)
  000eef:       DW_AT_sibling 0xef7
  000ef1:       DW_AT_type indirect DW_FORM_ref2 0xdc3
  000ef4:       1  = 0x21 (DW_TAG_subrange_type)
  000ef5:         DW_AT_upper_bound 0x2
  000ef6:       0  null
  000ef7:     30  = 0xd (DW_TAG_member)
  000ef8:       DW_AT_name sTxMailBox
  000f03:       DW_AT_type indirect DW_FORM_ref2 0xeee
  000f06:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  000f0a:     3  = 0x1 (DW_TAG_array_type)
  000f0b:       DW_AT_sibling 0xf13
  000f0d:       DW_AT_type indirect DW_FORM_ref2 0xe15
  000f10:       1  = 0x21 (DW_TAG_subrange_type)
  000f11:         DW_AT_upper_bound 0x1
  000f12:       0  null
  000f13:     30  = 0xd (DW_TAG_member)
  000f14:       DW_AT_name sFIFOMailBox
  000f21:       DW_AT_type indirect DW_FORM_ref2 0xf0a
  000f24:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 432 }
  000f28:     3  = 0x1 (DW_TAG_array_type)
  000f29:       DW_AT_sibling 0xf33
  000f2b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000f30:       1  = 0x21 (DW_TAG_subrange_type)
  000f31:         DW_AT_upper_bound 0xb
  000f32:       0  null
  000f33:     30  = 0xd (DW_TAG_member)
  000f34:       DW_AT_name RESERVED1
  000f3e:       DW_AT_type indirect DW_FORM_ref2 0xf28
  000f41:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 464 }
  000f45:     30  = 0xd (DW_TAG_member)
  000f46:       DW_AT_name FMR
  000f4a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000f4d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  000f51:     30  = 0xd (DW_TAG_member)
  000f52:       DW_AT_name FM1R
  000f57:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000f5a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 516 }
  000f5e:     30  = 0xd (DW_TAG_member)
  000f5f:       DW_AT_name RESERVED2
  000f69:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000f6e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 520 }
  000f72:     30  = 0xd (DW_TAG_member)
  000f73:       DW_AT_name FS1R
  000f78:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000f7b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 524 }
  000f7f:     30  = 0xd (DW_TAG_member)
  000f80:       DW_AT_name RESERVED3
  000f8a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000f8f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 528 }
  000f93:     30  = 0xd (DW_TAG_member)
  000f94:       DW_AT_name FFA1R
  000f9a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000f9d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 532 }
  000fa1:     30  = 0xd (DW_TAG_member)
  000fa2:       DW_AT_name RESERVED4
  000fac:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000fb1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 536 }
  000fb5:     30  = 0xd (DW_TAG_member)
  000fb6:       DW_AT_name FA1R
  000fbb:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  000fbe:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 540 }
  000fc2:     3  = 0x1 (DW_TAG_array_type)
  000fc3:       DW_AT_sibling 0xfcd
  000fc5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000fca:       1  = 0x21 (DW_TAG_subrange_type)
  000fcb:         DW_AT_upper_bound 0x7
  000fcc:       0  null
  000fcd:     30  = 0xd (DW_TAG_member)
  000fce:       DW_AT_name RESERVED5
  000fd8:       DW_AT_type indirect DW_FORM_ref2 0xfc2
  000fdb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 544 }
  000fdf:     3  = 0x1 (DW_TAG_array_type)
  000fe0:       DW_AT_sibling 0xfe8
  000fe2:       DW_AT_type indirect DW_FORM_ref2 0xe50
  000fe5:       1  = 0x21 (DW_TAG_subrange_type)
  000fe6:         DW_AT_upper_bound 0xd
  000fe7:       0  null
  000fe8:     30  = 0xd (DW_TAG_member)
  000fe9:       DW_AT_name sFilterRegister
  000ff9:       DW_AT_type indirect DW_FORM_ref2 0xfdf
  000ffc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 576 }
  001000:     0  null
  001001:   80  = 0x16 (DW_TAG_typedef)
  001002:     DW_AT_name CAN_TypeDef
  00100e:     DW_AT_type indirect DW_FORM_ref2 0xe73
  001011:     DW_AT_decl_file 0x1
  001012:     DW_AT_decl_line 0x2db
  001014:     DW_AT_decl_column 0x3
  001015:   42  = 0x13 (DW_TAG_structure_type)
  001016:     DW_AT_sibling 0x1069
  001018:     DW_AT_byte_size 0x1c
  001019:     30  = 0xd (DW_TAG_member)
  00101a:       DW_AT_name CFGR
  00101f:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001022:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001025:     30  = 0xd (DW_TAG_member)
  001026:       DW_AT_name OAR
  00102a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00102d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001030:     30  = 0xd (DW_TAG_member)
  001031:       DW_AT_name PRES
  001036:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001039:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00103c:     30  = 0xd (DW_TAG_member)
  00103d:       DW_AT_name ESR
  001041:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001044:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001047:     30  = 0xd (DW_TAG_member)
  001048:       DW_AT_name CSR
  00104c:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00104f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001052:     30  = 0xd (DW_TAG_member)
  001053:       DW_AT_name TXD
  001057:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00105a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00105d:     30  = 0xd (DW_TAG_member)
  00105e:       DW_AT_name RXD
  001062:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001065:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001068:     0  null
  001069:   80  = 0x16 (DW_TAG_typedef)
  00106a:     DW_AT_name CEC_TypeDef
  001076:     DW_AT_type indirect DW_FORM_ref2 0x1015
  001079:     DW_AT_decl_file 0x1
  00107a:     DW_AT_decl_line 0x2e9
  00107c:     DW_AT_decl_column 0x3
  00107d:   42  = 0x13 (DW_TAG_structure_type)
  00107e:     DW_AT_sibling 0x10c7
  001080:     DW_AT_byte_size 0xc
  001081:     30  = 0xd (DW_TAG_member)
  001082:       DW_AT_name DR
  001085:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001088:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00108b:     30  = 0xd (DW_TAG_member)
  00108c:       DW_AT_name IDR
  001090:       DW_AT_type indirect DW_FORM_ref2 0x5c7
  001093:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001096:     30  = 0xd (DW_TAG_member)
  001097:       DW_AT_name RESERVED0
  0010a1:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0010a6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  0010a9:     30  = 0xd (DW_TAG_member)
  0010aa:       DW_AT_name RESERVED1
  0010b4:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0010b9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  0010bc:     30  = 0xd (DW_TAG_member)
  0010bd:       DW_AT_name CR
  0010c0:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0010c3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0010c6:     0  null
  0010c7:   80  = 0x16 (DW_TAG_typedef)
  0010c8:     DW_AT_name CRC_TypeDef
  0010d4:     DW_AT_type indirect DW_FORM_ref2 0x107d
  0010d7:     DW_AT_decl_file 0x1
  0010d8:     DW_AT_decl_line 0x2f6
  0010da:     DW_AT_decl_column 0x3
  0010db:   42  = 0x13 (DW_TAG_structure_type)
  0010dc:     DW_AT_sibling 0x1195
  0010de:     DW_AT_byte_size 0x34
  0010df:     30  = 0xd (DW_TAG_member)
  0010e0:       DW_AT_name CR
  0010e3:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0010e6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0010e9:     30  = 0xd (DW_TAG_member)
  0010ea:       DW_AT_name SWTRIGR
  0010f2:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0010f5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0010f8:     30  = 0xd (DW_TAG_member)
  0010f9:       DW_AT_name DHR12R1
  001101:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001104:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001107:     30  = 0xd (DW_TAG_member)
  001108:       DW_AT_name DHR12L1
  001110:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001113:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001116:     30  = 0xd (DW_TAG_member)
  001117:       DW_AT_name DHR8R1
  00111e:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001121:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001124:     30  = 0xd (DW_TAG_member)
  001125:       DW_AT_name DHR12R2
  00112d:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001130:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001133:     30  = 0xd (DW_TAG_member)
  001134:       DW_AT_name DHR12L2
  00113c:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00113f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001142:     30  = 0xd (DW_TAG_member)
  001143:       DW_AT_name DHR8R2
  00114a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00114d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001150:     30  = 0xd (DW_TAG_member)
  001151:       DW_AT_name DHR12RD
  001159:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00115c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00115f:     30  = 0xd (DW_TAG_member)
  001160:       DW_AT_name DHR12LD
  001168:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00116b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00116e:     30  = 0xd (DW_TAG_member)
  00116f:       DW_AT_name DHR8RD
  001176:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001179:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00117c:     30  = 0xd (DW_TAG_member)
  00117d:       DW_AT_name DOR1
  001182:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001185:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  001188:     30  = 0xd (DW_TAG_member)
  001189:       DW_AT_name DOR2
  00118e:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001191:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  001194:     0  null
  001195:   80  = 0x16 (DW_TAG_typedef)
  001196:     DW_AT_name DAC_TypeDef
  0011a2:     DW_AT_type indirect DW_FORM_ref2 0x10db
  0011a5:     DW_AT_decl_file 0x1
  0011a6:     DW_AT_decl_line 0x30e
  0011a8:     DW_AT_decl_column 0x3
  0011a9:   42  = 0x13 (DW_TAG_structure_type)
  0011aa:     DW_AT_sibling 0x11c6
  0011ac:     DW_AT_byte_size 0x8
  0011ad:     30  = 0xd (DW_TAG_member)
  0011ae:       DW_AT_name IDCODE
  0011b5:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0011b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0011bb:     30  = 0xd (DW_TAG_member)
  0011bc:       DW_AT_name CR
  0011bf:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0011c2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0011c5:     0  null
  0011c6:   80  = 0x16 (DW_TAG_typedef)
  0011c7:     DW_AT_name DBGMCU_TypeDef
  0011d6:     DW_AT_type indirect DW_FORM_ref2 0x11a9
  0011d9:     DW_AT_decl_file 0x1
  0011da:     DW_AT_decl_line 0x318
  0011dc:     DW_AT_decl_column 0x2
  0011dd:   42  = 0x13 (DW_TAG_structure_type)
  0011de:     DW_AT_sibling 0x1212
  0011e0:     DW_AT_byte_size 0x10
  0011e1:     30  = 0xd (DW_TAG_member)
  0011e2:       DW_AT_name CCR
  0011e6:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0011e9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0011ec:     30  = 0xd (DW_TAG_member)
  0011ed:       DW_AT_name CNDTR
  0011f3:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0011f6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0011f9:     30  = 0xd (DW_TAG_member)
  0011fa:       DW_AT_name CPAR
  0011ff:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001202:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001205:     30  = 0xd (DW_TAG_member)
  001206:       DW_AT_name CMAR
  00120b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00120e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001211:     0  null
  001212:   80  = 0x16 (DW_TAG_typedef)
  001213:     DW_AT_name DMA_Channel_TypeDef
  001227:     DW_AT_type indirect DW_FORM_ref2 0x11dd
  00122a:     DW_AT_decl_file 0x1
  00122b:     DW_AT_decl_line 0x324
  00122d:     DW_AT_decl_column 0x3
  00122e:   42  = 0x13 (DW_TAG_structure_type)
  00122f:     DW_AT_sibling 0x124a
  001231:     DW_AT_byte_size 0x8
  001232:     30  = 0xd (DW_TAG_member)
  001233:       DW_AT_name ISR
  001237:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00123a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00123d:     30  = 0xd (DW_TAG_member)
  00123e:       DW_AT_name IFCR
  001243:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001246:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001249:     0  null
  00124a:   80  = 0x16 (DW_TAG_typedef)
  00124b:     DW_AT_name DMA_TypeDef
  001257:     DW_AT_type indirect DW_FORM_ref2 0x122e
  00125a:     DW_AT_decl_file 0x1
  00125b:     DW_AT_decl_line 0x32a
  00125d:     DW_AT_decl_column 0x3
  00125e:   42  = 0x13 (DW_TAG_structure_type)
  00125f:     DW_AT_sibling 0x16d3
  001261:     DW_AT_byte_size 0x1058
  001263:     30  = 0xd (DW_TAG_member)
  001264:       DW_AT_name MACCR
  00126a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00126d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001270:     30  = 0xd (DW_TAG_member)
  001271:       DW_AT_name MACFFR
  001278:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00127b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00127e:     30  = 0xd (DW_TAG_member)
  00127f:       DW_AT_name MACHTHR
  001287:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00128a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00128d:     30  = 0xd (DW_TAG_member)
  00128e:       DW_AT_name MACHTLR
  001296:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001299:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00129c:     30  = 0xd (DW_TAG_member)
  00129d:       DW_AT_name MACMIIAR
  0012a6:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0012a9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0012ac:     30  = 0xd (DW_TAG_member)
  0012ad:       DW_AT_name MACMIIDR
  0012b6:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0012b9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0012bc:     30  = 0xd (DW_TAG_member)
  0012bd:       DW_AT_name MACFCR
  0012c4:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0012c7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0012ca:     30  = 0xd (DW_TAG_member)
  0012cb:       DW_AT_name MACVLANTR
  0012d5:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0012d8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0012db:     3  = 0x1 (DW_TAG_array_type)
  0012dc:       DW_AT_sibling 0x12e6
  0012de:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0012e3:       1  = 0x21 (DW_TAG_subrange_type)
  0012e4:         DW_AT_upper_bound 0x1
  0012e5:       0  null
  0012e6:     30  = 0xd (DW_TAG_member)
  0012e7:       DW_AT_name RESERVED0
  0012f1:       DW_AT_type indirect DW_FORM_ref2 0x12db
  0012f4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0012f7:     30  = 0xd (DW_TAG_member)
  0012f8:       DW_AT_name MACRWUFFR
  001302:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001305:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  001308:     30  = 0xd (DW_TAG_member)
  001309:       DW_AT_name MACPMTCSR
  001313:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001316:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  001319:     3  = 0x1 (DW_TAG_array_type)
  00131a:       DW_AT_sibling 0x1324
  00131c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001321:       1  = 0x21 (DW_TAG_subrange_type)
  001322:         DW_AT_upper_bound 0x1
  001323:       0  null
  001324:     30  = 0xd (DW_TAG_member)
  001325:       DW_AT_name RESERVED1
  00132f:       DW_AT_type indirect DW_FORM_ref2 0x1319
  001332:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  001335:     30  = 0xd (DW_TAG_member)
  001336:       DW_AT_name MACSR
  00133c:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00133f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  001342:     30  = 0xd (DW_TAG_member)
  001343:       DW_AT_name MACIMR
  00134a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00134d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  001350:     30  = 0xd (DW_TAG_member)
  001351:       DW_AT_name MACA0HR
  001359:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00135c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00135f:     30  = 0xd (DW_TAG_member)
  001360:       DW_AT_name MACA0LR
  001368:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00136b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00136e:     30  = 0xd (DW_TAG_member)
  00136f:       DW_AT_name MACA1HR
  001377:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00137a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00137d:     30  = 0xd (DW_TAG_member)
  00137e:       DW_AT_name MACA1LR
  001386:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001389:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00138c:     30  = 0xd (DW_TAG_member)
  00138d:       DW_AT_name MACA2HR
  001395:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001398:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00139b:     30  = 0xd (DW_TAG_member)
  00139c:       DW_AT_name MACA2LR
  0013a4:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0013a7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  0013aa:     30  = 0xd (DW_TAG_member)
  0013ab:       DW_AT_name MACA3HR
  0013b3:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0013b6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  0013b9:     30  = 0xd (DW_TAG_member)
  0013ba:       DW_AT_name MACA3LR
  0013c2:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0013c5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  0013c8:     3  = 0x1 (DW_TAG_array_type)
  0013c9:       DW_AT_sibling 0x13d3
  0013cb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0013d0:       1  = 0x21 (DW_TAG_subrange_type)
  0013d1:         DW_AT_upper_bound 0x27
  0013d2:       0  null
  0013d3:     30  = 0xd (DW_TAG_member)
  0013d4:       DW_AT_name RESERVED2
  0013de:       DW_AT_type indirect DW_FORM_ref2 0x13c8
  0013e1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  0013e4:     30  = 0xd (DW_TAG_member)
  0013e5:       DW_AT_name MMCCR
  0013eb:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0013ee:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  0013f2:     30  = 0xd (DW_TAG_member)
  0013f3:       DW_AT_name MMCRIR
  0013fa:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0013fd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 260 }
  001401:     30  = 0xd (DW_TAG_member)
  001402:       DW_AT_name MMCTIR
  001409:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00140c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 264 }
  001410:     30  = 0xd (DW_TAG_member)
  001411:       DW_AT_name MMCRIMR
  001419:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00141c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 268 }
  001420:     30  = 0xd (DW_TAG_member)
  001421:       DW_AT_name MMCTIMR
  001429:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00142c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 272 }
  001430:     3  = 0x1 (DW_TAG_array_type)
  001431:       DW_AT_sibling 0x143b
  001433:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001438:       1  = 0x21 (DW_TAG_subrange_type)
  001439:         DW_AT_upper_bound 0xd
  00143a:       0  null
  00143b:     30  = 0xd (DW_TAG_member)
  00143c:       DW_AT_name RESERVED3
  001446:       DW_AT_type indirect DW_FORM_ref2 0x1430
  001449:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 276 }
  00144d:     30  = 0xd (DW_TAG_member)
  00144e:       DW_AT_name MMCTGFSCCR
  001459:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00145c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 332 }
  001460:     30  = 0xd (DW_TAG_member)
  001461:       DW_AT_name MMCTGFMSCCR
  00146d:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001470:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 336 }
  001474:     3  = 0x1 (DW_TAG_array_type)
  001475:       DW_AT_sibling 0x147f
  001477:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00147c:       1  = 0x21 (DW_TAG_subrange_type)
  00147d:         DW_AT_upper_bound 0x4
  00147e:       0  null
  00147f:     30  = 0xd (DW_TAG_member)
  001480:       DW_AT_name RESERVED4
  00148a:       DW_AT_type indirect DW_FORM_ref2 0x1474
  00148d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 340 }
  001491:     30  = 0xd (DW_TAG_member)
  001492:       DW_AT_name MMCTGFCR
  00149b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00149e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 360 }
  0014a2:     3  = 0x1 (DW_TAG_array_type)
  0014a3:       DW_AT_sibling 0x14ad
  0014a5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0014aa:       1  = 0x21 (DW_TAG_subrange_type)
  0014ab:         DW_AT_upper_bound 0x9
  0014ac:       0  null
  0014ad:     30  = 0xd (DW_TAG_member)
  0014ae:       DW_AT_name RESERVED5
  0014b8:       DW_AT_type indirect DW_FORM_ref2 0x14a2
  0014bb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 364 }
  0014bf:     30  = 0xd (DW_TAG_member)
  0014c0:       DW_AT_name MMCRFCECR
  0014ca:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0014cd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 404 }
  0014d1:     30  = 0xd (DW_TAG_member)
  0014d2:       DW_AT_name MMCRFAECR
  0014dc:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0014df:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 408 }
  0014e3:     3  = 0x1 (DW_TAG_array_type)
  0014e4:       DW_AT_sibling 0x14ee
  0014e6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0014eb:       1  = 0x21 (DW_TAG_subrange_type)
  0014ec:         DW_AT_upper_bound 0x9
  0014ed:       0  null
  0014ee:     30  = 0xd (DW_TAG_member)
  0014ef:       DW_AT_name RESERVED6
  0014f9:       DW_AT_type indirect DW_FORM_ref2 0x14e3
  0014fc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 412 }
  001500:     30  = 0xd (DW_TAG_member)
  001501:       DW_AT_name MMCRGUFCR
  00150b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00150e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 452 }
  001512:     3  = 0x1 (DW_TAG_array_type)
  001513:       DW_AT_sibling 0x151e
  001515:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00151a:       1  = 0x21 (DW_TAG_subrange_type)
  00151b:         DW_AT_upper_bound 0x14d
  00151d:       0  null
  00151e:     30  = 0xd (DW_TAG_member)
  00151f:       DW_AT_name RESERVED7
  001529:       DW_AT_type indirect DW_FORM_ref2 0x1512
  00152c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 456 }
  001530:     30  = 0xd (DW_TAG_member)
  001531:       DW_AT_name PTPTSCR
  001539:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00153c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1792 }
  001540:     30  = 0xd (DW_TAG_member)
  001541:       DW_AT_name PTPSSIR
  001549:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00154c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1796 }
  001550:     30  = 0xd (DW_TAG_member)
  001551:       DW_AT_name PTPTSHR
  001559:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00155c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1800 }
  001560:     30  = 0xd (DW_TAG_member)
  001561:       DW_AT_name PTPTSLR
  001569:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00156c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1804 }
  001570:     30  = 0xd (DW_TAG_member)
  001571:       DW_AT_name PTPTSHUR
  00157a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00157d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1808 }
  001581:     30  = 0xd (DW_TAG_member)
  001582:       DW_AT_name PTPTSLUR
  00158b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00158e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1812 }
  001592:     30  = 0xd (DW_TAG_member)
  001593:       DW_AT_name PTPTSAR
  00159b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00159e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1816 }
  0015a2:     30  = 0xd (DW_TAG_member)
  0015a3:       DW_AT_name PTPTTHR
  0015ab:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0015ae:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1820 }
  0015b2:     30  = 0xd (DW_TAG_member)
  0015b3:       DW_AT_name PTPTTLR
  0015bb:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0015be:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1824 }
  0015c2:     3  = 0x1 (DW_TAG_array_type)
  0015c3:       DW_AT_sibling 0x15ce
  0015c5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0015ca:       1  = 0x21 (DW_TAG_subrange_type)
  0015cb:         DW_AT_upper_bound 0x236
  0015cd:       0  null
  0015ce:     30  = 0xd (DW_TAG_member)
  0015cf:       DW_AT_name RESERVED8
  0015d9:       DW_AT_type indirect DW_FORM_ref2 0x15c2
  0015dc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1828 }
  0015e0:     30  = 0xd (DW_TAG_member)
  0015e1:       DW_AT_name DMABMR
  0015e8:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0015eb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4096 }
  0015ef:     30  = 0xd (DW_TAG_member)
  0015f0:       DW_AT_name DMATPDR
  0015f8:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0015fb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4100 }
  0015ff:     30  = 0xd (DW_TAG_member)
  001600:       DW_AT_name DMARPDR
  001608:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00160b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4104 }
  00160f:     30  = 0xd (DW_TAG_member)
  001610:       DW_AT_name DMARDLAR
  001619:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00161c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4108 }
  001620:     30  = 0xd (DW_TAG_member)
  001621:       DW_AT_name DMATDLAR
  00162a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00162d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4112 }
  001631:     30  = 0xd (DW_TAG_member)
  001632:       DW_AT_name DMASR
  001638:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00163b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4116 }
  00163f:     30  = 0xd (DW_TAG_member)
  001640:       DW_AT_name DMAOMR
  001647:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00164a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4120 }
  00164e:     30  = 0xd (DW_TAG_member)
  00164f:       DW_AT_name DMAIER
  001656:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001659:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4124 }
  00165d:     30  = 0xd (DW_TAG_member)
  00165e:       DW_AT_name DMAMFBOCR
  001668:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00166b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4128 }
  00166f:     3  = 0x1 (DW_TAG_array_type)
  001670:       DW_AT_sibling 0x167a
  001672:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001677:       1  = 0x21 (DW_TAG_subrange_type)
  001678:         DW_AT_upper_bound 0x8
  001679:       0  null
  00167a:     30  = 0xd (DW_TAG_member)
  00167b:       DW_AT_name RESERVED9
  001685:       DW_AT_type indirect DW_FORM_ref2 0x166f
  001688:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4132 }
  00168c:     30  = 0xd (DW_TAG_member)
  00168d:       DW_AT_name DMACHTDR
  001696:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001699:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4168 }
  00169d:     30  = 0xd (DW_TAG_member)
  00169e:       DW_AT_name DMACHRDR
  0016a7:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0016aa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4172 }
  0016ae:     30  = 0xd (DW_TAG_member)
  0016af:       DW_AT_name DMACHTBAR
  0016b9:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0016bc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4176 }
  0016c0:     30  = 0xd (DW_TAG_member)
  0016c1:       DW_AT_name DMACHRBAR
  0016cb:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0016ce:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4180 }
  0016d2:     0  null
  0016d3:   80  = 0x16 (DW_TAG_typedef)
  0016d4:     DW_AT_name ETH_TypeDef
  0016e0:     DW_AT_type indirect DW_FORM_ref2 0x125e
  0016e3:     DW_AT_decl_file 0x1
  0016e4:     DW_AT_decl_line 0x371
  0016e6:     DW_AT_decl_column 0x3
  0016e7:   42  = 0x13 (DW_TAG_structure_type)
  0016e8:     DW_AT_sibling 0x1731
  0016ea:     DW_AT_byte_size 0x18
  0016eb:     30  = 0xd (DW_TAG_member)
  0016ec:       DW_AT_name IMR
  0016f0:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0016f3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0016f6:     30  = 0xd (DW_TAG_member)
  0016f7:       DW_AT_name EMR
  0016fb:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0016fe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001701:     30  = 0xd (DW_TAG_member)
  001702:       DW_AT_name RTSR
  001707:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00170a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00170d:     30  = 0xd (DW_TAG_member)
  00170e:       DW_AT_name FTSR
  001713:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001716:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001719:     30  = 0xd (DW_TAG_member)
  00171a:       DW_AT_name SWIER
  001720:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001723:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001726:     30  = 0xd (DW_TAG_member)
  001727:       DW_AT_name PR
  00172a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00172d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001730:     0  null
  001731:   80  = 0x16 (DW_TAG_typedef)
  001732:     DW_AT_name EXTI_TypeDef
  00173f:     DW_AT_type indirect DW_FORM_ref2 0x16e7
  001742:     DW_AT_decl_file 0x1
  001743:     DW_AT_decl_line 0x37f
  001745:     DW_AT_decl_column 0x3
  001746:   42  = 0x13 (DW_TAG_structure_type)
  001747:     DW_AT_sibling 0x17b6
  001749:     DW_AT_byte_size 0x24
  00174a:     30  = 0xd (DW_TAG_member)
  00174b:       DW_AT_name ACR
  00174f:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001752:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001755:     30  = 0xd (DW_TAG_member)
  001756:       DW_AT_name KEYR
  00175b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00175e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001761:     30  = 0xd (DW_TAG_member)
  001762:       DW_AT_name OPTKEYR
  00176a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00176d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001770:     30  = 0xd (DW_TAG_member)
  001771:       DW_AT_name SR
  001774:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001777:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00177a:     30  = 0xd (DW_TAG_member)
  00177b:       DW_AT_name CR
  00177e:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001781:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001784:     30  = 0xd (DW_TAG_member)
  001785:       DW_AT_name AR
  001788:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00178b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00178e:     30  = 0xd (DW_TAG_member)
  00178f:       DW_AT_name RESERVED
  001798:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00179b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00179e:     30  = 0xd (DW_TAG_member)
  00179f:       DW_AT_name OBR
  0017a3:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0017a6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0017a9:     30  = 0xd (DW_TAG_member)
  0017aa:       DW_AT_name WRPR
  0017af:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0017b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0017b5:     0  null
  0017b6:   80  = 0x16 (DW_TAG_typedef)
  0017b7:     DW_AT_name FLASH_TypeDef
  0017c5:     DW_AT_type indirect DW_FORM_ref2 0x1746
  0017c8:     DW_AT_decl_file 0x1
  0017c9:     DW_AT_decl_line 0x398
  0017cb:     DW_AT_decl_column 0x3
  0017cc:   42  = 0x13 (DW_TAG_structure_type)
  0017cd:     DW_AT_sibling 0x1832
  0017cf:     DW_AT_byte_size 0x10
  0017d0:     30  = 0xd (DW_TAG_member)
  0017d1:       DW_AT_name RDP
  0017d5:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0017d8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0017db:     30  = 0xd (DW_TAG_member)
  0017dc:       DW_AT_name USER
  0017e1:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0017e4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  0017e7:     30  = 0xd (DW_TAG_member)
  0017e8:       DW_AT_name Data0
  0017ee:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0017f1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0017f4:     30  = 0xd (DW_TAG_member)
  0017f5:       DW_AT_name Data1
  0017fb:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0017fe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  001801:     30  = 0xd (DW_TAG_member)
  001802:       DW_AT_name WRP0
  001807:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00180a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00180d:     30  = 0xd (DW_TAG_member)
  00180e:       DW_AT_name WRP1
  001813:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001816:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  001819:     30  = 0xd (DW_TAG_member)
  00181a:       DW_AT_name WRP2
  00181f:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001822:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001825:     30  = 0xd (DW_TAG_member)
  001826:       DW_AT_name WRP3
  00182b:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00182e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  001831:     0  null
  001832:   80  = 0x16 (DW_TAG_typedef)
  001833:     DW_AT_name OB_TypeDef
  00183e:     DW_AT_type indirect DW_FORM_ref2 0x17cc
  001841:     DW_AT_decl_file 0x1
  001842:     DW_AT_decl_line 0x3a8
  001844:     DW_AT_decl_column 0x3
  001845:   42  = 0x13 (DW_TAG_structure_type)
  001846:     DW_AT_sibling 0x185f
  001848:     DW_AT_byte_size 0x20
  001849:     3  = 0x1 (DW_TAG_array_type)
  00184a:       DW_AT_sibling 0x1852
  00184c:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00184f:       1  = 0x21 (DW_TAG_subrange_type)
  001850:         DW_AT_upper_bound 0x7
  001851:       0  null
  001852:     30  = 0xd (DW_TAG_member)
  001853:       DW_AT_name BTCR
  001858:       DW_AT_type indirect DW_FORM_ref2 0x1849
  00185b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00185e:     0  null
  00185f:   80  = 0x16 (DW_TAG_typedef)
  001860:     DW_AT_name FSMC_Bank1_TypeDef
  001873:     DW_AT_type indirect DW_FORM_ref2 0x1845
  001876:     DW_AT_decl_file 0x1
  001877:     DW_AT_decl_line 0x3b1
  001879:     DW_AT_decl_column 0x3
  00187a:   42  = 0x13 (DW_TAG_structure_type)
  00187b:     DW_AT_sibling 0x1894
  00187d:     DW_AT_byte_size 0x1c
  00187e:     3  = 0x1 (DW_TAG_array_type)
  00187f:       DW_AT_sibling 0x1887
  001881:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001884:       1  = 0x21 (DW_TAG_subrange_type)
  001885:         DW_AT_upper_bound 0x6
  001886:       0  null
  001887:     30  = 0xd (DW_TAG_member)
  001888:       DW_AT_name BWTR
  00188d:       DW_AT_type indirect DW_FORM_ref2 0x187e
  001890:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001893:     0  null
  001894:   80  = 0x16 (DW_TAG_typedef)
  001895:     DW_AT_name FSMC_Bank1E_TypeDef
  0018a9:     DW_AT_type indirect DW_FORM_ref2 0x187a
  0018ac:     DW_AT_decl_file 0x1
  0018ad:     DW_AT_decl_line 0x3ba
  0018af:     DW_AT_decl_column 0x3
  0018b0:   42  = 0x13 (DW_TAG_structure_type)
  0018b1:     DW_AT_sibling 0x1906
  0018b3:     DW_AT_byte_size 0x18
  0018b4:     30  = 0xd (DW_TAG_member)
  0018b5:       DW_AT_name PCR2
  0018ba:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0018bd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0018c0:     30  = 0xd (DW_TAG_member)
  0018c1:       DW_AT_name SR2
  0018c5:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0018c8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0018cb:     30  = 0xd (DW_TAG_member)
  0018cc:       DW_AT_name PMEM2
  0018d2:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0018d5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0018d8:     30  = 0xd (DW_TAG_member)
  0018d9:       DW_AT_name PATT2
  0018df:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0018e2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0018e5:     30  = 0xd (DW_TAG_member)
  0018e6:       DW_AT_name RESERVED0
  0018f0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0018f5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0018f8:     30  = 0xd (DW_TAG_member)
  0018f9:       DW_AT_name ECCR2
  0018ff:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001902:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001905:     0  null
  001906:   80  = 0x16 (DW_TAG_typedef)
  001907:     DW_AT_name FSMC_Bank2_TypeDef
  00191a:     DW_AT_type indirect DW_FORM_ref2 0x18b0
  00191d:     DW_AT_decl_file 0x1
  00191e:     DW_AT_decl_line 0x3c8
  001920:     DW_AT_decl_column 0x3
  001921:   42  = 0x13 (DW_TAG_structure_type)
  001922:     DW_AT_sibling 0x1977
  001924:     DW_AT_byte_size 0x18
  001925:     30  = 0xd (DW_TAG_member)
  001926:       DW_AT_name PCR3
  00192b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00192e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001931:     30  = 0xd (DW_TAG_member)
  001932:       DW_AT_name SR3
  001936:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001939:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00193c:     30  = 0xd (DW_TAG_member)
  00193d:       DW_AT_name PMEM3
  001943:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001946:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001949:     30  = 0xd (DW_TAG_member)
  00194a:       DW_AT_name PATT3
  001950:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001953:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001956:     30  = 0xd (DW_TAG_member)
  001957:       DW_AT_name RESERVED0
  001961:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001966:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001969:     30  = 0xd (DW_TAG_member)
  00196a:       DW_AT_name ECCR3
  001970:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001973:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001976:     0  null
  001977:   80  = 0x16 (DW_TAG_typedef)
  001978:     DW_AT_name FSMC_Bank3_TypeDef
  00198b:     DW_AT_type indirect DW_FORM_ref2 0x1921
  00198e:     DW_AT_decl_file 0x1
  00198f:     DW_AT_decl_line 0x3d6
  001991:     DW_AT_decl_column 0x3
  001992:   42  = 0x13 (DW_TAG_structure_type)
  001993:     DW_AT_sibling 0x19d4
  001995:     DW_AT_byte_size 0x14
  001996:     30  = 0xd (DW_TAG_member)
  001997:       DW_AT_name PCR4
  00199c:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00199f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0019a2:     30  = 0xd (DW_TAG_member)
  0019a3:       DW_AT_name SR4
  0019a7:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0019aa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0019ad:     30  = 0xd (DW_TAG_member)
  0019ae:       DW_AT_name PMEM4
  0019b4:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0019b7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0019ba:     30  = 0xd (DW_TAG_member)
  0019bb:       DW_AT_name PATT4
  0019c1:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0019c4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0019c7:     30  = 0xd (DW_TAG_member)
  0019c8:       DW_AT_name PIO4
  0019cd:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0019d0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0019d3:     0  null
  0019d4:   80  = 0x16 (DW_TAG_typedef)
  0019d5:     DW_AT_name FSMC_Bank4_TypeDef
  0019e8:     DW_AT_type indirect DW_FORM_ref2 0x1992
  0019eb:     DW_AT_decl_file 0x1
  0019ec:     DW_AT_decl_line 0x3e3
  0019ee:     DW_AT_decl_column 0x3
  0019ef:   42  = 0x13 (DW_TAG_structure_type)
  0019f0:     DW_AT_sibling 0x1a43
  0019f2:     DW_AT_byte_size 0x1c
  0019f3:     30  = 0xd (DW_TAG_member)
  0019f4:       DW_AT_name CRL
  0019f8:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  0019fb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0019fe:     30  = 0xd (DW_TAG_member)
  0019ff:       DW_AT_name CRH
  001a03:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001a06:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001a09:     30  = 0xd (DW_TAG_member)
  001a0a:       DW_AT_name IDR
  001a0e:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001a11:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001a14:     30  = 0xd (DW_TAG_member)
  001a15:       DW_AT_name ODR
  001a19:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001a1c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001a1f:     30  = 0xd (DW_TAG_member)
  001a20:       DW_AT_name BSRR
  001a25:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001a28:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001a2b:     30  = 0xd (DW_TAG_member)
  001a2c:       DW_AT_name BRR
  001a30:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001a33:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001a36:     30  = 0xd (DW_TAG_member)
  001a37:       DW_AT_name LCKR
  001a3c:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001a3f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001a42:     0  null
  001a43:   80  = 0x16 (DW_TAG_typedef)
  001a44:     DW_AT_name GPIO_TypeDef
  001a51:     DW_AT_type indirect DW_FORM_ref2 0x19ef
  001a54:     DW_AT_decl_file 0x1
  001a55:     DW_AT_decl_line 0x3f2
  001a57:     DW_AT_decl_column 0x3
  001a58:   42  = 0x13 (DW_TAG_structure_type)
  001a59:     DW_AT_sibling 0x1aac
  001a5b:     DW_AT_byte_size 0x20
  001a5c:     30  = 0xd (DW_TAG_member)
  001a5d:       DW_AT_name EVCR
  001a62:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001a65:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001a68:     30  = 0xd (DW_TAG_member)
  001a69:       DW_AT_name MAPR
  001a6e:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001a71:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001a74:     3  = 0x1 (DW_TAG_array_type)
  001a75:       DW_AT_sibling 0x1a7d
  001a77:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001a7a:       1  = 0x21 (DW_TAG_subrange_type)
  001a7b:         DW_AT_upper_bound 0x3
  001a7c:       0  null
  001a7d:     30  = 0xd (DW_TAG_member)
  001a7e:       DW_AT_name EXTICR
  001a85:       DW_AT_type indirect DW_FORM_ref2 0x1a74
  001a88:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001a8b:     30  = 0xd (DW_TAG_member)
  001a8c:       DW_AT_name RESERVED0
  001a96:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001a9b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001a9e:     30  = 0xd (DW_TAG_member)
  001a9f:       DW_AT_name MAPR2
  001aa5:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001aa8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001aab:     0  null
  001aac:   80  = 0x16 (DW_TAG_typedef)
  001aad:     DW_AT_name AFIO_TypeDef
  001aba:     DW_AT_type indirect DW_FORM_ref2 0x1a58
  001abd:     DW_AT_decl_file 0x1
  001abe:     DW_AT_decl_line 0x3ff
  001ac0:     DW_AT_decl_column 0x3
  001ac1:   42  = 0x13 (DW_TAG_structure_type)
  001ac2:     DW_AT_sibling 0x1bd7
  001ac4:     DW_AT_byte_size 0x24
  001ac5:     30  = 0xd (DW_TAG_member)
  001ac6:       DW_AT_name CR1
  001aca:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001acd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001ad0:     30  = 0xd (DW_TAG_member)
  001ad1:       DW_AT_name RESERVED0
  001adb:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001ae0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  001ae3:     30  = 0xd (DW_TAG_member)
  001ae4:       DW_AT_name CR2
  001ae8:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001aeb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001aee:     30  = 0xd (DW_TAG_member)
  001aef:       DW_AT_name RESERVED1
  001af9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001afe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  001b01:     30  = 0xd (DW_TAG_member)
  001b02:       DW_AT_name OAR1
  001b07:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001b0a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001b0d:     30  = 0xd (DW_TAG_member)
  001b0e:       DW_AT_name RESERVED2
  001b18:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001b1d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  001b20:     30  = 0xd (DW_TAG_member)
  001b21:       DW_AT_name OAR2
  001b26:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001b29:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001b2c:     30  = 0xd (DW_TAG_member)
  001b2d:       DW_AT_name RESERVED3
  001b37:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001b3c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  001b3f:     30  = 0xd (DW_TAG_member)
  001b40:       DW_AT_name DR
  001b43:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001b46:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001b49:     30  = 0xd (DW_TAG_member)
  001b4a:       DW_AT_name RESERVED4
  001b54:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001b59:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  001b5c:     30  = 0xd (DW_TAG_member)
  001b5d:       DW_AT_name SR1
  001b61:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001b64:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001b67:     30  = 0xd (DW_TAG_member)
  001b68:       DW_AT_name RESERVED5
  001b72:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001b77:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  001b7a:     30  = 0xd (DW_TAG_member)
  001b7b:       DW_AT_name SR2
  001b7f:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001b82:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001b85:     30  = 0xd (DW_TAG_member)
  001b86:       DW_AT_name RESERVED6
  001b90:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001b95:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  001b98:     30  = 0xd (DW_TAG_member)
  001b99:       DW_AT_name CCR
  001b9d:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001ba0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001ba3:     30  = 0xd (DW_TAG_member)
  001ba4:       DW_AT_name RESERVED7
  001bae:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001bb3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  001bb6:     30  = 0xd (DW_TAG_member)
  001bb7:       DW_AT_name TRISE
  001bbd:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001bc0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001bc3:     30  = 0xd (DW_TAG_member)
  001bc4:       DW_AT_name RESERVED8
  001bce:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001bd3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  001bd6:     0  null
  001bd7:   80  = 0x16 (DW_TAG_typedef)
  001bd8:     DW_AT_name I2C_TypeDef
  001be4:     DW_AT_type indirect DW_FORM_ref2 0x1ac1
  001be7:     DW_AT_decl_file 0x1
  001be8:     DW_AT_decl_line 0x418
  001bea:     DW_AT_decl_column 0x3
  001beb:   42  = 0x13 (DW_TAG_structure_type)
  001bec:     DW_AT_sibling 0x1c19
  001bee:     DW_AT_byte_size 0x10
  001bef:     30  = 0xd (DW_TAG_member)
  001bf0:       DW_AT_name KR
  001bf3:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001bf6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001bf9:     30  = 0xd (DW_TAG_member)
  001bfa:       DW_AT_name PR
  001bfd:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c00:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001c03:     30  = 0xd (DW_TAG_member)
  001c04:       DW_AT_name RLR
  001c08:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c0b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001c0e:     30  = 0xd (DW_TAG_member)
  001c0f:       DW_AT_name SR
  001c12:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c15:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001c18:     0  null
  001c19:   80  = 0x16 (DW_TAG_typedef)
  001c1a:     DW_AT_name IWDG_TypeDef
  001c27:     DW_AT_type indirect DW_FORM_ref2 0x1beb
  001c2a:     DW_AT_decl_file 0x1
  001c2b:     DW_AT_decl_line 0x424
  001c2d:     DW_AT_decl_column 0x3
  001c2e:   42  = 0x13 (DW_TAG_structure_type)
  001c2f:     DW_AT_sibling 0x1c48
  001c31:     DW_AT_byte_size 0x8
  001c32:     30  = 0xd (DW_TAG_member)
  001c33:       DW_AT_name CR
  001c36:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c39:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001c3c:     30  = 0xd (DW_TAG_member)
  001c3d:       DW_AT_name CSR
  001c41:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c44:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001c47:     0  null
  001c48:   80  = 0x16 (DW_TAG_typedef)
  001c49:     DW_AT_name PWR_TypeDef
  001c55:     DW_AT_type indirect DW_FORM_ref2 0x1c2e
  001c58:     DW_AT_decl_file 0x1
  001c59:     DW_AT_decl_line 0x42e
  001c5b:     DW_AT_decl_column 0x3
  001c5c:   42  = 0x13 (DW_TAG_structure_type)
  001c5d:     DW_AT_sibling 0x1ce5
  001c5f:     DW_AT_byte_size 0x28
  001c60:     30  = 0xd (DW_TAG_member)
  001c61:       DW_AT_name CR
  001c64:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c67:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001c6a:     30  = 0xd (DW_TAG_member)
  001c6b:       DW_AT_name CFGR
  001c70:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c73:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001c76:     30  = 0xd (DW_TAG_member)
  001c77:       DW_AT_name CIR
  001c7b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c7e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001c81:     30  = 0xd (DW_TAG_member)
  001c82:       DW_AT_name APB2RSTR
  001c8b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c8e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001c91:     30  = 0xd (DW_TAG_member)
  001c92:       DW_AT_name APB1RSTR
  001c9b:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001c9e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001ca1:     30  = 0xd (DW_TAG_member)
  001ca2:       DW_AT_name AHBENR
  001ca9:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001cac:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001caf:     30  = 0xd (DW_TAG_member)
  001cb0:       DW_AT_name APB2ENR
  001cb8:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001cbb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001cbe:     30  = 0xd (DW_TAG_member)
  001cbf:       DW_AT_name APB1ENR
  001cc7:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001cca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001ccd:     30  = 0xd (DW_TAG_member)
  001cce:       DW_AT_name BDCR
  001cd3:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001cd6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001cd9:     30  = 0xd (DW_TAG_member)
  001cda:       DW_AT_name CSR
  001cde:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001ce1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  001ce4:     0  null
  001ce5:   80  = 0x16 (DW_TAG_typedef)
  001ce6:     DW_AT_name RCC_TypeDef
  001cf2:     DW_AT_type indirect DW_FORM_ref2 0x1c5c
  001cf5:     DW_AT_decl_file 0x1
  001cf6:     DW_AT_decl_line 0x44a
  001cf8:     DW_AT_decl_column 0x3
  001cf9:   42  = 0x13 (DW_TAG_structure_type)
  001cfa:     DW_AT_sibling 0x1e32
  001cfc:     DW_AT_byte_size 0x28
  001cfd:     30  = 0xd (DW_TAG_member)
  001cfe:       DW_AT_name CRH
  001d02:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001d05:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001d08:     30  = 0xd (DW_TAG_member)
  001d09:       DW_AT_name RESERVED0
  001d13:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001d18:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  001d1b:     30  = 0xd (DW_TAG_member)
  001d1c:       DW_AT_name CRL
  001d20:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001d23:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001d26:     30  = 0xd (DW_TAG_member)
  001d27:       DW_AT_name RESERVED1
  001d31:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001d36:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  001d39:     30  = 0xd (DW_TAG_member)
  001d3a:       DW_AT_name PRLH
  001d3f:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001d42:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001d45:     30  = 0xd (DW_TAG_member)
  001d46:       DW_AT_name RESERVED2
  001d50:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001d55:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  001d58:     30  = 0xd (DW_TAG_member)
  001d59:       DW_AT_name PRLL
  001d5e:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001d61:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001d64:     30  = 0xd (DW_TAG_member)
  001d65:       DW_AT_name RESERVED3
  001d6f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001d74:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  001d77:     30  = 0xd (DW_TAG_member)
  001d78:       DW_AT_name DIVH
  001d7d:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001d80:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001d83:     30  = 0xd (DW_TAG_member)
  001d84:       DW_AT_name RESERVED4
  001d8e:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001d93:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  001d96:     30  = 0xd (DW_TAG_member)
  001d97:       DW_AT_name DIVL
  001d9c:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001d9f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001da2:     30  = 0xd (DW_TAG_member)
  001da3:       DW_AT_name RESERVED5
  001dad:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001db2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  001db5:     30  = 0xd (DW_TAG_member)
  001db6:       DW_AT_name CNTH
  001dbb:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001dbe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001dc1:     30  = 0xd (DW_TAG_member)
  001dc2:       DW_AT_name RESERVED6
  001dcc:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001dd1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  001dd4:     30  = 0xd (DW_TAG_member)
  001dd5:       DW_AT_name CNTL
  001dda:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001ddd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001de0:     30  = 0xd (DW_TAG_member)
  001de1:       DW_AT_name RESERVED7
  001deb:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001df0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  001df3:     30  = 0xd (DW_TAG_member)
  001df4:       DW_AT_name ALRH
  001df9:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001dfc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001dff:     30  = 0xd (DW_TAG_member)
  001e00:       DW_AT_name RESERVED8
  001e0a:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001e0f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  001e12:     30  = 0xd (DW_TAG_member)
  001e13:       DW_AT_name ALRL
  001e18:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001e1b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  001e1e:     30  = 0xd (DW_TAG_member)
  001e1f:       DW_AT_name RESERVED9
  001e29:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001e2e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 38 }
  001e31:     0  null
  001e32:   80  = 0x16 (DW_TAG_typedef)
  001e33:     DW_AT_name RTC_TypeDef
  001e3f:     DW_AT_type indirect DW_FORM_ref2 0x1cf9
  001e42:     DW_AT_decl_file 0x1
  001e43:     DW_AT_decl_line 0x466
  001e45:     DW_AT_decl_column 0x3
  001e46:   42  = 0x13 (DW_TAG_structure_type)
  001e47:     DW_AT_sibling 0x1f6a
  001e49:     DW_AT_byte_size 0x84
  001e4b:     30  = 0xd (DW_TAG_member)
  001e4c:       DW_AT_name POWER
  001e52:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001e55:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001e58:     30  = 0xd (DW_TAG_member)
  001e59:       DW_AT_name CLKCR
  001e5f:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001e62:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001e65:     30  = 0xd (DW_TAG_member)
  001e66:       DW_AT_name ARG
  001e6a:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001e6d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001e70:     30  = 0xd (DW_TAG_member)
  001e71:       DW_AT_name CMD
  001e75:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001e78:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001e7b:     30  = 0xd (DW_TAG_member)
  001e7c:       DW_AT_name RESPCMD
  001e84:       DW_AT_type indirect DW_FORM_ref2 0x5d9
  001e87:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001e8a:     30  = 0xd (DW_TAG_member)
  001e8b:       DW_AT_name RESP1
  001e91:       DW_AT_type indirect DW_FORM_ref2 0x5d9
  001e94:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001e97:     30  = 0xd (DW_TAG_member)
  001e98:       DW_AT_name RESP2
  001e9e:       DW_AT_type indirect DW_FORM_ref2 0x5d9
  001ea1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001ea4:     30  = 0xd (DW_TAG_member)
  001ea5:       DW_AT_name RESP3
  001eab:       DW_AT_type indirect DW_FORM_ref2 0x5d9
  001eae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001eb1:     30  = 0xd (DW_TAG_member)
  001eb2:       DW_AT_name RESP4
  001eb8:       DW_AT_type indirect DW_FORM_ref2 0x5d9
  001ebb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001ebe:     30  = 0xd (DW_TAG_member)
  001ebf:       DW_AT_name DTIMER
  001ec6:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001ec9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  001ecc:     30  = 0xd (DW_TAG_member)
  001ecd:       DW_AT_name DLEN
  001ed2:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001ed5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  001ed8:     30  = 0xd (DW_TAG_member)
  001ed9:       DW_AT_name DCTRL
  001edf:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001ee2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  001ee5:     30  = 0xd (DW_TAG_member)
  001ee6:       DW_AT_name DCOUNT
  001eed:       DW_AT_type indirect DW_FORM_ref2 0x5d9
  001ef0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  001ef3:     30  = 0xd (DW_TAG_member)
  001ef4:       DW_AT_name STA
  001ef8:       DW_AT_type indirect DW_FORM_ref2 0x5d9
  001efb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  001efe:     30  = 0xd (DW_TAG_member)
  001eff:       DW_AT_name ICR
  001f03:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001f06:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  001f09:     30  = 0xd (DW_TAG_member)
  001f0a:       DW_AT_name MASK
  001f0f:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001f12:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  001f15:     3  = 0x1 (DW_TAG_array_type)
  001f16:       DW_AT_sibling 0x1f20
  001f18:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001f1d:       1  = 0x21 (DW_TAG_subrange_type)
  001f1e:         DW_AT_upper_bound 0x1
  001f1f:       0  null
  001f20:     30  = 0xd (DW_TAG_member)
  001f21:       DW_AT_name RESERVED0
  001f2b:       DW_AT_type indirect DW_FORM_ref2 0x1f15
  001f2e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  001f31:     30  = 0xd (DW_TAG_member)
  001f32:       DW_AT_name FIFOCNT
  001f3a:       DW_AT_type indirect DW_FORM_ref2 0x5d9
  001f3d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  001f40:     3  = 0x1 (DW_TAG_array_type)
  001f41:       DW_AT_sibling 0x1f4b
  001f43:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001f48:       1  = 0x21 (DW_TAG_subrange_type)
  001f49:         DW_AT_upper_bound 0xc
  001f4a:       0  null
  001f4b:     30  = 0xd (DW_TAG_member)
  001f4c:       DW_AT_name RESERVED1
  001f56:       DW_AT_type indirect DW_FORM_ref2 0x1f40
  001f59:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  001f5c:     30  = 0xd (DW_TAG_member)
  001f5d:       DW_AT_name FIFO
  001f62:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  001f65:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  001f69:     0  null
  001f6a:   80  = 0x16 (DW_TAG_typedef)
  001f6b:     DW_AT_name SDIO_TypeDef
  001f78:     DW_AT_type indirect DW_FORM_ref2 0x1e46
  001f7b:     DW_AT_decl_file 0x1
  001f7c:     DW_AT_decl_line 0x482
  001f7e:     DW_AT_decl_column 0x3
  001f7f:   42  = 0x13 (DW_TAG_structure_type)
  001f80:     DW_AT_sibling 0x209e
  001f82:     DW_AT_byte_size 0x24
  001f83:     30  = 0xd (DW_TAG_member)
  001f84:       DW_AT_name CR1
  001f88:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001f8b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001f8e:     30  = 0xd (DW_TAG_member)
  001f8f:       DW_AT_name RESERVED0
  001f99:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001f9e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  001fa1:     30  = 0xd (DW_TAG_member)
  001fa2:       DW_AT_name CR2
  001fa6:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001fa9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001fac:     30  = 0xd (DW_TAG_member)
  001fad:       DW_AT_name RESERVED1
  001fb7:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001fbc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  001fbf:     30  = 0xd (DW_TAG_member)
  001fc0:       DW_AT_name SR
  001fc3:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001fc6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001fc9:     30  = 0xd (DW_TAG_member)
  001fca:       DW_AT_name RESERVED2
  001fd4:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001fd9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  001fdc:     30  = 0xd (DW_TAG_member)
  001fdd:       DW_AT_name DR
  001fe0:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  001fe3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001fe6:     30  = 0xd (DW_TAG_member)
  001fe7:       DW_AT_name RESERVED3
  001ff1:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001ff6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  001ff9:     30  = 0xd (DW_TAG_member)
  001ffa:       DW_AT_name CRCPR
  002000:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002003:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  002006:     30  = 0xd (DW_TAG_member)
  002007:       DW_AT_name RESERVED4
  002011:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002016:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  002019:     30  = 0xd (DW_TAG_member)
  00201a:       DW_AT_name RXCRCR
  002021:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002024:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  002027:     30  = 0xd (DW_TAG_member)
  002028:       DW_AT_name RESERVED5
  002032:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002037:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  00203a:     30  = 0xd (DW_TAG_member)
  00203b:       DW_AT_name TXCRCR
  002042:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002045:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  002048:     30  = 0xd (DW_TAG_member)
  002049:       DW_AT_name RESERVED6
  002053:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002058:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  00205b:     30  = 0xd (DW_TAG_member)
  00205c:       DW_AT_name I2SCFGR
  002064:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002067:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00206a:     30  = 0xd (DW_TAG_member)
  00206b:       DW_AT_name RESERVED7
  002075:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00207a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  00207d:     30  = 0xd (DW_TAG_member)
  00207e:       DW_AT_name I2SPR
  002084:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002087:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00208a:     30  = 0xd (DW_TAG_member)
  00208b:       DW_AT_name RESERVED8
  002095:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00209a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  00209d:     0  null
  00209e:   80  = 0x16 (DW_TAG_typedef)
  00209f:     DW_AT_name SPI_TypeDef
  0020ab:     DW_AT_type indirect DW_FORM_ref2 0x1f7f
  0020ae:     DW_AT_decl_file 0x1
  0020af:     DW_AT_decl_line 0x49c
  0020b1:     DW_AT_decl_column 0x3
  0020b2:   42  = 0x13 (DW_TAG_structure_type)
  0020b3:     DW_AT_sibling 0x2325
  0020b5:     DW_AT_byte_size 0x50
  0020b6:     30  = 0xd (DW_TAG_member)
  0020b7:       DW_AT_name CR1
  0020bb:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0020be:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0020c1:     30  = 0xd (DW_TAG_member)
  0020c2:       DW_AT_name RESERVED0
  0020cc:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0020d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  0020d4:     30  = 0xd (DW_TAG_member)
  0020d5:       DW_AT_name CR2
  0020d9:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0020dc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0020df:     30  = 0xd (DW_TAG_member)
  0020e0:       DW_AT_name RESERVED1
  0020ea:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0020ef:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  0020f2:     30  = 0xd (DW_TAG_member)
  0020f3:       DW_AT_name SMCR
  0020f8:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0020fb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0020fe:     30  = 0xd (DW_TAG_member)
  0020ff:       DW_AT_name RESERVED2
  002109:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00210e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  002111:     30  = 0xd (DW_TAG_member)
  002112:       DW_AT_name DIER
  002117:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00211a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00211d:     30  = 0xd (DW_TAG_member)
  00211e:       DW_AT_name RESERVED3
  002128:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00212d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  002130:     30  = 0xd (DW_TAG_member)
  002131:       DW_AT_name SR
  002134:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002137:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00213a:     30  = 0xd (DW_TAG_member)
  00213b:       DW_AT_name RESERVED4
  002145:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00214a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  00214d:     30  = 0xd (DW_TAG_member)
  00214e:       DW_AT_name EGR
  002152:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002155:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  002158:     30  = 0xd (DW_TAG_member)
  002159:       DW_AT_name RESERVED5
  002163:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002168:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  00216b:     30  = 0xd (DW_TAG_member)
  00216c:       DW_AT_name CCMR1
  002172:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002175:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  002178:     30  = 0xd (DW_TAG_member)
  002179:       DW_AT_name RESERVED6
  002183:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002188:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  00218b:     30  = 0xd (DW_TAG_member)
  00218c:       DW_AT_name CCMR2
  002192:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002195:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  002198:     30  = 0xd (DW_TAG_member)
  002199:       DW_AT_name RESERVED7
  0021a3:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0021a8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  0021ab:     30  = 0xd (DW_TAG_member)
  0021ac:       DW_AT_name CCER
  0021b1:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0021b4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0021b7:     30  = 0xd (DW_TAG_member)
  0021b8:       DW_AT_name RESERVED8
  0021c2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0021c7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  0021ca:     30  = 0xd (DW_TAG_member)
  0021cb:       DW_AT_name CNT
  0021cf:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0021d2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  0021d5:     30  = 0xd (DW_TAG_member)
  0021d6:       DW_AT_name RESERVED9
  0021e0:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0021e5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 38 }
  0021e8:     30  = 0xd (DW_TAG_member)
  0021e9:       DW_AT_name PSC
  0021ed:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0021f0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  0021f3:     30  = 0xd (DW_TAG_member)
  0021f4:       DW_AT_name RESERVED10
  0021ff:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002204:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 42 }
  002207:     30  = 0xd (DW_TAG_member)
  002208:       DW_AT_name ARR
  00220c:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00220f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  002212:     30  = 0xd (DW_TAG_member)
  002213:       DW_AT_name RESERVED11
  00221e:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002223:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 46 }
  002226:     30  = 0xd (DW_TAG_member)
  002227:       DW_AT_name RCR
  00222b:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00222e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  002231:     30  = 0xd (DW_TAG_member)
  002232:       DW_AT_name RESERVED12
  00223d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002242:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 50 }
  002245:     30  = 0xd (DW_TAG_member)
  002246:       DW_AT_name CCR1
  00224b:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00224e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  002251:     30  = 0xd (DW_TAG_member)
  002252:       DW_AT_name RESERVED13
  00225d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002262:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 54 }
  002265:     30  = 0xd (DW_TAG_member)
  002266:       DW_AT_name CCR2
  00226b:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00226e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  002271:     30  = 0xd (DW_TAG_member)
  002272:       DW_AT_name RESERVED14
  00227d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002282:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 58 }
  002285:     30  = 0xd (DW_TAG_member)
  002286:       DW_AT_name CCR3
  00228b:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00228e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  002291:     30  = 0xd (DW_TAG_member)
  002292:       DW_AT_name RESERVED15
  00229d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0022a2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 62 }
  0022a5:     30  = 0xd (DW_TAG_member)
  0022a6:       DW_AT_name CCR4
  0022ab:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0022ae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  0022b1:     30  = 0xd (DW_TAG_member)
  0022b2:       DW_AT_name RESERVED16
  0022bd:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0022c2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 66 }
  0022c5:     30  = 0xd (DW_TAG_member)
  0022c6:       DW_AT_name BDTR
  0022cb:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0022ce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  0022d1:     30  = 0xd (DW_TAG_member)
  0022d2:       DW_AT_name RESERVED17
  0022dd:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0022e2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 70 }
  0022e5:     30  = 0xd (DW_TAG_member)
  0022e6:       DW_AT_name DCR
  0022ea:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0022ed:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0022f0:     30  = 0xd (DW_TAG_member)
  0022f1:       DW_AT_name RESERVED18
  0022fc:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002301:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 74 }
  002304:     30  = 0xd (DW_TAG_member)
  002305:       DW_AT_name DMAR
  00230a:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00230d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  002310:     30  = 0xd (DW_TAG_member)
  002311:       DW_AT_name RESERVED19
  00231c:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002321:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 78 }
  002324:     0  null
  002325:   80  = 0x16 (DW_TAG_typedef)
  002326:     DW_AT_name TIM_TypeDef
  002332:     DW_AT_type indirect DW_FORM_ref2 0x20b2
  002335:     DW_AT_decl_file 0x1
  002336:     DW_AT_decl_line 0x4cc
  002338:     DW_AT_decl_column 0x3
  002339:   42  = 0x13 (DW_TAG_structure_type)
  00233a:     DW_AT_sibling 0x240f
  00233c:     DW_AT_byte_size 0x1c
  00233d:     30  = 0xd (DW_TAG_member)
  00233e:       DW_AT_name SR
  002341:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002344:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  002347:     30  = 0xd (DW_TAG_member)
  002348:       DW_AT_name RESERVED0
  002352:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002357:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00235a:     30  = 0xd (DW_TAG_member)
  00235b:       DW_AT_name DR
  00235e:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  002361:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  002364:     30  = 0xd (DW_TAG_member)
  002365:       DW_AT_name RESERVED1
  00236f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002374:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  002377:     30  = 0xd (DW_TAG_member)
  002378:       DW_AT_name BRR
  00237c:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00237f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  002382:     30  = 0xd (DW_TAG_member)
  002383:       DW_AT_name RESERVED2
  00238d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002392:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  002395:     30  = 0xd (DW_TAG_member)
  002396:       DW_AT_name CR1
  00239a:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  00239d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0023a0:     30  = 0xd (DW_TAG_member)
  0023a1:       DW_AT_name RESERVED3
  0023ab:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0023b0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  0023b3:     30  = 0xd (DW_TAG_member)
  0023b4:       DW_AT_name CR2
  0023b8:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0023bb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0023be:     30  = 0xd (DW_TAG_member)
  0023bf:       DW_AT_name RESERVED4
  0023c9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0023ce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  0023d1:     30  = 0xd (DW_TAG_member)
  0023d2:       DW_AT_name CR3
  0023d6:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0023d9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0023dc:     30  = 0xd (DW_TAG_member)
  0023dd:       DW_AT_name RESERVED5
  0023e7:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0023ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  0023ef:     30  = 0xd (DW_TAG_member)
  0023f0:       DW_AT_name GTPR
  0023f5:       DW_AT_type indirect DW_FORM_ref2 0x5b4
  0023f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0023fb:     30  = 0xd (DW_TAG_member)
  0023fc:       DW_AT_name RESERVED6
  002406:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00240b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  00240e:     0  null
  00240f:   80  = 0x16 (DW_TAG_typedef)
  002410:     DW_AT_name USART_TypeDef
  00241e:     DW_AT_type indirect DW_FORM_ref2 0x2339
  002421:     DW_AT_decl_file 0x1
  002422:     DW_AT_decl_line 0x4e2
  002424:     DW_AT_decl_column 0x3
  002425:   42  = 0x13 (DW_TAG_structure_type)
  002426:     DW_AT_sibling 0x2449
  002428:     DW_AT_byte_size 0xc
  002429:     30  = 0xd (DW_TAG_member)
  00242a:       DW_AT_name CR
  00242d:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  002430:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  002433:     30  = 0xd (DW_TAG_member)
  002434:       DW_AT_name CFR
  002438:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  00243b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00243e:     30  = 0xd (DW_TAG_member)
  00243f:       DW_AT_name SR
  002442:       DW_AT_type indirect DW_FORM_ref2 0x5a1
  002445:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  002448:     0  null
  002449:   80  = 0x16 (DW_TAG_typedef)
  00244a:     DW_AT_name WWDG_TypeDef
  002457:     DW_AT_type indirect DW_FORM_ref2 0x2425
  00245a:     DW_AT_decl_file 0x1
  00245b:     DW_AT_decl_line 0x4ed
  00245d:     DW_AT_decl_column 0x3
  00245e:   0  null
  00245f: 0  padding


** Section #148 '.rel.debug_info' (SHT_REL)
    Size   : 1160 bytes (alignment 4)
    Symbol table #136 '.symtab'
    145 relocations applied to section #27 '.debug_info'


** Section #28 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 188 bytes

  000000: Header:
    length 184 (not including this field)
    version 3
    prologue length 174
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  000032:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000057:  directory "..\..\User\"      : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 00
  000063:  directory ""                 : 00
  000064:  file "stm32f10x.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 01 00 00
  000073:  file "core_cm3.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 33 2e 68 00 01 00 00
  000081:  file "system_stm32f10x.h": dir 1 time 0x0 length 0: 73 79 73 74 65 6d 5f 73 74 6d 33 32 66 31 30 78 2e 68 00 01 00 00
  000097:  file "stdint.h": dir 2 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 02 00 00
  0000a3:  file "stm32f10x_conf.h": dir 3 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 63 6f 6e 66 2e 68 00 03 00 00
  0000b7:  file ""                      : 00
  0000b8:  DW_LNS_negate_stmt           : 06
  0000b9:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\CMSIS\stm32f10x.h:1.0 [


** Section #29 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 192328 bytes

  000000: include at line 0 - file 1
  000003: line 51 define __STM32F10x_H 
  000014: line 119 define HSE_VALUE ((uint32_t)8000000)
  000034: line 128 define HSE_STARTUP_TIMEOUT ((uint16_t)0x0500)
  00005e: line 130 define HSI_VALUE ((uint32_t)8000000)
  00007f: line 135 define __STM32F10X_STDPERIPH_VERSION_MAIN (0x03)
  0000ac: line 136 define __STM32F10X_STDPERIPH_VERSION_SUB1 (0x05)
  0000d9: line 137 define __STM32F10X_STDPERIPH_VERSION_SUB2 (0x00)
  000106: line 138 define __STM32F10X_STDPERIPH_VERSION_RC (0x00)
  000131: line 139 define __STM32F10X_STDPERIPH_VERSION ( (__STM32F10X_STDPERIPH_VERSION_MAIN << 24) |(__STM32F10X_STDPERIPH_VERSION_SUB1 << 16) |(__STM32F10X_STDPERIPH_VERSION_SUB2 << 8) |(__STM32F10X_STDPERIPH_VERSION_RC))
  0001fb: line 158 define __MPU_PRESENT 0
  00020e: line 160 define __NVIC_PRIO_BITS 4
  000224: line 161 define __Vendor_SysTickConfig 0
  000240: include at line 478 - file 2
  000244: end include
  000245: include at line 479 - file 3
  000249: end include
  00024a: include at line 480 - file 4
  00024e: end include
  00024f: line 522 define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
  00029b: line 527 define HSEStartUp_TimeOut HSE_STARTUP_TIMEOUT
  0002c5: line 528 define HSE_Value HSE_VALUE
  0002dc: line 529 define HSI_Value HSI_VALUE
  0002f3: line 1272 define FLASH_BASE ((uint32_t)0x08000000)
  000318: line 1273 define SRAM_BASE ((uint32_t)0x20000000)
  00033c: line 1274 define PERIPH_BASE ((uint32_t)0x40000000)
  000362: line 1276 define SRAM_BB_BASE ((uint32_t)0x22000000)
  000389: line 1277 define PERIPH_BB_BASE ((uint32_t)0x42000000)
  0003b2: line 1279 define FSMC_R_BASE ((uint32_t)0xA0000000)
  0003d8: line 1282 define APB1PERIPH_BASE PERIPH_BASE
  0003f7: line 1283 define APB2PERIPH_BASE (PERIPH_BASE + 0x10000)
  000422: line 1284 define AHBPERIPH_BASE (PERIPH_BASE + 0x20000)
  00044c: line 1286 define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
  000474: line 1287 define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
  00049c: line 1288 define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
  0004c4: line 1289 define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
  0004ec: line 1290 define TIM6_BASE (APB1PERIPH_BASE + 0x1000)
  000514: line 1291 define TIM7_BASE (APB1PERIPH_BASE + 0x1400)
  00053c: line 1292 define TIM12_BASE (APB1PERIPH_BASE + 0x1800)
  000565: line 1293 define TIM13_BASE (APB1PERIPH_BASE + 0x1C00)
  00058e: line 1294 define TIM14_BASE (APB1PERIPH_BASE + 0x2000)
  0005b7: line 1295 define RTC_BASE (APB1PERIPH_BASE + 0x2800)
  0005de: line 1296 define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
  000606: line 1297 define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
  00062e: line 1298 define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
  000656: line 1299 define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
  00067e: line 1300 define USART2_BASE (APB1PERIPH_BASE + 0x4400)
  0006a8: line 1301 define USART3_BASE (APB1PERIPH_BASE + 0x4800)
  0006d2: line 1302 define UART4_BASE (APB1PERIPH_BASE + 0x4C00)
  0006fb: line 1303 define UART5_BASE (APB1PERIPH_BASE + 0x5000)
  000724: line 1304 define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
  00074c: line 1305 define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
  000774: line 1306 define CAN1_BASE (APB1PERIPH_BASE + 0x6400)
  00079c: line 1307 define CAN2_BASE (APB1PERIPH_BASE + 0x6800)
  0007c4: line 1308 define BKP_BASE (APB1PERIPH_BASE + 0x6C00)
  0007eb: line 1309 define PWR_BASE (APB1PERIPH_BASE + 0x7000)
  000812: line 1310 define DAC_BASE (APB1PERIPH_BASE + 0x7400)
  000839: line 1311 define CEC_BASE (APB1PERIPH_BASE + 0x7800)
  000860: line 1313 define AFIO_BASE (APB2PERIPH_BASE + 0x0000)
  000888: line 1314 define EXTI_BASE (APB2PERIPH_BASE + 0x0400)
  0008b0: line 1315 define GPIOA_BASE (APB2PERIPH_BASE + 0x0800)
  0008d9: line 1316 define GPIOB_BASE (APB2PERIPH_BASE + 0x0C00)
  000902: line 1317 define GPIOC_BASE (APB2PERIPH_BASE + 0x1000)
  00092b: line 1318 define GPIOD_BASE (APB2PERIPH_BASE + 0x1400)
  000954: line 1319 define GPIOE_BASE (APB2PERIPH_BASE + 0x1800)
  00097d: line 1320 define GPIOF_BASE (APB2PERIPH_BASE + 0x1C00)
  0009a6: line 1321 define GPIOG_BASE (APB2PERIPH_BASE + 0x2000)
  0009cf: line 1322 define ADC1_BASE (APB2PERIPH_BASE + 0x2400)
  0009f7: line 1323 define ADC2_BASE (APB2PERIPH_BASE + 0x2800)
  000a1f: line 1324 define TIM1_BASE (APB2PERIPH_BASE + 0x2C00)
  000a47: line 1325 define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
  000a6f: line 1326 define TIM8_BASE (APB2PERIPH_BASE + 0x3400)
  000a97: line 1327 define USART1_BASE (APB2PERIPH_BASE + 0x3800)
  000ac1: line 1328 define ADC3_BASE (APB2PERIPH_BASE + 0x3C00)
  000ae9: line 1329 define TIM15_BASE (APB2PERIPH_BASE + 0x4000)
  000b12: line 1330 define TIM16_BASE (APB2PERIPH_BASE + 0x4400)
  000b3b: line 1331 define TIM17_BASE (APB2PERIPH_BASE + 0x4800)
  000b64: line 1332 define TIM9_BASE (APB2PERIPH_BASE + 0x4C00)
  000b8c: line 1333 define TIM10_BASE (APB2PERIPH_BASE + 0x5000)
  000bb5: line 1334 define TIM11_BASE (APB2PERIPH_BASE + 0x5400)
  000bde: line 1336 define SDIO_BASE (PERIPH_BASE + 0x18000)
  000c03: line 1338 define DMA1_BASE (AHBPERIPH_BASE + 0x0000)
  000c2a: line 1339 define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008)
  000c5a: line 1340 define DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x001C)
  000c8a: line 1341 define DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x0030)
  000cba: line 1342 define DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x0044)
  000cea: line 1343 define DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x0058)
  000d1a: line 1344 define DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x006C)
  000d4a: line 1345 define DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x0080)
  000d7a: line 1346 define DMA2_BASE (AHBPERIPH_BASE + 0x0400)
  000da1: line 1347 define DMA2_Channel1_BASE (AHBPERIPH_BASE + 0x0408)
  000dd1: line 1348 define DMA2_Channel2_BASE (AHBPERIPH_BASE + 0x041C)
  000e01: line 1349 define DMA2_Channel3_BASE (AHBPERIPH_BASE + 0x0430)
  000e31: line 1350 define DMA2_Channel4_BASE (AHBPERIPH_BASE + 0x0444)
  000e61: line 1351 define DMA2_Channel5_BASE (AHBPERIPH_BASE + 0x0458)
  000e91: line 1352 define RCC_BASE (AHBPERIPH_BASE + 0x1000)
  000eb7: line 1353 define CRC_BASE (AHBPERIPH_BASE + 0x3000)
  000edd: line 1355 define FLASH_R_BASE (AHBPERIPH_BASE + 0x2000)
  000f07: line 1356 define OB_BASE ((uint32_t)0x1FFFF800)
  000f29: line 1358 define ETH_BASE (AHBPERIPH_BASE + 0x8000)
  000f4f: line 1359 define ETH_MAC_BASE (ETH_BASE)
  000f6a: line 1360 define ETH_MMC_BASE (ETH_BASE + 0x0100)
  000f8e: line 1361 define ETH_PTP_BASE (ETH_BASE + 0x0700)
  000fb2: line 1362 define ETH_DMA_BASE (ETH_BASE + 0x1000)
  000fd6: line 1364 define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000)
  001002: line 1365 define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104)
  00102f: line 1366 define FSMC_Bank2_R_BASE (FSMC_R_BASE + 0x0060)
  00105b: line 1367 define FSMC_Bank3_R_BASE (FSMC_R_BASE + 0x0080)
  001087: line 1368 define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0)
  0010b3: line 1370 define DBGMCU_BASE ((uint32_t)0xE0042000)
  0010d9: line 1380 define TIM2 ((TIM_TypeDef *) TIM2_BASE)
  0010fd: line 1381 define TIM3 ((TIM_TypeDef *) TIM3_BASE)
  001121: line 1382 define TIM4 ((TIM_TypeDef *) TIM4_BASE)
  001145: line 1383 define TIM5 ((TIM_TypeDef *) TIM5_BASE)
  001169: line 1384 define TIM6 ((TIM_TypeDef *) TIM6_BASE)
  00118d: line 1385 define TIM7 ((TIM_TypeDef *) TIM7_BASE)
  0011b1: line 1386 define TIM12 ((TIM_TypeDef *) TIM12_BASE)
  0011d7: line 1387 define TIM13 ((TIM_TypeDef *) TIM13_BASE)
  0011fd: line 1388 define TIM14 ((TIM_TypeDef *) TIM14_BASE)
  001223: line 1389 define RTC ((RTC_TypeDef *) RTC_BASE)
  001245: line 1390 define WWDG ((WWDG_TypeDef *) WWDG_BASE)
  00126a: line 1391 define IWDG ((IWDG_TypeDef *) IWDG_BASE)
  00128f: line 1392 define SPI2 ((SPI_TypeDef *) SPI2_BASE)
  0012b3: line 1393 define SPI3 ((SPI_TypeDef *) SPI3_BASE)
  0012d7: line 1394 define USART2 ((USART_TypeDef *) USART2_BASE)
  001301: line 1395 define USART3 ((USART_TypeDef *) USART3_BASE)
  00132b: line 1396 define UART4 ((USART_TypeDef *) UART4_BASE)
  001353: line 1397 define UART5 ((USART_TypeDef *) UART5_BASE)
  00137b: line 1398 define I2C1 ((I2C_TypeDef *) I2C1_BASE)
  00139f: line 1399 define I2C2 ((I2C_TypeDef *) I2C2_BASE)
  0013c3: line 1400 define CAN1 ((CAN_TypeDef *) CAN1_BASE)
  0013e7: line 1401 define CAN2 ((CAN_TypeDef *) CAN2_BASE)
  00140b: line 1402 define BKP ((BKP_TypeDef *) BKP_BASE)
  00142d: line 1403 define PWR ((PWR_TypeDef *) PWR_BASE)
  00144f: line 1404 define DAC ((DAC_TypeDef *) DAC_BASE)
  001471: line 1405 define CEC ((CEC_TypeDef *) CEC_BASE)
  001493: line 1406 define AFIO ((AFIO_TypeDef *) AFIO_BASE)
  0014b8: line 1407 define EXTI ((EXTI_TypeDef *) EXTI_BASE)
  0014dd: line 1408 define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
  001504: line 1409 define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
  00152b: line 1410 define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
  001552: line 1411 define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
  001579: line 1412 define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
  0015a0: line 1413 define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
  0015c7: line 1414 define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
  0015ee: line 1415 define ADC1 ((ADC_TypeDef *) ADC1_BASE)
  001612: line 1416 define ADC2 ((ADC_TypeDef *) ADC2_BASE)
  001636: line 1417 define TIM1 ((TIM_TypeDef *) TIM1_BASE)
  00165a: line 1418 define SPI1 ((SPI_TypeDef *) SPI1_BASE)
  00167e: line 1419 define TIM8 ((TIM_TypeDef *) TIM8_BASE)
  0016a2: line 1420 define USART1 ((USART_TypeDef *) USART1_BASE)
  0016cc: line 1421 define ADC3 ((ADC_TypeDef *) ADC3_BASE)
  0016f0: line 1422 define TIM15 ((TIM_TypeDef *) TIM15_BASE)
  001716: line 1423 define TIM16 ((TIM_TypeDef *) TIM16_BASE)
  00173c: line 1424 define TIM17 ((TIM_TypeDef *) TIM17_BASE)
  001762: line 1425 define TIM9 ((TIM_TypeDef *) TIM9_BASE)
  001786: line 1426 define TIM10 ((TIM_TypeDef *) TIM10_BASE)
  0017ac: line 1427 define TIM11 ((TIM_TypeDef *) TIM11_BASE)
  0017d2: line 1428 define SDIO ((SDIO_TypeDef *) SDIO_BASE)
  0017f7: line 1429 define DMA1 ((DMA_TypeDef *) DMA1_BASE)
  00181b: line 1430 define DMA2 ((DMA_TypeDef *) DMA2_BASE)
  00183f: line 1431 define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
  00187d: line 1432 define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
  0018bb: line 1433 define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
  0018f9: line 1434 define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
  001937: line 1435 define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
  001975: line 1436 define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
  0019b3: line 1437 define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
  0019f1: line 1438 define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
  001a2f: line 1439 define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
  001a6d: line 1440 define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
  001aab: line 1441 define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
  001ae9: line 1442 define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
  001b27: line 1443 define RCC ((RCC_TypeDef *) RCC_BASE)
  001b49: line 1444 define CRC ((CRC_TypeDef *) CRC_BASE)
  001b6b: line 1445 define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
  001b95: line 1446 define OB ((OB_TypeDef *) OB_BASE)
  001bb4: line 1447 define ETH ((ETH_TypeDef *) ETH_BASE)
  001bd6: line 1448 define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
  001c0f: line 1449 define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
  001c4b: line 1450 define FSMC_Bank2 ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)
  001c84: line 1451 define FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)
  001cbd: line 1452 define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
  001cf6: line 1453 define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
  001d21: line 1478 define CRC_DR_DR ((uint32_t)0xFFFFFFFF)
  001d45: line 1482 define CRC_IDR_IDR ((uint8_t)0xFF)
  001d64: line 1486 define CRC_CR_RESET ((uint8_t)0x01)
  001d84: line 1495 define PWR_CR_LPDS ((uint16_t)0x0001)
  001da6: line 1496 define PWR_CR_PDDS ((uint16_t)0x0002)
  001dc8: line 1497 define PWR_CR_CWUF ((uint16_t)0x0004)
  001dea: line 1498 define PWR_CR_CSBF ((uint16_t)0x0008)
  001e0c: line 1499 define PWR_CR_PVDE ((uint16_t)0x0010)
  001e2e: line 1501 define PWR_CR_PLS ((uint16_t)0x00E0)
  001e4f: line 1502 define PWR_CR_PLS_0 ((uint16_t)0x0020)
  001e72: line 1503 define PWR_CR_PLS_1 ((uint16_t)0x0040)
  001e95: line 1504 define PWR_CR_PLS_2 ((uint16_t)0x0080)
  001eb8: line 1507 define PWR_CR_PLS_2V2 ((uint16_t)0x0000)
  001edd: line 1508 define PWR_CR_PLS_2V3 ((uint16_t)0x0020)
  001f02: line 1509 define PWR_CR_PLS_2V4 ((uint16_t)0x0040)
  001f27: line 1510 define PWR_CR_PLS_2V5 ((uint16_t)0x0060)
  001f4c: line 1511 define PWR_CR_PLS_2V6 ((uint16_t)0x0080)
  001f71: line 1512 define PWR_CR_PLS_2V7 ((uint16_t)0x00A0)
  001f96: line 1513 define PWR_CR_PLS_2V8 ((uint16_t)0x00C0)
  001fbb: line 1514 define PWR_CR_PLS_2V9 ((uint16_t)0x00E0)
  001fe0: line 1516 define PWR_CR_DBP ((uint16_t)0x0100)
  002001: line 1520 define PWR_CSR_WUF ((uint16_t)0x0001)
  002023: line 1521 define PWR_CSR_SBF ((uint16_t)0x0002)
  002045: line 1522 define PWR_CSR_PVDO ((uint16_t)0x0004)
  002068: line 1523 define PWR_CSR_EWUP ((uint16_t)0x0100)
  00208b: line 1532 define BKP_DR1_D ((uint16_t)0xFFFF)
  0020ab: line 1535 define BKP_DR2_D ((uint16_t)0xFFFF)
  0020cb: line 1538 define BKP_DR3_D ((uint16_t)0xFFFF)
  0020eb: line 1541 define BKP_DR4_D ((uint16_t)0xFFFF)
  00210b: line 1544 define BKP_DR5_D ((uint16_t)0xFFFF)
  00212b: line 1547 define BKP_DR6_D ((uint16_t)0xFFFF)
  00214b: line 1550 define BKP_DR7_D ((uint16_t)0xFFFF)
  00216b: line 1553 define BKP_DR8_D ((uint16_t)0xFFFF)
  00218b: line 1556 define BKP_DR9_D ((uint16_t)0xFFFF)
  0021ab: line 1559 define BKP_DR10_D ((uint16_t)0xFFFF)
  0021cc: line 1562 define BKP_DR11_D ((uint16_t)0xFFFF)
  0021ed: line 1565 define BKP_DR12_D ((uint16_t)0xFFFF)
  00220e: line 1568 define BKP_DR13_D ((uint16_t)0xFFFF)
  00222f: line 1571 define BKP_DR14_D ((uint16_t)0xFFFF)
  002250: line 1574 define BKP_DR15_D ((uint16_t)0xFFFF)
  002271: line 1577 define BKP_DR16_D ((uint16_t)0xFFFF)
  002292: line 1580 define BKP_DR17_D ((uint16_t)0xFFFF)
  0022b3: line 1583 define BKP_DR18_D ((uint16_t)0xFFFF)
  0022d4: line 1586 define BKP_DR19_D ((uint16_t)0xFFFF)
  0022f5: line 1589 define BKP_DR20_D ((uint16_t)0xFFFF)
  002316: line 1592 define BKP_DR21_D ((uint16_t)0xFFFF)
  002337: line 1595 define BKP_DR22_D ((uint16_t)0xFFFF)
  002358: line 1598 define BKP_DR23_D ((uint16_t)0xFFFF)
  002379: line 1601 define BKP_DR24_D ((uint16_t)0xFFFF)
  00239a: line 1604 define BKP_DR25_D ((uint16_t)0xFFFF)
  0023bb: line 1607 define BKP_DR26_D ((uint16_t)0xFFFF)
  0023dc: line 1610 define BKP_DR27_D ((uint16_t)0xFFFF)
  0023fd: line 1613 define BKP_DR28_D ((uint16_t)0xFFFF)
  00241e: line 1616 define BKP_DR29_D ((uint16_t)0xFFFF)
  00243f: line 1619 define BKP_DR30_D ((uint16_t)0xFFFF)
  002460: line 1622 define BKP_DR31_D ((uint16_t)0xFFFF)
  002481: line 1625 define BKP_DR32_D ((uint16_t)0xFFFF)
  0024a2: line 1628 define BKP_DR33_D ((uint16_t)0xFFFF)
  0024c3: line 1631 define BKP_DR34_D ((uint16_t)0xFFFF)
  0024e4: line 1634 define BKP_DR35_D ((uint16_t)0xFFFF)
  002505: line 1637 define BKP_DR36_D ((uint16_t)0xFFFF)
  002526: line 1640 define BKP_DR37_D ((uint16_t)0xFFFF)
  002547: line 1643 define BKP_DR38_D ((uint16_t)0xFFFF)
  002568: line 1646 define BKP_DR39_D ((uint16_t)0xFFFF)
  002589: line 1649 define BKP_DR40_D ((uint16_t)0xFFFF)
  0025aa: line 1652 define BKP_DR41_D ((uint16_t)0xFFFF)
  0025cb: line 1655 define BKP_DR42_D ((uint16_t)0xFFFF)
  0025ec: line 1658 define BKP_RTCCR_CAL ((uint16_t)0x007F)
  002610: line 1659 define BKP_RTCCR_CCO ((uint16_t)0x0080)
  002634: line 1660 define BKP_RTCCR_ASOE ((uint16_t)0x0100)
  002659: line 1661 define BKP_RTCCR_ASOS ((uint16_t)0x0200)
  00267e: line 1664 define BKP_CR_TPE ((uint8_t)0x01)
  00269c: line 1665 define BKP_CR_TPAL ((uint8_t)0x02)
  0026bb: line 1668 define BKP_CSR_CTE ((uint16_t)0x0001)
  0026dd: line 1669 define BKP_CSR_CTI ((uint16_t)0x0002)
  0026ff: line 1670 define BKP_CSR_TPIE ((uint16_t)0x0004)
  002722: line 1671 define BKP_CSR_TEF ((uint16_t)0x0100)
  002744: line 1672 define BKP_CSR_TIF ((uint16_t)0x0200)
  002766: line 1681 define RCC_CR_HSION ((uint32_t)0x00000001)
  00278d: line 1682 define RCC_CR_HSIRDY ((uint32_t)0x00000002)
  0027b5: line 1683 define RCC_CR_HSITRIM ((uint32_t)0x000000F8)
  0027de: line 1684 define RCC_CR_HSICAL ((uint32_t)0x0000FF00)
  002806: line 1685 define RCC_CR_HSEON ((uint32_t)0x00010000)
  00282d: line 1686 define RCC_CR_HSERDY ((uint32_t)0x00020000)
  002855: line 1687 define RCC_CR_HSEBYP ((uint32_t)0x00040000)
  00287d: line 1688 define RCC_CR_CSSON ((uint32_t)0x00080000)
  0028a4: line 1689 define RCC_CR_PLLON ((uint32_t)0x01000000)
  0028cb: line 1690 define RCC_CR_PLLRDY ((uint32_t)0x02000000)
  0028f3: line 1701 define RCC_CFGR_SW ((uint32_t)0x00000003)
  002919: line 1702 define RCC_CFGR_SW_0 ((uint32_t)0x00000001)
  002941: line 1703 define RCC_CFGR_SW_1 ((uint32_t)0x00000002)
  002969: line 1705 define RCC_CFGR_SW_HSI ((uint32_t)0x00000000)
  002993: line 1706 define RCC_CFGR_SW_HSE ((uint32_t)0x00000001)
  0029bd: line 1707 define RCC_CFGR_SW_PLL ((uint32_t)0x00000002)
  0029e7: line 1710 define RCC_CFGR_SWS ((uint32_t)0x0000000C)
  002a0e: line 1711 define RCC_CFGR_SWS_0 ((uint32_t)0x00000004)
  002a37: line 1712 define RCC_CFGR_SWS_1 ((uint32_t)0x00000008)
  002a60: line 1714 define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000)
  002a8b: line 1715 define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004)
  002ab6: line 1716 define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008)
  002ae1: line 1719 define RCC_CFGR_HPRE ((uint32_t)0x000000F0)
  002b09: line 1720 define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010)
  002b33: line 1721 define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020)
  002b5d: line 1722 define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040)
  002b87: line 1723 define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080)
  002bb1: line 1725 define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000)
  002bde: line 1726 define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080)
  002c0b: line 1727 define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090)
  002c38: line 1728 define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0)
  002c65: line 1729 define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0)
  002c93: line 1730 define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0)
  002cc1: line 1731 define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0)
  002cf0: line 1732 define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0)
  002d1f: line 1733 define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0)
  002d4e: line 1736 define RCC_CFGR_PPRE1 ((uint32_t)0x00000700)
  002d77: line 1737 define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000100)
  002da2: line 1738 define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000200)
  002dcd: line 1739 define RCC_CFGR_PPRE1_2 ((uint32_t)0x00000400)
  002df8: line 1741 define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000)
  002e26: line 1742 define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400)
  002e54: line 1743 define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500)
  002e82: line 1744 define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600)
  002eb0: line 1745 define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700)
  002edf: line 1748 define RCC_CFGR_PPRE2 ((uint32_t)0x00003800)
  002f08: line 1749 define RCC_CFGR_PPRE2_0 ((uint32_t)0x00000800)
  002f33: line 1750 define RCC_CFGR_PPRE2_1 ((uint32_t)0x00001000)
  002f5e: line 1751 define RCC_CFGR_PPRE2_2 ((uint32_t)0x00002000)
  002f89: line 1753 define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000)
  002fb7: line 1754 define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000)
  002fe5: line 1755 define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800)
  003013: line 1756 define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000)
  003041: line 1757 define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800)
  003070: line 1760 define RCC_CFGR_ADCPRE ((uint32_t)0x0000C000)
  00309a: line 1761 define RCC_CFGR_ADCPRE_0 ((uint32_t)0x00004000)
  0030c6: line 1762 define RCC_CFGR_ADCPRE_1 ((uint32_t)0x00008000)
  0030f2: line 1764 define RCC_CFGR_ADCPRE_DIV2 ((uint32_t)0x00000000)
  003121: line 1765 define RCC_CFGR_ADCPRE_DIV4 ((uint32_t)0x00004000)
  003150: line 1766 define RCC_CFGR_ADCPRE_DIV6 ((uint32_t)0x00008000)
  00317f: line 1767 define RCC_CFGR_ADCPRE_DIV8 ((uint32_t)0x0000C000)
  0031ae: line 1769 define RCC_CFGR_PLLSRC ((uint32_t)0x00010000)
  0031d8: line 1771 define RCC_CFGR_PLLXTPRE ((uint32_t)0x00020000)
  003204: line 1774 define RCC_CFGR_PLLMULL ((uint32_t)0x003C0000)
  00322f: line 1775 define RCC_CFGR_PLLMULL_0 ((uint32_t)0x00040000)
  00325c: line 1776 define RCC_CFGR_PLLMULL_1 ((uint32_t)0x00080000)
  003289: line 1777 define RCC_CFGR_PLLMULL_2 ((uint32_t)0x00100000)
  0032b6: line 1778 define RCC_CFGR_PLLMULL_3 ((uint32_t)0x00200000)
  0032e3: line 1848 define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000)
  003316: line 1849 define RCC_CFGR_PLLSRC_HSE ((uint32_t)0x00010000)
  003344: line 1851 define RCC_CFGR_PLLXTPRE_HSE ((uint32_t)0x00000000)
  003374: line 1852 define RCC_CFGR_PLLXTPRE_HSE_Div2 ((uint32_t)0x00020000)
  0033a9: line 1854 define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000)
  0033d5: line 1855 define RCC_CFGR_PLLMULL3 ((uint32_t)0x00040000)
  003401: line 1856 define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000)
  00342d: line 1857 define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000)
  003459: line 1858 define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000)
  003485: line 1859 define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000)
  0034b1: line 1860 define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000)
  0034dd: line 1861 define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000)
  003509: line 1862 define RCC_CFGR_PLLMULL10 ((uint32_t)0x00200000)
  003536: line 1863 define RCC_CFGR_PLLMULL11 ((uint32_t)0x00240000)
  003563: line 1864 define RCC_CFGR_PLLMULL12 ((uint32_t)0x00280000)
  003590: line 1865 define RCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000)
  0035bd: line 1866 define RCC_CFGR_PLLMULL14 ((uint32_t)0x00300000)
  0035ea: line 1867 define RCC_CFGR_PLLMULL15 ((uint32_t)0x00340000)
  003617: line 1868 define RCC_CFGR_PLLMULL16 ((uint32_t)0x00380000)
  003644: line 1869 define RCC_CFGR_USBPRE ((uint32_t)0x00400000)
  00366e: line 1872 define RCC_CFGR_MCO ((uint32_t)0x07000000)
  003695: line 1873 define RCC_CFGR_MCO_0 ((uint32_t)0x01000000)
  0036be: line 1874 define RCC_CFGR_MCO_1 ((uint32_t)0x02000000)
  0036e7: line 1875 define RCC_CFGR_MCO_2 ((uint32_t)0x04000000)
  003710: line 1877 define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000)
  00373f: line 1878 define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000)
  00376d: line 1879 define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000)
  003798: line 1880 define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000)
  0037c3: line 1881 define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000)
  0037ee: line 1885 define RCC_CIR_LSIRDYF ((uint32_t)0x00000001)
  003818: line 1886 define RCC_CIR_LSERDYF ((uint32_t)0x00000002)
  003842: line 1887 define RCC_CIR_HSIRDYF ((uint32_t)0x00000004)
  00386c: line 1888 define RCC_CIR_HSERDYF ((uint32_t)0x00000008)
  003896: line 1889 define RCC_CIR_PLLRDYF ((uint32_t)0x00000010)
  0038c0: line 1890 define RCC_CIR_CSSF ((uint32_t)0x00000080)
  0038e7: line 1891 define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100)
  003912: line 1892 define RCC_CIR_LSERDYIE ((uint32_t)0x00000200)
  00393d: line 1893 define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400)
  003968: line 1894 define RCC_CIR_HSERDYIE ((uint32_t)0x00000800)
  003993: line 1895 define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000)
  0039be: line 1896 define RCC_CIR_LSIRDYC ((uint32_t)0x00010000)
  0039e8: line 1897 define RCC_CIR_LSERDYC ((uint32_t)0x00020000)
  003a12: line 1898 define RCC_CIR_HSIRDYC ((uint32_t)0x00040000)
  003a3c: line 1899 define RCC_CIR_HSERDYC ((uint32_t)0x00080000)
  003a66: line 1900 define RCC_CIR_PLLRDYC ((uint32_t)0x00100000)
  003a90: line 1901 define RCC_CIR_CSSC ((uint32_t)0x00800000)
  003ab7: line 1913 define RCC_APB2RSTR_AFIORST ((uint32_t)0x00000001)
  003ae6: line 1914 define RCC_APB2RSTR_IOPARST ((uint32_t)0x00000004)
  003b15: line 1915 define RCC_APB2RSTR_IOPBRST ((uint32_t)0x00000008)
  003b44: line 1916 define RCC_APB2RSTR_IOPCRST ((uint32_t)0x00000010)
  003b73: line 1917 define RCC_APB2RSTR_IOPDRST ((uint32_t)0x00000020)
  003ba2: line 1918 define RCC_APB2RSTR_ADC1RST ((uint32_t)0x00000200)
  003bd1: line 1921 define RCC_APB2RSTR_ADC2RST ((uint32_t)0x00000400)
  003c00: line 1924 define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000800)
  003c2f: line 1925 define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000)
  003c5e: line 1926 define RCC_APB2RSTR_USART1RST ((uint32_t)0x00004000)
  003c8f: line 1935 define RCC_APB2RSTR_IOPERST ((uint32_t)0x00000040)
  003cbe: line 1957 define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001)
  003ced: line 1958 define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002)
  003d1c: line 1959 define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800)
  003d4b: line 1960 define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000)
  003d7c: line 1961 define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000)
  003dab: line 1964 define RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000)
  003dda: line 1967 define RCC_APB1RSTR_BKPRST ((uint32_t)0x08000000)
  003e08: line 1968 define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000)
  003e36: line 1971 define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004)
  003e65: line 1972 define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000)
  003e94: line 1973 define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000)
  003ec5: line 1974 define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000)
  003ef4: line 1978 define RCC_APB1RSTR_USBRST ((uint32_t)0x00800000)
  003f22: line 2019 define RCC_AHBENR_DMA1EN ((uint16_t)0x0001)
  003f4a: line 2020 define RCC_AHBENR_SRAMEN ((uint16_t)0x0004)
  003f72: line 2021 define RCC_AHBENR_FLITFEN ((uint16_t)0x0010)
  003f9b: line 2022 define RCC_AHBENR_CRCEN ((uint16_t)0x0040)
  003fc2: line 2045 define RCC_APB2ENR_AFIOEN ((uint32_t)0x00000001)
  003fef: line 2046 define RCC_APB2ENR_IOPAEN ((uint32_t)0x00000004)
  00401c: line 2047 define RCC_APB2ENR_IOPBEN ((uint32_t)0x00000008)
  004049: line 2048 define RCC_APB2ENR_IOPCEN ((uint32_t)0x00000010)
  004076: line 2049 define RCC_APB2ENR_IOPDEN ((uint32_t)0x00000020)
  0040a3: line 2050 define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000200)
  0040d0: line 2053 define RCC_APB2ENR_ADC2EN ((uint32_t)0x00000400)
  0040fd: line 2056 define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000800)
  00412a: line 2057 define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000)
  004157: line 2058 define RCC_APB2ENR_USART1EN ((uint32_t)0x00004000)
  004186: line 2067 define RCC_APB2ENR_IOPEEN ((uint32_t)0x00000040)
  0041b3: line 2089 define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001)
  0041e0: line 2090 define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002)
  00420d: line 2091 define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800)
  00423a: line 2092 define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000)
  004269: line 2093 define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000)
  004296: line 2096 define RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000)
  0042c3: line 2099 define RCC_APB1ENR_BKPEN ((uint32_t)0x08000000)
  0042ef: line 2100 define RCC_APB1ENR_PWREN ((uint32_t)0x10000000)
  00431b: line 2103 define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004)
  004348: line 2104 define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000)
  004375: line 2105 define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000)
  0043a4: line 2106 define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000)
  0043d1: line 2110 define RCC_APB1ENR_USBEN ((uint32_t)0x00800000)
  0043fd: line 2151 define RCC_BDCR_LSEON ((uint32_t)0x00000001)
  004426: line 2152 define RCC_BDCR_LSERDY ((uint32_t)0x00000002)
  004450: line 2153 define RCC_BDCR_LSEBYP ((uint32_t)0x00000004)
  00447a: line 2155 define RCC_BDCR_RTCSEL ((uint32_t)0x00000300)
  0044a4: line 2156 define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100)
  0044d0: line 2157 define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200)
  0044fc: line 2160 define RCC_BDCR_RTCSEL_NOCLOCK ((uint32_t)0x00000000)
  00452e: line 2161 define RCC_BDCR_RTCSEL_LSE ((uint32_t)0x00000100)
  00455c: line 2162 define RCC_BDCR_RTCSEL_LSI ((uint32_t)0x00000200)
  00458a: line 2163 define RCC_BDCR_RTCSEL_HSE ((uint32_t)0x00000300)
  0045b8: line 2165 define RCC_BDCR_RTCEN ((uint32_t)0x00008000)
  0045e1: line 2166 define RCC_BDCR_BDRST ((uint32_t)0x00010000)
  00460a: line 2169 define RCC_CSR_LSION ((uint32_t)0x00000001)
  004632: line 2170 define RCC_CSR_LSIRDY ((uint32_t)0x00000002)
  00465b: line 2171 define RCC_CSR_RMVF ((uint32_t)0x01000000)
  004682: line 2172 define RCC_CSR_PINRSTF ((uint32_t)0x04000000)
  0046ac: line 2173 define RCC_CSR_PORRSTF ((uint32_t)0x08000000)
  0046d6: line 2174 define RCC_CSR_SFTRSTF ((uint32_t)0x10000000)
  004700: line 2175 define RCC_CSR_IWDGRSTF ((uint32_t)0x20000000)
  00472b: line 2176 define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000)
  004756: line 2177 define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000)
  004781: line 2308 define GPIO_CRL_MODE ((uint32_t)0x33333333)
  0047a9: line 2310 define GPIO_CRL_MODE0 ((uint32_t)0x00000003)
  0047d2: line 2311 define GPIO_CRL_MODE0_0 ((uint32_t)0x00000001)
  0047fd: line 2312 define GPIO_CRL_MODE0_1 ((uint32_t)0x00000002)
  004828: line 2314 define GPIO_CRL_MODE1 ((uint32_t)0x00000030)
  004851: line 2315 define GPIO_CRL_MODE1_0 ((uint32_t)0x00000010)
  00487c: line 2316 define GPIO_CRL_MODE1_1 ((uint32_t)0x00000020)
  0048a7: line 2318 define GPIO_CRL_MODE2 ((uint32_t)0x00000300)
  0048d0: line 2319 define GPIO_CRL_MODE2_0 ((uint32_t)0x00000100)
  0048fb: line 2320 define GPIO_CRL_MODE2_1 ((uint32_t)0x00000200)
  004926: line 2322 define GPIO_CRL_MODE3 ((uint32_t)0x00003000)
  00494f: line 2323 define GPIO_CRL_MODE3_0 ((uint32_t)0x00001000)
  00497a: line 2324 define GPIO_CRL_MODE3_1 ((uint32_t)0x00002000)
  0049a5: line 2326 define GPIO_CRL_MODE4 ((uint32_t)0x00030000)
  0049ce: line 2327 define GPIO_CRL_MODE4_0 ((uint32_t)0x00010000)
  0049f9: line 2328 define GPIO_CRL_MODE4_1 ((uint32_t)0x00020000)
  004a24: line 2330 define GPIO_CRL_MODE5 ((uint32_t)0x00300000)
  004a4d: line 2331 define GPIO_CRL_MODE5_0 ((uint32_t)0x00100000)
  004a78: line 2332 define GPIO_CRL_MODE5_1 ((uint32_t)0x00200000)
  004aa3: line 2334 define GPIO_CRL_MODE6 ((uint32_t)0x03000000)
  004acc: line 2335 define GPIO_CRL_MODE6_0 ((uint32_t)0x01000000)
  004af7: line 2336 define GPIO_CRL_MODE6_1 ((uint32_t)0x02000000)
  004b22: line 2338 define GPIO_CRL_MODE7 ((uint32_t)0x30000000)
  004b4b: line 2339 define GPIO_CRL_MODE7_0 ((uint32_t)0x10000000)
  004b76: line 2340 define GPIO_CRL_MODE7_1 ((uint32_t)0x20000000)
  004ba1: line 2342 define GPIO_CRL_CNF ((uint32_t)0xCCCCCCCC)
  004bc8: line 2344 define GPIO_CRL_CNF0 ((uint32_t)0x0000000C)
  004bf0: line 2345 define GPIO_CRL_CNF0_0 ((uint32_t)0x00000004)
  004c1a: line 2346 define GPIO_CRL_CNF0_1 ((uint32_t)0x00000008)
  004c44: line 2348 define GPIO_CRL_CNF1 ((uint32_t)0x000000C0)
  004c6c: line 2349 define GPIO_CRL_CNF1_0 ((uint32_t)0x00000040)
  004c96: line 2350 define GPIO_CRL_CNF1_1 ((uint32_t)0x00000080)
  004cc0: line 2352 define GPIO_CRL_CNF2 ((uint32_t)0x00000C00)
  004ce8: line 2353 define GPIO_CRL_CNF2_0 ((uint32_t)0x00000400)
  004d12: line 2354 define GPIO_CRL_CNF2_1 ((uint32_t)0x00000800)
  004d3c: line 2356 define GPIO_CRL_CNF3 ((uint32_t)0x0000C000)
  004d64: line 2357 define GPIO_CRL_CNF3_0 ((uint32_t)0x00004000)
  004d8e: line 2358 define GPIO_CRL_CNF3_1 ((uint32_t)0x00008000)
  004db8: line 2360 define GPIO_CRL_CNF4 ((uint32_t)0x000C0000)
  004de0: line 2361 define GPIO_CRL_CNF4_0 ((uint32_t)0x00040000)
  004e0a: line 2362 define GPIO_CRL_CNF4_1 ((uint32_t)0x00080000)
  004e34: line 2364 define GPIO_CRL_CNF5 ((uint32_t)0x00C00000)
  004e5c: line 2365 define GPIO_CRL_CNF5_0 ((uint32_t)0x00400000)
  004e86: line 2366 define GPIO_CRL_CNF5_1 ((uint32_t)0x00800000)
  004eb0: line 2368 define GPIO_CRL_CNF6 ((uint32_t)0x0C000000)
  004ed8: line 2369 define GPIO_CRL_CNF6_0 ((uint32_t)0x04000000)
  004f02: line 2370 define GPIO_CRL_CNF6_1 ((uint32_t)0x08000000)
  004f2c: line 2372 define GPIO_CRL_CNF7 ((uint32_t)0xC0000000)
  004f54: line 2373 define GPIO_CRL_CNF7_0 ((uint32_t)0x40000000)
  004f7e: line 2374 define GPIO_CRL_CNF7_1 ((uint32_t)0x80000000)
  004fa8: line 2377 define GPIO_CRH_MODE ((uint32_t)0x33333333)
  004fd0: line 2379 define GPIO_CRH_MODE8 ((uint32_t)0x00000003)
  004ff9: line 2380 define GPIO_CRH_MODE8_0 ((uint32_t)0x00000001)
  005024: line 2381 define GPIO_CRH_MODE8_1 ((uint32_t)0x00000002)
  00504f: line 2383 define GPIO_CRH_MODE9 ((uint32_t)0x00000030)
  005078: line 2384 define GPIO_CRH_MODE9_0 ((uint32_t)0x00000010)
  0050a3: line 2385 define GPIO_CRH_MODE9_1 ((uint32_t)0x00000020)
  0050ce: line 2387 define GPIO_CRH_MODE10 ((uint32_t)0x00000300)
  0050f8: line 2388 define GPIO_CRH_MODE10_0 ((uint32_t)0x00000100)
  005124: line 2389 define GPIO_CRH_MODE10_1 ((uint32_t)0x00000200)
  005150: line 2391 define GPIO_CRH_MODE11 ((uint32_t)0x00003000)
  00517a: line 2392 define GPIO_CRH_MODE11_0 ((uint32_t)0x00001000)
  0051a6: line 2393 define GPIO_CRH_MODE11_1 ((uint32_t)0x00002000)
  0051d2: line 2395 define GPIO_CRH_MODE12 ((uint32_t)0x00030000)
  0051fc: line 2396 define GPIO_CRH_MODE12_0 ((uint32_t)0x00010000)
  005228: line 2397 define GPIO_CRH_MODE12_1 ((uint32_t)0x00020000)
  005254: line 2399 define GPIO_CRH_MODE13 ((uint32_t)0x00300000)
  00527e: line 2400 define GPIO_CRH_MODE13_0 ((uint32_t)0x00100000)
  0052aa: line 2401 define GPIO_CRH_MODE13_1 ((uint32_t)0x00200000)
  0052d6: line 2403 define GPIO_CRH_MODE14 ((uint32_t)0x03000000)
  005300: line 2404 define GPIO_CRH_MODE14_0 ((uint32_t)0x01000000)
  00532c: line 2405 define GPIO_CRH_MODE14_1 ((uint32_t)0x02000000)
  005358: line 2407 define GPIO_CRH_MODE15 ((uint32_t)0x30000000)
  005382: line 2408 define GPIO_CRH_MODE15_0 ((uint32_t)0x10000000)
  0053ae: line 2409 define GPIO_CRH_MODE15_1 ((uint32_t)0x20000000)
  0053da: line 2411 define GPIO_CRH_CNF ((uint32_t)0xCCCCCCCC)
  005401: line 2413 define GPIO_CRH_CNF8 ((uint32_t)0x0000000C)
  005429: line 2414 define GPIO_CRH_CNF8_0 ((uint32_t)0x00000004)
  005453: line 2415 define GPIO_CRH_CNF8_1 ((uint32_t)0x00000008)
  00547d: line 2417 define GPIO_CRH_CNF9 ((uint32_t)0x000000C0)
  0054a5: line 2418 define GPIO_CRH_CNF9_0 ((uint32_t)0x00000040)
  0054cf: line 2419 define GPIO_CRH_CNF9_1 ((uint32_t)0x00000080)
  0054f9: line 2421 define GPIO_CRH_CNF10 ((uint32_t)0x00000C00)
  005522: line 2422 define GPIO_CRH_CNF10_0 ((uint32_t)0x00000400)
  00554d: line 2423 define GPIO_CRH_CNF10_1 ((uint32_t)0x00000800)
  005578: line 2425 define GPIO_CRH_CNF11 ((uint32_t)0x0000C000)
  0055a1: line 2426 define GPIO_CRH_CNF11_0 ((uint32_t)0x00004000)
  0055cc: line 2427 define GPIO_CRH_CNF11_1 ((uint32_t)0x00008000)
  0055f7: line 2429 define GPIO_CRH_CNF12 ((uint32_t)0x000C0000)
  005620: line 2430 define GPIO_CRH_CNF12_0 ((uint32_t)0x00040000)
  00564b: line 2431 define GPIO_CRH_CNF12_1 ((uint32_t)0x00080000)
  005676: line 2433 define GPIO_CRH_CNF13 ((uint32_t)0x00C00000)
  00569f: line 2434 define GPIO_CRH_CNF13_0 ((uint32_t)0x00400000)
  0056ca: line 2435 define GPIO_CRH_CNF13_1 ((uint32_t)0x00800000)
  0056f5: line 2437 define GPIO_CRH_CNF14 ((uint32_t)0x0C000000)
  00571e: line 2438 define GPIO_CRH_CNF14_0 ((uint32_t)0x04000000)
  005749: line 2439 define GPIO_CRH_CNF14_1 ((uint32_t)0x08000000)
  005774: line 2441 define GPIO_CRH_CNF15 ((uint32_t)0xC0000000)
  00579d: line 2442 define GPIO_CRH_CNF15_0 ((uint32_t)0x40000000)
  0057c8: line 2443 define GPIO_CRH_CNF15_1 ((uint32_t)0x80000000)
  0057f3: line 2446 define GPIO_IDR_IDR0 ((uint16_t)0x0001)
  005817: line 2447 define GPIO_IDR_IDR1 ((uint16_t)0x0002)
  00583b: line 2448 define GPIO_IDR_IDR2 ((uint16_t)0x0004)
  00585f: line 2449 define GPIO_IDR_IDR3 ((uint16_t)0x0008)
  005883: line 2450 define GPIO_IDR_IDR4 ((uint16_t)0x0010)
  0058a7: line 2451 define GPIO_IDR_IDR5 ((uint16_t)0x0020)
  0058cb: line 2452 define GPIO_IDR_IDR6 ((uint16_t)0x0040)
  0058ef: line 2453 define GPIO_IDR_IDR7 ((uint16_t)0x0080)
  005913: line 2454 define GPIO_IDR_IDR8 ((uint16_t)0x0100)
  005937: line 2455 define GPIO_IDR_IDR9 ((uint16_t)0x0200)
  00595b: line 2456 define GPIO_IDR_IDR10 ((uint16_t)0x0400)
  005980: line 2457 define GPIO_IDR_IDR11 ((uint16_t)0x0800)
  0059a5: line 2458 define GPIO_IDR_IDR12 ((uint16_t)0x1000)
  0059ca: line 2459 define GPIO_IDR_IDR13 ((uint16_t)0x2000)
  0059ef: line 2460 define GPIO_IDR_IDR14 ((uint16_t)0x4000)
  005a14: line 2461 define GPIO_IDR_IDR15 ((uint16_t)0x8000)
  005a39: line 2464 define GPIO_ODR_ODR0 ((uint16_t)0x0001)
  005a5d: line 2465 define GPIO_ODR_ODR1 ((uint16_t)0x0002)
  005a81: line 2466 define GPIO_ODR_ODR2 ((uint16_t)0x0004)
  005aa5: line 2467 define GPIO_ODR_ODR3 ((uint16_t)0x0008)
  005ac9: line 2468 define GPIO_ODR_ODR4 ((uint16_t)0x0010)
  005aed: line 2469 define GPIO_ODR_ODR5 ((uint16_t)0x0020)
  005b11: line 2470 define GPIO_ODR_ODR6 ((uint16_t)0x0040)
  005b35: line 2471 define GPIO_ODR_ODR7 ((uint16_t)0x0080)
  005b59: line 2472 define GPIO_ODR_ODR8 ((uint16_t)0x0100)
  005b7d: line 2473 define GPIO_ODR_ODR9 ((uint16_t)0x0200)
  005ba1: line 2474 define GPIO_ODR_ODR10 ((uint16_t)0x0400)
  005bc6: line 2475 define GPIO_ODR_ODR11 ((uint16_t)0x0800)
  005beb: line 2476 define GPIO_ODR_ODR12 ((uint16_t)0x1000)
  005c10: line 2477 define GPIO_ODR_ODR13 ((uint16_t)0x2000)
  005c35: line 2478 define GPIO_ODR_ODR14 ((uint16_t)0x4000)
  005c5a: line 2479 define GPIO_ODR_ODR15 ((uint16_t)0x8000)
  005c7f: line 2482 define GPIO_BSRR_BS0 ((uint32_t)0x00000001)
  005ca7: line 2483 define GPIO_BSRR_BS1 ((uint32_t)0x00000002)
  005ccf: line 2484 define GPIO_BSRR_BS2 ((uint32_t)0x00000004)
  005cf7: line 2485 define GPIO_BSRR_BS3 ((uint32_t)0x00000008)
  005d1f: line 2486 define GPIO_BSRR_BS4 ((uint32_t)0x00000010)
  005d47: line 2487 define GPIO_BSRR_BS5 ((uint32_t)0x00000020)
  005d6f: line 2488 define GPIO_BSRR_BS6 ((uint32_t)0x00000040)
  005d97: line 2489 define GPIO_BSRR_BS7 ((uint32_t)0x00000080)
  005dbf: line 2490 define GPIO_BSRR_BS8 ((uint32_t)0x00000100)
  005de7: line 2491 define GPIO_BSRR_BS9 ((uint32_t)0x00000200)
  005e0f: line 2492 define GPIO_BSRR_BS10 ((uint32_t)0x00000400)
  005e38: line 2493 define GPIO_BSRR_BS11 ((uint32_t)0x00000800)
  005e61: line 2494 define GPIO_BSRR_BS12 ((uint32_t)0x00001000)
  005e8a: line 2495 define GPIO_BSRR_BS13 ((uint32_t)0x00002000)
  005eb3: line 2496 define GPIO_BSRR_BS14 ((uint32_t)0x00004000)
  005edc: line 2497 define GPIO_BSRR_BS15 ((uint32_t)0x00008000)
  005f05: line 2499 define GPIO_BSRR_BR0 ((uint32_t)0x00010000)
  005f2d: line 2500 define GPIO_BSRR_BR1 ((uint32_t)0x00020000)
  005f55: line 2501 define GPIO_BSRR_BR2 ((uint32_t)0x00040000)
  005f7d: line 2502 define GPIO_BSRR_BR3 ((uint32_t)0x00080000)
  005fa5: line 2503 define GPIO_BSRR_BR4 ((uint32_t)0x00100000)
  005fcd: line 2504 define GPIO_BSRR_BR5 ((uint32_t)0x00200000)
  005ff5: line 2505 define GPIO_BSRR_BR6 ((uint32_t)0x00400000)
  00601d: line 2506 define GPIO_BSRR_BR7 ((uint32_t)0x00800000)
  006045: line 2507 define GPIO_BSRR_BR8 ((uint32_t)0x01000000)
  00606d: line 2508 define GPIO_BSRR_BR9 ((uint32_t)0x02000000)
  006095: line 2509 define GPIO_BSRR_BR10 ((uint32_t)0x04000000)
  0060be: line 2510 define GPIO_BSRR_BR11 ((uint32_t)0x08000000)
  0060e7: line 2511 define GPIO_BSRR_BR12 ((uint32_t)0x10000000)
  006110: line 2512 define GPIO_BSRR_BR13 ((uint32_t)0x20000000)
  006139: line 2513 define GPIO_BSRR_BR14 ((uint32_t)0x40000000)
  006162: line 2514 define GPIO_BSRR_BR15 ((uint32_t)0x80000000)
  00618b: line 2517 define GPIO_BRR_BR0 ((uint16_t)0x0001)
  0061ae: line 2518 define GPIO_BRR_BR1 ((uint16_t)0x0002)
  0061d1: line 2519 define GPIO_BRR_BR2 ((uint16_t)0x0004)
  0061f4: line 2520 define GPIO_BRR_BR3 ((uint16_t)0x0008)
  006217: line 2521 define GPIO_BRR_BR4 ((uint16_t)0x0010)
  00623a: line 2522 define GPIO_BRR_BR5 ((uint16_t)0x0020)
  00625d: line 2523 define GPIO_BRR_BR6 ((uint16_t)0x0040)
  006280: line 2524 define GPIO_BRR_BR7 ((uint16_t)0x0080)
  0062a3: line 2525 define GPIO_BRR_BR8 ((uint16_t)0x0100)
  0062c6: line 2526 define GPIO_BRR_BR9 ((uint16_t)0x0200)
  0062e9: line 2527 define GPIO_BRR_BR10 ((uint16_t)0x0400)
  00630d: line 2528 define GPIO_BRR_BR11 ((uint16_t)0x0800)
  006331: line 2529 define GPIO_BRR_BR12 ((uint16_t)0x1000)
  006355: line 2530 define GPIO_BRR_BR13 ((uint16_t)0x2000)
  006379: line 2531 define GPIO_BRR_BR14 ((uint16_t)0x4000)
  00639d: line 2532 define GPIO_BRR_BR15 ((uint16_t)0x8000)
  0063c1: line 2535 define GPIO_LCKR_LCK0 ((uint32_t)0x00000001)
  0063ea: line 2536 define GPIO_LCKR_LCK1 ((uint32_t)0x00000002)
  006413: line 2537 define GPIO_LCKR_LCK2 ((uint32_t)0x00000004)
  00643c: line 2538 define GPIO_LCKR_LCK3 ((uint32_t)0x00000008)
  006465: line 2539 define GPIO_LCKR_LCK4 ((uint32_t)0x00000010)
  00648e: line 2540 define GPIO_LCKR_LCK5 ((uint32_t)0x00000020)
  0064b7: line 2541 define GPIO_LCKR_LCK6 ((uint32_t)0x00000040)
  0064e0: line 2542 define GPIO_LCKR_LCK7 ((uint32_t)0x00000080)
  006509: line 2543 define GPIO_LCKR_LCK8 ((uint32_t)0x00000100)
  006532: line 2544 define GPIO_LCKR_LCK9 ((uint32_t)0x00000200)
  00655b: line 2545 define GPIO_LCKR_LCK10 ((uint32_t)0x00000400)
  006585: line 2546 define GPIO_LCKR_LCK11 ((uint32_t)0x00000800)
  0065af: line 2547 define GPIO_LCKR_LCK12 ((uint32_t)0x00001000)
  0065d9: line 2548 define GPIO_LCKR_LCK13 ((uint32_t)0x00002000)
  006603: line 2549 define GPIO_LCKR_LCK14 ((uint32_t)0x00004000)
  00662d: line 2550 define GPIO_LCKR_LCK15 ((uint32_t)0x00008000)
  006657: line 2551 define GPIO_LCKR_LCKK ((uint32_t)0x00010000)
  006680: line 2556 define AFIO_EVCR_PIN ((uint8_t)0x0F)
  0066a1: line 2557 define AFIO_EVCR_PIN_0 ((uint8_t)0x01)
  0066c4: line 2558 define AFIO_EVCR_PIN_1 ((uint8_t)0x02)
  0066e7: line 2559 define AFIO_EVCR_PIN_2 ((uint8_t)0x04)
  00670a: line 2560 define AFIO_EVCR_PIN_3 ((uint8_t)0x08)
  00672d: line 2563 define AFIO_EVCR_PIN_PX0 ((uint8_t)0x00)
  006752: line 2564 define AFIO_EVCR_PIN_PX1 ((uint8_t)0x01)
  006777: line 2565 define AFIO_EVCR_PIN_PX2 ((uint8_t)0x02)
  00679c: line 2566 define AFIO_EVCR_PIN_PX3 ((uint8_t)0x03)
  0067c1: line 2567 define AFIO_EVCR_PIN_PX4 ((uint8_t)0x04)
  0067e6: line 2568 define AFIO_EVCR_PIN_PX5 ((uint8_t)0x05)
  00680b: line 2569 define AFIO_EVCR_PIN_PX6 ((uint8_t)0x06)
  006830: line 2570 define AFIO_EVCR_PIN_PX7 ((uint8_t)0x07)
  006855: line 2571 define AFIO_EVCR_PIN_PX8 ((uint8_t)0x08)
  00687a: line 2572 define AFIO_EVCR_PIN_PX9 ((uint8_t)0x09)
  00689f: line 2573 define AFIO_EVCR_PIN_PX10 ((uint8_t)0x0A)
  0068c5: line 2574 define AFIO_EVCR_PIN_PX11 ((uint8_t)0x0B)
  0068eb: line 2575 define AFIO_EVCR_PIN_PX12 ((uint8_t)0x0C)
  006911: line 2576 define AFIO_EVCR_PIN_PX13 ((uint8_t)0x0D)
  006937: line 2577 define AFIO_EVCR_PIN_PX14 ((uint8_t)0x0E)
  00695d: line 2578 define AFIO_EVCR_PIN_PX15 ((uint8_t)0x0F)
  006983: line 2580 define AFIO_EVCR_PORT ((uint8_t)0x70)
  0069a5: line 2581 define AFIO_EVCR_PORT_0 ((uint8_t)0x10)
  0069c9: line 2582 define AFIO_EVCR_PORT_1 ((uint8_t)0x20)
  0069ed: line 2583 define AFIO_EVCR_PORT_2 ((uint8_t)0x40)
  006a11: line 2586 define AFIO_EVCR_PORT_PA ((uint8_t)0x00)
  006a36: line 2587 define AFIO_EVCR_PORT_PB ((uint8_t)0x10)
  006a5b: line 2588 define AFIO_EVCR_PORT_PC ((uint8_t)0x20)
  006a80: line 2589 define AFIO_EVCR_PORT_PD ((uint8_t)0x30)
  006aa5: line 2590 define AFIO_EVCR_PORT_PE ((uint8_t)0x40)
  006aca: line 2592 define AFIO_EVCR_EVOE ((uint8_t)0x80)
  006aec: line 2595 define AFIO_MAPR_SPI1_REMAP ((uint32_t)0x00000001)
  006b1b: line 2596 define AFIO_MAPR_I2C1_REMAP ((uint32_t)0x00000002)
  006b4a: line 2597 define AFIO_MAPR_USART1_REMAP ((uint32_t)0x00000004)
  006b7b: line 2598 define AFIO_MAPR_USART2_REMAP ((uint32_t)0x00000008)
  006bac: line 2600 define AFIO_MAPR_USART3_REMAP ((uint32_t)0x00000030)
  006bdd: line 2601 define AFIO_MAPR_USART3_REMAP_0 ((uint32_t)0x00000010)
  006c10: line 2602 define AFIO_MAPR_USART3_REMAP_1 ((uint32_t)0x00000020)
  006c43: line 2605 define AFIO_MAPR_USART3_REMAP_NOREMAP ((uint32_t)0x00000000)
  006c7c: line 2606 define AFIO_MAPR_USART3_REMAP_PARTIALREMAP ((uint32_t)0x00000010)
  006cba: line 2607 define AFIO_MAPR_USART3_REMAP_FULLREMAP ((uint32_t)0x00000030)
  006cf5: line 2609 define AFIO_MAPR_TIM1_REMAP ((uint32_t)0x000000C0)
  006d24: line 2610 define AFIO_MAPR_TIM1_REMAP_0 ((uint32_t)0x00000040)
  006d55: line 2611 define AFIO_MAPR_TIM1_REMAP_1 ((uint32_t)0x00000080)
  006d86: line 2614 define AFIO_MAPR_TIM1_REMAP_NOREMAP ((uint32_t)0x00000000)
  006dbd: line 2615 define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP ((uint32_t)0x00000040)
  006df9: line 2616 define AFIO_MAPR_TIM1_REMAP_FULLREMAP ((uint32_t)0x000000C0)
  006e32: line 2618 define AFIO_MAPR_TIM2_REMAP ((uint32_t)0x00000300)
  006e61: line 2619 define AFIO_MAPR_TIM2_REMAP_0 ((uint32_t)0x00000100)
  006e92: line 2620 define AFIO_MAPR_TIM2_REMAP_1 ((uint32_t)0x00000200)
  006ec3: line 2623 define AFIO_MAPR_TIM2_REMAP_NOREMAP ((uint32_t)0x00000000)
  006efa: line 2624 define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 ((uint32_t)0x00000100)
  006f37: line 2625 define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 ((uint32_t)0x00000200)
  006f74: line 2626 define AFIO_MAPR_TIM2_REMAP_FULLREMAP ((uint32_t)0x00000300)
  006fad: line 2628 define AFIO_MAPR_TIM3_REMAP ((uint32_t)0x00000C00)
  006fdc: line 2629 define AFIO_MAPR_TIM3_REMAP_0 ((uint32_t)0x00000400)
  00700d: line 2630 define AFIO_MAPR_TIM3_REMAP_1 ((uint32_t)0x00000800)
  00703e: line 2633 define AFIO_MAPR_TIM3_REMAP_NOREMAP ((uint32_t)0x00000000)
  007075: line 2634 define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP ((uint32_t)0x00000800)
  0070b1: line 2635 define AFIO_MAPR_TIM3_REMAP_FULLREMAP ((uint32_t)0x00000C00)
  0070ea: line 2637 define AFIO_MAPR_TIM4_REMAP ((uint32_t)0x00001000)
  007119: line 2639 define AFIO_MAPR_CAN_REMAP ((uint32_t)0x00006000)
  007147: line 2640 define AFIO_MAPR_CAN_REMAP_0 ((uint32_t)0x00002000)
  007177: line 2641 define AFIO_MAPR_CAN_REMAP_1 ((uint32_t)0x00004000)
  0071a7: line 2644 define AFIO_MAPR_CAN_REMAP_REMAP1 ((uint32_t)0x00000000)
  0071dc: line 2645 define AFIO_MAPR_CAN_REMAP_REMAP2 ((uint32_t)0x00004000)
  007211: line 2646 define AFIO_MAPR_CAN_REMAP_REMAP3 ((uint32_t)0x00006000)
  007246: line 2648 define AFIO_MAPR_PD01_REMAP ((uint32_t)0x00008000)
  007275: line 2649 define AFIO_MAPR_TIM5CH4_IREMAP ((uint32_t)0x00010000)
  0072a8: line 2650 define AFIO_MAPR_ADC1_ETRGINJ_REMAP ((uint32_t)0x00020000)
  0072df: line 2651 define AFIO_MAPR_ADC1_ETRGREG_REMAP ((uint32_t)0x00040000)
  007316: line 2652 define AFIO_MAPR_ADC2_ETRGINJ_REMAP ((uint32_t)0x00080000)
  00734d: line 2653 define AFIO_MAPR_ADC2_ETRGREG_REMAP ((uint32_t)0x00100000)
  007384: line 2656 define AFIO_MAPR_SWJ_CFG ((uint32_t)0x07000000)
  0073b0: line 2657 define AFIO_MAPR_SWJ_CFG_0 ((uint32_t)0x01000000)
  0073de: line 2658 define AFIO_MAPR_SWJ_CFG_1 ((uint32_t)0x02000000)
  00740c: line 2659 define AFIO_MAPR_SWJ_CFG_2 ((uint32_t)0x04000000)
  00743a: line 2661 define AFIO_MAPR_SWJ_CFG_RESET ((uint32_t)0x00000000)
  00746c: line 2662 define AFIO_MAPR_SWJ_CFG_NOJNTRST ((uint32_t)0x01000000)
  0074a1: line 2663 define AFIO_MAPR_SWJ_CFG_JTAGDISABLE ((uint32_t)0x02000000)
  0074d9: line 2664 define AFIO_MAPR_SWJ_CFG_DISABLE ((uint32_t)0x04000000)
  00750d: line 2687 define AFIO_EXTICR1_EXTI0 ((uint16_t)0x000F)
  007536: line 2688 define AFIO_EXTICR1_EXTI1 ((uint16_t)0x00F0)
  00755f: line 2689 define AFIO_EXTICR1_EXTI2 ((uint16_t)0x0F00)
  007588: line 2690 define AFIO_EXTICR1_EXTI3 ((uint16_t)0xF000)
  0075b1: line 2693 define AFIO_EXTICR1_EXTI0_PA ((uint16_t)0x0000)
  0075dd: line 2694 define AFIO_EXTICR1_EXTI0_PB ((uint16_t)0x0001)
  007609: line 2695 define AFIO_EXTICR1_EXTI0_PC ((uint16_t)0x0002)
  007635: line 2696 define AFIO_EXTICR1_EXTI0_PD ((uint16_t)0x0003)
  007661: line 2697 define AFIO_EXTICR1_EXTI0_PE ((uint16_t)0x0004)
  00768d: line 2698 define AFIO_EXTICR1_EXTI0_PF ((uint16_t)0x0005)
  0076b9: line 2699 define AFIO_EXTICR1_EXTI0_PG ((uint16_t)0x0006)
  0076e5: line 2702 define AFIO_EXTICR1_EXTI1_PA ((uint16_t)0x0000)
  007711: line 2703 define AFIO_EXTICR1_EXTI1_PB ((uint16_t)0x0010)
  00773d: line 2704 define AFIO_EXTICR1_EXTI1_PC ((uint16_t)0x0020)
  007769: line 2705 define AFIO_EXTICR1_EXTI1_PD ((uint16_t)0x0030)
  007795: line 2706 define AFIO_EXTICR1_EXTI1_PE ((uint16_t)0x0040)
  0077c1: line 2707 define AFIO_EXTICR1_EXTI1_PF ((uint16_t)0x0050)
  0077ed: line 2708 define AFIO_EXTICR1_EXTI1_PG ((uint16_t)0x0060)
  007819: line 2711 define AFIO_EXTICR1_EXTI2_PA ((uint16_t)0x0000)
  007845: line 2712 define AFIO_EXTICR1_EXTI2_PB ((uint16_t)0x0100)
  007871: line 2713 define AFIO_EXTICR1_EXTI2_PC ((uint16_t)0x0200)
  00789d: line 2714 define AFIO_EXTICR1_EXTI2_PD ((uint16_t)0x0300)
  0078c9: line 2715 define AFIO_EXTICR1_EXTI2_PE ((uint16_t)0x0400)
  0078f5: line 2716 define AFIO_EXTICR1_EXTI2_PF ((uint16_t)0x0500)
  007921: line 2717 define AFIO_EXTICR1_EXTI2_PG ((uint16_t)0x0600)
  00794d: line 2720 define AFIO_EXTICR1_EXTI3_PA ((uint16_t)0x0000)
  007979: line 2721 define AFIO_EXTICR1_EXTI3_PB ((uint16_t)0x1000)
  0079a5: line 2722 define AFIO_EXTICR1_EXTI3_PC ((uint16_t)0x2000)
  0079d1: line 2723 define AFIO_EXTICR1_EXTI3_PD ((uint16_t)0x3000)
  0079fd: line 2724 define AFIO_EXTICR1_EXTI3_PE ((uint16_t)0x4000)
  007a29: line 2725 define AFIO_EXTICR1_EXTI3_PF ((uint16_t)0x5000)
  007a55: line 2726 define AFIO_EXTICR1_EXTI3_PG ((uint16_t)0x6000)
  007a81: line 2729 define AFIO_EXTICR2_EXTI4 ((uint16_t)0x000F)
  007aaa: line 2730 define AFIO_EXTICR2_EXTI5 ((uint16_t)0x00F0)
  007ad3: line 2731 define AFIO_EXTICR2_EXTI6 ((uint16_t)0x0F00)
  007afc: line 2732 define AFIO_EXTICR2_EXTI7 ((uint16_t)0xF000)
  007b25: line 2735 define AFIO_EXTICR2_EXTI4_PA ((uint16_t)0x0000)
  007b51: line 2736 define AFIO_EXTICR2_EXTI4_PB ((uint16_t)0x0001)
  007b7d: line 2737 define AFIO_EXTICR2_EXTI4_PC ((uint16_t)0x0002)
  007ba9: line 2738 define AFIO_EXTICR2_EXTI4_PD ((uint16_t)0x0003)
  007bd5: line 2739 define AFIO_EXTICR2_EXTI4_PE ((uint16_t)0x0004)
  007c01: line 2740 define AFIO_EXTICR2_EXTI4_PF ((uint16_t)0x0005)
  007c2d: line 2741 define AFIO_EXTICR2_EXTI4_PG ((uint16_t)0x0006)
  007c59: line 2744 define AFIO_EXTICR2_EXTI5_PA ((uint16_t)0x0000)
  007c85: line 2745 define AFIO_EXTICR2_EXTI5_PB ((uint16_t)0x0010)
  007cb1: line 2746 define AFIO_EXTICR2_EXTI5_PC ((uint16_t)0x0020)
  007cdd: line 2747 define AFIO_EXTICR2_EXTI5_PD ((uint16_t)0x0030)
  007d09: line 2748 define AFIO_EXTICR2_EXTI5_PE ((uint16_t)0x0040)
  007d35: line 2749 define AFIO_EXTICR2_EXTI5_PF ((uint16_t)0x0050)
  007d61: line 2750 define AFIO_EXTICR2_EXTI5_PG ((uint16_t)0x0060)
  007d8d: line 2753 define AFIO_EXTICR2_EXTI6_PA ((uint16_t)0x0000)
  007db9: line 2754 define AFIO_EXTICR2_EXTI6_PB ((uint16_t)0x0100)
  007de5: line 2755 define AFIO_EXTICR2_EXTI6_PC ((uint16_t)0x0200)
  007e11: line 2756 define AFIO_EXTICR2_EXTI6_PD ((uint16_t)0x0300)
  007e3d: line 2757 define AFIO_EXTICR2_EXTI6_PE ((uint16_t)0x0400)
  007e69: line 2758 define AFIO_EXTICR2_EXTI6_PF ((uint16_t)0x0500)
  007e95: line 2759 define AFIO_EXTICR2_EXTI6_PG ((uint16_t)0x0600)
  007ec1: line 2762 define AFIO_EXTICR2_EXTI7_PA ((uint16_t)0x0000)
  007eed: line 2763 define AFIO_EXTICR2_EXTI7_PB ((uint16_t)0x1000)
  007f19: line 2764 define AFIO_EXTICR2_EXTI7_PC ((uint16_t)0x2000)
  007f45: line 2765 define AFIO_EXTICR2_EXTI7_PD ((uint16_t)0x3000)
  007f71: line 2766 define AFIO_EXTICR2_EXTI7_PE ((uint16_t)0x4000)
  007f9d: line 2767 define AFIO_EXTICR2_EXTI7_PF ((uint16_t)0x5000)
  007fc9: line 2768 define AFIO_EXTICR2_EXTI7_PG ((uint16_t)0x6000)
  007ff5: line 2771 define AFIO_EXTICR3_EXTI8 ((uint16_t)0x000F)
  00801e: line 2772 define AFIO_EXTICR3_EXTI9 ((uint16_t)0x00F0)
  008047: line 2773 define AFIO_EXTICR3_EXTI10 ((uint16_t)0x0F00)
  008071: line 2774 define AFIO_EXTICR3_EXTI11 ((uint16_t)0xF000)
  00809b: line 2777 define AFIO_EXTICR3_EXTI8_PA ((uint16_t)0x0000)
  0080c7: line 2778 define AFIO_EXTICR3_EXTI8_PB ((uint16_t)0x0001)
  0080f3: line 2779 define AFIO_EXTICR3_EXTI8_PC ((uint16_t)0x0002)
  00811f: line 2780 define AFIO_EXTICR3_EXTI8_PD ((uint16_t)0x0003)
  00814b: line 2781 define AFIO_EXTICR3_EXTI8_PE ((uint16_t)0x0004)
  008177: line 2782 define AFIO_EXTICR3_EXTI8_PF ((uint16_t)0x0005)
  0081a3: line 2783 define AFIO_EXTICR3_EXTI8_PG ((uint16_t)0x0006)
  0081cf: line 2786 define AFIO_EXTICR3_EXTI9_PA ((uint16_t)0x0000)
  0081fb: line 2787 define AFIO_EXTICR3_EXTI9_PB ((uint16_t)0x0010)
  008227: line 2788 define AFIO_EXTICR3_EXTI9_PC ((uint16_t)0x0020)
  008253: line 2789 define AFIO_EXTICR3_EXTI9_PD ((uint16_t)0x0030)
  00827f: line 2790 define AFIO_EXTICR3_EXTI9_PE ((uint16_t)0x0040)
  0082ab: line 2791 define AFIO_EXTICR3_EXTI9_PF ((uint16_t)0x0050)
  0082d7: line 2792 define AFIO_EXTICR3_EXTI9_PG ((uint16_t)0x0060)
  008303: line 2795 define AFIO_EXTICR3_EXTI10_PA ((uint16_t)0x0000)
  008330: line 2796 define AFIO_EXTICR3_EXTI10_PB ((uint16_t)0x0100)
  00835d: line 2797 define AFIO_EXTICR3_EXTI10_PC ((uint16_t)0x0200)
  00838a: line 2798 define AFIO_EXTICR3_EXTI10_PD ((uint16_t)0x0300)
  0083b7: line 2799 define AFIO_EXTICR3_EXTI10_PE ((uint16_t)0x0400)
  0083e4: line 2800 define AFIO_EXTICR3_EXTI10_PF ((uint16_t)0x0500)
  008411: line 2801 define AFIO_EXTICR3_EXTI10_PG ((uint16_t)0x0600)
  00843e: line 2804 define AFIO_EXTICR3_EXTI11_PA ((uint16_t)0x0000)
  00846b: line 2805 define AFIO_EXTICR3_EXTI11_PB ((uint16_t)0x1000)
  008498: line 2806 define AFIO_EXTICR3_EXTI11_PC ((uint16_t)0x2000)
  0084c5: line 2807 define AFIO_EXTICR3_EXTI11_PD ((uint16_t)0x3000)
  0084f2: line 2808 define AFIO_EXTICR3_EXTI11_PE ((uint16_t)0x4000)
  00851f: line 2809 define AFIO_EXTICR3_EXTI11_PF ((uint16_t)0x5000)
  00854c: line 2810 define AFIO_EXTICR3_EXTI11_PG ((uint16_t)0x6000)
  008579: line 2813 define AFIO_EXTICR4_EXTI12 ((uint16_t)0x000F)
  0085a3: line 2814 define AFIO_EXTICR4_EXTI13 ((uint16_t)0x00F0)
  0085cd: line 2815 define AFIO_EXTICR4_EXTI14 ((uint16_t)0x0F00)
  0085f7: line 2816 define AFIO_EXTICR4_EXTI15 ((uint16_t)0xF000)
  008621: line 2819 define AFIO_EXTICR4_EXTI12_PA ((uint16_t)0x0000)
  00864e: line 2820 define AFIO_EXTICR4_EXTI12_PB ((uint16_t)0x0001)
  00867b: line 2821 define AFIO_EXTICR4_EXTI12_PC ((uint16_t)0x0002)
  0086a8: line 2822 define AFIO_EXTICR4_EXTI12_PD ((uint16_t)0x0003)
  0086d5: line 2823 define AFIO_EXTICR4_EXTI12_PE ((uint16_t)0x0004)
  008702: line 2824 define AFIO_EXTICR4_EXTI12_PF ((uint16_t)0x0005)
  00872f: line 2825 define AFIO_EXTICR4_EXTI12_PG ((uint16_t)0x0006)
  00875c: line 2828 define AFIO_EXTICR4_EXTI13_PA ((uint16_t)0x0000)
  008789: line 2829 define AFIO_EXTICR4_EXTI13_PB ((uint16_t)0x0010)
  0087b6: line 2830 define AFIO_EXTICR4_EXTI13_PC ((uint16_t)0x0020)
  0087e3: line 2831 define AFIO_EXTICR4_EXTI13_PD ((uint16_t)0x0030)
  008810: line 2832 define AFIO_EXTICR4_EXTI13_PE ((uint16_t)0x0040)
  00883d: line 2833 define AFIO_EXTICR4_EXTI13_PF ((uint16_t)0x0050)
  00886a: line 2834 define AFIO_EXTICR4_EXTI13_PG ((uint16_t)0x0060)
  008897: line 2837 define AFIO_EXTICR4_EXTI14_PA ((uint16_t)0x0000)
  0088c4: line 2838 define AFIO_EXTICR4_EXTI14_PB ((uint16_t)0x0100)
  0088f1: line 2839 define AFIO_EXTICR4_EXTI14_PC ((uint16_t)0x0200)
  00891e: line 2840 define AFIO_EXTICR4_EXTI14_PD ((uint16_t)0x0300)
  00894b: line 2841 define AFIO_EXTICR4_EXTI14_PE ((uint16_t)0x0400)
  008978: line 2842 define AFIO_EXTICR4_EXTI14_PF ((uint16_t)0x0500)
  0089a5: line 2843 define AFIO_EXTICR4_EXTI14_PG ((uint16_t)0x0600)
  0089d2: line 2846 define AFIO_EXTICR4_EXTI15_PA ((uint16_t)0x0000)
  0089ff: line 2847 define AFIO_EXTICR4_EXTI15_PB ((uint16_t)0x1000)
  008a2c: line 2848 define AFIO_EXTICR4_EXTI15_PC ((uint16_t)0x2000)
  008a59: line 2849 define AFIO_EXTICR4_EXTI15_PD ((uint16_t)0x3000)
  008a86: line 2850 define AFIO_EXTICR4_EXTI15_PE ((uint16_t)0x4000)
  008ab3: line 2851 define AFIO_EXTICR4_EXTI15_PF ((uint16_t)0x5000)
  008ae0: line 2852 define AFIO_EXTICR4_EXTI15_PG ((uint16_t)0x6000)
  008b0d: line 2889 define SysTick_CTRL_ENABLE ((uint32_t)0x00000001)
  008b3b: line 2890 define SysTick_CTRL_TICKINT ((uint32_t)0x00000002)
  008b6a: line 2891 define SysTick_CTRL_CLKSOURCE ((uint32_t)0x00000004)
  008b9b: line 2892 define SysTick_CTRL_COUNTFLAG ((uint32_t)0x00010000)
  008bcc: line 2895 define SysTick_LOAD_RELOAD ((uint32_t)0x00FFFFFF)
  008bfa: line 2898 define SysTick_VAL_CURRENT ((uint32_t)0x00FFFFFF)
  008c28: line 2901 define SysTick_CALIB_TENMS ((uint32_t)0x00FFFFFF)
  008c56: line 2902 define SysTick_CALIB_SKEW ((uint32_t)0x40000000)
  008c83: line 2903 define SysTick_CALIB_NOREF ((uint32_t)0x80000000)
  008cb1: line 2912 define NVIC_ISER_SETENA ((uint32_t)0xFFFFFFFF)
  008cdc: line 2913 define NVIC_ISER_SETENA_0 ((uint32_t)0x00000001)
  008d09: line 2914 define NVIC_ISER_SETENA_1 ((uint32_t)0x00000002)
  008d36: line 2915 define NVIC_ISER_SETENA_2 ((uint32_t)0x00000004)
  008d63: line 2916 define NVIC_ISER_SETENA_3 ((uint32_t)0x00000008)
  008d90: line 2917 define NVIC_ISER_SETENA_4 ((uint32_t)0x00000010)
  008dbd: line 2918 define NVIC_ISER_SETENA_5 ((uint32_t)0x00000020)
  008dea: line 2919 define NVIC_ISER_SETENA_6 ((uint32_t)0x00000040)
  008e17: line 2920 define NVIC_ISER_SETENA_7 ((uint32_t)0x00000080)
  008e44: line 2921 define NVIC_ISER_SETENA_8 ((uint32_t)0x00000100)
  008e71: line 2922 define NVIC_ISER_SETENA_9 ((uint32_t)0x00000200)
  008e9e: line 2923 define NVIC_ISER_SETENA_10 ((uint32_t)0x00000400)
  008ecc: line 2924 define NVIC_ISER_SETENA_11 ((uint32_t)0x00000800)
  008efa: line 2925 define NVIC_ISER_SETENA_12 ((uint32_t)0x00001000)
  008f28: line 2926 define NVIC_ISER_SETENA_13 ((uint32_t)0x00002000)
  008f56: line 2927 define NVIC_ISER_SETENA_14 ((uint32_t)0x00004000)
  008f84: line 2928 define NVIC_ISER_SETENA_15 ((uint32_t)0x00008000)
  008fb2: line 2929 define NVIC_ISER_SETENA_16 ((uint32_t)0x00010000)
  008fe0: line 2930 define NVIC_ISER_SETENA_17 ((uint32_t)0x00020000)
  00900e: line 2931 define NVIC_ISER_SETENA_18 ((uint32_t)0x00040000)
  00903c: line 2932 define NVIC_ISER_SETENA_19 ((uint32_t)0x00080000)
  00906a: line 2933 define NVIC_ISER_SETENA_20 ((uint32_t)0x00100000)
  009098: line 2934 define NVIC_ISER_SETENA_21 ((uint32_t)0x00200000)
  0090c6: line 2935 define NVIC_ISER_SETENA_22 ((uint32_t)0x00400000)
  0090f4: line 2936 define NVIC_ISER_SETENA_23 ((uint32_t)0x00800000)
  009122: line 2937 define NVIC_ISER_SETENA_24 ((uint32_t)0x01000000)
  009150: line 2938 define NVIC_ISER_SETENA_25 ((uint32_t)0x02000000)
  00917e: line 2939 define NVIC_ISER_SETENA_26 ((uint32_t)0x04000000)
  0091ac: line 2940 define NVIC_ISER_SETENA_27 ((uint32_t)0x08000000)
  0091da: line 2941 define NVIC_ISER_SETENA_28 ((uint32_t)0x10000000)
  009208: line 2942 define NVIC_ISER_SETENA_29 ((uint32_t)0x20000000)
  009236: line 2943 define NVIC_ISER_SETENA_30 ((uint32_t)0x40000000)
  009264: line 2944 define NVIC_ISER_SETENA_31 ((uint32_t)0x80000000)
  009292: line 2947 define NVIC_ICER_CLRENA ((uint32_t)0xFFFFFFFF)
  0092bd: line 2948 define NVIC_ICER_CLRENA_0 ((uint32_t)0x00000001)
  0092ea: line 2949 define NVIC_ICER_CLRENA_1 ((uint32_t)0x00000002)
  009317: line 2950 define NVIC_ICER_CLRENA_2 ((uint32_t)0x00000004)
  009344: line 2951 define NVIC_ICER_CLRENA_3 ((uint32_t)0x00000008)
  009371: line 2952 define NVIC_ICER_CLRENA_4 ((uint32_t)0x00000010)
  00939e: line 2953 define NVIC_ICER_CLRENA_5 ((uint32_t)0x00000020)
  0093cb: line 2954 define NVIC_ICER_CLRENA_6 ((uint32_t)0x00000040)
  0093f8: line 2955 define NVIC_ICER_CLRENA_7 ((uint32_t)0x00000080)
  009425: line 2956 define NVIC_ICER_CLRENA_8 ((uint32_t)0x00000100)
  009452: line 2957 define NVIC_ICER_CLRENA_9 ((uint32_t)0x00000200)
  00947f: line 2958 define NVIC_ICER_CLRENA_10 ((uint32_t)0x00000400)
  0094ad: line 2959 define NVIC_ICER_CLRENA_11 ((uint32_t)0x00000800)
  0094db: line 2960 define NVIC_ICER_CLRENA_12 ((uint32_t)0x00001000)
  009509: line 2961 define NVIC_ICER_CLRENA_13 ((uint32_t)0x00002000)
  009537: line 2962 define NVIC_ICER_CLRENA_14 ((uint32_t)0x00004000)
  009565: line 2963 define NVIC_ICER_CLRENA_15 ((uint32_t)0x00008000)
  009593: line 2964 define NVIC_ICER_CLRENA_16 ((uint32_t)0x00010000)
  0095c1: line 2965 define NVIC_ICER_CLRENA_17 ((uint32_t)0x00020000)
  0095ef: line 2966 define NVIC_ICER_CLRENA_18 ((uint32_t)0x00040000)
  00961d: line 2967 define NVIC_ICER_CLRENA_19 ((uint32_t)0x00080000)
  00964b: line 2968 define NVIC_ICER_CLRENA_20 ((uint32_t)0x00100000)
  009679: line 2969 define NVIC_ICER_CLRENA_21 ((uint32_t)0x00200000)
  0096a7: line 2970 define NVIC_ICER_CLRENA_22 ((uint32_t)0x00400000)
  0096d5: line 2971 define NVIC_ICER_CLRENA_23 ((uint32_t)0x00800000)
  009703: line 2972 define NVIC_ICER_CLRENA_24 ((uint32_t)0x01000000)
  009731: line 2973 define NVIC_ICER_CLRENA_25 ((uint32_t)0x02000000)
  00975f: line 2974 define NVIC_ICER_CLRENA_26 ((uint32_t)0x04000000)
  00978d: line 2975 define NVIC_ICER_CLRENA_27 ((uint32_t)0x08000000)
  0097bb: line 2976 define NVIC_ICER_CLRENA_28 ((uint32_t)0x10000000)
  0097e9: line 2977 define NVIC_ICER_CLRENA_29 ((uint32_t)0x20000000)
  009817: line 2978 define NVIC_ICER_CLRENA_30 ((uint32_t)0x40000000)
  009845: line 2979 define NVIC_ICER_CLRENA_31 ((uint32_t)0x80000000)
  009873: line 2982 define NVIC_ISPR_SETPEND ((uint32_t)0xFFFFFFFF)
  00989f: line 2983 define NVIC_ISPR_SETPEND_0 ((uint32_t)0x00000001)
  0098cd: line 2984 define NVIC_ISPR_SETPEND_1 ((uint32_t)0x00000002)
  0098fb: line 2985 define NVIC_ISPR_SETPEND_2 ((uint32_t)0x00000004)
  009929: line 2986 define NVIC_ISPR_SETPEND_3 ((uint32_t)0x00000008)
  009957: line 2987 define NVIC_ISPR_SETPEND_4 ((uint32_t)0x00000010)
  009985: line 2988 define NVIC_ISPR_SETPEND_5 ((uint32_t)0x00000020)
  0099b3: line 2989 define NVIC_ISPR_SETPEND_6 ((uint32_t)0x00000040)
  0099e1: line 2990 define NVIC_ISPR_SETPEND_7 ((uint32_t)0x00000080)
  009a0f: line 2991 define NVIC_ISPR_SETPEND_8 ((uint32_t)0x00000100)
  009a3d: line 2992 define NVIC_ISPR_SETPEND_9 ((uint32_t)0x00000200)
  009a6b: line 2993 define NVIC_ISPR_SETPEND_10 ((uint32_t)0x00000400)
  009a9a: line 2994 define NVIC_ISPR_SETPEND_11 ((uint32_t)0x00000800)
  009ac9: line 2995 define NVIC_ISPR_SETPEND_12 ((uint32_t)0x00001000)
  009af8: line 2996 define NVIC_ISPR_SETPEND_13 ((uint32_t)0x00002000)
  009b27: line 2997 define NVIC_ISPR_SETPEND_14 ((uint32_t)0x00004000)
  009b56: line 2998 define NVIC_ISPR_SETPEND_15 ((uint32_t)0x00008000)
  009b85: line 2999 define NVIC_ISPR_SETPEND_16 ((uint32_t)0x00010000)
  009bb4: line 3000 define NVIC_ISPR_SETPEND_17 ((uint32_t)0x00020000)
  009be3: line 3001 define NVIC_ISPR_SETPEND_18 ((uint32_t)0x00040000)
  009c12: line 3002 define NVIC_ISPR_SETPEND_19 ((uint32_t)0x00080000)
  009c41: line 3003 define NVIC_ISPR_SETPEND_20 ((uint32_t)0x00100000)
  009c70: line 3004 define NVIC_ISPR_SETPEND_21 ((uint32_t)0x00200000)
  009c9f: line 3005 define NVIC_ISPR_SETPEND_22 ((uint32_t)0x00400000)
  009cce: line 3006 define NVIC_ISPR_SETPEND_23 ((uint32_t)0x00800000)
  009cfd: line 3007 define NVIC_ISPR_SETPEND_24 ((uint32_t)0x01000000)
  009d2c: line 3008 define NVIC_ISPR_SETPEND_25 ((uint32_t)0x02000000)
  009d5b: line 3009 define NVIC_ISPR_SETPEND_26 ((uint32_t)0x04000000)
  009d8a: line 3010 define NVIC_ISPR_SETPEND_27 ((uint32_t)0x08000000)
  009db9: line 3011 define NVIC_ISPR_SETPEND_28 ((uint32_t)0x10000000)
  009de8: line 3012 define NVIC_ISPR_SETPEND_29 ((uint32_t)0x20000000)
  009e17: line 3013 define NVIC_ISPR_SETPEND_30 ((uint32_t)0x40000000)
  009e46: line 3014 define NVIC_ISPR_SETPEND_31 ((uint32_t)0x80000000)
  009e75: line 3017 define NVIC_ICPR_CLRPEND ((uint32_t)0xFFFFFFFF)
  009ea1: line 3018 define NVIC_ICPR_CLRPEND_0 ((uint32_t)0x00000001)
  009ecf: line 3019 define NVIC_ICPR_CLRPEND_1 ((uint32_t)0x00000002)
  009efd: line 3020 define NVIC_ICPR_CLRPEND_2 ((uint32_t)0x00000004)
  009f2b: line 3021 define NVIC_ICPR_CLRPEND_3 ((uint32_t)0x00000008)
  009f59: line 3022 define NVIC_ICPR_CLRPEND_4 ((uint32_t)0x00000010)
  009f87: line 3023 define NVIC_ICPR_CLRPEND_5 ((uint32_t)0x00000020)
  009fb5: line 3024 define NVIC_ICPR_CLRPEND_6 ((uint32_t)0x00000040)
  009fe3: line 3025 define NVIC_ICPR_CLRPEND_7 ((uint32_t)0x00000080)
  00a011: line 3026 define NVIC_ICPR_CLRPEND_8 ((uint32_t)0x00000100)
  00a03f: line 3027 define NVIC_ICPR_CLRPEND_9 ((uint32_t)0x00000200)
  00a06d: line 3028 define NVIC_ICPR_CLRPEND_10 ((uint32_t)0x00000400)
  00a09c: line 3029 define NVIC_ICPR_CLRPEND_11 ((uint32_t)0x00000800)
  00a0cb: line 3030 define NVIC_ICPR_CLRPEND_12 ((uint32_t)0x00001000)
  00a0fa: line 3031 define NVIC_ICPR_CLRPEND_13 ((uint32_t)0x00002000)
  00a129: line 3032 define NVIC_ICPR_CLRPEND_14 ((uint32_t)0x00004000)
  00a158: line 3033 define NVIC_ICPR_CLRPEND_15 ((uint32_t)0x00008000)
  00a187: line 3034 define NVIC_ICPR_CLRPEND_16 ((uint32_t)0x00010000)
  00a1b6: line 3035 define NVIC_ICPR_CLRPEND_17 ((uint32_t)0x00020000)
  00a1e5: line 3036 define NVIC_ICPR_CLRPEND_18 ((uint32_t)0x00040000)
  00a214: line 3037 define NVIC_ICPR_CLRPEND_19 ((uint32_t)0x00080000)
  00a243: line 3038 define NVIC_ICPR_CLRPEND_20 ((uint32_t)0x00100000)
  00a272: line 3039 define NVIC_ICPR_CLRPEND_21 ((uint32_t)0x00200000)
  00a2a1: line 3040 define NVIC_ICPR_CLRPEND_22 ((uint32_t)0x00400000)
  00a2d0: line 3041 define NVIC_ICPR_CLRPEND_23 ((uint32_t)0x00800000)
  00a2ff: line 3042 define NVIC_ICPR_CLRPEND_24 ((uint32_t)0x01000000)
  00a32e: line 3043 define NVIC_ICPR_CLRPEND_25 ((uint32_t)0x02000000)
  00a35d: line 3044 define NVIC_ICPR_CLRPEND_26 ((uint32_t)0x04000000)
  00a38c: line 3045 define NVIC_ICPR_CLRPEND_27 ((uint32_t)0x08000000)
  00a3bb: line 3046 define NVIC_ICPR_CLRPEND_28 ((uint32_t)0x10000000)
  00a3ea: line 3047 define NVIC_ICPR_CLRPEND_29 ((uint32_t)0x20000000)
  00a419: line 3048 define NVIC_ICPR_CLRPEND_30 ((uint32_t)0x40000000)
  00a448: line 3049 define NVIC_ICPR_CLRPEND_31 ((uint32_t)0x80000000)
  00a477: line 3052 define NVIC_IABR_ACTIVE ((uint32_t)0xFFFFFFFF)
  00a4a2: line 3053 define NVIC_IABR_ACTIVE_0 ((uint32_t)0x00000001)
  00a4cf: line 3054 define NVIC_IABR_ACTIVE_1 ((uint32_t)0x00000002)
  00a4fc: line 3055 define NVIC_IABR_ACTIVE_2 ((uint32_t)0x00000004)
  00a529: line 3056 define NVIC_IABR_ACTIVE_3 ((uint32_t)0x00000008)
  00a556: line 3057 define NVIC_IABR_ACTIVE_4 ((uint32_t)0x00000010)
  00a583: line 3058 define NVIC_IABR_ACTIVE_5 ((uint32_t)0x00000020)
  00a5b0: line 3059 define NVIC_IABR_ACTIVE_6 ((uint32_t)0x00000040)
  00a5dd: line 3060 define NVIC_IABR_ACTIVE_7 ((uint32_t)0x00000080)
  00a60a: line 3061 define NVIC_IABR_ACTIVE_8 ((uint32_t)0x00000100)
  00a637: line 3062 define NVIC_IABR_ACTIVE_9 ((uint32_t)0x00000200)
  00a664: line 3063 define NVIC_IABR_ACTIVE_10 ((uint32_t)0x00000400)
  00a692: line 3064 define NVIC_IABR_ACTIVE_11 ((uint32_t)0x00000800)
  00a6c0: line 3065 define NVIC_IABR_ACTIVE_12 ((uint32_t)0x00001000)
  00a6ee: line 3066 define NVIC_IABR_ACTIVE_13 ((uint32_t)0x00002000)
  00a71c: line 3067 define NVIC_IABR_ACTIVE_14 ((uint32_t)0x00004000)
  00a74a: line 3068 define NVIC_IABR_ACTIVE_15 ((uint32_t)0x00008000)
  00a778: line 3069 define NVIC_IABR_ACTIVE_16 ((uint32_t)0x00010000)
  00a7a6: line 3070 define NVIC_IABR_ACTIVE_17 ((uint32_t)0x00020000)
  00a7d4: line 3071 define NVIC_IABR_ACTIVE_18 ((uint32_t)0x00040000)
  00a802: line 3072 define NVIC_IABR_ACTIVE_19 ((uint32_t)0x00080000)
  00a830: line 3073 define NVIC_IABR_ACTIVE_20 ((uint32_t)0x00100000)
  00a85e: line 3074 define NVIC_IABR_ACTIVE_21 ((uint32_t)0x00200000)
  00a88c: line 3075 define NVIC_IABR_ACTIVE_22 ((uint32_t)0x00400000)
  00a8ba: line 3076 define NVIC_IABR_ACTIVE_23 ((uint32_t)0x00800000)
  00a8e8: line 3077 define NVIC_IABR_ACTIVE_24 ((uint32_t)0x01000000)
  00a916: line 3078 define NVIC_IABR_ACTIVE_25 ((uint32_t)0x02000000)
  00a944: line 3079 define NVIC_IABR_ACTIVE_26 ((uint32_t)0x04000000)
  00a972: line 3080 define NVIC_IABR_ACTIVE_27 ((uint32_t)0x08000000)
  00a9a0: line 3081 define NVIC_IABR_ACTIVE_28 ((uint32_t)0x10000000)
  00a9ce: line 3082 define NVIC_IABR_ACTIVE_29 ((uint32_t)0x20000000)
  00a9fc: line 3083 define NVIC_IABR_ACTIVE_30 ((uint32_t)0x40000000)
  00aa2a: line 3084 define NVIC_IABR_ACTIVE_31 ((uint32_t)0x80000000)
  00aa58: line 3087 define NVIC_IPR0_PRI_0 ((uint32_t)0x000000FF)
  00aa82: line 3088 define NVIC_IPR0_PRI_1 ((uint32_t)0x0000FF00)
  00aaac: line 3089 define NVIC_IPR0_PRI_2 ((uint32_t)0x00FF0000)
  00aad6: line 3090 define NVIC_IPR0_PRI_3 ((uint32_t)0xFF000000)
  00ab00: line 3093 define NVIC_IPR1_PRI_4 ((uint32_t)0x000000FF)
  00ab2a: line 3094 define NVIC_IPR1_PRI_5 ((uint32_t)0x0000FF00)
  00ab54: line 3095 define NVIC_IPR1_PRI_6 ((uint32_t)0x00FF0000)
  00ab7e: line 3096 define NVIC_IPR1_PRI_7 ((uint32_t)0xFF000000)
  00aba8: line 3099 define NVIC_IPR2_PRI_8 ((uint32_t)0x000000FF)
  00abd2: line 3100 define NVIC_IPR2_PRI_9 ((uint32_t)0x0000FF00)
  00abfc: line 3101 define NVIC_IPR2_PRI_10 ((uint32_t)0x00FF0000)
  00ac27: line 3102 define NVIC_IPR2_PRI_11 ((uint32_t)0xFF000000)
  00ac52: line 3105 define NVIC_IPR3_PRI_12 ((uint32_t)0x000000FF)
  00ac7d: line 3106 define NVIC_IPR3_PRI_13 ((uint32_t)0x0000FF00)
  00aca8: line 3107 define NVIC_IPR3_PRI_14 ((uint32_t)0x00FF0000)
  00acd3: line 3108 define NVIC_IPR3_PRI_15 ((uint32_t)0xFF000000)
  00acfe: line 3111 define NVIC_IPR4_PRI_16 ((uint32_t)0x000000FF)
  00ad29: line 3112 define NVIC_IPR4_PRI_17 ((uint32_t)0x0000FF00)
  00ad54: line 3113 define NVIC_IPR4_PRI_18 ((uint32_t)0x00FF0000)
  00ad7f: line 3114 define NVIC_IPR4_PRI_19 ((uint32_t)0xFF000000)
  00adaa: line 3117 define NVIC_IPR5_PRI_20 ((uint32_t)0x000000FF)
  00add5: line 3118 define NVIC_IPR5_PRI_21 ((uint32_t)0x0000FF00)
  00ae00: line 3119 define NVIC_IPR5_PRI_22 ((uint32_t)0x00FF0000)
  00ae2b: line 3120 define NVIC_IPR5_PRI_23 ((uint32_t)0xFF000000)
  00ae56: line 3123 define NVIC_IPR6_PRI_24 ((uint32_t)0x000000FF)
  00ae81: line 3124 define NVIC_IPR6_PRI_25 ((uint32_t)0x0000FF00)
  00aeac: line 3125 define NVIC_IPR6_PRI_26 ((uint32_t)0x00FF0000)
  00aed7: line 3126 define NVIC_IPR6_PRI_27 ((uint32_t)0xFF000000)
  00af02: line 3129 define NVIC_IPR7_PRI_28 ((uint32_t)0x000000FF)
  00af2d: line 3130 define NVIC_IPR7_PRI_29 ((uint32_t)0x0000FF00)
  00af58: line 3131 define NVIC_IPR7_PRI_30 ((uint32_t)0x00FF0000)
  00af83: line 3132 define NVIC_IPR7_PRI_31 ((uint32_t)0xFF000000)
  00afae: line 3135 define SCB_CPUID_REVISION ((uint32_t)0x0000000F)
  00afdb: line 3136 define SCB_CPUID_PARTNO ((uint32_t)0x0000FFF0)
  00b006: line 3137 define SCB_CPUID_Constant ((uint32_t)0x000F0000)
  00b033: line 3138 define SCB_CPUID_VARIANT ((uint32_t)0x00F00000)
  00b05f: line 3139 define SCB_CPUID_IMPLEMENTER ((uint32_t)0xFF000000)
  00b08f: line 3142 define SCB_ICSR_VECTACTIVE ((uint32_t)0x000001FF)
  00b0bd: line 3143 define SCB_ICSR_RETTOBASE ((uint32_t)0x00000800)
  00b0ea: line 3144 define SCB_ICSR_VECTPENDING ((uint32_t)0x003FF000)
  00b119: line 3145 define SCB_ICSR_ISRPENDING ((uint32_t)0x00400000)
  00b147: line 3146 define SCB_ICSR_ISRPREEMPT ((uint32_t)0x00800000)
  00b175: line 3147 define SCB_ICSR_PENDSTCLR ((uint32_t)0x02000000)
  00b1a2: line 3148 define SCB_ICSR_PENDSTSET ((uint32_t)0x04000000)
  00b1cf: line 3149 define SCB_ICSR_PENDSVCLR ((uint32_t)0x08000000)
  00b1fc: line 3150 define SCB_ICSR_PENDSVSET ((uint32_t)0x10000000)
  00b229: line 3151 define SCB_ICSR_NMIPENDSET ((uint32_t)0x80000000)
  00b257: line 3154 define SCB_VTOR_TBLOFF ((uint32_t)0x1FFFFF80)
  00b281: line 3155 define SCB_VTOR_TBLBASE ((uint32_t)0x20000000)
  00b2ac: line 3158 define SCB_AIRCR_VECTRESET ((uint32_t)0x00000001)
  00b2da: line 3159 define SCB_AIRCR_VECTCLRACTIVE ((uint32_t)0x00000002)
  00b30c: line 3160 define SCB_AIRCR_SYSRESETREQ ((uint32_t)0x00000004)
  00b33c: line 3162 define SCB_AIRCR_PRIGROUP ((uint32_t)0x00000700)
  00b369: line 3163 define SCB_AIRCR_PRIGROUP_0 ((uint32_t)0x00000100)
  00b398: line 3164 define SCB_AIRCR_PRIGROUP_1 ((uint32_t)0x00000200)
  00b3c7: line 3165 define SCB_AIRCR_PRIGROUP_2 ((uint32_t)0x00000400)
  00b3f6: line 3168 define SCB_AIRCR_PRIGROUP0 ((uint32_t)0x00000000)
  00b424: line 3169 define SCB_AIRCR_PRIGROUP1 ((uint32_t)0x00000100)
  00b452: line 3170 define SCB_AIRCR_PRIGROUP2 ((uint32_t)0x00000200)
  00b480: line 3171 define SCB_AIRCR_PRIGROUP3 ((uint32_t)0x00000300)
  00b4ae: line 3172 define SCB_AIRCR_PRIGROUP4 ((uint32_t)0x00000400)
  00b4dc: line 3173 define SCB_AIRCR_PRIGROUP5 ((uint32_t)0x00000500)
  00b50a: line 3174 define SCB_AIRCR_PRIGROUP6 ((uint32_t)0x00000600)
  00b538: line 3175 define SCB_AIRCR_PRIGROUP7 ((uint32_t)0x00000700)
  00b566: line 3177 define SCB_AIRCR_ENDIANESS ((uint32_t)0x00008000)
  00b594: line 3178 define SCB_AIRCR_VECTKEY ((uint32_t)0xFFFF0000)
  00b5c0: line 3181 define SCB_SCR_SLEEPONEXIT ((uint8_t)0x02)
  00b5e7: line 3182 define SCB_SCR_SLEEPDEEP ((uint8_t)0x04)
  00b60c: line 3183 define SCB_SCR_SEVONPEND ((uint8_t)0x10)
  00b631: line 3186 define SCB_CCR_NONBASETHRDENA ((uint16_t)0x0001)
  00b65e: line 3187 define SCB_CCR_USERSETMPEND ((uint16_t)0x0002)
  00b689: line 3188 define SCB_CCR_UNALIGN_TRP ((uint16_t)0x0008)
  00b6b3: line 3189 define SCB_CCR_DIV_0_TRP ((uint16_t)0x0010)
  00b6db: line 3190 define SCB_CCR_BFHFNMIGN ((uint16_t)0x0100)
  00b703: line 3191 define SCB_CCR_STKALIGN ((uint16_t)0x0200)
  00b72a: line 3194 define SCB_SHPR_PRI_N ((uint32_t)0x000000FF)
  00b753: line 3195 define SCB_SHPR_PRI_N1 ((uint32_t)0x0000FF00)
  00b77d: line 3196 define SCB_SHPR_PRI_N2 ((uint32_t)0x00FF0000)
  00b7a7: line 3197 define SCB_SHPR_PRI_N3 ((uint32_t)0xFF000000)
  00b7d1: line 3200 define SCB_SHCSR_MEMFAULTACT ((uint32_t)0x00000001)
  00b801: line 3201 define SCB_SHCSR_BUSFAULTACT ((uint32_t)0x00000002)
  00b831: line 3202 define SCB_SHCSR_USGFAULTACT ((uint32_t)0x00000008)
  00b861: line 3203 define SCB_SHCSR_SVCALLACT ((uint32_t)0x00000080)
  00b88f: line 3204 define SCB_SHCSR_MONITORACT ((uint32_t)0x00000100)
  00b8be: line 3205 define SCB_SHCSR_PENDSVACT ((uint32_t)0x00000400)
  00b8ec: line 3206 define SCB_SHCSR_SYSTICKACT ((uint32_t)0x00000800)
  00b91b: line 3207 define SCB_SHCSR_USGFAULTPENDED ((uint32_t)0x00001000)
  00b94e: line 3208 define SCB_SHCSR_MEMFAULTPENDED ((uint32_t)0x00002000)
  00b981: line 3209 define SCB_SHCSR_BUSFAULTPENDED ((uint32_t)0x00004000)
  00b9b4: line 3210 define SCB_SHCSR_SVCALLPENDED ((uint32_t)0x00008000)
  00b9e5: line 3211 define SCB_SHCSR_MEMFAULTENA ((uint32_t)0x00010000)
  00ba15: line 3212 define SCB_SHCSR_BUSFAULTENA ((uint32_t)0x00020000)
  00ba45: line 3213 define SCB_SHCSR_USGFAULTENA ((uint32_t)0x00040000)
  00ba75: line 3217 define SCB_CFSR_IACCVIOL ((uint32_t)0x00000001)
  00baa1: line 3218 define SCB_CFSR_DACCVIOL ((uint32_t)0x00000002)
  00bacd: line 3219 define SCB_CFSR_MUNSTKERR ((uint32_t)0x00000008)
  00bafa: line 3220 define SCB_CFSR_MSTKERR ((uint32_t)0x00000010)
  00bb25: line 3221 define SCB_CFSR_MMARVALID ((uint32_t)0x00000080)
  00bb52: line 3223 define SCB_CFSR_IBUSERR ((uint32_t)0x00000100)
  00bb7d: line 3224 define SCB_CFSR_PRECISERR ((uint32_t)0x00000200)
  00bbaa: line 3225 define SCB_CFSR_IMPRECISERR ((uint32_t)0x00000400)
  00bbd9: line 3226 define SCB_CFSR_UNSTKERR ((uint32_t)0x00000800)
  00bc05: line 3227 define SCB_CFSR_STKERR ((uint32_t)0x00001000)
  00bc2f: line 3228 define SCB_CFSR_BFARVALID ((uint32_t)0x00008000)
  00bc5c: line 3230 define SCB_CFSR_UNDEFINSTR ((uint32_t)0x00010000)
  00bc8a: line 3231 define SCB_CFSR_INVSTATE ((uint32_t)0x00020000)
  00bcb6: line 3232 define SCB_CFSR_INVPC ((uint32_t)0x00040000)
  00bcdf: line 3233 define SCB_CFSR_NOCP ((uint32_t)0x00080000)
  00bd07: line 3234 define SCB_CFSR_UNALIGNED ((uint32_t)0x01000000)
  00bd34: line 3235 define SCB_CFSR_DIVBYZERO ((uint32_t)0x02000000)
  00bd61: line 3238 define SCB_HFSR_VECTTBL ((uint32_t)0x00000002)
  00bd8c: line 3239 define SCB_HFSR_FORCED ((uint32_t)0x40000000)
  00bdb6: line 3240 define SCB_HFSR_DEBUGEVT ((uint32_t)0x80000000)
  00bde2: line 3243 define SCB_DFSR_HALTED ((uint8_t)0x01)
  00be05: line 3244 define SCB_DFSR_BKPT ((uint8_t)0x02)
  00be26: line 3245 define SCB_DFSR_DWTTRAP ((uint8_t)0x04)
  00be4a: line 3246 define SCB_DFSR_VCATCH ((uint8_t)0x08)
  00be6d: line 3247 define SCB_DFSR_EXTERNAL ((uint8_t)0x10)
  00be92: line 3250 define SCB_MMFAR_ADDRESS ((uint32_t)0xFFFFFFFF)
  00bebe: line 3253 define SCB_BFAR_ADDRESS ((uint32_t)0xFFFFFFFF)
  00bee9: line 3256 define SCB_AFSR_IMPDEF ((uint32_t)0xFFFFFFFF)
  00bf13: line 3265 define EXTI_IMR_MR0 ((uint32_t)0x00000001)
  00bf3a: line 3266 define EXTI_IMR_MR1 ((uint32_t)0x00000002)
  00bf61: line 3267 define EXTI_IMR_MR2 ((uint32_t)0x00000004)
  00bf88: line 3268 define EXTI_IMR_MR3 ((uint32_t)0x00000008)
  00bfaf: line 3269 define EXTI_IMR_MR4 ((uint32_t)0x00000010)
  00bfd6: line 3270 define EXTI_IMR_MR5 ((uint32_t)0x00000020)
  00bffd: line 3271 define EXTI_IMR_MR6 ((uint32_t)0x00000040)
  00c024: line 3272 define EXTI_IMR_MR7 ((uint32_t)0x00000080)
  00c04b: line 3273 define EXTI_IMR_MR8 ((uint32_t)0x00000100)
  00c072: line 3274 define EXTI_IMR_MR9 ((uint32_t)0x00000200)
  00c099: line 3275 define EXTI_IMR_MR10 ((uint32_t)0x00000400)
  00c0c1: line 3276 define EXTI_IMR_MR11 ((uint32_t)0x00000800)
  00c0e9: line 3277 define EXTI_IMR_MR12 ((uint32_t)0x00001000)
  00c111: line 3278 define EXTI_IMR_MR13 ((uint32_t)0x00002000)
  00c139: line 3279 define EXTI_IMR_MR14 ((uint32_t)0x00004000)
  00c161: line 3280 define EXTI_IMR_MR15 ((uint32_t)0x00008000)
  00c189: line 3281 define EXTI_IMR_MR16 ((uint32_t)0x00010000)
  00c1b1: line 3282 define EXTI_IMR_MR17 ((uint32_t)0x00020000)
  00c1d9: line 3283 define EXTI_IMR_MR18 ((uint32_t)0x00040000)
  00c201: line 3284 define EXTI_IMR_MR19 ((uint32_t)0x00080000)
  00c229: line 3287 define EXTI_EMR_MR0 ((uint32_t)0x00000001)
  00c250: line 3288 define EXTI_EMR_MR1 ((uint32_t)0x00000002)
  00c277: line 3289 define EXTI_EMR_MR2 ((uint32_t)0x00000004)
  00c29e: line 3290 define EXTI_EMR_MR3 ((uint32_t)0x00000008)
  00c2c5: line 3291 define EXTI_EMR_MR4 ((uint32_t)0x00000010)
  00c2ec: line 3292 define EXTI_EMR_MR5 ((uint32_t)0x00000020)
  00c313: line 3293 define EXTI_EMR_MR6 ((uint32_t)0x00000040)
  00c33a: line 3294 define EXTI_EMR_MR7 ((uint32_t)0x00000080)
  00c361: line 3295 define EXTI_EMR_MR8 ((uint32_t)0x00000100)
  00c388: line 3296 define EXTI_EMR_MR9 ((uint32_t)0x00000200)
  00c3af: line 3297 define EXTI_EMR_MR10 ((uint32_t)0x00000400)
  00c3d7: line 3298 define EXTI_EMR_MR11 ((uint32_t)0x00000800)
  00c3ff: line 3299 define EXTI_EMR_MR12 ((uint32_t)0x00001000)
  00c427: line 3300 define EXTI_EMR_MR13 ((uint32_t)0x00002000)
  00c44f: line 3301 define EXTI_EMR_MR14 ((uint32_t)0x00004000)
  00c477: line 3302 define EXTI_EMR_MR15 ((uint32_t)0x00008000)
  00c49f: line 3303 define EXTI_EMR_MR16 ((uint32_t)0x00010000)
  00c4c7: line 3304 define EXTI_EMR_MR17 ((uint32_t)0x00020000)
  00c4ef: line 3305 define EXTI_EMR_MR18 ((uint32_t)0x00040000)
  00c517: line 3306 define EXTI_EMR_MR19 ((uint32_t)0x00080000)
  00c53f: line 3309 define EXTI_RTSR_TR0 ((uint32_t)0x00000001)
  00c567: line 3310 define EXTI_RTSR_TR1 ((uint32_t)0x00000002)
  00c58f: line 3311 define EXTI_RTSR_TR2 ((uint32_t)0x00000004)
  00c5b7: line 3312 define EXTI_RTSR_TR3 ((uint32_t)0x00000008)
  00c5df: line 3313 define EXTI_RTSR_TR4 ((uint32_t)0x00000010)
  00c607: line 3314 define EXTI_RTSR_TR5 ((uint32_t)0x00000020)
  00c62f: line 3315 define EXTI_RTSR_TR6 ((uint32_t)0x00000040)
  00c657: line 3316 define EXTI_RTSR_TR7 ((uint32_t)0x00000080)
  00c67f: line 3317 define EXTI_RTSR_TR8 ((uint32_t)0x00000100)
  00c6a7: line 3318 define EXTI_RTSR_TR9 ((uint32_t)0x00000200)
  00c6cf: line 3319 define EXTI_RTSR_TR10 ((uint32_t)0x00000400)
  00c6f8: line 3320 define EXTI_RTSR_TR11 ((uint32_t)0x00000800)
  00c721: line 3321 define EXTI_RTSR_TR12 ((uint32_t)0x00001000)
  00c74a: line 3322 define EXTI_RTSR_TR13 ((uint32_t)0x00002000)
  00c773: line 3323 define EXTI_RTSR_TR14 ((uint32_t)0x00004000)
  00c79c: line 3324 define EXTI_RTSR_TR15 ((uint32_t)0x00008000)
  00c7c5: line 3325 define EXTI_RTSR_TR16 ((uint32_t)0x00010000)
  00c7ee: line 3326 define EXTI_RTSR_TR17 ((uint32_t)0x00020000)
  00c817: line 3327 define EXTI_RTSR_TR18 ((uint32_t)0x00040000)
  00c840: line 3328 define EXTI_RTSR_TR19 ((uint32_t)0x00080000)
  00c869: line 3331 define EXTI_FTSR_TR0 ((uint32_t)0x00000001)
  00c891: line 3332 define EXTI_FTSR_TR1 ((uint32_t)0x00000002)
  00c8b9: line 3333 define EXTI_FTSR_TR2 ((uint32_t)0x00000004)
  00c8e1: line 3334 define EXTI_FTSR_TR3 ((uint32_t)0x00000008)
  00c909: line 3335 define EXTI_FTSR_TR4 ((uint32_t)0x00000010)
  00c931: line 3336 define EXTI_FTSR_TR5 ((uint32_t)0x00000020)
  00c959: line 3337 define EXTI_FTSR_TR6 ((uint32_t)0x00000040)
  00c981: line 3338 define EXTI_FTSR_TR7 ((uint32_t)0x00000080)
  00c9a9: line 3339 define EXTI_FTSR_TR8 ((uint32_t)0x00000100)
  00c9d1: line 3340 define EXTI_FTSR_TR9 ((uint32_t)0x00000200)
  00c9f9: line 3341 define EXTI_FTSR_TR10 ((uint32_t)0x00000400)
  00ca22: line 3342 define EXTI_FTSR_TR11 ((uint32_t)0x00000800)
  00ca4b: line 3343 define EXTI_FTSR_TR12 ((uint32_t)0x00001000)
  00ca74: line 3344 define EXTI_FTSR_TR13 ((uint32_t)0x00002000)
  00ca9d: line 3345 define EXTI_FTSR_TR14 ((uint32_t)0x00004000)
  00cac6: line 3346 define EXTI_FTSR_TR15 ((uint32_t)0x00008000)
  00caef: line 3347 define EXTI_FTSR_TR16 ((uint32_t)0x00010000)
  00cb18: line 3348 define EXTI_FTSR_TR17 ((uint32_t)0x00020000)
  00cb41: line 3349 define EXTI_FTSR_TR18 ((uint32_t)0x00040000)
  00cb6a: line 3350 define EXTI_FTSR_TR19 ((uint32_t)0x00080000)
  00cb93: line 3353 define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001)
  00cbbf: line 3354 define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002)
  00cbeb: line 3355 define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004)
  00cc17: line 3356 define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008)
  00cc43: line 3357 define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010)
  00cc6f: line 3358 define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020)
  00cc9b: line 3359 define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040)
  00ccc7: line 3360 define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080)
  00ccf3: line 3361 define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100)
  00cd1f: line 3362 define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200)
  00cd4b: line 3363 define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400)
  00cd78: line 3364 define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800)
  00cda5: line 3365 define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000)
  00cdd2: line 3366 define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000)
  00cdff: line 3367 define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000)
  00ce2c: line 3368 define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000)
  00ce59: line 3369 define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000)
  00ce86: line 3370 define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000)
  00ceb3: line 3371 define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000)
  00cee0: line 3372 define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000)
  00cf0d: line 3375 define EXTI_PR_PR0 ((uint32_t)0x00000001)
  00cf33: line 3376 define EXTI_PR_PR1 ((uint32_t)0x00000002)
  00cf59: line 3377 define EXTI_PR_PR2 ((uint32_t)0x00000004)
  00cf7f: line 3378 define EXTI_PR_PR3 ((uint32_t)0x00000008)
  00cfa5: line 3379 define EXTI_PR_PR4 ((uint32_t)0x00000010)
  00cfcb: line 3380 define EXTI_PR_PR5 ((uint32_t)0x00000020)
  00cff1: line 3381 define EXTI_PR_PR6 ((uint32_t)0x00000040)
  00d017: line 3382 define EXTI_PR_PR7 ((uint32_t)0x00000080)
  00d03d: line 3383 define EXTI_PR_PR8 ((uint32_t)0x00000100)
  00d063: line 3384 define EXTI_PR_PR9 ((uint32_t)0x00000200)
  00d089: line 3385 define EXTI_PR_PR10 ((uint32_t)0x00000400)
  00d0b0: line 3386 define EXTI_PR_PR11 ((uint32_t)0x00000800)
  00d0d7: line 3387 define EXTI_PR_PR12 ((uint32_t)0x00001000)
  00d0fe: line 3388 define EXTI_PR_PR13 ((uint32_t)0x00002000)
  00d125: line 3389 define EXTI_PR_PR14 ((uint32_t)0x00004000)
  00d14c: line 3390 define EXTI_PR_PR15 ((uint32_t)0x00008000)
  00d173: line 3391 define EXTI_PR_PR16 ((uint32_t)0x00010000)
  00d19a: line 3392 define EXTI_PR_PR17 ((uint32_t)0x00020000)
  00d1c1: line 3393 define EXTI_PR_PR18 ((uint32_t)0x00040000)
  00d1e8: line 3394 define EXTI_PR_PR19 ((uint32_t)0x00080000)
  00d20f: line 3403 define DMA_ISR_GIF1 ((uint32_t)0x00000001)
  00d236: line 3404 define DMA_ISR_TCIF1 ((uint32_t)0x00000002)
  00d25e: line 3405 define DMA_ISR_HTIF1 ((uint32_t)0x00000004)
  00d286: line 3406 define DMA_ISR_TEIF1 ((uint32_t)0x00000008)
  00d2ae: line 3407 define DMA_ISR_GIF2 ((uint32_t)0x00000010)
  00d2d5: line 3408 define DMA_ISR_TCIF2 ((uint32_t)0x00000020)
  00d2fd: line 3409 define DMA_ISR_HTIF2 ((uint32_t)0x00000040)
  00d325: line 3410 define DMA_ISR_TEIF2 ((uint32_t)0x00000080)
  00d34d: line 3411 define DMA_ISR_GIF3 ((uint32_t)0x00000100)
  00d374: line 3412 define DMA_ISR_TCIF3 ((uint32_t)0x00000200)
  00d39c: line 3413 define DMA_ISR_HTIF3 ((uint32_t)0x00000400)
  00d3c4: line 3414 define DMA_ISR_TEIF3 ((uint32_t)0x00000800)
  00d3ec: line 3415 define DMA_ISR_GIF4 ((uint32_t)0x00001000)
  00d413: line 3416 define DMA_ISR_TCIF4 ((uint32_t)0x00002000)
  00d43b: line 3417 define DMA_ISR_HTIF4 ((uint32_t)0x00004000)
  00d463: line 3418 define DMA_ISR_TEIF4 ((uint32_t)0x00008000)
  00d48b: line 3419 define DMA_ISR_GIF5 ((uint32_t)0x00010000)
  00d4b2: line 3420 define DMA_ISR_TCIF5 ((uint32_t)0x00020000)
  00d4da: line 3421 define DMA_ISR_HTIF5 ((uint32_t)0x00040000)
  00d502: line 3422 define DMA_ISR_TEIF5 ((uint32_t)0x00080000)
  00d52a: line 3423 define DMA_ISR_GIF6 ((uint32_t)0x00100000)
  00d551: line 3424 define DMA_ISR_TCIF6 ((uint32_t)0x00200000)
  00d579: line 3425 define DMA_ISR_HTIF6 ((uint32_t)0x00400000)
  00d5a1: line 3426 define DMA_ISR_TEIF6 ((uint32_t)0x00800000)
  00d5c9: line 3427 define DMA_ISR_GIF7 ((uint32_t)0x01000000)
  00d5f0: line 3428 define DMA_ISR_TCIF7 ((uint32_t)0x02000000)
  00d618: line 3429 define DMA_ISR_HTIF7 ((uint32_t)0x04000000)
  00d640: line 3430 define DMA_ISR_TEIF7 ((uint32_t)0x08000000)
  00d668: line 3433 define DMA_IFCR_CGIF1 ((uint32_t)0x00000001)
  00d691: line 3434 define DMA_IFCR_CTCIF1 ((uint32_t)0x00000002)
  00d6bb: line 3435 define DMA_IFCR_CHTIF1 ((uint32_t)0x00000004)
  00d6e5: line 3436 define DMA_IFCR_CTEIF1 ((uint32_t)0x00000008)
  00d70f: line 3437 define DMA_IFCR_CGIF2 ((uint32_t)0x00000010)
  00d738: line 3438 define DMA_IFCR_CTCIF2 ((uint32_t)0x00000020)
  00d762: line 3439 define DMA_IFCR_CHTIF2 ((uint32_t)0x00000040)
  00d78c: line 3440 define DMA_IFCR_CTEIF2 ((uint32_t)0x00000080)
  00d7b6: line 3441 define DMA_IFCR_CGIF3 ((uint32_t)0x00000100)
  00d7df: line 3442 define DMA_IFCR_CTCIF3 ((uint32_t)0x00000200)
  00d809: line 3443 define DMA_IFCR_CHTIF3 ((uint32_t)0x00000400)
  00d833: line 3444 define DMA_IFCR_CTEIF3 ((uint32_t)0x00000800)
  00d85d: line 3445 define DMA_IFCR_CGIF4 ((uint32_t)0x00001000)
  00d886: line 3446 define DMA_IFCR_CTCIF4 ((uint32_t)0x00002000)
  00d8b0: line 3447 define DMA_IFCR_CHTIF4 ((uint32_t)0x00004000)
  00d8da: line 3448 define DMA_IFCR_CTEIF4 ((uint32_t)0x00008000)
  00d904: line 3449 define DMA_IFCR_CGIF5 ((uint32_t)0x00010000)
  00d92d: line 3450 define DMA_IFCR_CTCIF5 ((uint32_t)0x00020000)
  00d957: line 3451 define DMA_IFCR_CHTIF5 ((uint32_t)0x00040000)
  00d981: line 3452 define DMA_IFCR_CTEIF5 ((uint32_t)0x00080000)
  00d9ab: line 3453 define DMA_IFCR_CGIF6 ((uint32_t)0x00100000)
  00d9d4: line 3454 define DMA_IFCR_CTCIF6 ((uint32_t)0x00200000)
  00d9fe: line 3455 define DMA_IFCR_CHTIF6 ((uint32_t)0x00400000)
  00da28: line 3456 define DMA_IFCR_CTEIF6 ((uint32_t)0x00800000)
  00da52: line 3457 define DMA_IFCR_CGIF7 ((uint32_t)0x01000000)
  00da7b: line 3458 define DMA_IFCR_CTCIF7 ((uint32_t)0x02000000)
  00daa5: line 3459 define DMA_IFCR_CHTIF7 ((uint32_t)0x04000000)
  00dacf: line 3460 define DMA_IFCR_CTEIF7 ((uint32_t)0x08000000)
  00daf9: line 3463 define DMA_CCR1_EN ((uint16_t)0x0001)
  00db1b: line 3464 define DMA_CCR1_TCIE ((uint16_t)0x0002)
  00db3f: line 3465 define DMA_CCR1_HTIE ((uint16_t)0x0004)
  00db63: line 3466 define DMA_CCR1_TEIE ((uint16_t)0x0008)
  00db87: line 3467 define DMA_CCR1_DIR ((uint16_t)0x0010)
  00dbaa: line 3468 define DMA_CCR1_CIRC ((uint16_t)0x0020)
  00dbce: line 3469 define DMA_CCR1_PINC ((uint16_t)0x0040)
  00dbf2: line 3470 define DMA_CCR1_MINC ((uint16_t)0x0080)
  00dc16: line 3472 define DMA_CCR1_PSIZE ((uint16_t)0x0300)
  00dc3b: line 3473 define DMA_CCR1_PSIZE_0 ((uint16_t)0x0100)
  00dc62: line 3474 define DMA_CCR1_PSIZE_1 ((uint16_t)0x0200)
  00dc89: line 3476 define DMA_CCR1_MSIZE ((uint16_t)0x0C00)
  00dcae: line 3477 define DMA_CCR1_MSIZE_0 ((uint16_t)0x0400)
  00dcd5: line 3478 define DMA_CCR1_MSIZE_1 ((uint16_t)0x0800)
  00dcfc: line 3480 define DMA_CCR1_PL ((uint16_t)0x3000)
  00dd1e: line 3481 define DMA_CCR1_PL_0 ((uint16_t)0x1000)
  00dd42: line 3482 define DMA_CCR1_PL_1 ((uint16_t)0x2000)
  00dd66: line 3484 define DMA_CCR1_MEM2MEM ((uint16_t)0x4000)
  00dd8d: line 3487 define DMA_CCR2_EN ((uint16_t)0x0001)
  00ddaf: line 3488 define DMA_CCR2_TCIE ((uint16_t)0x0002)
  00ddd3: line 3489 define DMA_CCR2_HTIE ((uint16_t)0x0004)
  00ddf7: line 3490 define DMA_CCR2_TEIE ((uint16_t)0x0008)
  00de1b: line 3491 define DMA_CCR2_DIR ((uint16_t)0x0010)
  00de3e: line 3492 define DMA_CCR2_CIRC ((uint16_t)0x0020)
  00de62: line 3493 define DMA_CCR2_PINC ((uint16_t)0x0040)
  00de86: line 3494 define DMA_CCR2_MINC ((uint16_t)0x0080)
  00deaa: line 3496 define DMA_CCR2_PSIZE ((uint16_t)0x0300)
  00decf: line 3497 define DMA_CCR2_PSIZE_0 ((uint16_t)0x0100)
  00def6: line 3498 define DMA_CCR2_PSIZE_1 ((uint16_t)0x0200)
  00df1d: line 3500 define DMA_CCR2_MSIZE ((uint16_t)0x0C00)
  00df42: line 3501 define DMA_CCR2_MSIZE_0 ((uint16_t)0x0400)
  00df69: line 3502 define DMA_CCR2_MSIZE_1 ((uint16_t)0x0800)
  00df90: line 3504 define DMA_CCR2_PL ((uint16_t)0x3000)
  00dfb2: line 3505 define DMA_CCR2_PL_0 ((uint16_t)0x1000)
  00dfd6: line 3506 define DMA_CCR2_PL_1 ((uint16_t)0x2000)
  00dffa: line 3508 define DMA_CCR2_MEM2MEM ((uint16_t)0x4000)
  00e021: line 3511 define DMA_CCR3_EN ((uint16_t)0x0001)
  00e043: line 3512 define DMA_CCR3_TCIE ((uint16_t)0x0002)
  00e067: line 3513 define DMA_CCR3_HTIE ((uint16_t)0x0004)
  00e08b: line 3514 define DMA_CCR3_TEIE ((uint16_t)0x0008)
  00e0af: line 3515 define DMA_CCR3_DIR ((uint16_t)0x0010)
  00e0d2: line 3516 define DMA_CCR3_CIRC ((uint16_t)0x0020)
  00e0f6: line 3517 define DMA_CCR3_PINC ((uint16_t)0x0040)
  00e11a: line 3518 define DMA_CCR3_MINC ((uint16_t)0x0080)
  00e13e: line 3520 define DMA_CCR3_PSIZE ((uint16_t)0x0300)
  00e163: line 3521 define DMA_CCR3_PSIZE_0 ((uint16_t)0x0100)
  00e18a: line 3522 define DMA_CCR3_PSIZE_1 ((uint16_t)0x0200)
  00e1b1: line 3524 define DMA_CCR3_MSIZE ((uint16_t)0x0C00)
  00e1d6: line 3525 define DMA_CCR3_MSIZE_0 ((uint16_t)0x0400)
  00e1fd: line 3526 define DMA_CCR3_MSIZE_1 ((uint16_t)0x0800)
  00e224: line 3528 define DMA_CCR3_PL ((uint16_t)0x3000)
  00e246: line 3529 define DMA_CCR3_PL_0 ((uint16_t)0x1000)
  00e26a: line 3530 define DMA_CCR3_PL_1 ((uint16_t)0x2000)
  00e28e: line 3532 define DMA_CCR3_MEM2MEM ((uint16_t)0x4000)
  00e2b5: line 3535 define DMA_CCR4_EN ((uint16_t)0x0001)
  00e2d7: line 3536 define DMA_CCR4_TCIE ((uint16_t)0x0002)
  00e2fb: line 3537 define DMA_CCR4_HTIE ((uint16_t)0x0004)
  00e31f: line 3538 define DMA_CCR4_TEIE ((uint16_t)0x0008)
  00e343: line 3539 define DMA_CCR4_DIR ((uint16_t)0x0010)
  00e366: line 3540 define DMA_CCR4_CIRC ((uint16_t)0x0020)
  00e38a: line 3541 define DMA_CCR4_PINC ((uint16_t)0x0040)
  00e3ae: line 3542 define DMA_CCR4_MINC ((uint16_t)0x0080)
  00e3d2: line 3544 define DMA_CCR4_PSIZE ((uint16_t)0x0300)
  00e3f7: line 3545 define DMA_CCR4_PSIZE_0 ((uint16_t)0x0100)
  00e41e: line 3546 define DMA_CCR4_PSIZE_1 ((uint16_t)0x0200)
  00e445: line 3548 define DMA_CCR4_MSIZE ((uint16_t)0x0C00)
  00e46a: line 3549 define DMA_CCR4_MSIZE_0 ((uint16_t)0x0400)
  00e491: line 3550 define DMA_CCR4_MSIZE_1 ((uint16_t)0x0800)
  00e4b8: line 3552 define DMA_CCR4_PL ((uint16_t)0x3000)
  00e4da: line 3553 define DMA_CCR4_PL_0 ((uint16_t)0x1000)
  00e4fe: line 3554 define DMA_CCR4_PL_1 ((uint16_t)0x2000)
  00e522: line 3556 define DMA_CCR4_MEM2MEM ((uint16_t)0x4000)
  00e549: line 3559 define DMA_CCR5_EN ((uint16_t)0x0001)
  00e56b: line 3560 define DMA_CCR5_TCIE ((uint16_t)0x0002)
  00e58f: line 3561 define DMA_CCR5_HTIE ((uint16_t)0x0004)
  00e5b3: line 3562 define DMA_CCR5_TEIE ((uint16_t)0x0008)
  00e5d7: line 3563 define DMA_CCR5_DIR ((uint16_t)0x0010)
  00e5fa: line 3564 define DMA_CCR5_CIRC ((uint16_t)0x0020)
  00e61e: line 3565 define DMA_CCR5_PINC ((uint16_t)0x0040)
  00e642: line 3566 define DMA_CCR5_MINC ((uint16_t)0x0080)
  00e666: line 3568 define DMA_CCR5_PSIZE ((uint16_t)0x0300)
  00e68b: line 3569 define DMA_CCR5_PSIZE_0 ((uint16_t)0x0100)
  00e6b2: line 3570 define DMA_CCR5_PSIZE_1 ((uint16_t)0x0200)
  00e6d9: line 3572 define DMA_CCR5_MSIZE ((uint16_t)0x0C00)
  00e6fe: line 3573 define DMA_CCR5_MSIZE_0 ((uint16_t)0x0400)
  00e725: line 3574 define DMA_CCR5_MSIZE_1 ((uint16_t)0x0800)
  00e74c: line 3576 define DMA_CCR5_PL ((uint16_t)0x3000)
  00e76e: line 3577 define DMA_CCR5_PL_0 ((uint16_t)0x1000)
  00e792: line 3578 define DMA_CCR5_PL_1 ((uint16_t)0x2000)
  00e7b6: line 3580 define DMA_CCR5_MEM2MEM ((uint16_t)0x4000)
  00e7dd: line 3583 define DMA_CCR6_EN ((uint16_t)0x0001)
  00e7ff: line 3584 define DMA_CCR6_TCIE ((uint16_t)0x0002)
  00e823: line 3585 define DMA_CCR6_HTIE ((uint16_t)0x0004)
  00e847: line 3586 define DMA_CCR6_TEIE ((uint16_t)0x0008)
  00e86b: line 3587 define DMA_CCR6_DIR ((uint16_t)0x0010)
  00e88e: line 3588 define DMA_CCR6_CIRC ((uint16_t)0x0020)
  00e8b2: line 3589 define DMA_CCR6_PINC ((uint16_t)0x0040)
  00e8d6: line 3590 define DMA_CCR6_MINC ((uint16_t)0x0080)
  00e8fa: line 3592 define DMA_CCR6_PSIZE ((uint16_t)0x0300)
  00e91f: line 3593 define DMA_CCR6_PSIZE_0 ((uint16_t)0x0100)
  00e946: line 3594 define DMA_CCR6_PSIZE_1 ((uint16_t)0x0200)
  00e96d: line 3596 define DMA_CCR6_MSIZE ((uint16_t)0x0C00)
  00e992: line 3597 define DMA_CCR6_MSIZE_0 ((uint16_t)0x0400)
  00e9b9: line 3598 define DMA_CCR6_MSIZE_1 ((uint16_t)0x0800)
  00e9e0: line 3600 define DMA_CCR6_PL ((uint16_t)0x3000)
  00ea02: line 3601 define DMA_CCR6_PL_0 ((uint16_t)0x1000)
  00ea26: line 3602 define DMA_CCR6_PL_1 ((uint16_t)0x2000)
  00ea4a: line 3604 define DMA_CCR6_MEM2MEM ((uint16_t)0x4000)
  00ea71: line 3607 define DMA_CCR7_EN ((uint16_t)0x0001)
  00ea93: line 3608 define DMA_CCR7_TCIE ((uint16_t)0x0002)
  00eab7: line 3609 define DMA_CCR7_HTIE ((uint16_t)0x0004)
  00eadb: line 3610 define DMA_CCR7_TEIE ((uint16_t)0x0008)
  00eaff: line 3611 define DMA_CCR7_DIR ((uint16_t)0x0010)
  00eb22: line 3612 define DMA_CCR7_CIRC ((uint16_t)0x0020)
  00eb46: line 3613 define DMA_CCR7_PINC ((uint16_t)0x0040)
  00eb6a: line 3614 define DMA_CCR7_MINC ((uint16_t)0x0080)
  00eb8e: line 3616 define DMA_CCR7_PSIZE , ((uint16_t)0x0300)
  00ebb5: line 3617 define DMA_CCR7_PSIZE_0 ((uint16_t)0x0100)
  00ebdc: line 3618 define DMA_CCR7_PSIZE_1 ((uint16_t)0x0200)
  00ec03: line 3620 define DMA_CCR7_MSIZE ((uint16_t)0x0C00)
  00ec28: line 3621 define DMA_CCR7_MSIZE_0 ((uint16_t)0x0400)
  00ec4f: line 3622 define DMA_CCR7_MSIZE_1 ((uint16_t)0x0800)
  00ec76: line 3624 define DMA_CCR7_PL ((uint16_t)0x3000)
  00ec98: line 3625 define DMA_CCR7_PL_0 ((uint16_t)0x1000)
  00ecbc: line 3626 define DMA_CCR7_PL_1 ((uint16_t)0x2000)
  00ece0: line 3628 define DMA_CCR7_MEM2MEM ((uint16_t)0x4000)
  00ed07: line 3631 define DMA_CNDTR1_NDT ((uint16_t)0xFFFF)
  00ed2c: line 3634 define DMA_CNDTR2_NDT ((uint16_t)0xFFFF)
  00ed51: line 3637 define DMA_CNDTR3_NDT ((uint16_t)0xFFFF)
  00ed76: line 3640 define DMA_CNDTR4_NDT ((uint16_t)0xFFFF)
  00ed9b: line 3643 define DMA_CNDTR5_NDT ((uint16_t)0xFFFF)
  00edc0: line 3646 define DMA_CNDTR6_NDT ((uint16_t)0xFFFF)
  00ede5: line 3649 define DMA_CNDTR7_NDT ((uint16_t)0xFFFF)
  00ee0a: line 3652 define DMA_CPAR1_PA ((uint32_t)0xFFFFFFFF)
  00ee31: line 3655 define DMA_CPAR2_PA ((uint32_t)0xFFFFFFFF)
  00ee58: line 3658 define DMA_CPAR3_PA ((uint32_t)0xFFFFFFFF)
  00ee7f: line 3662 define DMA_CPAR4_PA ((uint32_t)0xFFFFFFFF)
  00eea6: line 3665 define DMA_CPAR5_PA ((uint32_t)0xFFFFFFFF)
  00eecd: line 3668 define DMA_CPAR6_PA ((uint32_t)0xFFFFFFFF)
  00eef4: line 3672 define DMA_CPAR7_PA ((uint32_t)0xFFFFFFFF)
  00ef1b: line 3675 define DMA_CMAR1_MA ((uint32_t)0xFFFFFFFF)
  00ef42: line 3678 define DMA_CMAR2_MA ((uint32_t)0xFFFFFFFF)
  00ef69: line 3681 define DMA_CMAR3_MA ((uint32_t)0xFFFFFFFF)
  00ef90: line 3685 define DMA_CMAR4_MA ((uint32_t)0xFFFFFFFF)
  00efb7: line 3688 define DMA_CMAR5_MA ((uint32_t)0xFFFFFFFF)
  00efde: line 3691 define DMA_CMAR6_MA ((uint32_t)0xFFFFFFFF)
  00f005: line 3694 define DMA_CMAR7_MA ((uint32_t)0xFFFFFFFF)
  00f02c: line 3703 define ADC_SR_AWD ((uint8_t)0x01)
  00f04a: line 3704 define ADC_SR_EOC ((uint8_t)0x02)
  00f068: line 3705 define ADC_SR_JEOC ((uint8_t)0x04)
  00f087: line 3706 define ADC_SR_JSTRT ((uint8_t)0x08)
  00f0a7: line 3707 define ADC_SR_STRT ((uint8_t)0x10)
  00f0c6: line 3710 define ADC_CR1_AWDCH ((uint32_t)0x0000001F)
  00f0ee: line 3711 define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001)
  00f118: line 3712 define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002)
  00f142: line 3713 define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004)
  00f16c: line 3714 define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008)
  00f196: line 3715 define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010)
  00f1c0: line 3717 define ADC_CR1_EOCIE ((uint32_t)0x00000020)
  00f1e8: line 3718 define ADC_CR1_AWDIE ((uint32_t)0x00000040)
  00f210: line 3719 define ADC_CR1_JEOCIE ((uint32_t)0x00000080)
  00f239: line 3720 define ADC_CR1_SCAN ((uint32_t)0x00000100)
  00f260: line 3721 define ADC_CR1_AWDSGL ((uint32_t)0x00000200)
  00f289: line 3722 define ADC_CR1_JAUTO ((uint32_t)0x00000400)
  00f2b1: line 3723 define ADC_CR1_DISCEN ((uint32_t)0x00000800)
  00f2da: line 3724 define ADC_CR1_JDISCEN ((uint32_t)0x00001000)
  00f304: line 3726 define ADC_CR1_DISCNUM ((uint32_t)0x0000E000)
  00f32e: line 3727 define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000)
  00f35a: line 3728 define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000)
  00f386: line 3729 define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000)
  00f3b2: line 3731 define ADC_CR1_DUALMOD ((uint32_t)0x000F0000)
  00f3dc: line 3732 define ADC_CR1_DUALMOD_0 ((uint32_t)0x00010000)
  00f408: line 3733 define ADC_CR1_DUALMOD_1 ((uint32_t)0x00020000)
  00f434: line 3734 define ADC_CR1_DUALMOD_2 ((uint32_t)0x00040000)
  00f460: line 3735 define ADC_CR1_DUALMOD_3 ((uint32_t)0x00080000)
  00f48c: line 3737 define ADC_CR1_JAWDEN ((uint32_t)0x00400000)
  00f4b5: line 3738 define ADC_CR1_AWDEN ((uint32_t)0x00800000)
  00f4dd: line 3742 define ADC_CR2_ADON ((uint32_t)0x00000001)
  00f504: line 3743 define ADC_CR2_CONT ((uint32_t)0x00000002)
  00f52b: line 3744 define ADC_CR2_CAL ((uint32_t)0x00000004)
  00f551: line 3745 define ADC_CR2_RSTCAL ((uint32_t)0x00000008)
  00f57a: line 3746 define ADC_CR2_DMA ((uint32_t)0x00000100)
  00f5a0: line 3747 define ADC_CR2_ALIGN ((uint32_t)0x00000800)
  00f5c8: line 3749 define ADC_CR2_JEXTSEL ((uint32_t)0x00007000)
  00f5f2: line 3750 define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00001000)
  00f61e: line 3751 define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00002000)
  00f64a: line 3752 define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00004000)
  00f676: line 3754 define ADC_CR2_JEXTTRIG ((uint32_t)0x00008000)
  00f6a1: line 3756 define ADC_CR2_EXTSEL ((uint32_t)0x000E0000)
  00f6ca: line 3757 define ADC_CR2_EXTSEL_0 ((uint32_t)0x00020000)
  00f6f5: line 3758 define ADC_CR2_EXTSEL_1 ((uint32_t)0x00040000)
  00f720: line 3759 define ADC_CR2_EXTSEL_2 ((uint32_t)0x00080000)
  00f74b: line 3761 define ADC_CR2_EXTTRIG ((uint32_t)0x00100000)
  00f775: line 3762 define ADC_CR2_JSWSTART ((uint32_t)0x00200000)
  00f7a0: line 3763 define ADC_CR2_SWSTART ((uint32_t)0x00400000)
  00f7ca: line 3764 define ADC_CR2_TSVREFE ((uint32_t)0x00800000)
  00f7f4: line 3767 define ADC_SMPR1_SMP10 ((uint32_t)0x00000007)
  00f81e: line 3768 define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001)
  00f84a: line 3769 define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002)
  00f876: line 3770 define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004)
  00f8a2: line 3772 define ADC_SMPR1_SMP11 ((uint32_t)0x00000038)
  00f8cc: line 3773 define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008)
  00f8f8: line 3774 define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010)
  00f924: line 3775 define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020)
  00f950: line 3777 define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0)
  00f97a: line 3778 define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040)
  00f9a6: line 3779 define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080)
  00f9d2: line 3780 define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100)
  00f9fe: line 3782 define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00)
  00fa28: line 3783 define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200)
  00fa54: line 3784 define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400)
  00fa80: line 3785 define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800)
  00faac: line 3787 define ADC_SMPR1_SMP14 ((uint32_t)0x00007000)
  00fad6: line 3788 define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000)
  00fb02: line 3789 define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000)
  00fb2e: line 3790 define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000)
  00fb5a: line 3792 define ADC_SMPR1_SMP15 ((uint32_t)0x00038000)
  00fb84: line 3793 define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000)
  00fbb0: line 3794 define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000)
  00fbdc: line 3795 define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000)
  00fc08: line 3797 define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000)
  00fc32: line 3798 define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000)
  00fc5e: line 3799 define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000)
  00fc8a: line 3800 define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000)
  00fcb6: line 3802 define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000)
  00fce0: line 3803 define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000)
  00fd0c: line 3804 define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000)
  00fd38: line 3805 define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000)
  00fd64: line 3808 define ADC_SMPR2_SMP0 ((uint32_t)0x00000007)
  00fd8d: line 3809 define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001)
  00fdb8: line 3810 define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002)
  00fde3: line 3811 define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004)
  00fe0e: line 3813 define ADC_SMPR2_SMP1 ((uint32_t)0x00000038)
  00fe37: line 3814 define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008)
  00fe62: line 3815 define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010)
  00fe8d: line 3816 define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020)
  00feb8: line 3818 define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0)
  00fee1: line 3819 define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040)
  00ff0c: line 3820 define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080)
  00ff37: line 3821 define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100)
  00ff62: line 3823 define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00)
  00ff8b: line 3824 define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200)
  00ffb6: line 3825 define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400)
  00ffe1: line 3826 define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800)
  01000c: line 3828 define ADC_SMPR2_SMP4 ((uint32_t)0x00007000)
  010035: line 3829 define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000)
  010060: line 3830 define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000)
  01008b: line 3831 define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000)
  0100b6: line 3833 define ADC_SMPR2_SMP5 ((uint32_t)0x00038000)
  0100df: line 3834 define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000)
  01010a: line 3835 define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000)
  010135: line 3836 define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000)
  010160: line 3838 define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000)
  010189: line 3839 define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000)
  0101b4: line 3840 define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000)
  0101df: line 3841 define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000)
  01020a: line 3843 define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000)
  010233: line 3844 define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000)
  01025e: line 3845 define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000)
  010289: line 3846 define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000)
  0102b4: line 3848 define ADC_SMPR2_SMP8 ((uint32_t)0x07000000)
  0102dd: line 3849 define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000)
  010308: line 3850 define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000)
  010333: line 3851 define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000)
  01035e: line 3853 define ADC_SMPR2_SMP9 ((uint32_t)0x38000000)
  010387: line 3854 define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000)
  0103b2: line 3855 define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000)
  0103dd: line 3856 define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000)
  010408: line 3859 define ADC_JOFR1_JOFFSET1 ((uint16_t)0x0FFF)
  010431: line 3862 define ADC_JOFR2_JOFFSET2 ((uint16_t)0x0FFF)
  01045a: line 3865 define ADC_JOFR3_JOFFSET3 ((uint16_t)0x0FFF)
  010483: line 3868 define ADC_JOFR4_JOFFSET4 ((uint16_t)0x0FFF)
  0104ac: line 3871 define ADC_HTR_HT ((uint16_t)0x0FFF)
  0104cd: line 3874 define ADC_LTR_LT ((uint16_t)0x0FFF)
  0104ee: line 3877 define ADC_SQR1_SQ13 ((uint32_t)0x0000001F)
  010516: line 3878 define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001)
  010540: line 3879 define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002)
  01056a: line 3880 define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004)
  010594: line 3881 define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008)
  0105be: line 3882 define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010)
  0105e8: line 3884 define ADC_SQR1_SQ14 ((uint32_t)0x000003E0)
  010610: line 3885 define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020)
  01063a: line 3886 define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040)
  010664: line 3887 define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080)
  01068e: line 3888 define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100)
  0106b8: line 3889 define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200)
  0106e2: line 3891 define ADC_SQR1_SQ15 ((uint32_t)0x00007C00)
  01070a: line 3892 define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400)
  010734: line 3893 define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800)
  01075e: line 3894 define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000)
  010788: line 3895 define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000)
  0107b2: line 3896 define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000)
  0107dc: line 3898 define ADC_SQR1_SQ16 ((uint32_t)0x000F8000)
  010804: line 3899 define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000)
  01082e: line 3900 define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000)
  010858: line 3901 define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000)
  010882: line 3902 define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000)
  0108ac: line 3903 define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000)
  0108d6: line 3905 define ADC_SQR1_L ((uint32_t)0x00F00000)
  0108fb: line 3906 define ADC_SQR1_L_0 ((uint32_t)0x00100000)
  010922: line 3907 define ADC_SQR1_L_1 ((uint32_t)0x00200000)
  010949: line 3908 define ADC_SQR1_L_2 ((uint32_t)0x00400000)
  010970: line 3909 define ADC_SQR1_L_3 ((uint32_t)0x00800000)
  010997: line 3912 define ADC_SQR2_SQ7 ((uint32_t)0x0000001F)
  0109be: line 3913 define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001)
  0109e7: line 3914 define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002)
  010a10: line 3915 define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004)
  010a39: line 3916 define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008)
  010a62: line 3917 define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010)
  010a8b: line 3919 define ADC_SQR2_SQ8 ((uint32_t)0x000003E0)
  010ab2: line 3920 define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020)
  010adb: line 3921 define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040)
  010b04: line 3922 define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080)
  010b2d: line 3923 define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100)
  010b56: line 3924 define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200)
  010b7f: line 3926 define ADC_SQR2_SQ9 ((uint32_t)0x00007C00)
  010ba6: line 3927 define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400)
  010bcf: line 3928 define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800)
  010bf8: line 3929 define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000)
  010c21: line 3930 define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000)
  010c4a: line 3931 define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000)
  010c73: line 3933 define ADC_SQR2_SQ10 ((uint32_t)0x000F8000)
  010c9b: line 3934 define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000)
  010cc5: line 3935 define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000)
  010cef: line 3936 define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000)
  010d19: line 3937 define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000)
  010d43: line 3938 define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000)
  010d6d: line 3940 define ADC_SQR2_SQ11 ((uint32_t)0x01F00000)
  010d95: line 3941 define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000)
  010dbf: line 3942 define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000)
  010de9: line 3943 define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000)
  010e13: line 3944 define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000)
  010e3d: line 3945 define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000)
  010e67: line 3947 define ADC_SQR2_SQ12 ((uint32_t)0x3E000000)
  010e8f: line 3948 define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000)
  010eb9: line 3949 define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000)
  010ee3: line 3950 define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000)
  010f0d: line 3951 define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000)
  010f37: line 3952 define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000)
  010f61: line 3955 define ADC_SQR3_SQ1 ((uint32_t)0x0000001F)
  010f88: line 3956 define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001)
  010fb1: line 3957 define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002)
  010fda: line 3958 define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004)
  011003: line 3959 define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008)
  01102c: line 3960 define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010)
  011055: line 3962 define ADC_SQR3_SQ2 ((uint32_t)0x000003E0)
  01107c: line 3963 define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020)
  0110a5: line 3964 define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040)
  0110ce: line 3965 define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080)
  0110f7: line 3966 define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100)
  011120: line 3967 define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200)
  011149: line 3969 define ADC_SQR3_SQ3 ((uint32_t)0x00007C00)
  011170: line 3970 define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400)
  011199: line 3971 define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800)
  0111c2: line 3972 define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000)
  0111eb: line 3973 define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000)
  011214: line 3974 define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000)
  01123d: line 3976 define ADC_SQR3_SQ4 ((uint32_t)0x000F8000)
  011264: line 3977 define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000)
  01128d: line 3978 define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000)
  0112b6: line 3979 define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000)
  0112df: line 3980 define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000)
  011308: line 3981 define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000)
  011331: line 3983 define ADC_SQR3_SQ5 ((uint32_t)0x01F00000)
  011358: line 3984 define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000)
  011381: line 3985 define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000)
  0113aa: line 3986 define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000)
  0113d3: line 3987 define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000)
  0113fc: line 3988 define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000)
  011425: line 3990 define ADC_SQR3_SQ6 ((uint32_t)0x3E000000)
  01144c: line 3991 define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000)
  011475: line 3992 define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000)
  01149e: line 3993 define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000)
  0114c7: line 3994 define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000)
  0114f0: line 3995 define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000)
  011519: line 3998 define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F)
  011541: line 3999 define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001)
  01156b: line 4000 define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002)
  011595: line 4001 define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004)
  0115bf: line 4002 define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008)
  0115e9: line 4003 define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010)
  011613: line 4005 define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0)
  01163b: line 4006 define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020)
  011665: line 4007 define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040)
  01168f: line 4008 define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080)
  0116b9: line 4009 define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100)
  0116e3: line 4010 define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200)
  01170d: line 4012 define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00)
  011735: line 4013 define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400)
  01175f: line 4014 define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800)
  011789: line 4015 define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000)
  0117b3: line 4016 define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000)
  0117dd: line 4017 define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000)
  011807: line 4019 define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000)
  01182f: line 4020 define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000)
  011859: line 4021 define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000)
  011883: line 4022 define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000)
  0118ad: line 4023 define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000)
  0118d7: line 4024 define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000)
  011901: line 4026 define ADC_JSQR_JL ((uint32_t)0x00300000)
  011927: line 4027 define ADC_JSQR_JL_0 ((uint32_t)0x00100000)
  01194f: line 4028 define ADC_JSQR_JL_1 ((uint32_t)0x00200000)
  011977: line 4031 define ADC_JDR1_JDATA ((uint16_t)0xFFFF)
  01199c: line 4034 define ADC_JDR2_JDATA ((uint16_t)0xFFFF)
  0119c1: line 4037 define ADC_JDR3_JDATA ((uint16_t)0xFFFF)
  0119e6: line 4040 define ADC_JDR4_JDATA ((uint16_t)0xFFFF)
  011a0b: line 4043 define ADC_DR_DATA ((uint32_t)0x0000FFFF)
  011a31: line 4044 define ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000)
  011a5b: line 4053 define DAC_CR_EN1 ((uint32_t)0x00000001)
  011a80: line 4054 define DAC_CR_BOFF1 ((uint32_t)0x00000002)
  011aa7: line 4055 define DAC_CR_TEN1 ((uint32_t)0x00000004)
  011acd: line 4057 define DAC_CR_TSEL1 ((uint32_t)0x00000038)
  011af4: line 4058 define DAC_CR_TSEL1_0 ((uint32_t)0x00000008)
  011b1d: line 4059 define DAC_CR_TSEL1_1 ((uint32_t)0x00000010)
  011b46: line 4060 define DAC_CR_TSEL1_2 ((uint32_t)0x00000020)
  011b6f: line 4062 define DAC_CR_WAVE1 ((uint32_t)0x000000C0)
  011b96: line 4063 define DAC_CR_WAVE1_0 ((uint32_t)0x00000040)
  011bbf: line 4064 define DAC_CR_WAVE1_1 ((uint32_t)0x00000080)
  011be8: line 4066 define DAC_CR_MAMP1 ((uint32_t)0x00000F00)
  011c0f: line 4067 define DAC_CR_MAMP1_0 ((uint32_t)0x00000100)
  011c38: line 4068 define DAC_CR_MAMP1_1 ((uint32_t)0x00000200)
  011c61: line 4069 define DAC_CR_MAMP1_2 ((uint32_t)0x00000400)
  011c8a: line 4070 define DAC_CR_MAMP1_3 ((uint32_t)0x00000800)
  011cb3: line 4072 define DAC_CR_DMAEN1 ((uint32_t)0x00001000)
  011cdb: line 4073 define DAC_CR_EN2 ((uint32_t)0x00010000)
  011d00: line 4074 define DAC_CR_BOFF2 ((uint32_t)0x00020000)
  011d27: line 4075 define DAC_CR_TEN2 ((uint32_t)0x00040000)
  011d4d: line 4077 define DAC_CR_TSEL2 ((uint32_t)0x00380000)
  011d74: line 4078 define DAC_CR_TSEL2_0 ((uint32_t)0x00080000)
  011d9d: line 4079 define DAC_CR_TSEL2_1 ((uint32_t)0x00100000)
  011dc6: line 4080 define DAC_CR_TSEL2_2 ((uint32_t)0x00200000)
  011def: line 4082 define DAC_CR_WAVE2 ((uint32_t)0x00C00000)
  011e16: line 4083 define DAC_CR_WAVE2_0 ((uint32_t)0x00400000)
  011e3f: line 4084 define DAC_CR_WAVE2_1 ((uint32_t)0x00800000)
  011e68: line 4086 define DAC_CR_MAMP2 ((uint32_t)0x0F000000)
  011e8f: line 4087 define DAC_CR_MAMP2_0 ((uint32_t)0x01000000)
  011eb8: line 4088 define DAC_CR_MAMP2_1 ((uint32_t)0x02000000)
  011ee1: line 4089 define DAC_CR_MAMP2_2 ((uint32_t)0x04000000)
  011f0a: line 4090 define DAC_CR_MAMP2_3 ((uint32_t)0x08000000)
  011f33: line 4092 define DAC_CR_DMAEN2 ((uint32_t)0x10000000)
  011f5b: line 4095 define DAC_SWTRIGR_SWTRIG1 ((uint8_t)0x01)
  011f82: line 4096 define DAC_SWTRIGR_SWTRIG2 ((uint8_t)0x02)
  011fa9: line 4099 define DAC_DHR12R1_DACC1DHR ((uint16_t)0x0FFF)
  011fd4: line 4102 define DAC_DHR12L1_DACC1DHR ((uint16_t)0xFFF0)
  011fff: line 4105 define DAC_DHR8R1_DACC1DHR ((uint8_t)0xFF)
  012026: line 4108 define DAC_DHR12R2_DACC2DHR ((uint16_t)0x0FFF)
  012051: line 4111 define DAC_DHR12L2_DACC2DHR ((uint16_t)0xFFF0)
  01207c: line 4114 define DAC_DHR8R2_DACC2DHR ((uint8_t)0xFF)
  0120a3: line 4117 define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF)
  0120d2: line 4118 define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000)
  012101: line 4121 define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0)
  012130: line 4122 define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000)
  01215f: line 4125 define DAC_DHR8RD_DACC1DHR ((uint16_t)0x00FF)
  012189: line 4126 define DAC_DHR8RD_DACC2DHR ((uint16_t)0xFF00)
  0121b3: line 4129 define DAC_DOR1_DACC1DOR ((uint16_t)0x0FFF)
  0121db: line 4132 define DAC_DOR2_DACC2DOR ((uint16_t)0x0FFF)
  012203: line 4135 define DAC_SR_DMAUDR1 ((uint32_t)0x00002000)
  01222c: line 4136 define DAC_SR_DMAUDR2 ((uint32_t)0x20000000)
  012255: line 4144 define CEC_CFGR_PE ((uint16_t)0x0001)
  012277: line 4145 define CEC_CFGR_IE ((uint16_t)0x0002)
  012299: line 4146 define CEC_CFGR_BTEM ((uint16_t)0x0004)
  0122bd: line 4147 define CEC_CFGR_BPEM ((uint16_t)0x0008)
  0122e1: line 4150 define CEC_OAR_OA ((uint16_t)0x000F)
  012302: line 4151 define CEC_OAR_OA_0 ((uint16_t)0x0001)
  012325: line 4152 define CEC_OAR_OA_1 ((uint16_t)0x0002)
  012348: line 4153 define CEC_OAR_OA_2 ((uint16_t)0x0004)
  01236b: line 4154 define CEC_OAR_OA_3 ((uint16_t)0x0008)
  01238e: line 4157 define CEC_PRES_PRES ((uint16_t)0x3FFF)
  0123b2: line 4160 define CEC_ESR_BTE ((uint16_t)0x0001)
  0123d4: line 4161 define CEC_ESR_BPE ((uint16_t)0x0002)
  0123f6: line 4162 define CEC_ESR_RBTFE ((uint16_t)0x0004)
  01241a: line 4163 define CEC_ESR_SBE ((uint16_t)0x0008)
  01243c: line 4164 define CEC_ESR_ACKE ((uint16_t)0x0010)
  01245f: line 4165 define CEC_ESR_LINE ((uint16_t)0x0020)
  012482: line 4166 define CEC_ESR_TBTFE ((uint16_t)0x0040)
  0124a6: line 4169 define CEC_CSR_TSOM ((uint16_t)0x0001)
  0124c9: line 4170 define CEC_CSR_TEOM ((uint16_t)0x0002)
  0124ec: line 4171 define CEC_CSR_TERR ((uint16_t)0x0004)
  01250f: line 4172 define CEC_CSR_TBTRF ((uint16_t)0x0008)
  012533: line 4173 define CEC_CSR_RSOM ((uint16_t)0x0010)
  012556: line 4174 define CEC_CSR_REOM ((uint16_t)0x0020)
  012579: line 4175 define CEC_CSR_RERR ((uint16_t)0x0040)
  01259c: line 4176 define CEC_CSR_RBTF ((uint16_t)0x0080)
  0125bf: line 4179 define CEC_TXD_TXD ((uint16_t)0x00FF)
  0125e1: line 4182 define CEC_RXD_RXD ((uint16_t)0x00FF)
  012603: line 4191 define TIM_CR1_CEN ((uint16_t)0x0001)
  012625: line 4192 define TIM_CR1_UDIS ((uint16_t)0x0002)
  012648: line 4193 define TIM_CR1_URS ((uint16_t)0x0004)
  01266a: line 4194 define TIM_CR1_OPM ((uint16_t)0x0008)
  01268c: line 4195 define TIM_CR1_DIR ((uint16_t)0x0010)
  0126ae: line 4197 define TIM_CR1_CMS ((uint16_t)0x0060)
  0126d0: line 4198 define TIM_CR1_CMS_0 ((uint16_t)0x0020)
  0126f4: line 4199 define TIM_CR1_CMS_1 ((uint16_t)0x0040)
  012718: line 4201 define TIM_CR1_ARPE ((uint16_t)0x0080)
  01273b: line 4203 define TIM_CR1_CKD ((uint16_t)0x0300)
  01275d: line 4204 define TIM_CR1_CKD_0 ((uint16_t)0x0100)
  012781: line 4205 define TIM_CR1_CKD_1 ((uint16_t)0x0200)
  0127a5: line 4208 define TIM_CR2_CCPC ((uint16_t)0x0001)
  0127c8: line 4209 define TIM_CR2_CCUS ((uint16_t)0x0004)
  0127eb: line 4210 define TIM_CR2_CCDS ((uint16_t)0x0008)
  01280e: line 4212 define TIM_CR2_MMS ((uint16_t)0x0070)
  012830: line 4213 define TIM_CR2_MMS_0 ((uint16_t)0x0010)
  012854: line 4214 define TIM_CR2_MMS_1 ((uint16_t)0x0020)
  012878: line 4215 define TIM_CR2_MMS_2 ((uint16_t)0x0040)
  01289c: line 4217 define TIM_CR2_TI1S ((uint16_t)0x0080)
  0128bf: line 4218 define TIM_CR2_OIS1 ((uint16_t)0x0100)
  0128e2: line 4219 define TIM_CR2_OIS1N ((uint16_t)0x0200)
  012906: line 4220 define TIM_CR2_OIS2 ((uint16_t)0x0400)
  012929: line 4221 define TIM_CR2_OIS2N ((uint16_t)0x0800)
  01294d: line 4222 define TIM_CR2_OIS3 ((uint16_t)0x1000)
  012970: line 4223 define TIM_CR2_OIS3N ((uint16_t)0x2000)
  012994: line 4224 define TIM_CR2_OIS4 ((uint16_t)0x4000)
  0129b7: line 4227 define TIM_SMCR_SMS ((uint16_t)0x0007)
  0129da: line 4228 define TIM_SMCR_SMS_0 ((uint16_t)0x0001)
  0129ff: line 4229 define TIM_SMCR_SMS_1 ((uint16_t)0x0002)
  012a24: line 4230 define TIM_SMCR_SMS_2 ((uint16_t)0x0004)
  012a49: line 4232 define TIM_SMCR_TS ((uint16_t)0x0070)
  012a6b: line 4233 define TIM_SMCR_TS_0 ((uint16_t)0x0010)
  012a8f: line 4234 define TIM_SMCR_TS_1 ((uint16_t)0x0020)
  012ab3: line 4235 define TIM_SMCR_TS_2 ((uint16_t)0x0040)
  012ad7: line 4237 define TIM_SMCR_MSM ((uint16_t)0x0080)
  012afa: line 4239 define TIM_SMCR_ETF ((uint16_t)0x0F00)
  012b1d: line 4240 define TIM_SMCR_ETF_0 ((uint16_t)0x0100)
  012b42: line 4241 define TIM_SMCR_ETF_1 ((uint16_t)0x0200)
  012b67: line 4242 define TIM_SMCR_ETF_2 ((uint16_t)0x0400)
  012b8c: line 4243 define TIM_SMCR_ETF_3 ((uint16_t)0x0800)
  012bb1: line 4245 define TIM_SMCR_ETPS ((uint16_t)0x3000)
  012bd5: line 4246 define TIM_SMCR_ETPS_0 ((uint16_t)0x1000)
  012bfb: line 4247 define TIM_SMCR_ETPS_1 ((uint16_t)0x2000)
  012c21: line 4249 define TIM_SMCR_ECE ((uint16_t)0x4000)
  012c44: line 4250 define TIM_SMCR_ETP ((uint16_t)0x8000)
  012c67: line 4253 define TIM_DIER_UIE ((uint16_t)0x0001)
  012c8a: line 4254 define TIM_DIER_CC1IE ((uint16_t)0x0002)
  012caf: line 4255 define TIM_DIER_CC2IE ((uint16_t)0x0004)
  012cd4: line 4256 define TIM_DIER_CC3IE ((uint16_t)0x0008)
  012cf9: line 4257 define TIM_DIER_CC4IE ((uint16_t)0x0010)
  012d1e: line 4258 define TIM_DIER_COMIE ((uint16_t)0x0020)
  012d43: line 4259 define TIM_DIER_TIE ((uint16_t)0x0040)
  012d66: line 4260 define TIM_DIER_BIE ((uint16_t)0x0080)
  012d89: line 4261 define TIM_DIER_UDE ((uint16_t)0x0100)
  012dac: line 4262 define TIM_DIER_CC1DE ((uint16_t)0x0200)
  012dd1: line 4263 define TIM_DIER_CC2DE ((uint16_t)0x0400)
  012df6: line 4264 define TIM_DIER_CC3DE ((uint16_t)0x0800)
  012e1b: line 4265 define TIM_DIER_CC4DE ((uint16_t)0x1000)
  012e40: line 4266 define TIM_DIER_COMDE ((uint16_t)0x2000)
  012e65: line 4267 define TIM_DIER_TDE ((uint16_t)0x4000)
  012e88: line 4270 define TIM_SR_UIF ((uint16_t)0x0001)
  012ea9: line 4271 define TIM_SR_CC1IF ((uint16_t)0x0002)
  012ecc: line 4272 define TIM_SR_CC2IF ((uint16_t)0x0004)
  012eef: line 4273 define TIM_SR_CC3IF ((uint16_t)0x0008)
  012f12: line 4274 define TIM_SR_CC4IF ((uint16_t)0x0010)
  012f35: line 4275 define TIM_SR_COMIF ((uint16_t)0x0020)
  012f58: line 4276 define TIM_SR_TIF ((uint16_t)0x0040)
  012f79: line 4277 define TIM_SR_BIF ((uint16_t)0x0080)
  012f9a: line 4278 define TIM_SR_CC1OF ((uint16_t)0x0200)
  012fbd: line 4279 define TIM_SR_CC2OF ((uint16_t)0x0400)
  012fe0: line 4280 define TIM_SR_CC3OF ((uint16_t)0x0800)
  013003: line 4281 define TIM_SR_CC4OF ((uint16_t)0x1000)
  013026: line 4284 define TIM_EGR_UG ((uint8_t)0x01)
  013044: line 4285 define TIM_EGR_CC1G ((uint8_t)0x02)
  013064: line 4286 define TIM_EGR_CC2G ((uint8_t)0x04)
  013084: line 4287 define TIM_EGR_CC3G ((uint8_t)0x08)
  0130a4: line 4288 define TIM_EGR_CC4G ((uint8_t)0x10)
  0130c4: line 4289 define TIM_EGR_COMG ((uint8_t)0x20)
  0130e4: line 4290 define TIM_EGR_TG ((uint8_t)0x40)
  013102: line 4291 define TIM_EGR_BG ((uint8_t)0x80)
  013120: line 4294 define TIM_CCMR1_CC1S ((uint16_t)0x0003)
  013145: line 4295 define TIM_CCMR1_CC1S_0 ((uint16_t)0x0001)
  01316c: line 4296 define TIM_CCMR1_CC1S_1 ((uint16_t)0x0002)
  013193: line 4298 define TIM_CCMR1_OC1FE ((uint16_t)0x0004)
  0131b9: line 4299 define TIM_CCMR1_OC1PE ((uint16_t)0x0008)
  0131df: line 4301 define TIM_CCMR1_OC1M ((uint16_t)0x0070)
  013204: line 4302 define TIM_CCMR1_OC1M_0 ((uint16_t)0x0010)
  01322b: line 4303 define TIM_CCMR1_OC1M_1 ((uint16_t)0x0020)
  013252: line 4304 define TIM_CCMR1_OC1M_2 ((uint16_t)0x0040)
  013279: line 4306 define TIM_CCMR1_OC1CE ((uint16_t)0x0080)
  01329f: line 4308 define TIM_CCMR1_CC2S ((uint16_t)0x0300)
  0132c4: line 4309 define TIM_CCMR1_CC2S_0 ((uint16_t)0x0100)
  0132eb: line 4310 define TIM_CCMR1_CC2S_1 ((uint16_t)0x0200)
  013312: line 4312 define TIM_CCMR1_OC2FE ((uint16_t)0x0400)
  013338: line 4313 define TIM_CCMR1_OC2PE ((uint16_t)0x0800)
  01335e: line 4315 define TIM_CCMR1_OC2M ((uint16_t)0x7000)
  013383: line 4316 define TIM_CCMR1_OC2M_0 ((uint16_t)0x1000)
  0133aa: line 4317 define TIM_CCMR1_OC2M_1 ((uint16_t)0x2000)
  0133d1: line 4318 define TIM_CCMR1_OC2M_2 ((uint16_t)0x4000)
  0133f8: line 4320 define TIM_CCMR1_OC2CE ((uint16_t)0x8000)
  01341e: line 4324 define TIM_CCMR1_IC1PSC ((uint16_t)0x000C)
  013445: line 4325 define TIM_CCMR1_IC1PSC_0 ((uint16_t)0x0004)
  01346e: line 4326 define TIM_CCMR1_IC1PSC_1 ((uint16_t)0x0008)
  013497: line 4328 define TIM_CCMR1_IC1F ((uint16_t)0x00F0)
  0134bc: line 4329 define TIM_CCMR1_IC1F_0 ((uint16_t)0x0010)
  0134e3: line 4330 define TIM_CCMR1_IC1F_1 ((uint16_t)0x0020)
  01350a: line 4331 define TIM_CCMR1_IC1F_2 ((uint16_t)0x0040)
  013531: line 4332 define TIM_CCMR1_IC1F_3 ((uint16_t)0x0080)
  013558: line 4334 define TIM_CCMR1_IC2PSC ((uint16_t)0x0C00)
  01357f: line 4335 define TIM_CCMR1_IC2PSC_0 ((uint16_t)0x0400)
  0135a8: line 4336 define TIM_CCMR1_IC2PSC_1 ((uint16_t)0x0800)
  0135d1: line 4338 define TIM_CCMR1_IC2F ((uint16_t)0xF000)
  0135f6: line 4339 define TIM_CCMR1_IC2F_0 ((uint16_t)0x1000)
  01361d: line 4340 define TIM_CCMR1_IC2F_1 ((uint16_t)0x2000)
  013644: line 4341 define TIM_CCMR1_IC2F_2 ((uint16_t)0x4000)
  01366b: line 4342 define TIM_CCMR1_IC2F_3 ((uint16_t)0x8000)
  013692: line 4345 define TIM_CCMR2_CC3S ((uint16_t)0x0003)
  0136b7: line 4346 define TIM_CCMR2_CC3S_0 ((uint16_t)0x0001)
  0136de: line 4347 define TIM_CCMR2_CC3S_1 ((uint16_t)0x0002)
  013705: line 4349 define TIM_CCMR2_OC3FE ((uint16_t)0x0004)
  01372b: line 4350 define TIM_CCMR2_OC3PE ((uint16_t)0x0008)
  013751: line 4352 define TIM_CCMR2_OC3M ((uint16_t)0x0070)
  013776: line 4353 define TIM_CCMR2_OC3M_0 ((uint16_t)0x0010)
  01379d: line 4354 define TIM_CCMR2_OC3M_1 ((uint16_t)0x0020)
  0137c4: line 4355 define TIM_CCMR2_OC3M_2 ((uint16_t)0x0040)
  0137eb: line 4357 define TIM_CCMR2_OC3CE ((uint16_t)0x0080)
  013811: line 4359 define TIM_CCMR2_CC4S ((uint16_t)0x0300)
  013836: line 4360 define TIM_CCMR2_CC4S_0 ((uint16_t)0x0100)
  01385d: line 4361 define TIM_CCMR2_CC4S_1 ((uint16_t)0x0200)
  013884: line 4363 define TIM_CCMR2_OC4FE ((uint16_t)0x0400)
  0138aa: line 4364 define TIM_CCMR2_OC4PE ((uint16_t)0x0800)
  0138d0: line 4366 define TIM_CCMR2_OC4M ((uint16_t)0x7000)
  0138f5: line 4367 define TIM_CCMR2_OC4M_0 ((uint16_t)0x1000)
  01391c: line 4368 define TIM_CCMR2_OC4M_1 ((uint16_t)0x2000)
  013943: line 4369 define TIM_CCMR2_OC4M_2 ((uint16_t)0x4000)
  01396a: line 4371 define TIM_CCMR2_OC4CE ((uint16_t)0x8000)
  013990: line 4375 define TIM_CCMR2_IC3PSC ((uint16_t)0x000C)
  0139b7: line 4376 define TIM_CCMR2_IC3PSC_0 ((uint16_t)0x0004)
  0139e0: line 4377 define TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008)
  013a09: line 4379 define TIM_CCMR2_IC3F ((uint16_t)0x00F0)
  013a2e: line 4380 define TIM_CCMR2_IC3F_0 ((uint16_t)0x0010)
  013a55: line 4381 define TIM_CCMR2_IC3F_1 ((uint16_t)0x0020)
  013a7c: line 4382 define TIM_CCMR2_IC3F_2 ((uint16_t)0x0040)
  013aa3: line 4383 define TIM_CCMR2_IC3F_3 ((uint16_t)0x0080)
  013aca: line 4385 define TIM_CCMR2_IC4PSC ((uint16_t)0x0C00)
  013af1: line 4386 define TIM_CCMR2_IC4PSC_0 ((uint16_t)0x0400)
  013b1a: line 4387 define TIM_CCMR2_IC4PSC_1 ((uint16_t)0x0800)
  013b43: line 4389 define TIM_CCMR2_IC4F ((uint16_t)0xF000)
  013b68: line 4390 define TIM_CCMR2_IC4F_0 ((uint16_t)0x1000)
  013b8f: line 4391 define TIM_CCMR2_IC4F_1 ((uint16_t)0x2000)
  013bb6: line 4392 define TIM_CCMR2_IC4F_2 ((uint16_t)0x4000)
  013bdd: line 4393 define TIM_CCMR2_IC4F_3 ((uint16_t)0x8000)
  013c04: line 4396 define TIM_CCER_CC1E ((uint16_t)0x0001)
  013c28: line 4397 define TIM_CCER_CC1P ((uint16_t)0x0002)
  013c4c: line 4398 define TIM_CCER_CC1NE ((uint16_t)0x0004)
  013c71: line 4399 define TIM_CCER_CC1NP ((uint16_t)0x0008)
  013c96: line 4400 define TIM_CCER_CC2E ((uint16_t)0x0010)
  013cba: line 4401 define TIM_CCER_CC2P ((uint16_t)0x0020)
  013cde: line 4402 define TIM_CCER_CC2NE ((uint16_t)0x0040)
  013d03: line 4403 define TIM_CCER_CC2NP ((uint16_t)0x0080)
  013d28: line 4404 define TIM_CCER_CC3E ((uint16_t)0x0100)
  013d4c: line 4405 define TIM_CCER_CC3P ((uint16_t)0x0200)
  013d70: line 4406 define TIM_CCER_CC3NE ((uint16_t)0x0400)
  013d95: line 4407 define TIM_CCER_CC3NP ((uint16_t)0x0800)
  013dba: line 4408 define TIM_CCER_CC4E ((uint16_t)0x1000)
  013dde: line 4409 define TIM_CCER_CC4P ((uint16_t)0x2000)
  013e02: line 4410 define TIM_CCER_CC4NP ((uint16_t)0x8000)
  013e27: line 4413 define TIM_CNT_CNT ((uint16_t)0xFFFF)
  013e49: line 4416 define TIM_PSC_PSC ((uint16_t)0xFFFF)
  013e6b: line 4419 define TIM_ARR_ARR ((uint16_t)0xFFFF)
  013e8d: line 4422 define TIM_RCR_REP ((uint8_t)0xFF)
  013eac: line 4425 define TIM_CCR1_CCR1 ((uint16_t)0xFFFF)
  013ed0: line 4428 define TIM_CCR2_CCR2 ((uint16_t)0xFFFF)
  013ef4: line 4431 define TIM_CCR3_CCR3 ((uint16_t)0xFFFF)
  013f18: line 4434 define TIM_CCR4_CCR4 ((uint16_t)0xFFFF)
  013f3c: line 4437 define TIM_BDTR_DTG ((uint16_t)0x00FF)
  013f5f: line 4438 define TIM_BDTR_DTG_0 ((uint16_t)0x0001)
  013f84: line 4439 define TIM_BDTR_DTG_1 ((uint16_t)0x0002)
  013fa9: line 4440 define TIM_BDTR_DTG_2 ((uint16_t)0x0004)
  013fce: line 4441 define TIM_BDTR_DTG_3 ((uint16_t)0x0008)
  013ff3: line 4442 define TIM_BDTR_DTG_4 ((uint16_t)0x0010)
  014018: line 4443 define TIM_BDTR_DTG_5 ((uint16_t)0x0020)
  01403d: line 4444 define TIM_BDTR_DTG_6 ((uint16_t)0x0040)
  014062: line 4445 define TIM_BDTR_DTG_7 ((uint16_t)0x0080)
  014087: line 4447 define TIM_BDTR_LOCK ((uint16_t)0x0300)
  0140ab: line 4448 define TIM_BDTR_LOCK_0 ((uint16_t)0x0100)
  0140d1: line 4449 define TIM_BDTR_LOCK_1 ((uint16_t)0x0200)
  0140f7: line 4451 define TIM_BDTR_OSSI ((uint16_t)0x0400)
  01411b: line 4452 define TIM_BDTR_OSSR ((uint16_t)0x0800)
  01413f: line 4453 define TIM_BDTR_BKE ((uint16_t)0x1000)
  014162: line 4454 define TIM_BDTR_BKP ((uint16_t)0x2000)
  014185: line 4455 define TIM_BDTR_AOE ((uint16_t)0x4000)
  0141a8: line 4456 define TIM_BDTR_MOE ((uint16_t)0x8000)
  0141cb: line 4459 define TIM_DCR_DBA ((uint16_t)0x001F)
  0141ed: line 4460 define TIM_DCR_DBA_0 ((uint16_t)0x0001)
  014211: line 4461 define TIM_DCR_DBA_1 ((uint16_t)0x0002)
  014235: line 4462 define TIM_DCR_DBA_2 ((uint16_t)0x0004)
  014259: line 4463 define TIM_DCR_DBA_3 ((uint16_t)0x0008)
  01427d: line 4464 define TIM_DCR_DBA_4 ((uint16_t)0x0010)
  0142a1: line 4466 define TIM_DCR_DBL ((uint16_t)0x1F00)
  0142c3: line 4467 define TIM_DCR_DBL_0 ((uint16_t)0x0100)
  0142e7: line 4468 define TIM_DCR_DBL_1 ((uint16_t)0x0200)
  01430b: line 4469 define TIM_DCR_DBL_2 ((uint16_t)0x0400)
  01432f: line 4470 define TIM_DCR_DBL_3 ((uint16_t)0x0800)
  014353: line 4471 define TIM_DCR_DBL_4 ((uint16_t)0x1000)
  014377: line 4474 define TIM_DMAR_DMAB ((uint16_t)0xFFFF)
  01439b: line 4483 define RTC_CRH_SECIE ((uint8_t)0x01)
  0143bc: line 4484 define RTC_CRH_ALRIE ((uint8_t)0x02)
  0143dd: line 4485 define RTC_CRH_OWIE ((uint8_t)0x04)
  0143fd: line 4488 define RTC_CRL_SECF ((uint8_t)0x01)
  01441d: line 4489 define RTC_CRL_ALRF ((uint8_t)0x02)
  01443d: line 4490 define RTC_CRL_OWF ((uint8_t)0x04)
  01445c: line 4491 define RTC_CRL_RSF ((uint8_t)0x08)
  01447b: line 4492 define RTC_CRL_CNF ((uint8_t)0x10)
  01449a: line 4493 define RTC_CRL_RTOFF ((uint8_t)0x20)
  0144bb: line 4496 define RTC_PRLH_PRL ((uint16_t)0x000F)
  0144de: line 4499 define RTC_PRLL_PRL ((uint16_t)0xFFFF)
  014501: line 4502 define RTC_DIVH_RTC_DIV ((uint16_t)0x000F)
  014528: line 4505 define RTC_DIVL_RTC_DIV ((uint16_t)0xFFFF)
  01454f: line 4508 define RTC_CNTH_RTC_CNT ((uint16_t)0xFFFF)
  014576: line 4511 define RTC_CNTL_RTC_CNT ((uint16_t)0xFFFF)
  01459d: line 4514 define RTC_ALRH_RTC_ALR ((uint16_t)0xFFFF)
  0145c4: line 4517 define RTC_ALRL_RTC_ALR ((uint16_t)0xFFFF)
  0145eb: line 4526 define IWDG_KR_KEY ((uint16_t)0xFFFF)
  01460d: line 4529 define IWDG_PR_PR ((uint8_t)0x07)
  01462b: line 4530 define IWDG_PR_PR_0 ((uint8_t)0x01)
  01464b: line 4531 define IWDG_PR_PR_1 ((uint8_t)0x02)
  01466b: line 4532 define IWDG_PR_PR_2 ((uint8_t)0x04)
  01468b: line 4535 define IWDG_RLR_RL ((uint16_t)0x0FFF)
  0146ad: line 4538 define IWDG_SR_PVU ((uint8_t)0x01)
  0146cc: line 4539 define IWDG_SR_RVU ((uint8_t)0x02)
  0146eb: line 4548 define WWDG_CR_T ((uint8_t)0x7F)
  014708: line 4549 define WWDG_CR_T0 ((uint8_t)0x01)
  014726: line 4550 define WWDG_CR_T1 ((uint8_t)0x02)
  014744: line 4551 define WWDG_CR_T2 ((uint8_t)0x04)
  014762: line 4552 define WWDG_CR_T3 ((uint8_t)0x08)
  014780: line 4553 define WWDG_CR_T4 ((uint8_t)0x10)
  01479e: line 4554 define WWDG_CR_T5 ((uint8_t)0x20)
  0147bc: line 4555 define WWDG_CR_T6 ((uint8_t)0x40)
  0147da: line 4557 define WWDG_CR_WDGA ((uint8_t)0x80)
  0147fa: line 4560 define WWDG_CFR_W ((uint16_t)0x007F)
  01481b: line 4561 define WWDG_CFR_W0 ((uint16_t)0x0001)
  01483d: line 4562 define WWDG_CFR_W1 ((uint16_t)0x0002)
  01485f: line 4563 define WWDG_CFR_W2 ((uint16_t)0x0004)
  014881: line 4564 define WWDG_CFR_W3 ((uint16_t)0x0008)
  0148a3: line 4565 define WWDG_CFR_W4 ((uint16_t)0x0010)
  0148c5: line 4566 define WWDG_CFR_W5 ((uint16_t)0x0020)
  0148e7: line 4567 define WWDG_CFR_W6 ((uint16_t)0x0040)
  014909: line 4569 define WWDG_CFR_WDGTB ((uint16_t)0x0180)
  01492e: line 4570 define WWDG_CFR_WDGTB0 ((uint16_t)0x0080)
  014954: line 4571 define WWDG_CFR_WDGTB1 ((uint16_t)0x0100)
  01497a: line 4573 define WWDG_CFR_EWI ((uint16_t)0x0200)
  01499d: line 4576 define WWDG_SR_EWIF ((uint8_t)0x01)
  0149bd: line 4585 define FSMC_BCR1_MBKEN ((uint32_t)0x00000001)
  0149e7: line 4586 define FSMC_BCR1_MUXEN ((uint32_t)0x00000002)
  014a11: line 4588 define FSMC_BCR1_MTYP ((uint32_t)0x0000000C)
  014a3a: line 4589 define FSMC_BCR1_MTYP_0 ((uint32_t)0x00000004)
  014a65: line 4590 define FSMC_BCR1_MTYP_1 ((uint32_t)0x00000008)
  014a90: line 4592 define FSMC_BCR1_MWID ((uint32_t)0x00000030)
  014ab9: line 4593 define FSMC_BCR1_MWID_0 ((uint32_t)0x00000010)
  014ae4: line 4594 define FSMC_BCR1_MWID_1 ((uint32_t)0x00000020)
  014b0f: line 4596 define FSMC_BCR1_FACCEN ((uint32_t)0x00000040)
  014b3a: line 4597 define FSMC_BCR1_BURSTEN ((uint32_t)0x00000100)
  014b66: line 4598 define FSMC_BCR1_WAITPOL ((uint32_t)0x00000200)
  014b92: line 4599 define FSMC_BCR1_WRAPMOD ((uint32_t)0x00000400)
  014bbe: line 4600 define FSMC_BCR1_WAITCFG ((uint32_t)0x00000800)
  014bea: line 4601 define FSMC_BCR1_WREN ((uint32_t)0x00001000)
  014c13: line 4602 define FSMC_BCR1_WAITEN ((uint32_t)0x00002000)
  014c3e: line 4603 define FSMC_BCR1_EXTMOD ((uint32_t)0x00004000)
  014c69: line 4604 define FSMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000)
  014c97: line 4605 define FSMC_BCR1_CBURSTRW ((uint32_t)0x00080000)
  014cc4: line 4608 define FSMC_BCR2_MBKEN ((uint32_t)0x00000001)
  014cee: line 4609 define FSMC_BCR2_MUXEN ((uint32_t)0x00000002)
  014d18: line 4611 define FSMC_BCR2_MTYP ((uint32_t)0x0000000C)
  014d41: line 4612 define FSMC_BCR2_MTYP_0 ((uint32_t)0x00000004)
  014d6c: line 4613 define FSMC_BCR2_MTYP_1 ((uint32_t)0x00000008)
  014d97: line 4615 define FSMC_BCR2_MWID ((uint32_t)0x00000030)
  014dc0: line 4616 define FSMC_BCR2_MWID_0 ((uint32_t)0x00000010)
  014deb: line 4617 define FSMC_BCR2_MWID_1 ((uint32_t)0x00000020)
  014e16: line 4619 define FSMC_BCR2_FACCEN ((uint32_t)0x00000040)
  014e41: line 4620 define FSMC_BCR2_BURSTEN ((uint32_t)0x00000100)
  014e6d: line 4621 define FSMC_BCR2_WAITPOL ((uint32_t)0x00000200)
  014e99: line 4622 define FSMC_BCR2_WRAPMOD ((uint32_t)0x00000400)
  014ec5: line 4623 define FSMC_BCR2_WAITCFG ((uint32_t)0x00000800)
  014ef1: line 4624 define FSMC_BCR2_WREN ((uint32_t)0x00001000)
  014f1a: line 4625 define FSMC_BCR2_WAITEN ((uint32_t)0x00002000)
  014f45: line 4626 define FSMC_BCR2_EXTMOD ((uint32_t)0x00004000)
  014f70: line 4627 define FSMC_BCR2_ASYNCWAIT ((uint32_t)0x00008000)
  014f9e: line 4628 define FSMC_BCR2_CBURSTRW ((uint32_t)0x00080000)
  014fcb: line 4631 define FSMC_BCR3_MBKEN ((uint32_t)0x00000001)
  014ff5: line 4632 define FSMC_BCR3_MUXEN ((uint32_t)0x00000002)
  01501f: line 4634 define FSMC_BCR3_MTYP ((uint32_t)0x0000000C)
  015048: line 4635 define FSMC_BCR3_MTYP_0 ((uint32_t)0x00000004)
  015073: line 4636 define FSMC_BCR3_MTYP_1 ((uint32_t)0x00000008)
  01509e: line 4638 define FSMC_BCR3_MWID ((uint32_t)0x00000030)
  0150c7: line 4639 define FSMC_BCR3_MWID_0 ((uint32_t)0x00000010)
  0150f2: line 4640 define FSMC_BCR3_MWID_1 ((uint32_t)0x00000020)
  01511d: line 4642 define FSMC_BCR3_FACCEN ((uint32_t)0x00000040)
  015148: line 4643 define FSMC_BCR3_BURSTEN ((uint32_t)0x00000100)
  015174: line 4644 define FSMC_BCR3_WAITPOL ((uint32_t)0x00000200)
  0151a0: line 4645 define FSMC_BCR3_WRAPMOD ((uint32_t)0x00000400)
  0151cc: line 4646 define FSMC_BCR3_WAITCFG ((uint32_t)0x00000800)
  0151f8: line 4647 define FSMC_BCR3_WREN ((uint32_t)0x00001000)
  015221: line 4648 define FSMC_BCR3_WAITEN ((uint32_t)0x00002000)
  01524c: line 4649 define FSMC_BCR3_EXTMOD ((uint32_t)0x00004000)
  015277: line 4650 define FSMC_BCR3_ASYNCWAIT ((uint32_t)0x00008000)
  0152a5: line 4651 define FSMC_BCR3_CBURSTRW ((uint32_t)0x00080000)
  0152d2: line 4654 define FSMC_BCR4_MBKEN ((uint32_t)0x00000001)
  0152fc: line 4655 define FSMC_BCR4_MUXEN ((uint32_t)0x00000002)
  015326: line 4657 define FSMC_BCR4_MTYP ((uint32_t)0x0000000C)
  01534f: line 4658 define FSMC_BCR4_MTYP_0 ((uint32_t)0x00000004)
  01537a: line 4659 define FSMC_BCR4_MTYP_1 ((uint32_t)0x00000008)
  0153a5: line 4661 define FSMC_BCR4_MWID ((uint32_t)0x00000030)
  0153ce: line 4662 define FSMC_BCR4_MWID_0 ((uint32_t)0x00000010)
  0153f9: line 4663 define FSMC_BCR4_MWID_1 ((uint32_t)0x00000020)
  015424: line 4665 define FSMC_BCR4_FACCEN ((uint32_t)0x00000040)
  01544f: line 4666 define FSMC_BCR4_BURSTEN ((uint32_t)0x00000100)
  01547b: line 4667 define FSMC_BCR4_WAITPOL ((uint32_t)0x00000200)
  0154a7: line 4668 define FSMC_BCR4_WRAPMOD ((uint32_t)0x00000400)
  0154d3: line 4669 define FSMC_BCR4_WAITCFG ((uint32_t)0x00000800)
  0154ff: line 4670 define FSMC_BCR4_WREN ((uint32_t)0x00001000)
  015528: line 4671 define FSMC_BCR4_WAITEN ((uint32_t)0x00002000)
  015553: line 4672 define FSMC_BCR4_EXTMOD ((uint32_t)0x00004000)
  01557e: line 4673 define FSMC_BCR4_ASYNCWAIT ((uint32_t)0x00008000)
  0155ac: line 4674 define FSMC_BCR4_CBURSTRW ((uint32_t)0x00080000)
  0155d9: line 4677 define FSMC_BTR1_ADDSET ((uint32_t)0x0000000F)
  015604: line 4678 define FSMC_BTR1_ADDSET_0 ((uint32_t)0x00000001)
  015631: line 4679 define FSMC_BTR1_ADDSET_1 ((uint32_t)0x00000002)
  01565e: line 4680 define FSMC_BTR1_ADDSET_2 ((uint32_t)0x00000004)
  01568b: line 4681 define FSMC_BTR1_ADDSET_3 ((uint32_t)0x00000008)
  0156b8: line 4683 define FSMC_BTR1_ADDHLD ((uint32_t)0x000000F0)
  0156e3: line 4684 define FSMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010)
  015710: line 4685 define FSMC_BTR1_ADDHLD_1 ((uint32_t)0x00000020)
  01573d: line 4686 define FSMC_BTR1_ADDHLD_2 ((uint32_t)0x00000040)
  01576a: line 4687 define FSMC_BTR1_ADDHLD_3 ((uint32_t)0x00000080)
  015797: line 4689 define FSMC_BTR1_DATAST ((uint32_t)0x0000FF00)
  0157c2: line 4690 define FSMC_BTR1_DATAST_0 ((uint32_t)0x00000100)
  0157ef: line 4691 define FSMC_BTR1_DATAST_1 ((uint32_t)0x00000200)
  01581c: line 4692 define FSMC_BTR1_DATAST_2 ((uint32_t)0x00000400)
  015849: line 4693 define FSMC_BTR1_DATAST_3 ((uint32_t)0x00000800)
  015876: line 4695 define FSMC_BTR1_BUSTURN ((uint32_t)0x000F0000)
  0158a2: line 4696 define FSMC_BTR1_BUSTURN_0 ((uint32_t)0x00010000)
  0158d0: line 4697 define FSMC_BTR1_BUSTURN_1 ((uint32_t)0x00020000)
  0158fe: line 4698 define FSMC_BTR1_BUSTURN_2 ((uint32_t)0x00040000)
  01592c: line 4699 define FSMC_BTR1_BUSTURN_3 ((uint32_t)0x00080000)
  01595a: line 4701 define FSMC_BTR1_CLKDIV ((uint32_t)0x00F00000)
  015985: line 4702 define FSMC_BTR1_CLKDIV_0 ((uint32_t)0x00100000)
  0159b2: line 4703 define FSMC_BTR1_CLKDIV_1 ((uint32_t)0x00200000)
  0159df: line 4704 define FSMC_BTR1_CLKDIV_2 ((uint32_t)0x00400000)
  015a0c: line 4705 define FSMC_BTR1_CLKDIV_3 ((uint32_t)0x00800000)
  015a39: line 4707 define FSMC_BTR1_DATLAT ((uint32_t)0x0F000000)
  015a64: line 4708 define FSMC_BTR1_DATLAT_0 ((uint32_t)0x01000000)
  015a91: line 4709 define FSMC_BTR1_DATLAT_1 ((uint32_t)0x02000000)
  015abe: line 4710 define FSMC_BTR1_DATLAT_2 ((uint32_t)0x04000000)
  015aeb: line 4711 define FSMC_BTR1_DATLAT_3 ((uint32_t)0x08000000)
  015b18: line 4713 define FSMC_BTR1_ACCMOD ((uint32_t)0x30000000)
  015b43: line 4714 define FSMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000)
  015b70: line 4715 define FSMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000)
  015b9d: line 4718 define FSMC_BTR2_ADDSET ((uint32_t)0x0000000F)
  015bc8: line 4719 define FSMC_BTR2_ADDSET_0 ((uint32_t)0x00000001)
  015bf5: line 4720 define FSMC_BTR2_ADDSET_1 ((uint32_t)0x00000002)
  015c22: line 4721 define FSMC_BTR2_ADDSET_2 ((uint32_t)0x00000004)
  015c4f: line 4722 define FSMC_BTR2_ADDSET_3 ((uint32_t)0x00000008)
  015c7c: line 4724 define FSMC_BTR2_ADDHLD ((uint32_t)0x000000F0)
  015ca7: line 4725 define FSMC_BTR2_ADDHLD_0 ((uint32_t)0x00000010)
  015cd4: line 4726 define FSMC_BTR2_ADDHLD_1 ((uint32_t)0x00000020)
  015d01: line 4727 define FSMC_BTR2_ADDHLD_2 ((uint32_t)0x00000040)
  015d2e: line 4728 define FSMC_BTR2_ADDHLD_3 ((uint32_t)0x00000080)
  015d5b: line 4730 define FSMC_BTR2_DATAST ((uint32_t)0x0000FF00)
  015d86: line 4731 define FSMC_BTR2_DATAST_0 ((uint32_t)0x00000100)
  015db3: line 4732 define FSMC_BTR2_DATAST_1 ((uint32_t)0x00000200)
  015de0: line 4733 define FSMC_BTR2_DATAST_2 ((uint32_t)0x00000400)
  015e0d: line 4734 define FSMC_BTR2_DATAST_3 ((uint32_t)0x00000800)
  015e3a: line 4736 define FSMC_BTR2_BUSTURN ((uint32_t)0x000F0000)
  015e66: line 4737 define FSMC_BTR2_BUSTURN_0 ((uint32_t)0x00010000)
  015e94: line 4738 define FSMC_BTR2_BUSTURN_1 ((uint32_t)0x00020000)
  015ec2: line 4739 define FSMC_BTR2_BUSTURN_2 ((uint32_t)0x00040000)
  015ef0: line 4740 define FSMC_BTR2_BUSTURN_3 ((uint32_t)0x00080000)
  015f1e: line 4742 define FSMC_BTR2_CLKDIV ((uint32_t)0x00F00000)
  015f49: line 4743 define FSMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000)
  015f76: line 4744 define FSMC_BTR2_CLKDIV_1 ((uint32_t)0x00200000)
  015fa3: line 4745 define FSMC_BTR2_CLKDIV_2 ((uint32_t)0x00400000)
  015fd0: line 4746 define FSMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000)
  015ffd: line 4748 define FSMC_BTR2_DATLAT ((uint32_t)0x0F000000)
  016028: line 4749 define FSMC_BTR2_DATLAT_0 ((uint32_t)0x01000000)
  016055: line 4750 define FSMC_BTR2_DATLAT_1 ((uint32_t)0x02000000)
  016082: line 4751 define FSMC_BTR2_DATLAT_2 ((uint32_t)0x04000000)
  0160af: line 4752 define FSMC_BTR2_DATLAT_3 ((uint32_t)0x08000000)
  0160dc: line 4754 define FSMC_BTR2_ACCMOD ((uint32_t)0x30000000)
  016107: line 4755 define FSMC_BTR2_ACCMOD_0 ((uint32_t)0x10000000)
  016134: line 4756 define FSMC_BTR2_ACCMOD_1 ((uint32_t)0x20000000)
  016161: line 4759 define FSMC_BTR3_ADDSET ((uint32_t)0x0000000F)
  01618c: line 4760 define FSMC_BTR3_ADDSET_0 ((uint32_t)0x00000001)
  0161b9: line 4761 define FSMC_BTR3_ADDSET_1 ((uint32_t)0x00000002)
  0161e6: line 4762 define FSMC_BTR3_ADDSET_2 ((uint32_t)0x00000004)
  016213: line 4763 define FSMC_BTR3_ADDSET_3 ((uint32_t)0x00000008)
  016240: line 4765 define FSMC_BTR3_ADDHLD ((uint32_t)0x000000F0)
  01626b: line 4766 define FSMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010)
  016298: line 4767 define FSMC_BTR3_ADDHLD_1 ((uint32_t)0x00000020)
  0162c5: line 4768 define FSMC_BTR3_ADDHLD_2 ((uint32_t)0x00000040)
  0162f2: line 4769 define FSMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080)
  01631f: line 4771 define FSMC_BTR3_DATAST ((uint32_t)0x0000FF00)
  01634a: line 4772 define FSMC_BTR3_DATAST_0 ((uint32_t)0x00000100)
  016377: line 4773 define FSMC_BTR3_DATAST_1 ((uint32_t)0x00000200)
  0163a4: line 4774 define FSMC_BTR3_DATAST_2 ((uint32_t)0x00000400)
  0163d1: line 4775 define FSMC_BTR3_DATAST_3 ((uint32_t)0x00000800)
  0163fe: line 4777 define FSMC_BTR3_BUSTURN ((uint32_t)0x000F0000)
  01642a: line 4778 define FSMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000)
  016458: line 4779 define FSMC_BTR3_BUSTURN_1 ((uint32_t)0x00020000)
  016486: line 4780 define FSMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000)
  0164b4: line 4781 define FSMC_BTR3_BUSTURN_3 ((uint32_t)0x00080000)
  0164e2: line 4783 define FSMC_BTR3_CLKDIV ((uint32_t)0x00F00000)
  01650d: line 4784 define FSMC_BTR3_CLKDIV_0 ((uint32_t)0x00100000)
  01653a: line 4785 define FSMC_BTR3_CLKDIV_1 ((uint32_t)0x00200000)
  016567: line 4786 define FSMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000)
  016594: line 4787 define FSMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000)
  0165c1: line 4789 define FSMC_BTR3_DATLAT ((uint32_t)0x0F000000)
  0165ec: line 4790 define FSMC_BTR3_DATLAT_0 ((uint32_t)0x01000000)
  016619: line 4791 define FSMC_BTR3_DATLAT_1 ((uint32_t)0x02000000)
  016646: line 4792 define FSMC_BTR3_DATLAT_2 ((uint32_t)0x04000000)
  016673: line 4793 define FSMC_BTR3_DATLAT_3 ((uint32_t)0x08000000)
  0166a0: line 4795 define FSMC_BTR3_ACCMOD ((uint32_t)0x30000000)
  0166cb: line 4796 define FSMC_BTR3_ACCMOD_0 ((uint32_t)0x10000000)
  0166f8: line 4797 define FSMC_BTR3_ACCMOD_1 ((uint32_t)0x20000000)
  016725: line 4800 define FSMC_BTR4_ADDSET ((uint32_t)0x0000000F)
  016750: line 4801 define FSMC_BTR4_ADDSET_0 ((uint32_t)0x00000001)
  01677d: line 4802 define FSMC_BTR4_ADDSET_1 ((uint32_t)0x00000002)
  0167aa: line 4803 define FSMC_BTR4_ADDSET_2 ((uint32_t)0x00000004)
  0167d7: line 4804 define FSMC_BTR4_ADDSET_3 ((uint32_t)0x00000008)
  016804: line 4806 define FSMC_BTR4_ADDHLD ((uint32_t)0x000000F0)
  01682f: line 4807 define FSMC_BTR4_ADDHLD_0 ((uint32_t)0x00000010)
  01685c: line 4808 define FSMC_BTR4_ADDHLD_1 ((uint32_t)0x00000020)
  016889: line 4809 define FSMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040)
  0168b6: line 4810 define FSMC_BTR4_ADDHLD_3 ((uint32_t)0x00000080)
  0168e3: line 4812 define FSMC_BTR4_DATAST ((uint32_t)0x0000FF00)
  01690e: line 4813 define FSMC_BTR4_DATAST_0 ((uint32_t)0x00000100)
  01693b: line 4814 define FSMC_BTR4_DATAST_1 ((uint32_t)0x00000200)
  016968: line 4815 define FSMC_BTR4_DATAST_2 ((uint32_t)0x00000400)
  016995: line 4816 define FSMC_BTR4_DATAST_3 ((uint32_t)0x00000800)
  0169c2: line 4818 define FSMC_BTR4_BUSTURN ((uint32_t)0x000F0000)
  0169ee: line 4819 define FSMC_BTR4_BUSTURN_0 ((uint32_t)0x00010000)
  016a1c: line 4820 define FSMC_BTR4_BUSTURN_1 ((uint32_t)0x00020000)
  016a4a: line 4821 define FSMC_BTR4_BUSTURN_2 ((uint32_t)0x00040000)
  016a78: line 4822 define FSMC_BTR4_BUSTURN_3 ((uint32_t)0x00080000)
  016aa6: line 4824 define FSMC_BTR4_CLKDIV ((uint32_t)0x00F00000)
  016ad1: line 4825 define FSMC_BTR4_CLKDIV_0 ((uint32_t)0x00100000)
  016afe: line 4826 define FSMC_BTR4_CLKDIV_1 ((uint32_t)0x00200000)
  016b2b: line 4827 define FSMC_BTR4_CLKDIV_2 ((uint32_t)0x00400000)
  016b58: line 4828 define FSMC_BTR4_CLKDIV_3 ((uint32_t)0x00800000)
  016b85: line 4830 define FSMC_BTR4_DATLAT ((uint32_t)0x0F000000)
  016bb0: line 4831 define FSMC_BTR4_DATLAT_0 ((uint32_t)0x01000000)
  016bdd: line 4832 define FSMC_BTR4_DATLAT_1 ((uint32_t)0x02000000)
  016c0a: line 4833 define FSMC_BTR4_DATLAT_2 ((uint32_t)0x04000000)
  016c37: line 4834 define FSMC_BTR4_DATLAT_3 ((uint32_t)0x08000000)
  016c64: line 4836 define FSMC_BTR4_ACCMOD ((uint32_t)0x30000000)
  016c8f: line 4837 define FSMC_BTR4_ACCMOD_0 ((uint32_t)0x10000000)
  016cbc: line 4838 define FSMC_BTR4_ACCMOD_1 ((uint32_t)0x20000000)
  016ce9: line 4841 define FSMC_BWTR1_ADDSET ((uint32_t)0x0000000F)
  016d15: line 4842 define FSMC_BWTR1_ADDSET_0 ((uint32_t)0x00000001)
  016d43: line 4843 define FSMC_BWTR1_ADDSET_1 ((uint32_t)0x00000002)
  016d71: line 4844 define FSMC_BWTR1_ADDSET_2 ((uint32_t)0x00000004)
  016d9f: line 4845 define FSMC_BWTR1_ADDSET_3 ((uint32_t)0x00000008)
  016dcd: line 4847 define FSMC_BWTR1_ADDHLD ((uint32_t)0x000000F0)
  016df9: line 4848 define FSMC_BWTR1_ADDHLD_0 ((uint32_t)0x00000010)
  016e27: line 4849 define FSMC_BWTR1_ADDHLD_1 ((uint32_t)0x00000020)
  016e55: line 4850 define FSMC_BWTR1_ADDHLD_2 ((uint32_t)0x00000040)
  016e83: line 4851 define FSMC_BWTR1_ADDHLD_3 ((uint32_t)0x00000080)
  016eb1: line 4853 define FSMC_BWTR1_DATAST ((uint32_t)0x0000FF00)
  016edd: line 4854 define FSMC_BWTR1_DATAST_0 ((uint32_t)0x00000100)
  016f0b: line 4855 define FSMC_BWTR1_DATAST_1 ((uint32_t)0x00000200)
  016f39: line 4856 define FSMC_BWTR1_DATAST_2 ((uint32_t)0x00000400)
  016f67: line 4857 define FSMC_BWTR1_DATAST_3 ((uint32_t)0x00000800)
  016f95: line 4859 define FSMC_BWTR1_CLKDIV ((uint32_t)0x00F00000)
  016fc1: line 4860 define FSMC_BWTR1_CLKDIV_0 ((uint32_t)0x00100000)
  016fef: line 4861 define FSMC_BWTR1_CLKDIV_1 ((uint32_t)0x00200000)
  01701d: line 4862 define FSMC_BWTR1_CLKDIV_2 ((uint32_t)0x00400000)
  01704b: line 4863 define FSMC_BWTR1_CLKDIV_3 ((uint32_t)0x00800000)
  017079: line 4865 define FSMC_BWTR1_DATLAT ((uint32_t)0x0F000000)
  0170a5: line 4866 define FSMC_BWTR1_DATLAT_0 ((uint32_t)0x01000000)
  0170d3: line 4867 define FSMC_BWTR1_DATLAT_1 ((uint32_t)0x02000000)
  017101: line 4868 define FSMC_BWTR1_DATLAT_2 ((uint32_t)0x04000000)
  01712f: line 4869 define FSMC_BWTR1_DATLAT_3 ((uint32_t)0x08000000)
  01715d: line 4871 define FSMC_BWTR1_ACCMOD ((uint32_t)0x30000000)
  017189: line 4872 define FSMC_BWTR1_ACCMOD_0 ((uint32_t)0x10000000)
  0171b7: line 4873 define FSMC_BWTR1_ACCMOD_1 ((uint32_t)0x20000000)
  0171e5: line 4876 define FSMC_BWTR2_ADDSET ((uint32_t)0x0000000F)
  017211: line 4877 define FSMC_BWTR2_ADDSET_0 ((uint32_t)0x00000001)
  01723f: line 4878 define FSMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002)
  01726d: line 4879 define FSMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004)
  01729b: line 4880 define FSMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008)
  0172c9: line 4882 define FSMC_BWTR2_ADDHLD ((uint32_t)0x000000F0)
  0172f5: line 4883 define FSMC_BWTR2_ADDHLD_0 ((uint32_t)0x00000010)
  017323: line 4884 define FSMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020)
  017351: line 4885 define FSMC_BWTR2_ADDHLD_2 ((uint32_t)0x00000040)
  01737f: line 4886 define FSMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080)
  0173ad: line 4888 define FSMC_BWTR2_DATAST ((uint32_t)0x0000FF00)
  0173d9: line 4889 define FSMC_BWTR2_DATAST_0 ((uint32_t)0x00000100)
  017407: line 4890 define FSMC_BWTR2_DATAST_1 ((uint32_t)0x00000200)
  017435: line 4891 define FSMC_BWTR2_DATAST_2 ((uint32_t)0x00000400)
  017463: line 4892 define FSMC_BWTR2_DATAST_3 ((uint32_t)0x00000800)
  017491: line 4894 define FSMC_BWTR2_CLKDIV ((uint32_t)0x00F00000)
  0174bd: line 4895 define FSMC_BWTR2_CLKDIV_0 ((uint32_t)0x00100000)
  0174eb: line 4896 define FSMC_BWTR2_CLKDIV_1 ((uint32_t)0x00200000)
  017519: line 4897 define FSMC_BWTR2_CLKDIV_2 ((uint32_t)0x00400000)
  017547: line 4898 define FSMC_BWTR2_CLKDIV_3 ((uint32_t)0x00800000)
  017575: line 4900 define FSMC_BWTR2_DATLAT ((uint32_t)0x0F000000)
  0175a1: line 4901 define FSMC_BWTR2_DATLAT_0 ((uint32_t)0x01000000)
  0175cf: line 4902 define FSMC_BWTR2_DATLAT_1 ((uint32_t)0x02000000)
  0175fd: line 4903 define FSMC_BWTR2_DATLAT_2 ((uint32_t)0x04000000)
  01762b: line 4904 define FSMC_BWTR2_DATLAT_3 ((uint32_t)0x08000000)
  017659: line 4906 define FSMC_BWTR2_ACCMOD ((uint32_t)0x30000000)
  017685: line 4907 define FSMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000)
  0176b3: line 4908 define FSMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000)
  0176e1: line 4911 define FSMC_BWTR3_ADDSET ((uint32_t)0x0000000F)
  01770d: line 4912 define FSMC_BWTR3_ADDSET_0 ((uint32_t)0x00000001)
  01773b: line 4913 define FSMC_BWTR3_ADDSET_1 ((uint32_t)0x00000002)
  017769: line 4914 define FSMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004)
  017797: line 4915 define FSMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008)
  0177c5: line 4917 define FSMC_BWTR3_ADDHLD ((uint32_t)0x000000F0)
  0177f1: line 4918 define FSMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010)
  01781f: line 4919 define FSMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020)
  01784d: line 4920 define FSMC_BWTR3_ADDHLD_2 ((uint32_t)0x00000040)
  01787b: line 4921 define FSMC_BWTR3_ADDHLD_3 ((uint32_t)0x00000080)
  0178a9: line 4923 define FSMC_BWTR3_DATAST ((uint32_t)0x0000FF00)
  0178d5: line 4924 define FSMC_BWTR3_DATAST_0 ((uint32_t)0x00000100)
  017903: line 4925 define FSMC_BWTR3_DATAST_1 ((uint32_t)0x00000200)
  017931: line 4926 define FSMC_BWTR3_DATAST_2 ((uint32_t)0x00000400)
  01795f: line 4927 define FSMC_BWTR3_DATAST_3 ((uint32_t)0x00000800)
  01798d: line 4929 define FSMC_BWTR3_CLKDIV ((uint32_t)0x00F00000)
  0179b9: line 4930 define FSMC_BWTR3_CLKDIV_0 ((uint32_t)0x00100000)
  0179e7: line 4931 define FSMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000)
  017a15: line 4932 define FSMC_BWTR3_CLKDIV_2 ((uint32_t)0x00400000)
  017a43: line 4933 define FSMC_BWTR3_CLKDIV_3 ((uint32_t)0x00800000)
  017a71: line 4935 define FSMC_BWTR3_DATLAT ((uint32_t)0x0F000000)
  017a9d: line 4936 define FSMC_BWTR3_DATLAT_0 ((uint32_t)0x01000000)
  017acb: line 4937 define FSMC_BWTR3_DATLAT_1 ((uint32_t)0x02000000)
  017af9: line 4938 define FSMC_BWTR3_DATLAT_2 ((uint32_t)0x04000000)
  017b27: line 4939 define FSMC_BWTR3_DATLAT_3 ((uint32_t)0x08000000)
  017b55: line 4941 define FSMC_BWTR3_ACCMOD ((uint32_t)0x30000000)
  017b81: line 4942 define FSMC_BWTR3_ACCMOD_0 ((uint32_t)0x10000000)
  017baf: line 4943 define FSMC_BWTR3_ACCMOD_1 ((uint32_t)0x20000000)
  017bdd: line 4946 define FSMC_BWTR4_ADDSET ((uint32_t)0x0000000F)
  017c09: line 4947 define FSMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001)
  017c37: line 4948 define FSMC_BWTR4_ADDSET_1 ((uint32_t)0x00000002)
  017c65: line 4949 define FSMC_BWTR4_ADDSET_2 ((uint32_t)0x00000004)
  017c93: line 4950 define FSMC_BWTR4_ADDSET_3 ((uint32_t)0x00000008)
  017cc1: line 4952 define FSMC_BWTR4_ADDHLD ((uint32_t)0x000000F0)
  017ced: line 4953 define FSMC_BWTR4_ADDHLD_0 ((uint32_t)0x00000010)
  017d1b: line 4954 define FSMC_BWTR4_ADDHLD_1 ((uint32_t)0x00000020)
  017d49: line 4955 define FSMC_BWTR4_ADDHLD_2 ((uint32_t)0x00000040)
  017d77: line 4956 define FSMC_BWTR4_ADDHLD_3 ((uint32_t)0x00000080)
  017da5: line 4958 define FSMC_BWTR4_DATAST ((uint32_t)0x0000FF00)
  017dd1: line 4959 define FSMC_BWTR4_DATAST_0 ((uint32_t)0x00000100)
  017dff: line 4960 define FSMC_BWTR4_DATAST_1 ((uint32_t)0x00000200)
  017e2d: line 4961 define FSMC_BWTR4_DATAST_2 ((uint32_t)0x00000400)
  017e5b: line 4962 define FSMC_BWTR4_DATAST_3 ((uint32_t)0x00000800)
  017e89: line 4964 define FSMC_BWTR4_CLKDIV ((uint32_t)0x00F00000)
  017eb5: line 4965 define FSMC_BWTR4_CLKDIV_0 ((uint32_t)0x00100000)
  017ee3: line 4966 define FSMC_BWTR4_CLKDIV_1 ((uint32_t)0x00200000)
  017f11: line 4967 define FSMC_BWTR4_CLKDIV_2 ((uint32_t)0x00400000)
  017f3f: line 4968 define FSMC_BWTR4_CLKDIV_3 ((uint32_t)0x00800000)
  017f6d: line 4970 define FSMC_BWTR4_DATLAT ((uint32_t)0x0F000000)
  017f99: line 4971 define FSMC_BWTR4_DATLAT_0 ((uint32_t)0x01000000)
  017fc7: line 4972 define FSMC_BWTR4_DATLAT_1 ((uint32_t)0x02000000)
  017ff5: line 4973 define FSMC_BWTR4_DATLAT_2 ((uint32_t)0x04000000)
  018023: line 4974 define FSMC_BWTR4_DATLAT_3 ((uint32_t)0x08000000)
  018051: line 4976 define FSMC_BWTR4_ACCMOD ((uint32_t)0x30000000)
  01807d: line 4977 define FSMC_BWTR4_ACCMOD_0 ((uint32_t)0x10000000)
  0180ab: line 4978 define FSMC_BWTR4_ACCMOD_1 ((uint32_t)0x20000000)
  0180d9: line 4981 define FSMC_PCR2_PWAITEN ((uint32_t)0x00000002)
  018105: line 4982 define FSMC_PCR2_PBKEN ((uint32_t)0x00000004)
  01812f: line 4983 define FSMC_PCR2_PTYP ((uint32_t)0x00000008)
  018158: line 4985 define FSMC_PCR2_PWID ((uint32_t)0x00000030)
  018181: line 4986 define FSMC_PCR2_PWID_0 ((uint32_t)0x00000010)
  0181ac: line 4987 define FSMC_PCR2_PWID_1 ((uint32_t)0x00000020)
  0181d7: line 4989 define FSMC_PCR2_ECCEN ((uint32_t)0x00000040)
  018201: line 4991 define FSMC_PCR2_TCLR ((uint32_t)0x00001E00)
  01822a: line 4992 define FSMC_PCR2_TCLR_0 ((uint32_t)0x00000200)
  018255: line 4993 define FSMC_PCR2_TCLR_1 ((uint32_t)0x00000400)
  018280: line 4994 define FSMC_PCR2_TCLR_2 ((uint32_t)0x00000800)
  0182ab: line 4995 define FSMC_PCR2_TCLR_3 ((uint32_t)0x00001000)
  0182d6: line 4997 define FSMC_PCR2_TAR ((uint32_t)0x0001E000)
  0182fe: line 4998 define FSMC_PCR2_TAR_0 ((uint32_t)0x00002000)
  018328: line 4999 define FSMC_PCR2_TAR_1 ((uint32_t)0x00004000)
  018352: line 5000 define FSMC_PCR2_TAR_2 ((uint32_t)0x00008000)
  01837c: line 5001 define FSMC_PCR2_TAR_3 ((uint32_t)0x00010000)
  0183a6: line 5003 define FSMC_PCR2_ECCPS ((uint32_t)0x000E0000)
  0183d0: line 5004 define FSMC_PCR2_ECCPS_0 ((uint32_t)0x00020000)
  0183fc: line 5005 define FSMC_PCR2_ECCPS_1 ((uint32_t)0x00040000)
  018428: line 5006 define FSMC_PCR2_ECCPS_2 ((uint32_t)0x00080000)
  018454: line 5009 define FSMC_PCR3_PWAITEN ((uint32_t)0x00000002)
  018480: line 5010 define FSMC_PCR3_PBKEN ((uint32_t)0x00000004)
  0184aa: line 5011 define FSMC_PCR3_PTYP ((uint32_t)0x00000008)
  0184d3: line 5013 define FSMC_PCR3_PWID ((uint32_t)0x00000030)
  0184fc: line 5014 define FSMC_PCR3_PWID_0 ((uint32_t)0x00000010)
  018527: line 5015 define FSMC_PCR3_PWID_1 ((uint32_t)0x00000020)
  018552: line 5017 define FSMC_PCR3_ECCEN ((uint32_t)0x00000040)
  01857c: line 5019 define FSMC_PCR3_TCLR ((uint32_t)0x00001E00)
  0185a5: line 5020 define FSMC_PCR3_TCLR_0 ((uint32_t)0x00000200)
  0185d0: line 5021 define FSMC_PCR3_TCLR_1 ((uint32_t)0x00000400)
  0185fb: line 5022 define FSMC_PCR3_TCLR_2 ((uint32_t)0x00000800)
  018626: line 5023 define FSMC_PCR3_TCLR_3 ((uint32_t)0x00001000)
  018651: line 5025 define FSMC_PCR3_TAR ((uint32_t)0x0001E000)
  018679: line 5026 define FSMC_PCR3_TAR_0 ((uint32_t)0x00002000)
  0186a3: line 5027 define FSMC_PCR3_TAR_1 ((uint32_t)0x00004000)
  0186cd: line 5028 define FSMC_PCR3_TAR_2 ((uint32_t)0x00008000)
  0186f7: line 5029 define FSMC_PCR3_TAR_3 ((uint32_t)0x00010000)
  018721: line 5031 define FSMC_PCR3_ECCPS ((uint32_t)0x000E0000)
  01874b: line 5032 define FSMC_PCR3_ECCPS_0 ((uint32_t)0x00020000)
  018777: line 5033 define FSMC_PCR3_ECCPS_1 ((uint32_t)0x00040000)
  0187a3: line 5034 define FSMC_PCR3_ECCPS_2 ((uint32_t)0x00080000)
  0187cf: line 5037 define FSMC_PCR4_PWAITEN ((uint32_t)0x00000002)
  0187fb: line 5038 define FSMC_PCR4_PBKEN ((uint32_t)0x00000004)
  018825: line 5039 define FSMC_PCR4_PTYP ((uint32_t)0x00000008)
  01884e: line 5041 define FSMC_PCR4_PWID ((uint32_t)0x00000030)
  018877: line 5042 define FSMC_PCR4_PWID_0 ((uint32_t)0x00000010)
  0188a2: line 5043 define FSMC_PCR4_PWID_1 ((uint32_t)0x00000020)
  0188cd: line 5045 define FSMC_PCR4_ECCEN ((uint32_t)0x00000040)
  0188f7: line 5047 define FSMC_PCR4_TCLR ((uint32_t)0x00001E00)
  018920: line 5048 define FSMC_PCR4_TCLR_0 ((uint32_t)0x00000200)
  01894b: line 5049 define FSMC_PCR4_TCLR_1 ((uint32_t)0x00000400)
  018976: line 5050 define FSMC_PCR4_TCLR_2 ((uint32_t)0x00000800)
  0189a1: line 5051 define FSMC_PCR4_TCLR_3 ((uint32_t)0x00001000)
  0189cc: line 5053 define FSMC_PCR4_TAR ((uint32_t)0x0001E000)
  0189f4: line 5054 define FSMC_PCR4_TAR_0 ((uint32_t)0x00002000)
  018a1e: line 5055 define FSMC_PCR4_TAR_1 ((uint32_t)0x00004000)
  018a48: line 5056 define FSMC_PCR4_TAR_2 ((uint32_t)0x00008000)
  018a72: line 5057 define FSMC_PCR4_TAR_3 ((uint32_t)0x00010000)
  018a9c: line 5059 define FSMC_PCR4_ECCPS ((uint32_t)0x000E0000)
  018ac6: line 5060 define FSMC_PCR4_ECCPS_0 ((uint32_t)0x00020000)
  018af2: line 5061 define FSMC_PCR4_ECCPS_1 ((uint32_t)0x00040000)
  018b1e: line 5062 define FSMC_PCR4_ECCPS_2 ((uint32_t)0x00080000)
  018b4a: line 5065 define FSMC_SR2_IRS ((uint8_t)0x01)
  018b6a: line 5066 define FSMC_SR2_ILS ((uint8_t)0x02)
  018b8a: line 5067 define FSMC_SR2_IFS ((uint8_t)0x04)
  018baa: line 5068 define FSMC_SR2_IREN ((uint8_t)0x08)
  018bcb: line 5069 define FSMC_SR2_ILEN ((uint8_t)0x10)
  018bec: line 5070 define FSMC_SR2_IFEN ((uint8_t)0x20)
  018c0d: line 5071 define FSMC_SR2_FEMPT ((uint8_t)0x40)
  018c2f: line 5074 define FSMC_SR3_IRS ((uint8_t)0x01)
  018c4f: line 5075 define FSMC_SR3_ILS ((uint8_t)0x02)
  018c6f: line 5076 define FSMC_SR3_IFS ((uint8_t)0x04)
  018c8f: line 5077 define FSMC_SR3_IREN ((uint8_t)0x08)
  018cb0: line 5078 define FSMC_SR3_ILEN ((uint8_t)0x10)
  018cd1: line 5079 define FSMC_SR3_IFEN ((uint8_t)0x20)
  018cf2: line 5080 define FSMC_SR3_FEMPT ((uint8_t)0x40)
  018d14: line 5083 define FSMC_SR4_IRS ((uint8_t)0x01)
  018d34: line 5084 define FSMC_SR4_ILS ((uint8_t)0x02)
  018d54: line 5085 define FSMC_SR4_IFS ((uint8_t)0x04)
  018d74: line 5086 define FSMC_SR4_IREN ((uint8_t)0x08)
  018d95: line 5087 define FSMC_SR4_ILEN ((uint8_t)0x10)
  018db6: line 5088 define FSMC_SR4_IFEN ((uint8_t)0x20)
  018dd7: line 5089 define FSMC_SR4_FEMPT ((uint8_t)0x40)
  018df9: line 5092 define FSMC_PMEM2_MEMSET2 ((uint32_t)0x000000FF)
  018e26: line 5093 define FSMC_PMEM2_MEMSET2_0 ((uint32_t)0x00000001)
  018e55: line 5094 define FSMC_PMEM2_MEMSET2_1 ((uint32_t)0x00000002)
  018e84: line 5095 define FSMC_PMEM2_MEMSET2_2 ((uint32_t)0x00000004)
  018eb3: line 5096 define FSMC_PMEM2_MEMSET2_3 ((uint32_t)0x00000008)
  018ee2: line 5097 define FSMC_PMEM2_MEMSET2_4 ((uint32_t)0x00000010)
  018f11: line 5098 define FSMC_PMEM2_MEMSET2_5 ((uint32_t)0x00000020)
  018f40: line 5099 define FSMC_PMEM2_MEMSET2_6 ((uint32_t)0x00000040)
  018f6f: line 5100 define FSMC_PMEM2_MEMSET2_7 ((uint32_t)0x00000080)
  018f9e: line 5102 define FSMC_PMEM2_MEMWAIT2 ((uint32_t)0x0000FF00)
  018fcc: line 5103 define FSMC_PMEM2_MEMWAIT2_0 ((uint32_t)0x00000100)
  018ffc: line 5104 define FSMC_PMEM2_MEMWAIT2_1 ((uint32_t)0x00000200)
  01902c: line 5105 define FSMC_PMEM2_MEMWAIT2_2 ((uint32_t)0x00000400)
  01905c: line 5106 define FSMC_PMEM2_MEMWAIT2_3 ((uint32_t)0x00000800)
  01908c: line 5107 define FSMC_PMEM2_MEMWAIT2_4 ((uint32_t)0x00001000)
  0190bc: line 5108 define FSMC_PMEM2_MEMWAIT2_5 ((uint32_t)0x00002000)
  0190ec: line 5109 define FSMC_PMEM2_MEMWAIT2_6 ((uint32_t)0x00004000)
  01911c: line 5110 define FSMC_PMEM2_MEMWAIT2_7 ((uint32_t)0x00008000)
  01914c: line 5112 define FSMC_PMEM2_MEMHOLD2 ((uint32_t)0x00FF0000)
  01917a: line 5113 define FSMC_PMEM2_MEMHOLD2_0 ((uint32_t)0x00010000)
  0191aa: line 5114 define FSMC_PMEM2_MEMHOLD2_1 ((uint32_t)0x00020000)
  0191da: line 5115 define FSMC_PMEM2_MEMHOLD2_2 ((uint32_t)0x00040000)
  01920a: line 5116 define FSMC_PMEM2_MEMHOLD2_3 ((uint32_t)0x00080000)
  01923a: line 5117 define FSMC_PMEM2_MEMHOLD2_4 ((uint32_t)0x00100000)
  01926a: line 5118 define FSMC_PMEM2_MEMHOLD2_5 ((uint32_t)0x00200000)
  01929a: line 5119 define FSMC_PMEM2_MEMHOLD2_6 ((uint32_t)0x00400000)
  0192ca: line 5120 define FSMC_PMEM2_MEMHOLD2_7 ((uint32_t)0x00800000)
  0192fa: line 5122 define FSMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000)
  019327: line 5123 define FSMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000)
  019356: line 5124 define FSMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000)
  019385: line 5125 define FSMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000)
  0193b4: line 5126 define FSMC_PMEM2_MEMHIZ2_3 ((uint32_t)0x08000000)
  0193e3: line 5127 define FSMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000)
  019412: line 5128 define FSMC_PMEM2_MEMHIZ2_5 ((uint32_t)0x20000000)
  019441: line 5129 define FSMC_PMEM2_MEMHIZ2_6 ((uint32_t)0x40000000)
  019470: line 5130 define FSMC_PMEM2_MEMHIZ2_7 ((uint32_t)0x80000000)
  01949f: line 5133 define FSMC_PMEM3_MEMSET3 ((uint32_t)0x000000FF)
  0194cc: line 5134 define FSMC_PMEM3_MEMSET3_0 ((uint32_t)0x00000001)
  0194fb: line 5135 define FSMC_PMEM3_MEMSET3_1 ((uint32_t)0x00000002)
  01952a: line 5136 define FSMC_PMEM3_MEMSET3_2 ((uint32_t)0x00000004)
  019559: line 5137 define FSMC_PMEM3_MEMSET3_3 ((uint32_t)0x00000008)
  019588: line 5138 define FSMC_PMEM3_MEMSET3_4 ((uint32_t)0x00000010)
  0195b7: line 5139 define FSMC_PMEM3_MEMSET3_5 ((uint32_t)0x00000020)
  0195e6: line 5140 define FSMC_PMEM3_MEMSET3_6 ((uint32_t)0x00000040)
  019615: line 5141 define FSMC_PMEM3_MEMSET3_7 ((uint32_t)0x00000080)
  019644: line 5143 define FSMC_PMEM3_MEMWAIT3 ((uint32_t)0x0000FF00)
  019672: line 5144 define FSMC_PMEM3_MEMWAIT3_0 ((uint32_t)0x00000100)
  0196a2: line 5145 define FSMC_PMEM3_MEMWAIT3_1 ((uint32_t)0x00000200)
  0196d2: line 5146 define FSMC_PMEM3_MEMWAIT3_2 ((uint32_t)0x00000400)
  019702: line 5147 define FSMC_PMEM3_MEMWAIT3_3 ((uint32_t)0x00000800)
  019732: line 5148 define FSMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000)
  019762: line 5149 define FSMC_PMEM3_MEMWAIT3_5 ((uint32_t)0x00002000)
  019792: line 5150 define FSMC_PMEM3_MEMWAIT3_6 ((uint32_t)0x00004000)
  0197c2: line 5151 define FSMC_PMEM3_MEMWAIT3_7 ((uint32_t)0x00008000)
  0197f2: line 5153 define FSMC_PMEM3_MEMHOLD3 ((uint32_t)0x00FF0000)
  019820: line 5154 define FSMC_PMEM3_MEMHOLD3_0 ((uint32_t)0x00010000)
  019850: line 5155 define FSMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000)
  019880: line 5156 define FSMC_PMEM3_MEMHOLD3_2 ((uint32_t)0x00040000)
  0198b0: line 5157 define FSMC_PMEM3_MEMHOLD3_3 ((uint32_t)0x00080000)
  0198e0: line 5158 define FSMC_PMEM3_MEMHOLD3_4 ((uint32_t)0x00100000)
  019910: line 5159 define FSMC_PMEM3_MEMHOLD3_5 ((uint32_t)0x00200000)
  019940: line 5160 define FSMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000)
  019970: line 5161 define FSMC_PMEM3_MEMHOLD3_7 ((uint32_t)0x00800000)
  0199a0: line 5163 define FSMC_PMEM3_MEMHIZ3 ((uint32_t)0xFF000000)
  0199cd: line 5164 define FSMC_PMEM3_MEMHIZ3_0 ((uint32_t)0x01000000)
  0199fc: line 5165 define FSMC_PMEM3_MEMHIZ3_1 ((uint32_t)0x02000000)
  019a2b: line 5166 define FSMC_PMEM3_MEMHIZ3_2 ((uint32_t)0x04000000)
  019a5a: line 5167 define FSMC_PMEM3_MEMHIZ3_3 ((uint32_t)0x08000000)
  019a89: line 5168 define FSMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000)
  019ab8: line 5169 define FSMC_PMEM3_MEMHIZ3_5 ((uint32_t)0x20000000)
  019ae7: line 5170 define FSMC_PMEM3_MEMHIZ3_6 ((uint32_t)0x40000000)
  019b16: line 5171 define FSMC_PMEM3_MEMHIZ3_7 ((uint32_t)0x80000000)
  019b45: line 5174 define FSMC_PMEM4_MEMSET4 ((uint32_t)0x000000FF)
  019b72: line 5175 define FSMC_PMEM4_MEMSET4_0 ((uint32_t)0x00000001)
  019ba1: line 5176 define FSMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002)
  019bd0: line 5177 define FSMC_PMEM4_MEMSET4_2 ((uint32_t)0x00000004)
  019bff: line 5178 define FSMC_PMEM4_MEMSET4_3 ((uint32_t)0x00000008)
  019c2e: line 5179 define FSMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010)
  019c5d: line 5180 define FSMC_PMEM4_MEMSET4_5 ((uint32_t)0x00000020)
  019c8c: line 5181 define FSMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040)
  019cbb: line 5182 define FSMC_PMEM4_MEMSET4_7 ((uint32_t)0x00000080)
  019cea: line 5184 define FSMC_PMEM4_MEMWAIT4 ((uint32_t)0x0000FF00)
  019d18: line 5185 define FSMC_PMEM4_MEMWAIT4_0 ((uint32_t)0x00000100)
  019d48: line 5186 define FSMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200)
  019d78: line 5187 define FSMC_PMEM4_MEMWAIT4_2 ((uint32_t)0x00000400)
  019da8: line 5188 define FSMC_PMEM4_MEMWAIT4_3 ((uint32_t)0x00000800)
  019dd8: line 5189 define FSMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000)
  019e08: line 5190 define FSMC_PMEM4_MEMWAIT4_5 ((uint32_t)0x00002000)
  019e38: line 5191 define FSMC_PMEM4_MEMWAIT4_6 ((uint32_t)0x00004000)
  019e68: line 5192 define FSMC_PMEM4_MEMWAIT4_7 ((uint32_t)0x00008000)
  019e98: line 5194 define FSMC_PMEM4_MEMHOLD4 ((uint32_t)0x00FF0000)
  019ec6: line 5195 define FSMC_PMEM4_MEMHOLD4_0 ((uint32_t)0x00010000)
  019ef6: line 5196 define FSMC_PMEM4_MEMHOLD4_1 ((uint32_t)0x00020000)
  019f26: line 5197 define FSMC_PMEM4_MEMHOLD4_2 ((uint32_t)0x00040000)
  019f56: line 5198 define FSMC_PMEM4_MEMHOLD4_3 ((uint32_t)0x00080000)
  019f86: line 5199 define FSMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000)
  019fb6: line 5200 define FSMC_PMEM4_MEMHOLD4_5 ((uint32_t)0x00200000)
  019fe6: line 5201 define FSMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000)
  01a016: line 5202 define FSMC_PMEM4_MEMHOLD4_7 ((uint32_t)0x00800000)
  01a046: line 5204 define FSMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000)
  01a073: line 5205 define FSMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000)
  01a0a2: line 5206 define FSMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000)
  01a0d1: line 5207 define FSMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000)
  01a100: line 5208 define FSMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000)
  01a12f: line 5209 define FSMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000)
  01a15e: line 5210 define FSMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000)
  01a18d: line 5211 define FSMC_PMEM4_MEMHIZ4_6 ((uint32_t)0x40000000)
  01a1bc: line 5212 define FSMC_PMEM4_MEMHIZ4_7 ((uint32_t)0x80000000)
  01a1eb: line 5215 define FSMC_PATT2_ATTSET2 ((uint32_t)0x000000FF)
  01a218: line 5216 define FSMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001)
  01a247: line 5217 define FSMC_PATT2_ATTSET2_1 ((uint32_t)0x00000002)
  01a276: line 5218 define FSMC_PATT2_ATTSET2_2 ((uint32_t)0x00000004)
  01a2a5: line 5219 define FSMC_PATT2_ATTSET2_3 ((uint32_t)0x00000008)
  01a2d4: line 5220 define FSMC_PATT2_ATTSET2_4 ((uint32_t)0x00000010)
  01a303: line 5221 define FSMC_PATT2_ATTSET2_5 ((uint32_t)0x00000020)
  01a332: line 5222 define FSMC_PATT2_ATTSET2_6 ((uint32_t)0x00000040)
  01a361: line 5223 define FSMC_PATT2_ATTSET2_7 ((uint32_t)0x00000080)
  01a390: line 5225 define FSMC_PATT2_ATTWAIT2 ((uint32_t)0x0000FF00)
  01a3be: line 5226 define FSMC_PATT2_ATTWAIT2_0 ((uint32_t)0x00000100)
  01a3ee: line 5227 define FSMC_PATT2_ATTWAIT2_1 ((uint32_t)0x00000200)
  01a41e: line 5228 define FSMC_PATT2_ATTWAIT2_2 ((uint32_t)0x00000400)
  01a44e: line 5229 define FSMC_PATT2_ATTWAIT2_3 ((uint32_t)0x00000800)
  01a47e: line 5230 define FSMC_PATT2_ATTWAIT2_4 ((uint32_t)0x00001000)
  01a4ae: line 5231 define FSMC_PATT2_ATTWAIT2_5 ((uint32_t)0x00002000)
  01a4de: line 5232 define FSMC_PATT2_ATTWAIT2_6 ((uint32_t)0x00004000)
  01a50e: line 5233 define FSMC_PATT2_ATTWAIT2_7 ((uint32_t)0x00008000)
  01a53e: line 5235 define FSMC_PATT2_ATTHOLD2 ((uint32_t)0x00FF0000)
  01a56c: line 5236 define FSMC_PATT2_ATTHOLD2_0 ((uint32_t)0x00010000)
  01a59c: line 5237 define FSMC_PATT2_ATTHOLD2_1 ((uint32_t)0x00020000)
  01a5cc: line 5238 define FSMC_PATT2_ATTHOLD2_2 ((uint32_t)0x00040000)
  01a5fc: line 5239 define FSMC_PATT2_ATTHOLD2_3 ((uint32_t)0x00080000)
  01a62c: line 5240 define FSMC_PATT2_ATTHOLD2_4 ((uint32_t)0x00100000)
  01a65c: line 5241 define FSMC_PATT2_ATTHOLD2_5 ((uint32_t)0x00200000)
  01a68c: line 5242 define FSMC_PATT2_ATTHOLD2_6 ((uint32_t)0x00400000)
  01a6bc: line 5243 define FSMC_PATT2_ATTHOLD2_7 ((uint32_t)0x00800000)
  01a6ec: line 5245 define FSMC_PATT2_ATTHIZ2 ((uint32_t)0xFF000000)
  01a719: line 5246 define FSMC_PATT2_ATTHIZ2_0 ((uint32_t)0x01000000)
  01a748: line 5247 define FSMC_PATT2_ATTHIZ2_1 ((uint32_t)0x02000000)
  01a777: line 5248 define FSMC_PATT2_ATTHIZ2_2 ((uint32_t)0x04000000)
  01a7a6: line 5249 define FSMC_PATT2_ATTHIZ2_3 ((uint32_t)0x08000000)
  01a7d5: line 5250 define FSMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000)
  01a804: line 5251 define FSMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000)
  01a833: line 5252 define FSMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000)
  01a862: line 5253 define FSMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000)
  01a891: line 5256 define FSMC_PATT3_ATTSET3 ((uint32_t)0x000000FF)
  01a8be: line 5257 define FSMC_PATT3_ATTSET3_0 ((uint32_t)0x00000001)
  01a8ed: line 5258 define FSMC_PATT3_ATTSET3_1 ((uint32_t)0x00000002)
  01a91c: line 5259 define FSMC_PATT3_ATTSET3_2 ((uint32_t)0x00000004)
  01a94b: line 5260 define FSMC_PATT3_ATTSET3_3 ((uint32_t)0x00000008)
  01a97a: line 5261 define FSMC_PATT3_ATTSET3_4 ((uint32_t)0x00000010)
  01a9a9: line 5262 define FSMC_PATT3_ATTSET3_5 ((uint32_t)0x00000020)
  01a9d8: line 5263 define FSMC_PATT3_ATTSET3_6 ((uint32_t)0x00000040)
  01aa07: line 5264 define FSMC_PATT3_ATTSET3_7 ((uint32_t)0x00000080)
  01aa36: line 5266 define FSMC_PATT3_ATTWAIT3 ((uint32_t)0x0000FF00)
  01aa64: line 5267 define FSMC_PATT3_ATTWAIT3_0 ((uint32_t)0x00000100)
  01aa94: line 5268 define FSMC_PATT3_ATTWAIT3_1 ((uint32_t)0x00000200)
  01aac4: line 5269 define FSMC_PATT3_ATTWAIT3_2 ((uint32_t)0x00000400)
  01aaf4: line 5270 define FSMC_PATT3_ATTWAIT3_3 ((uint32_t)0x00000800)
  01ab24: line 5271 define FSMC_PATT3_ATTWAIT3_4 ((uint32_t)0x00001000)
  01ab54: line 5272 define FSMC_PATT3_ATTWAIT3_5 ((uint32_t)0x00002000)
  01ab84: line 5273 define FSMC_PATT3_ATTWAIT3_6 ((uint32_t)0x00004000)
  01abb4: line 5274 define FSMC_PATT3_ATTWAIT3_7 ((uint32_t)0x00008000)
  01abe4: line 5276 define FSMC_PATT3_ATTHOLD3 ((uint32_t)0x00FF0000)
  01ac12: line 5277 define FSMC_PATT3_ATTHOLD3_0 ((uint32_t)0x00010000)
  01ac42: line 5278 define FSMC_PATT3_ATTHOLD3_1 ((uint32_t)0x00020000)
  01ac72: line 5279 define FSMC_PATT3_ATTHOLD3_2 ((uint32_t)0x00040000)
  01aca2: line 5280 define FSMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000)
  01acd2: line 5281 define FSMC_PATT3_ATTHOLD3_4 ((uint32_t)0x00100000)
  01ad02: line 5282 define FSMC_PATT3_ATTHOLD3_5 ((uint32_t)0x00200000)
  01ad32: line 5283 define FSMC_PATT3_ATTHOLD3_6 ((uint32_t)0x00400000)
  01ad62: line 5284 define FSMC_PATT3_ATTHOLD3_7 ((uint32_t)0x00800000)
  01ad92: line 5286 define FSMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000)
  01adbf: line 5287 define FSMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000)
  01adee: line 5288 define FSMC_PATT3_ATTHIZ3_1 ((uint32_t)0x02000000)
  01ae1d: line 5289 define FSMC_PATT3_ATTHIZ3_2 ((uint32_t)0x04000000)
  01ae4c: line 5290 define FSMC_PATT3_ATTHIZ3_3 ((uint32_t)0x08000000)
  01ae7b: line 5291 define FSMC_PATT3_ATTHIZ3_4 ((uint32_t)0x10000000)
  01aeaa: line 5292 define FSMC_PATT3_ATTHIZ3_5 ((uint32_t)0x20000000)
  01aed9: line 5293 define FSMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000)
  01af08: line 5294 define FSMC_PATT3_ATTHIZ3_7 ((uint32_t)0x80000000)
  01af37: line 5297 define FSMC_PATT4_ATTSET4 ((uint32_t)0x000000FF)
  01af64: line 5298 define FSMC_PATT4_ATTSET4_0 ((uint32_t)0x00000001)
  01af93: line 5299 define FSMC_PATT4_ATTSET4_1 ((uint32_t)0x00000002)
  01afc2: line 5300 define FSMC_PATT4_ATTSET4_2 ((uint32_t)0x00000004)
  01aff1: line 5301 define FSMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008)
  01b020: line 5302 define FSMC_PATT4_ATTSET4_4 ((uint32_t)0x00000010)
  01b04f: line 5303 define FSMC_PATT4_ATTSET4_5 ((uint32_t)0x00000020)
  01b07e: line 5304 define FSMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040)
  01b0ad: line 5305 define FSMC_PATT4_ATTSET4_7 ((uint32_t)0x00000080)
  01b0dc: line 5307 define FSMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00)
  01b10a: line 5308 define FSMC_PATT4_ATTWAIT4_0 ((uint32_t)0x00000100)
  01b13a: line 5309 define FSMC_PATT4_ATTWAIT4_1 ((uint32_t)0x00000200)
  01b16a: line 5310 define FSMC_PATT4_ATTWAIT4_2 ((uint32_t)0x00000400)
  01b19a: line 5311 define FSMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800)
  01b1ca: line 5312 define FSMC_PATT4_ATTWAIT4_4 ((uint32_t)0x00001000)
  01b1fa: line 5313 define FSMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000)
  01b22a: line 5314 define FSMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000)
  01b25a: line 5315 define FSMC_PATT4_ATTWAIT4_7 ((uint32_t)0x00008000)
  01b28a: line 5317 define FSMC_PATT4_ATTHOLD4 ((uint32_t)0x00FF0000)
  01b2b8: line 5318 define FSMC_PATT4_ATTHOLD4_0 ((uint32_t)0x00010000)
  01b2e8: line 5319 define FSMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000)
  01b318: line 5320 define FSMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000)
  01b348: line 5321 define FSMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000)
  01b378: line 5322 define FSMC_PATT4_ATTHOLD4_4 ((uint32_t)0x00100000)
  01b3a8: line 5323 define FSMC_PATT4_ATTHOLD4_5 ((uint32_t)0x00200000)
  01b3d8: line 5324 define FSMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000)
  01b408: line 5325 define FSMC_PATT4_ATTHOLD4_7 ((uint32_t)0x00800000)
  01b438: line 5327 define FSMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000)
  01b465: line 5328 define FSMC_PATT4_ATTHIZ4_0 ((uint32_t)0x01000000)
  01b494: line 5329 define FSMC_PATT4_ATTHIZ4_1 ((uint32_t)0x02000000)
  01b4c3: line 5330 define FSMC_PATT4_ATTHIZ4_2 ((uint32_t)0x04000000)
  01b4f2: line 5331 define FSMC_PATT4_ATTHIZ4_3 ((uint32_t)0x08000000)
  01b521: line 5332 define FSMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000)
  01b550: line 5333 define FSMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000)
  01b57f: line 5334 define FSMC_PATT4_ATTHIZ4_6 ((uint32_t)0x40000000)
  01b5ae: line 5335 define FSMC_PATT4_ATTHIZ4_7 ((uint32_t)0x80000000)
  01b5dd: line 5338 define FSMC_PIO4_IOSET4 ((uint32_t)0x000000FF)
  01b608: line 5339 define FSMC_PIO4_IOSET4_0 ((uint32_t)0x00000001)
  01b635: line 5340 define FSMC_PIO4_IOSET4_1 ((uint32_t)0x00000002)
  01b662: line 5341 define FSMC_PIO4_IOSET4_2 ((uint32_t)0x00000004)
  01b68f: line 5342 define FSMC_PIO4_IOSET4_3 ((uint32_t)0x00000008)
  01b6bc: line 5343 define FSMC_PIO4_IOSET4_4 ((uint32_t)0x00000010)
  01b6e9: line 5344 define FSMC_PIO4_IOSET4_5 ((uint32_t)0x00000020)
  01b716: line 5345 define FSMC_PIO4_IOSET4_6 ((uint32_t)0x00000040)
  01b743: line 5346 define FSMC_PIO4_IOSET4_7 ((uint32_t)0x00000080)
  01b770: line 5348 define FSMC_PIO4_IOWAIT4 ((uint32_t)0x0000FF00)
  01b79c: line 5349 define FSMC_PIO4_IOWAIT4_0 ((uint32_t)0x00000100)
  01b7ca: line 5350 define FSMC_PIO4_IOWAIT4_1 ((uint32_t)0x00000200)
  01b7f8: line 5351 define FSMC_PIO4_IOWAIT4_2 ((uint32_t)0x00000400)
  01b826: line 5352 define FSMC_PIO4_IOWAIT4_3 ((uint32_t)0x00000800)
  01b854: line 5353 define FSMC_PIO4_IOWAIT4_4 ((uint32_t)0x00001000)
  01b882: line 5354 define FSMC_PIO4_IOWAIT4_5 ((uint32_t)0x00002000)
  01b8b0: line 5355 define FSMC_PIO4_IOWAIT4_6 ((uint32_t)0x00004000)
  01b8de: line 5356 define FSMC_PIO4_IOWAIT4_7 ((uint32_t)0x00008000)
  01b90c: line 5358 define FSMC_PIO4_IOHOLD4 ((uint32_t)0x00FF0000)
  01b938: line 5359 define FSMC_PIO4_IOHOLD4_0 ((uint32_t)0x00010000)
  01b966: line 5360 define FSMC_PIO4_IOHOLD4_1 ((uint32_t)0x00020000)
  01b994: line 5361 define FSMC_PIO4_IOHOLD4_2 ((uint32_t)0x00040000)
  01b9c2: line 5362 define FSMC_PIO4_IOHOLD4_3 ((uint32_t)0x00080000)
  01b9f0: line 5363 define FSMC_PIO4_IOHOLD4_4 ((uint32_t)0x00100000)
  01ba1e: line 5364 define FSMC_PIO4_IOHOLD4_5 ((uint32_t)0x00200000)
  01ba4c: line 5365 define FSMC_PIO4_IOHOLD4_6 ((uint32_t)0x00400000)
  01ba7a: line 5366 define FSMC_PIO4_IOHOLD4_7 ((uint32_t)0x00800000)
  01baa8: line 5368 define FSMC_PIO4_IOHIZ4 ((uint32_t)0xFF000000)
  01bad3: line 5369 define FSMC_PIO4_IOHIZ4_0 ((uint32_t)0x01000000)
  01bb00: line 5370 define FSMC_PIO4_IOHIZ4_1 ((uint32_t)0x02000000)
  01bb2d: line 5371 define FSMC_PIO4_IOHIZ4_2 ((uint32_t)0x04000000)
  01bb5a: line 5372 define FSMC_PIO4_IOHIZ4_3 ((uint32_t)0x08000000)
  01bb87: line 5373 define FSMC_PIO4_IOHIZ4_4 ((uint32_t)0x10000000)
  01bbb4: line 5374 define FSMC_PIO4_IOHIZ4_5 ((uint32_t)0x20000000)
  01bbe1: line 5375 define FSMC_PIO4_IOHIZ4_6 ((uint32_t)0x40000000)
  01bc0e: line 5376 define FSMC_PIO4_IOHIZ4_7 ((uint32_t)0x80000000)
  01bc3b: line 5379 define FSMC_ECCR2_ECC2 ((uint32_t)0xFFFFFFFF)
  01bc65: line 5382 define FSMC_ECCR3_ECC3 ((uint32_t)0xFFFFFFFF)
  01bc8f: line 5391 define SDIO_POWER_PWRCTRL ((uint8_t)0x03)
  01bcb5: line 5392 define SDIO_POWER_PWRCTRL_0 ((uint8_t)0x01)
  01bcdd: line 5393 define SDIO_POWER_PWRCTRL_1 ((uint8_t)0x02)
  01bd05: line 5396 define SDIO_CLKCR_CLKDIV ((uint16_t)0x00FF)
  01bd2d: line 5397 define SDIO_CLKCR_CLKEN ((uint16_t)0x0100)
  01bd54: line 5398 define SDIO_CLKCR_PWRSAV ((uint16_t)0x0200)
  01bd7c: line 5399 define SDIO_CLKCR_BYPASS ((uint16_t)0x0400)
  01bda4: line 5401 define SDIO_CLKCR_WIDBUS ((uint16_t)0x1800)
  01bdcc: line 5402 define SDIO_CLKCR_WIDBUS_0 ((uint16_t)0x0800)
  01bdf6: line 5403 define SDIO_CLKCR_WIDBUS_1 ((uint16_t)0x1000)
  01be20: line 5405 define SDIO_CLKCR_NEGEDGE ((uint16_t)0x2000)
  01be49: line 5406 define SDIO_CLKCR_HWFC_EN ((uint16_t)0x4000)
  01be72: line 5409 define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF)
  01be9c: line 5412 define SDIO_CMD_CMDINDEX ((uint16_t)0x003F)
  01bec4: line 5414 define SDIO_CMD_WAITRESP ((uint16_t)0x00C0)
  01beec: line 5415 define SDIO_CMD_WAITRESP_0 ((uint16_t)0x0040)
  01bf16: line 5416 define SDIO_CMD_WAITRESP_1 ((uint16_t)0x0080)
  01bf40: line 5418 define SDIO_CMD_WAITINT ((uint16_t)0x0100)
  01bf67: line 5419 define SDIO_CMD_WAITPEND ((uint16_t)0x0200)
  01bf8f: line 5420 define SDIO_CMD_CPSMEN ((uint16_t)0x0400)
  01bfb5: line 5421 define SDIO_CMD_SDIOSUSPEND ((uint16_t)0x0800)
  01bfe0: line 5422 define SDIO_CMD_ENCMDCOMPL ((uint16_t)0x1000)
  01c00a: line 5423 define SDIO_CMD_NIEN ((uint16_t)0x2000)
  01c02e: line 5424 define SDIO_CMD_CEATACMD ((uint16_t)0x4000)
  01c056: line 5427 define SDIO_RESPCMD_RESPCMD ((uint8_t)0x3F)
  01c07e: line 5430 define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF)
  01c0af: line 5433 define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF)
  01c0e0: line 5436 define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF)
  01c111: line 5439 define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF)
  01c142: line 5442 define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF)
  01c173: line 5445 define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF)
  01c1a2: line 5448 define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF)
  01c1d1: line 5451 define SDIO_DCTRL_DTEN ((uint16_t)0x0001)
  01c1f7: line 5452 define SDIO_DCTRL_DTDIR ((uint16_t)0x0002)
  01c21e: line 5453 define SDIO_DCTRL_DTMODE ((uint16_t)0x0004)
  01c246: line 5454 define SDIO_DCTRL_DMAEN ((uint16_t)0x0008)
  01c26d: line 5456 define SDIO_DCTRL_DBLOCKSIZE ((uint16_t)0x00F0)
  01c299: line 5457 define SDIO_DCTRL_DBLOCKSIZE_0 ((uint16_t)0x0010)
  01c2c7: line 5458 define SDIO_DCTRL_DBLOCKSIZE_1 ((uint16_t)0x0020)
  01c2f5: line 5459 define SDIO_DCTRL_DBLOCKSIZE_2 ((uint16_t)0x0040)
  01c323: line 5460 define SDIO_DCTRL_DBLOCKSIZE_3 ((uint16_t)0x0080)
  01c351: line 5462 define SDIO_DCTRL_RWSTART ((uint16_t)0x0100)
  01c37a: line 5463 define SDIO_DCTRL_RWSTOP ((uint16_t)0x0200)
  01c3a2: line 5464 define SDIO_DCTRL_RWMOD ((uint16_t)0x0400)
  01c3c9: line 5465 define SDIO_DCTRL_SDIOEN ((uint16_t)0x0800)
  01c3f1: line 5468 define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF)
  01c421: line 5471 define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001)
  01c44d: line 5472 define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002)
  01c479: line 5473 define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004)
  01c4a5: line 5474 define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008)
  01c4d1: line 5475 define SDIO_STA_TXUNDERR ((uint32_t)0x00000010)
  01c4fd: line 5476 define SDIO_STA_RXOVERR ((uint32_t)0x00000020)
  01c528: line 5477 define SDIO_STA_CMDREND ((uint32_t)0x00000040)
  01c553: line 5478 define SDIO_STA_CMDSENT ((uint32_t)0x00000080)
  01c57e: line 5479 define SDIO_STA_DATAEND ((uint32_t)0x00000100)
  01c5a9: line 5480 define SDIO_STA_STBITERR ((uint32_t)0x00000200)
  01c5d5: line 5481 define SDIO_STA_DBCKEND ((uint32_t)0x00000400)
  01c600: line 5482 define SDIO_STA_CMDACT ((uint32_t)0x00000800)
  01c62a: line 5483 define SDIO_STA_TXACT ((uint32_t)0x00001000)
  01c653: line 5484 define SDIO_STA_RXACT ((uint32_t)0x00002000)
  01c67c: line 5485 define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000)
  01c6a8: line 5486 define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000)
  01c6d4: line 5487 define SDIO_STA_TXFIFOF ((uint32_t)0x00010000)
  01c6ff: line 5488 define SDIO_STA_RXFIFOF ((uint32_t)0x00020000)
  01c72a: line 5489 define SDIO_STA_TXFIFOE ((uint32_t)0x00040000)
  01c755: line 5490 define SDIO_STA_RXFIFOE ((uint32_t)0x00080000)
  01c780: line 5491 define SDIO_STA_TXDAVL ((uint32_t)0x00100000)
  01c7aa: line 5492 define SDIO_STA_RXDAVL ((uint32_t)0x00200000)
  01c7d4: line 5493 define SDIO_STA_SDIOIT ((uint32_t)0x00400000)
  01c7fe: line 5494 define SDIO_STA_CEATAEND ((uint32_t)0x00800000)
  01c82a: line 5497 define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001)
  01c857: line 5498 define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002)
  01c884: line 5499 define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004)
  01c8b1: line 5500 define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008)
  01c8de: line 5501 define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010)
  01c90b: line 5502 define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020)
  01c937: line 5503 define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040)
  01c963: line 5504 define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080)
  01c98f: line 5505 define SDIO_ICR_DATAENDC ((uint32_t)0x00000100)
  01c9bb: line 5506 define SDIO_ICR_STBITERRC ((uint32_t)0x00000200)
  01c9e8: line 5507 define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400)
  01ca14: line 5508 define SDIO_ICR_SDIOITC ((uint32_t)0x00400000)
  01ca3f: line 5509 define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000)
  01ca6c: line 5512 define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001)
  01ca9b: line 5513 define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002)
  01caca: line 5514 define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004)
  01caf9: line 5515 define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008)
  01cb28: line 5516 define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010)
  01cb57: line 5517 define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020)
  01cb85: line 5518 define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040)
  01cbb3: line 5519 define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080)
  01cbe1: line 5520 define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100)
  01cc0f: line 5521 define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200)
  01cc3e: line 5522 define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400)
  01cc6c: line 5523 define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800)
  01cc99: line 5524 define SDIO_MASK_TXACTIE ((uint32_t)0x00001000)
  01ccc5: line 5525 define SDIO_MASK_RXACTIE ((uint32_t)0x00002000)
  01ccf1: line 5526 define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000)
  01cd20: line 5527 define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000)
  01cd4f: line 5528 define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000)
  01cd7d: line 5529 define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000)
  01cdab: line 5530 define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000)
  01cdd9: line 5531 define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000)
  01ce07: line 5532 define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000)
  01ce34: line 5533 define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000)
  01ce61: line 5534 define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000)
  01ce8e: line 5535 define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000)
  01cebd: line 5538 define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF)
  01ceee: line 5541 define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF)
  01cf1b: line 5551 define USB_EP0R_EA ((uint16_t)0x000F)
  01cf3d: line 5553 define USB_EP0R_STAT_TX ((uint16_t)0x0030)
  01cf64: line 5554 define USB_EP0R_STAT_TX_0 ((uint16_t)0x0010)
  01cf8d: line 5555 define USB_EP0R_STAT_TX_1 ((uint16_t)0x0020)
  01cfb6: line 5557 define USB_EP0R_DTOG_TX ((uint16_t)0x0040)
  01cfdd: line 5558 define USB_EP0R_CTR_TX ((uint16_t)0x0080)
  01d003: line 5559 define USB_EP0R_EP_KIND ((uint16_t)0x0100)
  01d02a: line 5561 define USB_EP0R_EP_TYPE ((uint16_t)0x0600)
  01d051: line 5562 define USB_EP0R_EP_TYPE_0 ((uint16_t)0x0200)
  01d07a: line 5563 define USB_EP0R_EP_TYPE_1 ((uint16_t)0x0400)
  01d0a3: line 5565 define USB_EP0R_SETUP ((uint16_t)0x0800)
  01d0c8: line 5567 define USB_EP0R_STAT_RX ((uint16_t)0x3000)
  01d0ef: line 5568 define USB_EP0R_STAT_RX_0 ((uint16_t)0x1000)
  01d118: line 5569 define USB_EP0R_STAT_RX_1 ((uint16_t)0x2000)
  01d141: line 5571 define USB_EP0R_DTOG_RX ((uint16_t)0x4000)
  01d168: line 5572 define USB_EP0R_CTR_RX ((uint16_t)0x8000)
  01d18e: line 5575 define USB_EP1R_EA ((uint16_t)0x000F)
  01d1b0: line 5577 define USB_EP1R_STAT_TX ((uint16_t)0x0030)
  01d1d7: line 5578 define USB_EP1R_STAT_TX_0 ((uint16_t)0x0010)
  01d200: line 5579 define USB_EP1R_STAT_TX_1 ((uint16_t)0x0020)
  01d229: line 5581 define USB_EP1R_DTOG_TX ((uint16_t)0x0040)
  01d250: line 5582 define USB_EP1R_CTR_TX ((uint16_t)0x0080)
  01d276: line 5583 define USB_EP1R_EP_KIND ((uint16_t)0x0100)
  01d29d: line 5585 define USB_EP1R_EP_TYPE ((uint16_t)0x0600)
  01d2c4: line 5586 define USB_EP1R_EP_TYPE_0 ((uint16_t)0x0200)
  01d2ed: line 5587 define USB_EP1R_EP_TYPE_1 ((uint16_t)0x0400)
  01d316: line 5589 define USB_EP1R_SETUP ((uint16_t)0x0800)
  01d33b: line 5591 define USB_EP1R_STAT_RX ((uint16_t)0x3000)
  01d362: line 5592 define USB_EP1R_STAT_RX_0 ((uint16_t)0x1000)
  01d38b: line 5593 define USB_EP1R_STAT_RX_1 ((uint16_t)0x2000)
  01d3b4: line 5595 define USB_EP1R_DTOG_RX ((uint16_t)0x4000)
  01d3db: line 5596 define USB_EP1R_CTR_RX ((uint16_t)0x8000)
  01d401: line 5599 define USB_EP2R_EA ((uint16_t)0x000F)
  01d423: line 5601 define USB_EP2R_STAT_TX ((uint16_t)0x0030)
  01d44a: line 5602 define USB_EP2R_STAT_TX_0 ((uint16_t)0x0010)
  01d473: line 5603 define USB_EP2R_STAT_TX_1 ((uint16_t)0x0020)
  01d49c: line 5605 define USB_EP2R_DTOG_TX ((uint16_t)0x0040)
  01d4c3: line 5606 define USB_EP2R_CTR_TX ((uint16_t)0x0080)
  01d4e9: line 5607 define USB_EP2R_EP_KIND ((uint16_t)0x0100)
  01d510: line 5609 define USB_EP2R_EP_TYPE ((uint16_t)0x0600)
  01d537: line 5610 define USB_EP2R_EP_TYPE_0 ((uint16_t)0x0200)
  01d560: line 5611 define USB_EP2R_EP_TYPE_1 ((uint16_t)0x0400)
  01d589: line 5613 define USB_EP2R_SETUP ((uint16_t)0x0800)
  01d5ae: line 5615 define USB_EP2R_STAT_RX ((uint16_t)0x3000)
  01d5d5: line 5616 define USB_EP2R_STAT_RX_0 ((uint16_t)0x1000)
  01d5fe: line 5617 define USB_EP2R_STAT_RX_1 ((uint16_t)0x2000)
  01d627: line 5619 define USB_EP2R_DTOG_RX ((uint16_t)0x4000)
  01d64e: line 5620 define USB_EP2R_CTR_RX ((uint16_t)0x8000)
  01d674: line 5623 define USB_EP3R_EA ((uint16_t)0x000F)
  01d696: line 5625 define USB_EP3R_STAT_TX ((uint16_t)0x0030)
  01d6bd: line 5626 define USB_EP3R_STAT_TX_0 ((uint16_t)0x0010)
  01d6e6: line 5627 define USB_EP3R_STAT_TX_1 ((uint16_t)0x0020)
  01d70f: line 5629 define USB_EP3R_DTOG_TX ((uint16_t)0x0040)
  01d736: line 5630 define USB_EP3R_CTR_TX ((uint16_t)0x0080)
  01d75c: line 5631 define USB_EP3R_EP_KIND ((uint16_t)0x0100)
  01d783: line 5633 define USB_EP3R_EP_TYPE ((uint16_t)0x0600)
  01d7aa: line 5634 define USB_EP3R_EP_TYPE_0 ((uint16_t)0x0200)
  01d7d3: line 5635 define USB_EP3R_EP_TYPE_1 ((uint16_t)0x0400)
  01d7fc: line 5637 define USB_EP3R_SETUP ((uint16_t)0x0800)
  01d821: line 5639 define USB_EP3R_STAT_RX ((uint16_t)0x3000)
  01d848: line 5640 define USB_EP3R_STAT_RX_0 ((uint16_t)0x1000)
  01d871: line 5641 define USB_EP3R_STAT_RX_1 ((uint16_t)0x2000)
  01d89a: line 5643 define USB_EP3R_DTOG_RX ((uint16_t)0x4000)
  01d8c1: line 5644 define USB_EP3R_CTR_RX ((uint16_t)0x8000)
  01d8e7: line 5647 define USB_EP4R_EA ((uint16_t)0x000F)
  01d909: line 5649 define USB_EP4R_STAT_TX ((uint16_t)0x0030)
  01d930: line 5650 define USB_EP4R_STAT_TX_0 ((uint16_t)0x0010)
  01d959: line 5651 define USB_EP4R_STAT_TX_1 ((uint16_t)0x0020)
  01d982: line 5653 define USB_EP4R_DTOG_TX ((uint16_t)0x0040)
  01d9a9: line 5654 define USB_EP4R_CTR_TX ((uint16_t)0x0080)
  01d9cf: line 5655 define USB_EP4R_EP_KIND ((uint16_t)0x0100)
  01d9f6: line 5657 define USB_EP4R_EP_TYPE ((uint16_t)0x0600)
  01da1d: line 5658 define USB_EP4R_EP_TYPE_0 ((uint16_t)0x0200)
  01da46: line 5659 define USB_EP4R_EP_TYPE_1 ((uint16_t)0x0400)
  01da6f: line 5661 define USB_EP4R_SETUP ((uint16_t)0x0800)
  01da94: line 5663 define USB_EP4R_STAT_RX ((uint16_t)0x3000)
  01dabb: line 5664 define USB_EP4R_STAT_RX_0 ((uint16_t)0x1000)
  01dae4: line 5665 define USB_EP4R_STAT_RX_1 ((uint16_t)0x2000)
  01db0d: line 5667 define USB_EP4R_DTOG_RX ((uint16_t)0x4000)
  01db34: line 5668 define USB_EP4R_CTR_RX ((uint16_t)0x8000)
  01db5a: line 5671 define USB_EP5R_EA ((uint16_t)0x000F)
  01db7c: line 5673 define USB_EP5R_STAT_TX ((uint16_t)0x0030)
  01dba3: line 5674 define USB_EP5R_STAT_TX_0 ((uint16_t)0x0010)
  01dbcc: line 5675 define USB_EP5R_STAT_TX_1 ((uint16_t)0x0020)
  01dbf5: line 5677 define USB_EP5R_DTOG_TX ((uint16_t)0x0040)
  01dc1c: line 5678 define USB_EP5R_CTR_TX ((uint16_t)0x0080)
  01dc42: line 5679 define USB_EP5R_EP_KIND ((uint16_t)0x0100)
  01dc69: line 5681 define USB_EP5R_EP_TYPE ((uint16_t)0x0600)
  01dc90: line 5682 define USB_EP5R_EP_TYPE_0 ((uint16_t)0x0200)
  01dcb9: line 5683 define USB_EP5R_EP_TYPE_1 ((uint16_t)0x0400)
  01dce2: line 5685 define USB_EP5R_SETUP ((uint16_t)0x0800)
  01dd07: line 5687 define USB_EP5R_STAT_RX ((uint16_t)0x3000)
  01dd2e: line 5688 define USB_EP5R_STAT_RX_0 ((uint16_t)0x1000)
  01dd57: line 5689 define USB_EP5R_STAT_RX_1 ((uint16_t)0x2000)
  01dd80: line 5691 define USB_EP5R_DTOG_RX ((uint16_t)0x4000)
  01dda7: line 5692 define USB_EP5R_CTR_RX ((uint16_t)0x8000)
  01ddcd: line 5695 define USB_EP6R_EA ((uint16_t)0x000F)
  01ddef: line 5697 define USB_EP6R_STAT_TX ((uint16_t)0x0030)
  01de16: line 5698 define USB_EP6R_STAT_TX_0 ((uint16_t)0x0010)
  01de3f: line 5699 define USB_EP6R_STAT_TX_1 ((uint16_t)0x0020)
  01de68: line 5701 define USB_EP6R_DTOG_TX ((uint16_t)0x0040)
  01de8f: line 5702 define USB_EP6R_CTR_TX ((uint16_t)0x0080)
  01deb5: line 5703 define USB_EP6R_EP_KIND ((uint16_t)0x0100)
  01dedc: line 5705 define USB_EP6R_EP_TYPE ((uint16_t)0x0600)
  01df03: line 5706 define USB_EP6R_EP_TYPE_0 ((uint16_t)0x0200)
  01df2c: line 5707 define USB_EP6R_EP_TYPE_1 ((uint16_t)0x0400)
  01df55: line 5709 define USB_EP6R_SETUP ((uint16_t)0x0800)
  01df7a: line 5711 define USB_EP6R_STAT_RX ((uint16_t)0x3000)
  01dfa1: line 5712 define USB_EP6R_STAT_RX_0 ((uint16_t)0x1000)
  01dfca: line 5713 define USB_EP6R_STAT_RX_1 ((uint16_t)0x2000)
  01dff3: line 5715 define USB_EP6R_DTOG_RX ((uint16_t)0x4000)
  01e01a: line 5716 define USB_EP6R_CTR_RX ((uint16_t)0x8000)
  01e040: line 5719 define USB_EP7R_EA ((uint16_t)0x000F)
  01e062: line 5721 define USB_EP7R_STAT_TX ((uint16_t)0x0030)
  01e089: line 5722 define USB_EP7R_STAT_TX_0 ((uint16_t)0x0010)
  01e0b2: line 5723 define USB_EP7R_STAT_TX_1 ((uint16_t)0x0020)
  01e0db: line 5725 define USB_EP7R_DTOG_TX ((uint16_t)0x0040)
  01e102: line 5726 define USB_EP7R_CTR_TX ((uint16_t)0x0080)
  01e128: line 5727 define USB_EP7R_EP_KIND ((uint16_t)0x0100)
  01e14f: line 5729 define USB_EP7R_EP_TYPE ((uint16_t)0x0600)
  01e176: line 5730 define USB_EP7R_EP_TYPE_0 ((uint16_t)0x0200)
  01e19f: line 5731 define USB_EP7R_EP_TYPE_1 ((uint16_t)0x0400)
  01e1c8: line 5733 define USB_EP7R_SETUP ((uint16_t)0x0800)
  01e1ed: line 5735 define USB_EP7R_STAT_RX ((uint16_t)0x3000)
  01e214: line 5736 define USB_EP7R_STAT_RX_0 ((uint16_t)0x1000)
  01e23d: line 5737 define USB_EP7R_STAT_RX_1 ((uint16_t)0x2000)
  01e266: line 5739 define USB_EP7R_DTOG_RX ((uint16_t)0x4000)
  01e28d: line 5740 define USB_EP7R_CTR_RX ((uint16_t)0x8000)
  01e2b3: line 5744 define USB_CNTR_FRES ((uint16_t)0x0001)
  01e2d7: line 5745 define USB_CNTR_PDWN ((uint16_t)0x0002)
  01e2fb: line 5746 define USB_CNTR_LP_MODE ((uint16_t)0x0004)
  01e322: line 5747 define USB_CNTR_FSUSP ((uint16_t)0x0008)
  01e347: line 5748 define USB_CNTR_RESUME ((uint16_t)0x0010)
  01e36d: line 5749 define USB_CNTR_ESOFM ((uint16_t)0x0100)
  01e392: line 5750 define USB_CNTR_SOFM ((uint16_t)0x0200)
  01e3b6: line 5751 define USB_CNTR_RESETM ((uint16_t)0x0400)
  01e3dc: line 5752 define USB_CNTR_SUSPM ((uint16_t)0x0800)
  01e401: line 5753 define USB_CNTR_WKUPM ((uint16_t)0x1000)
  01e426: line 5754 define USB_CNTR_ERRM ((uint16_t)0x2000)
  01e44a: line 5755 define USB_CNTR_PMAOVRM ((uint16_t)0x4000)
  01e471: line 5756 define USB_CNTR_CTRM ((uint16_t)0x8000)
  01e495: line 5759 define USB_ISTR_EP_ID ((uint16_t)0x000F)
  01e4ba: line 5760 define USB_ISTR_DIR ((uint16_t)0x0010)
  01e4dd: line 5761 define USB_ISTR_ESOF ((uint16_t)0x0100)
  01e501: line 5762 define USB_ISTR_SOF ((uint16_t)0x0200)
  01e524: line 5763 define USB_ISTR_RESET ((uint16_t)0x0400)
  01e549: line 5764 define USB_ISTR_SUSP ((uint16_t)0x0800)
  01e56d: line 5765 define USB_ISTR_WKUP ((uint16_t)0x1000)
  01e591: line 5766 define USB_ISTR_ERR ((uint16_t)0x2000)
  01e5b4: line 5767 define USB_ISTR_PMAOVR ((uint16_t)0x4000)
  01e5da: line 5768 define USB_ISTR_CTR ((uint16_t)0x8000)
  01e5fd: line 5771 define USB_FNR_FN ((uint16_t)0x07FF)
  01e61e: line 5772 define USB_FNR_LSOF ((uint16_t)0x1800)
  01e641: line 5773 define USB_FNR_LCK ((uint16_t)0x2000)
  01e663: line 5774 define USB_FNR_RXDM ((uint16_t)0x4000)
  01e686: line 5775 define USB_FNR_RXDP ((uint16_t)0x8000)
  01e6a9: line 5778 define USB_DADDR_ADD ((uint8_t)0x7F)
  01e6ca: line 5779 define USB_DADDR_ADD0 ((uint8_t)0x01)
  01e6ec: line 5780 define USB_DADDR_ADD1 ((uint8_t)0x02)
  01e70e: line 5781 define USB_DADDR_ADD2 ((uint8_t)0x04)
  01e730: line 5782 define USB_DADDR_ADD3 ((uint8_t)0x08)
  01e752: line 5783 define USB_DADDR_ADD4 ((uint8_t)0x10)
  01e774: line 5784 define USB_DADDR_ADD5 ((uint8_t)0x20)
  01e796: line 5785 define USB_DADDR_ADD6 ((uint8_t)0x40)
  01e7b8: line 5787 define USB_DADDR_EF ((uint8_t)0x80)
  01e7d8: line 5790 define USB_BTABLE_BTABLE ((uint16_t)0xFFF8)
  01e800: line 5794 define USB_ADDR0_TX_ADDR0_TX ((uint16_t)0xFFFE)
  01e82c: line 5797 define USB_ADDR1_TX_ADDR1_TX ((uint16_t)0xFFFE)
  01e858: line 5800 define USB_ADDR2_TX_ADDR2_TX ((uint16_t)0xFFFE)
  01e884: line 5803 define USB_ADDR3_TX_ADDR3_TX ((uint16_t)0xFFFE)
  01e8b0: line 5806 define USB_ADDR4_TX_ADDR4_TX ((uint16_t)0xFFFE)
  01e8dc: line 5809 define USB_ADDR5_TX_ADDR5_TX ((uint16_t)0xFFFE)
  01e908: line 5812 define USB_ADDR6_TX_ADDR6_TX ((uint16_t)0xFFFE)
  01e934: line 5815 define USB_ADDR7_TX_ADDR7_TX ((uint16_t)0xFFFE)
  01e960: line 5820 define USB_COUNT0_TX_COUNT0_TX ((uint16_t)0x03FF)
  01e98e: line 5823 define USB_COUNT1_TX_COUNT1_TX ((uint16_t)0x03FF)
  01e9bc: line 5826 define USB_COUNT2_TX_COUNT2_TX ((uint16_t)0x03FF)
  01e9ea: line 5829 define USB_COUNT3_TX_COUNT3_TX ((uint16_t)0x03FF)
  01ea18: line 5832 define USB_COUNT4_TX_COUNT4_TX ((uint16_t)0x03FF)
  01ea46: line 5835 define USB_COUNT5_TX_COUNT5_TX ((uint16_t)0x03FF)
  01ea74: line 5838 define USB_COUNT6_TX_COUNT6_TX ((uint16_t)0x03FF)
  01eaa2: line 5841 define USB_COUNT7_TX_COUNT7_TX ((uint16_t)0x03FF)
  01ead0: line 5846 define USB_COUNT0_TX_0_COUNT0_TX_0 ((uint32_t)0x000003FF)
  01eb06: line 5849 define USB_COUNT0_TX_1_COUNT0_TX_1 ((uint32_t)0x03FF0000)
  01eb3c: line 5852 define USB_COUNT1_TX_0_COUNT1_TX_0 ((uint32_t)0x000003FF)
  01eb72: line 5855 define USB_COUNT1_TX_1_COUNT1_TX_1 ((uint32_t)0x03FF0000)
  01eba8: line 5858 define USB_COUNT2_TX_0_COUNT2_TX_0 ((uint32_t)0x000003FF)
  01ebde: line 5861 define USB_COUNT2_TX_1_COUNT2_TX_1 ((uint32_t)0x03FF0000)
  01ec14: line 5864 define USB_COUNT3_TX_0_COUNT3_TX_0 ((uint16_t)0x000003FF)
  01ec4a: line 5867 define USB_COUNT3_TX_1_COUNT3_TX_1 ((uint16_t)0x03FF0000)
  01ec80: line 5870 define USB_COUNT4_TX_0_COUNT4_TX_0 ((uint32_t)0x000003FF)
  01ecb6: line 5873 define USB_COUNT4_TX_1_COUNT4_TX_1 ((uint32_t)0x03FF0000)
  01ecec: line 5876 define USB_COUNT5_TX_0_COUNT5_TX_0 ((uint32_t)0x000003FF)
  01ed22: line 5879 define USB_COUNT5_TX_1_COUNT5_TX_1 ((uint32_t)0x03FF0000)
  01ed58: line 5882 define USB_COUNT6_TX_0_COUNT6_TX_0 ((uint32_t)0x000003FF)
  01ed8e: line 5885 define USB_COUNT6_TX_1_COUNT6_TX_1 ((uint32_t)0x03FF0000)
  01edc4: line 5888 define USB_COUNT7_TX_0_COUNT7_TX_0 ((uint32_t)0x000003FF)
  01edfa: line 5891 define USB_COUNT7_TX_1_COUNT7_TX_1 ((uint32_t)0x03FF0000)
  01ee30: line 5896 define USB_ADDR0_RX_ADDR0_RX ((uint16_t)0xFFFE)
  01ee5c: line 5899 define USB_ADDR1_RX_ADDR1_RX ((uint16_t)0xFFFE)
  01ee88: line 5902 define USB_ADDR2_RX_ADDR2_RX ((uint16_t)0xFFFE)
  01eeb4: line 5905 define USB_ADDR3_RX_ADDR3_RX ((uint16_t)0xFFFE)
  01eee0: line 5908 define USB_ADDR4_RX_ADDR4_RX ((uint16_t)0xFFFE)
  01ef0c: line 5911 define USB_ADDR5_RX_ADDR5_RX ((uint16_t)0xFFFE)
  01ef38: line 5914 define USB_ADDR6_RX_ADDR6_RX ((uint16_t)0xFFFE)
  01ef64: line 5917 define USB_ADDR7_RX_ADDR7_RX ((uint16_t)0xFFFE)
  01ef90: line 5922 define USB_COUNT0_RX_COUNT0_RX ((uint16_t)0x03FF)
  01efbe: line 5924 define USB_COUNT0_RX_NUM_BLOCK ((uint16_t)0x7C00)
  01efec: line 5925 define USB_COUNT0_RX_NUM_BLOCK_0 ((uint16_t)0x0400)
  01f01c: line 5926 define USB_COUNT0_RX_NUM_BLOCK_1 ((uint16_t)0x0800)
  01f04c: line 5927 define USB_COUNT0_RX_NUM_BLOCK_2 ((uint16_t)0x1000)
  01f07c: line 5928 define USB_COUNT0_RX_NUM_BLOCK_3 ((uint16_t)0x2000)
  01f0ac: line 5929 define USB_COUNT0_RX_NUM_BLOCK_4 ((uint16_t)0x4000)
  01f0dc: line 5931 define USB_COUNT0_RX_BLSIZE ((uint16_t)0x8000)
  01f107: line 5934 define USB_COUNT1_RX_COUNT1_RX ((uint16_t)0x03FF)
  01f135: line 5936 define USB_COUNT1_RX_NUM_BLOCK ((uint16_t)0x7C00)
  01f163: line 5937 define USB_COUNT1_RX_NUM_BLOCK_0 ((uint16_t)0x0400)
  01f193: line 5938 define USB_COUNT1_RX_NUM_BLOCK_1 ((uint16_t)0x0800)
  01f1c3: line 5939 define USB_COUNT1_RX_NUM_BLOCK_2 ((uint16_t)0x1000)
  01f1f3: line 5940 define USB_COUNT1_RX_NUM_BLOCK_3 ((uint16_t)0x2000)
  01f223: line 5941 define USB_COUNT1_RX_NUM_BLOCK_4 ((uint16_t)0x4000)
  01f253: line 5943 define USB_COUNT1_RX_BLSIZE ((uint16_t)0x8000)
  01f27e: line 5946 define USB_COUNT2_RX_COUNT2_RX ((uint16_t)0x03FF)
  01f2ac: line 5948 define USB_COUNT2_RX_NUM_BLOCK ((uint16_t)0x7C00)
  01f2da: line 5949 define USB_COUNT2_RX_NUM_BLOCK_0 ((uint16_t)0x0400)
  01f30a: line 5950 define USB_COUNT2_RX_NUM_BLOCK_1 ((uint16_t)0x0800)
  01f33a: line 5951 define USB_COUNT2_RX_NUM_BLOCK_2 ((uint16_t)0x1000)
  01f36a: line 5952 define USB_COUNT2_RX_NUM_BLOCK_3 ((uint16_t)0x2000)
  01f39a: line 5953 define USB_COUNT2_RX_NUM_BLOCK_4 ((uint16_t)0x4000)
  01f3ca: line 5955 define USB_COUNT2_RX_BLSIZE ((uint16_t)0x8000)
  01f3f5: line 5958 define USB_COUNT3_RX_COUNT3_RX ((uint16_t)0x03FF)
  01f423: line 5960 define USB_COUNT3_RX_NUM_BLOCK ((uint16_t)0x7C00)
  01f451: line 5961 define USB_COUNT3_RX_NUM_BLOCK_0 ((uint16_t)0x0400)
  01f481: line 5962 define USB_COUNT3_RX_NUM_BLOCK_1 ((uint16_t)0x0800)
  01f4b1: line 5963 define USB_COUNT3_RX_NUM_BLOCK_2 ((uint16_t)0x1000)
  01f4e1: line 5964 define USB_COUNT3_RX_NUM_BLOCK_3 ((uint16_t)0x2000)
  01f511: line 5965 define USB_COUNT3_RX_NUM_BLOCK_4 ((uint16_t)0x4000)
  01f541: line 5967 define USB_COUNT3_RX_BLSIZE ((uint16_t)0x8000)
  01f56c: line 5970 define USB_COUNT4_RX_COUNT4_RX ((uint16_t)0x03FF)
  01f59a: line 5972 define USB_COUNT4_RX_NUM_BLOCK ((uint16_t)0x7C00)
  01f5c8: line 5973 define USB_COUNT4_RX_NUM_BLOCK_0 ((uint16_t)0x0400)
  01f5f8: line 5974 define USB_COUNT4_RX_NUM_BLOCK_1 ((uint16_t)0x0800)
  01f628: line 5975 define USB_COUNT4_RX_NUM_BLOCK_2 ((uint16_t)0x1000)
  01f658: line 5976 define USB_COUNT4_RX_NUM_BLOCK_3 ((uint16_t)0x2000)
  01f688: line 5977 define USB_COUNT4_RX_NUM_BLOCK_4 ((uint16_t)0x4000)
  01f6b8: line 5979 define USB_COUNT4_RX_BLSIZE ((uint16_t)0x8000)
  01f6e3: line 5982 define USB_COUNT5_RX_COUNT5_RX ((uint16_t)0x03FF)
  01f711: line 5984 define USB_COUNT5_RX_NUM_BLOCK ((uint16_t)0x7C00)
  01f73f: line 5985 define USB_COUNT5_RX_NUM_BLOCK_0 ((uint16_t)0x0400)
  01f76f: line 5986 define USB_COUNT5_RX_NUM_BLOCK_1 ((uint16_t)0x0800)
  01f79f: line 5987 define USB_COUNT5_RX_NUM_BLOCK_2 ((uint16_t)0x1000)
  01f7cf: line 5988 define USB_COUNT5_RX_NUM_BLOCK_3 ((uint16_t)0x2000)
  01f7ff: line 5989 define USB_COUNT5_RX_NUM_BLOCK_4 ((uint16_t)0x4000)
  01f82f: line 5991 define USB_COUNT5_RX_BLSIZE ((uint16_t)0x8000)
  01f85a: line 5994 define USB_COUNT6_RX_COUNT6_RX ((uint16_t)0x03FF)
  01f888: line 5996 define USB_COUNT6_RX_NUM_BLOCK ((uint16_t)0x7C00)
  01f8b6: line 5997 define USB_COUNT6_RX_NUM_BLOCK_0 ((uint16_t)0x0400)
  01f8e6: line 5998 define USB_COUNT6_RX_NUM_BLOCK_1 ((uint16_t)0x0800)
  01f916: line 5999 define USB_COUNT6_RX_NUM_BLOCK_2 ((uint16_t)0x1000)
  01f946: line 6000 define USB_COUNT6_RX_NUM_BLOCK_3 ((uint16_t)0x2000)
  01f976: line 6001 define USB_COUNT6_RX_NUM_BLOCK_4 ((uint16_t)0x4000)
  01f9a6: line 6003 define USB_COUNT6_RX_BLSIZE ((uint16_t)0x8000)
  01f9d1: line 6006 define USB_COUNT7_RX_COUNT7_RX ((uint16_t)0x03FF)
  01f9ff: line 6008 define USB_COUNT7_RX_NUM_BLOCK ((uint16_t)0x7C00)
  01fa2d: line 6009 define USB_COUNT7_RX_NUM_BLOCK_0 ((uint16_t)0x0400)
  01fa5d: line 6010 define USB_COUNT7_RX_NUM_BLOCK_1 ((uint16_t)0x0800)
  01fa8d: line 6011 define USB_COUNT7_RX_NUM_BLOCK_2 ((uint16_t)0x1000)
  01fabd: line 6012 define USB_COUNT7_RX_NUM_BLOCK_3 ((uint16_t)0x2000)
  01faed: line 6013 define USB_COUNT7_RX_NUM_BLOCK_4 ((uint16_t)0x4000)
  01fb1d: line 6015 define USB_COUNT7_RX_BLSIZE ((uint16_t)0x8000)
  01fb48: line 6020 define USB_COUNT0_RX_0_COUNT0_RX_0 ((uint32_t)0x000003FF)
  01fb7e: line 6022 define USB_COUNT0_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00)
  01fbb4: line 6023 define USB_COUNT0_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400)
  01fbec: line 6024 define USB_COUNT0_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800)
  01fc24: line 6025 define USB_COUNT0_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000)
  01fc5c: line 6026 define USB_COUNT0_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000)
  01fc94: line 6027 define USB_COUNT0_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000)
  01fccc: line 6029 define USB_COUNT0_RX_0_BLSIZE_0 ((uint32_t)0x00008000)
  01fcff: line 6032 define USB_COUNT0_RX_1_COUNT0_RX_1 ((uint32_t)0x03FF0000)
  01fd35: line 6034 define USB_COUNT0_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000)
  01fd6b: line 6035 define USB_COUNT0_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000)
  01fda3: line 6036 define USB_COUNT0_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000)
  01fddb: line 6037 define USB_COUNT0_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000)
  01fe13: line 6038 define USB_COUNT0_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000)
  01fe4b: line 6039 define USB_COUNT0_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000)
  01fe83: line 6041 define USB_COUNT0_RX_1_BLSIZE_1 ((uint32_t)0x80000000)
  01feb6: line 6044 define USB_COUNT1_RX_0_COUNT1_RX_0 ((uint32_t)0x000003FF)
  01feec: line 6046 define USB_COUNT1_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00)
  01ff22: line 6047 define USB_COUNT1_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400)
  01ff5a: line 6048 define USB_COUNT1_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800)
  01ff92: line 6049 define USB_COUNT1_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000)
  01ffca: line 6050 define USB_COUNT1_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000)
  020002: line 6051 define USB_COUNT1_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000)
  02003a: line 6053 define USB_COUNT1_RX_0_BLSIZE_0 ((uint32_t)0x00008000)
  02006d: line 6056 define USB_COUNT1_RX_1_COUNT1_RX_1 ((uint32_t)0x03FF0000)
  0200a3: line 6058 define USB_COUNT1_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000)
  0200d9: line 6059 define USB_COUNT1_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000)
  020111: line 6060 define USB_COUNT1_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000)
  020149: line 6061 define USB_COUNT1_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000)
  020181: line 6062 define USB_COUNT1_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000)
  0201b9: line 6063 define USB_COUNT1_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000)
  0201f1: line 6065 define USB_COUNT1_RX_1_BLSIZE_1 ((uint32_t)0x80000000)
  020224: line 6068 define USB_COUNT2_RX_0_COUNT2_RX_0 ((uint32_t)0x000003FF)
  02025a: line 6070 define USB_COUNT2_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00)
  020290: line 6071 define USB_COUNT2_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400)
  0202c8: line 6072 define USB_COUNT2_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800)
  020300: line 6073 define USB_COUNT2_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000)
  020338: line 6074 define USB_COUNT2_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000)
  020370: line 6075 define USB_COUNT2_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000)
  0203a8: line 6077 define USB_COUNT2_RX_0_BLSIZE_0 ((uint32_t)0x00008000)
  0203db: line 6080 define USB_COUNT2_RX_1_COUNT2_RX_1 ((uint32_t)0x03FF0000)
  020411: line 6082 define USB_COUNT2_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000)
  020447: line 6083 define USB_COUNT2_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000)
  02047f: line 6084 define USB_COUNT2_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000)
  0204b7: line 6085 define USB_COUNT2_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000)
  0204ef: line 6086 define USB_COUNT2_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000)
  020527: line 6087 define USB_COUNT2_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000)
  02055f: line 6089 define USB_COUNT2_RX_1_BLSIZE_1 ((uint32_t)0x80000000)
  020592: line 6092 define USB_COUNT3_RX_0_COUNT3_RX_0 ((uint32_t)0x000003FF)
  0205c8: line 6094 define USB_COUNT3_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00)
  0205fe: line 6095 define USB_COUNT3_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400)
  020636: line 6096 define USB_COUNT3_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800)
  02066e: line 6097 define USB_COUNT3_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000)
  0206a6: line 6098 define USB_COUNT3_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000)
  0206de: line 6099 define USB_COUNT3_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000)
  020716: line 6101 define USB_COUNT3_RX_0_BLSIZE_0 ((uint32_t)0x00008000)
  020749: line 6104 define USB_COUNT3_RX_1_COUNT3_RX_1 ((uint32_t)0x03FF0000)
  02077f: line 6106 define USB_COUNT3_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000)
  0207b5: line 6107 define USB_COUNT3_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000)
  0207ed: line 6108 define USB_COUNT3_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000)
  020825: line 6109 define USB_COUNT3_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000)
  02085d: line 6110 define USB_COUNT3_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000)
  020895: line 6111 define USB_COUNT3_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000)
  0208cd: line 6113 define USB_COUNT3_RX_1_BLSIZE_1 ((uint32_t)0x80000000)
  020900: line 6116 define USB_COUNT4_RX_0_COUNT4_RX_0 ((uint32_t)0x000003FF)
  020936: line 6118 define USB_COUNT4_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00)
  02096c: line 6119 define USB_COUNT4_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400)
  0209a4: line 6120 define USB_COUNT4_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800)
  0209dc: line 6121 define USB_COUNT4_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000)
  020a14: line 6122 define USB_COUNT4_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000)
  020a4c: line 6123 define USB_COUNT4_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000)
  020a84: line 6125 define USB_COUNT4_RX_0_BLSIZE_0 ((uint32_t)0x00008000)
  020ab7: line 6128 define USB_COUNT4_RX_1_COUNT4_RX_1 ((uint32_t)0x03FF0000)
  020aed: line 6130 define USB_COUNT4_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000)
  020b23: line 6131 define USB_COUNT4_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000)
  020b5b: line 6132 define USB_COUNT4_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000)
  020b93: line 6133 define USB_COUNT4_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000)
  020bcb: line 6134 define USB_COUNT4_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000)
  020c03: line 6135 define USB_COUNT4_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000)
  020c3b: line 6137 define USB_COUNT4_RX_1_BLSIZE_1 ((uint32_t)0x80000000)
  020c6e: line 6140 define USB_COUNT5_RX_0_COUNT5_RX_0 ((uint32_t)0x000003FF)
  020ca4: line 6142 define USB_COUNT5_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00)
  020cda: line 6143 define USB_COUNT5_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400)
  020d12: line 6144 define USB_COUNT5_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800)
  020d4a: line 6145 define USB_COUNT5_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000)
  020d82: line 6146 define USB_COUNT5_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000)
  020dba: line 6147 define USB_COUNT5_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000)
  020df2: line 6149 define USB_COUNT5_RX_0_BLSIZE_0 ((uint32_t)0x00008000)
  020e25: line 6152 define USB_COUNT5_RX_1_COUNT5_RX_1 ((uint32_t)0x03FF0000)
  020e5b: line 6154 define USB_COUNT5_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000)
  020e91: line 6155 define USB_COUNT5_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000)
  020ec9: line 6156 define USB_COUNT5_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000)
  020f01: line 6157 define USB_COUNT5_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000)
  020f39: line 6158 define USB_COUNT5_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000)
  020f71: line 6159 define USB_COUNT5_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000)
  020fa9: line 6161 define USB_COUNT5_RX_1_BLSIZE_1 ((uint32_t)0x80000000)
  020fdc: line 6164 define USB_COUNT6_RX_0_COUNT6_RX_0 ((uint32_t)0x000003FF)
  021012: line 6166 define USB_COUNT6_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00)
  021048: line 6167 define USB_COUNT6_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400)
  021080: line 6168 define USB_COUNT6_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800)
  0210b8: line 6169 define USB_COUNT6_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000)
  0210f0: line 6170 define USB_COUNT6_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000)
  021128: line 6171 define USB_COUNT6_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000)
  021160: line 6173 define USB_COUNT6_RX_0_BLSIZE_0 ((uint32_t)0x00008000)
  021193: line 6176 define USB_COUNT6_RX_1_COUNT6_RX_1 ((uint32_t)0x03FF0000)
  0211c9: line 6178 define USB_COUNT6_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000)
  0211ff: line 6179 define USB_COUNT6_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000)
  021237: line 6180 define USB_COUNT6_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000)
  02126f: line 6181 define USB_COUNT6_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000)
  0212a7: line 6182 define USB_COUNT6_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000)
  0212df: line 6183 define USB_COUNT6_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000)
  021317: line 6185 define USB_COUNT6_RX_1_BLSIZE_1 ((uint32_t)0x80000000)
  02134a: line 6188 define USB_COUNT7_RX_0_COUNT7_RX_0 ((uint32_t)0x000003FF)
  021380: line 6190 define USB_COUNT7_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00)
  0213b6: line 6191 define USB_COUNT7_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400)
  0213ee: line 6192 define USB_COUNT7_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800)
  021426: line 6193 define USB_COUNT7_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000)
  02145e: line 6194 define USB_COUNT7_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000)
  021496: line 6195 define USB_COUNT7_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000)
  0214ce: line 6197 define USB_COUNT7_RX_0_BLSIZE_0 ((uint32_t)0x00008000)
  021501: line 6200 define USB_COUNT7_RX_1_COUNT7_RX_1 ((uint32_t)0x03FF0000)
  021537: line 6202 define USB_COUNT7_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000)
  02156d: line 6203 define USB_COUNT7_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000)
  0215a5: line 6204 define USB_COUNT7_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000)
  0215dd: line 6205 define USB_COUNT7_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000)
  021615: line 6206 define USB_COUNT7_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000)
  02164d: line 6207 define USB_COUNT7_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000)
  021685: line 6209 define USB_COUNT7_RX_1_BLSIZE_1 ((uint32_t)0x80000000)
  0216b8: line 6219 define CAN_MCR_INRQ ((uint16_t)0x0001)
  0216db: line 6220 define CAN_MCR_SLEEP ((uint16_t)0x0002)
  0216ff: line 6221 define CAN_MCR_TXFP ((uint16_t)0x0004)
  021722: line 6222 define CAN_MCR_RFLM ((uint16_t)0x0008)
  021745: line 6223 define CAN_MCR_NART ((uint16_t)0x0010)
  021768: line 6224 define CAN_MCR_AWUM ((uint16_t)0x0020)
  02178b: line 6225 define CAN_MCR_ABOM ((uint16_t)0x0040)
  0217ae: line 6226 define CAN_MCR_TTCM ((uint16_t)0x0080)
  0217d1: line 6227 define CAN_MCR_RESET ((uint16_t)0x8000)
  0217f5: line 6230 define CAN_MSR_INAK ((uint16_t)0x0001)
  021818: line 6231 define CAN_MSR_SLAK ((uint16_t)0x0002)
  02183b: line 6232 define CAN_MSR_ERRI ((uint16_t)0x0004)
  02185e: line 6233 define CAN_MSR_WKUI ((uint16_t)0x0008)
  021881: line 6234 define CAN_MSR_SLAKI ((uint16_t)0x0010)
  0218a5: line 6235 define CAN_MSR_TXM ((uint16_t)0x0100)
  0218c7: line 6236 define CAN_MSR_RXM ((uint16_t)0x0200)
  0218e9: line 6237 define CAN_MSR_SAMP ((uint16_t)0x0400)
  02190c: line 6238 define CAN_MSR_RX ((uint16_t)0x0800)
  02192d: line 6241 define CAN_TSR_RQCP0 ((uint32_t)0x00000001)
  021955: line 6242 define CAN_TSR_TXOK0 ((uint32_t)0x00000002)
  02197d: line 6243 define CAN_TSR_ALST0 ((uint32_t)0x00000004)
  0219a5: line 6244 define CAN_TSR_TERR0 ((uint32_t)0x00000008)
  0219cd: line 6245 define CAN_TSR_ABRQ0 ((uint32_t)0x00000080)
  0219f5: line 6246 define CAN_TSR_RQCP1 ((uint32_t)0x00000100)
  021a1d: line 6247 define CAN_TSR_TXOK1 ((uint32_t)0x00000200)
  021a45: line 6248 define CAN_TSR_ALST1 ((uint32_t)0x00000400)
  021a6d: line 6249 define CAN_TSR_TERR1 ((uint32_t)0x00000800)
  021a95: line 6250 define CAN_TSR_ABRQ1 ((uint32_t)0x00008000)
  021abd: line 6251 define CAN_TSR_RQCP2 ((uint32_t)0x00010000)
  021ae5: line 6252 define CAN_TSR_TXOK2 ((uint32_t)0x00020000)
  021b0d: line 6253 define CAN_TSR_ALST2 ((uint32_t)0x00040000)
  021b35: line 6254 define CAN_TSR_TERR2 ((uint32_t)0x00080000)
  021b5d: line 6255 define CAN_TSR_ABRQ2 ((uint32_t)0x00800000)
  021b85: line 6256 define CAN_TSR_CODE ((uint32_t)0x03000000)
  021bac: line 6258 define CAN_TSR_TME ((uint32_t)0x1C000000)
  021bd2: line 6259 define CAN_TSR_TME0 ((uint32_t)0x04000000)
  021bf9: line 6260 define CAN_TSR_TME1 ((uint32_t)0x08000000)
  021c20: line 6261 define CAN_TSR_TME2 ((uint32_t)0x10000000)
  021c47: line 6263 define CAN_TSR_LOW ((uint32_t)0xE0000000)
  021c6d: line 6264 define CAN_TSR_LOW0 ((uint32_t)0x20000000)
  021c94: line 6265 define CAN_TSR_LOW1 ((uint32_t)0x40000000)
  021cbb: line 6266 define CAN_TSR_LOW2 ((uint32_t)0x80000000)
  021ce2: line 6269 define CAN_RF0R_FMP0 ((uint8_t)0x03)
  021d03: line 6270 define CAN_RF0R_FULL0 ((uint8_t)0x08)
  021d25: line 6271 define CAN_RF0R_FOVR0 ((uint8_t)0x10)
  021d47: line 6272 define CAN_RF0R_RFOM0 ((uint8_t)0x20)
  021d69: line 6275 define CAN_RF1R_FMP1 ((uint8_t)0x03)
  021d8a: line 6276 define CAN_RF1R_FULL1 ((uint8_t)0x08)
  021dac: line 6277 define CAN_RF1R_FOVR1 ((uint8_t)0x10)
  021dce: line 6278 define CAN_RF1R_RFOM1 ((uint8_t)0x20)
  021df0: line 6281 define CAN_IER_TMEIE ((uint32_t)0x00000001)
  021e18: line 6282 define CAN_IER_FMPIE0 ((uint32_t)0x00000002)
  021e41: line 6283 define CAN_IER_FFIE0 ((uint32_t)0x00000004)
  021e69: line 6284 define CAN_IER_FOVIE0 ((uint32_t)0x00000008)
  021e92: line 6285 define CAN_IER_FMPIE1 ((uint32_t)0x00000010)
  021ebb: line 6286 define CAN_IER_FFIE1 ((uint32_t)0x00000020)
  021ee3: line 6287 define CAN_IER_FOVIE1 ((uint32_t)0x00000040)
  021f0c: line 6288 define CAN_IER_EWGIE ((uint32_t)0x00000100)
  021f34: line 6289 define CAN_IER_EPVIE ((uint32_t)0x00000200)
  021f5c: line 6290 define CAN_IER_BOFIE ((uint32_t)0x00000400)
  021f84: line 6291 define CAN_IER_LECIE ((uint32_t)0x00000800)
  021fac: line 6292 define CAN_IER_ERRIE ((uint32_t)0x00008000)
  021fd4: line 6293 define CAN_IER_WKUIE ((uint32_t)0x00010000)
  021ffc: line 6294 define CAN_IER_SLKIE ((uint32_t)0x00020000)
  022024: line 6297 define CAN_ESR_EWGF ((uint32_t)0x00000001)
  02204b: line 6298 define CAN_ESR_EPVF ((uint32_t)0x00000002)
  022072: line 6299 define CAN_ESR_BOFF ((uint32_t)0x00000004)
  022099: line 6301 define CAN_ESR_LEC ((uint32_t)0x00000070)
  0220bf: line 6302 define CAN_ESR_LEC_0 ((uint32_t)0x00000010)
  0220e7: line 6303 define CAN_ESR_LEC_1 ((uint32_t)0x00000020)
  02210f: line 6304 define CAN_ESR_LEC_2 ((uint32_t)0x00000040)
  022137: line 6306 define CAN_ESR_TEC ((uint32_t)0x00FF0000)
  02215d: line 6307 define CAN_ESR_REC ((uint32_t)0xFF000000)
  022183: line 6310 define CAN_BTR_BRP ((uint32_t)0x000003FF)
  0221a9: line 6311 define CAN_BTR_TS1 ((uint32_t)0x000F0000)
  0221cf: line 6312 define CAN_BTR_TS2 ((uint32_t)0x00700000)
  0221f5: line 6313 define CAN_BTR_SJW ((uint32_t)0x03000000)
  02221b: line 6314 define CAN_BTR_LBKM ((uint32_t)0x40000000)
  022242: line 6315 define CAN_BTR_SILM ((uint32_t)0x80000000)
  022269: line 6319 define CAN_TI0R_TXRQ ((uint32_t)0x00000001)
  022291: line 6320 define CAN_TI0R_RTR ((uint32_t)0x00000002)
  0222b8: line 6321 define CAN_TI0R_IDE ((uint32_t)0x00000004)
  0222df: line 6322 define CAN_TI0R_EXID ((uint32_t)0x001FFFF8)
  022307: line 6323 define CAN_TI0R_STID ((uint32_t)0xFFE00000)
  02232f: line 6326 define CAN_TDT0R_DLC ((uint32_t)0x0000000F)
  022357: line 6327 define CAN_TDT0R_TGT ((uint32_t)0x00000100)
  02237f: line 6328 define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000)
  0223a8: line 6331 define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF)
  0223d2: line 6332 define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00)
  0223fc: line 6333 define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000)
  022426: line 6334 define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000)
  022450: line 6337 define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF)
  02247a: line 6338 define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00)
  0224a4: line 6339 define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000)
  0224ce: line 6340 define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000)
  0224f8: line 6343 define CAN_TI1R_TXRQ ((uint32_t)0x00000001)
  022520: line 6344 define CAN_TI1R_RTR ((uint32_t)0x00000002)
  022547: line 6345 define CAN_TI1R_IDE ((uint32_t)0x00000004)
  02256e: line 6346 define CAN_TI1R_EXID ((uint32_t)0x001FFFF8)
  022596: line 6347 define CAN_TI1R_STID ((uint32_t)0xFFE00000)
  0225be: line 6350 define CAN_TDT1R_DLC ((uint32_t)0x0000000F)
  0225e6: line 6351 define CAN_TDT1R_TGT ((uint32_t)0x00000100)
  02260e: line 6352 define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000)
  022637: line 6355 define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF)
  022661: line 6356 define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00)
  02268b: line 6357 define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000)
  0226b5: line 6358 define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000)
  0226df: line 6361 define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF)
  022709: line 6362 define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00)
  022733: line 6363 define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000)
  02275d: line 6364 define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000)
  022787: line 6367 define CAN_TI2R_TXRQ ((uint32_t)0x00000001)
  0227af: line 6368 define CAN_TI2R_RTR ((uint32_t)0x00000002)
  0227d6: line 6369 define CAN_TI2R_IDE ((uint32_t)0x00000004)
  0227fd: line 6370 define CAN_TI2R_EXID ((uint32_t)0x001FFFF8)
  022825: line 6371 define CAN_TI2R_STID ((uint32_t)0xFFE00000)
  02284d: line 6374 define CAN_TDT2R_DLC ((uint32_t)0x0000000F)
  022875: line 6375 define CAN_TDT2R_TGT ((uint32_t)0x00000100)
  02289d: line 6376 define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000)
  0228c6: line 6379 define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF)
  0228f0: line 6380 define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00)
  02291a: line 6381 define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000)
  022944: line 6382 define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000)
  02296e: line 6385 define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF)
  022998: line 6386 define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00)
  0229c2: line 6387 define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000)
  0229ec: line 6388 define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000)
  022a16: line 6391 define CAN_RI0R_RTR ((uint32_t)0x00000002)
  022a3d: line 6392 define CAN_RI0R_IDE ((uint32_t)0x00000004)
  022a64: line 6393 define CAN_RI0R_EXID ((uint32_t)0x001FFFF8)
  022a8c: line 6394 define CAN_RI0R_STID ((uint32_t)0xFFE00000)
  022ab4: line 6397 define CAN_RDT0R_DLC ((uint32_t)0x0000000F)
  022adc: line 6398 define CAN_RDT0R_FMI ((uint32_t)0x0000FF00)
  022b04: line 6399 define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000)
  022b2d: line 6402 define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF)
  022b57: line 6403 define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00)
  022b81: line 6404 define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000)
  022bab: line 6405 define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000)
  022bd5: line 6408 define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF)
  022bff: line 6409 define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00)
  022c29: line 6410 define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000)
  022c53: line 6411 define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000)
  022c7d: line 6414 define CAN_RI1R_RTR ((uint32_t)0x00000002)
  022ca4: line 6415 define CAN_RI1R_IDE ((uint32_t)0x00000004)
  022ccb: line 6416 define CAN_RI1R_EXID ((uint32_t)0x001FFFF8)
  022cf3: line 6417 define CAN_RI1R_STID ((uint32_t)0xFFE00000)
  022d1b: line 6420 define CAN_RDT1R_DLC ((uint32_t)0x0000000F)
  022d43: line 6421 define CAN_RDT1R_FMI ((uint32_t)0x0000FF00)
  022d6b: line 6422 define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000)
  022d94: line 6425 define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF)
  022dbe: line 6426 define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00)
  022de8: line 6427 define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000)
  022e12: line 6428 define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000)
  022e3c: line 6431 define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF)
  022e66: line 6432 define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00)
  022e90: line 6433 define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000)
  022eba: line 6434 define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000)
  022ee4: line 6438 define CAN_FMR_FINIT ((uint8_t)0x01)
  022f05: line 6441 define CAN_FM1R_FBM ((uint16_t)0x3FFF)
  022f28: line 6442 define CAN_FM1R_FBM0 ((uint16_t)0x0001)
  022f4c: line 6443 define CAN_FM1R_FBM1 ((uint16_t)0x0002)
  022f70: line 6444 define CAN_FM1R_FBM2 ((uint16_t)0x0004)
  022f94: line 6445 define CAN_FM1R_FBM3 ((uint16_t)0x0008)
  022fb8: line 6446 define CAN_FM1R_FBM4 ((uint16_t)0x0010)
  022fdc: line 6447 define CAN_FM1R_FBM5 ((uint16_t)0x0020)
  023000: line 6448 define CAN_FM1R_FBM6 ((uint16_t)0x0040)
  023024: line 6449 define CAN_FM1R_FBM7 ((uint16_t)0x0080)
  023048: line 6450 define CAN_FM1R_FBM8 ((uint16_t)0x0100)
  02306c: line 6451 define CAN_FM1R_FBM9 ((uint16_t)0x0200)
  023090: line 6452 define CAN_FM1R_FBM10 ((uint16_t)0x0400)
  0230b5: line 6453 define CAN_FM1R_FBM11 ((uint16_t)0x0800)
  0230da: line 6454 define CAN_FM1R_FBM12 ((uint16_t)0x1000)
  0230ff: line 6455 define CAN_FM1R_FBM13 ((uint16_t)0x2000)
  023124: line 6458 define CAN_FS1R_FSC ((uint16_t)0x3FFF)
  023147: line 6459 define CAN_FS1R_FSC0 ((uint16_t)0x0001)
  02316b: line 6460 define CAN_FS1R_FSC1 ((uint16_t)0x0002)
  02318f: line 6461 define CAN_FS1R_FSC2 ((uint16_t)0x0004)
  0231b3: line 6462 define CAN_FS1R_FSC3 ((uint16_t)0x0008)
  0231d7: line 6463 define CAN_FS1R_FSC4 ((uint16_t)0x0010)
  0231fb: line 6464 define CAN_FS1R_FSC5 ((uint16_t)0x0020)
  02321f: line 6465 define CAN_FS1R_FSC6 ((uint16_t)0x0040)
  023243: line 6466 define CAN_FS1R_FSC7 ((uint16_t)0x0080)
  023267: line 6467 define CAN_FS1R_FSC8 ((uint16_t)0x0100)
  02328b: line 6468 define CAN_FS1R_FSC9 ((uint16_t)0x0200)
  0232af: line 6469 define CAN_FS1R_FSC10 ((uint16_t)0x0400)
  0232d4: line 6470 define CAN_FS1R_FSC11 ((uint16_t)0x0800)
  0232f9: line 6471 define CAN_FS1R_FSC12 ((uint16_t)0x1000)
  02331e: line 6472 define CAN_FS1R_FSC13 ((uint16_t)0x2000)
  023343: line 6475 define CAN_FFA1R_FFA ((uint16_t)0x3FFF)
  023367: line 6476 define CAN_FFA1R_FFA0 ((uint16_t)0x0001)
  02338c: line 6477 define CAN_FFA1R_FFA1 ((uint16_t)0x0002)
  0233b1: line 6478 define CAN_FFA1R_FFA2 ((uint16_t)0x0004)
  0233d6: line 6479 define CAN_FFA1R_FFA3 ((uint16_t)0x0008)
  0233fb: line 6480 define CAN_FFA1R_FFA4 ((uint16_t)0x0010)
  023420: line 6481 define CAN_FFA1R_FFA5 ((uint16_t)0x0020)
  023445: line 6482 define CAN_FFA1R_FFA6 ((uint16_t)0x0040)
  02346a: line 6483 define CAN_FFA1R_FFA7 ((uint16_t)0x0080)
  02348f: line 6484 define CAN_FFA1R_FFA8 ((uint16_t)0x0100)
  0234b4: line 6485 define CAN_FFA1R_FFA9 ((uint16_t)0x0200)
  0234d9: line 6486 define CAN_FFA1R_FFA10 ((uint16_t)0x0400)
  0234ff: line 6487 define CAN_FFA1R_FFA11 ((uint16_t)0x0800)
  023525: line 6488 define CAN_FFA1R_FFA12 ((uint16_t)0x1000)
  02354b: line 6489 define CAN_FFA1R_FFA13 ((uint16_t)0x2000)
  023571: line 6492 define CAN_FA1R_FACT ((uint16_t)0x3FFF)
  023595: line 6493 define CAN_FA1R_FACT0 ((uint16_t)0x0001)
  0235ba: line 6494 define CAN_FA1R_FACT1 ((uint16_t)0x0002)
  0235df: line 6495 define CAN_FA1R_FACT2 ((uint16_t)0x0004)
  023604: line 6496 define CAN_FA1R_FACT3 ((uint16_t)0x0008)
  023629: line 6497 define CAN_FA1R_FACT4 ((uint16_t)0x0010)
  02364e: line 6498 define CAN_FA1R_FACT5 ((uint16_t)0x0020)
  023673: line 6499 define CAN_FA1R_FACT6 ((uint16_t)0x0040)
  023698: line 6500 define CAN_FA1R_FACT7 ((uint16_t)0x0080)
  0236bd: line 6501 define CAN_FA1R_FACT8 ((uint16_t)0x0100)
  0236e2: line 6502 define CAN_FA1R_FACT9 ((uint16_t)0x0200)
  023707: line 6503 define CAN_FA1R_FACT10 ((uint16_t)0x0400)
  02372d: line 6504 define CAN_FA1R_FACT11 ((uint16_t)0x0800)
  023753: line 6505 define CAN_FA1R_FACT12 ((uint16_t)0x1000)
  023779: line 6506 define CAN_FA1R_FACT13 ((uint16_t)0x2000)
  02379f: line 6509 define CAN_F0R1_FB0 ((uint32_t)0x00000001)
  0237c6: line 6510 define CAN_F0R1_FB1 ((uint32_t)0x00000002)
  0237ed: line 6511 define CAN_F0R1_FB2 ((uint32_t)0x00000004)
  023814: line 6512 define CAN_F0R1_FB3 ((uint32_t)0x00000008)
  02383b: line 6513 define CAN_F0R1_FB4 ((uint32_t)0x00000010)
  023862: line 6514 define CAN_F0R1_FB5 ((uint32_t)0x00000020)
  023889: line 6515 define CAN_F0R1_FB6 ((uint32_t)0x00000040)
  0238b0: line 6516 define CAN_F0R1_FB7 ((uint32_t)0x00000080)
  0238d7: line 6517 define CAN_F0R1_FB8 ((uint32_t)0x00000100)
  0238fe: line 6518 define CAN_F0R1_FB9 ((uint32_t)0x00000200)
  023925: line 6519 define CAN_F0R1_FB10 ((uint32_t)0x00000400)
  02394d: line 6520 define CAN_F0R1_FB11 ((uint32_t)0x00000800)
  023975: line 6521 define CAN_F0R1_FB12 ((uint32_t)0x00001000)
  02399d: line 6522 define CAN_F0R1_FB13 ((uint32_t)0x00002000)
  0239c5: line 6523 define CAN_F0R1_FB14 ((uint32_t)0x00004000)
  0239ed: line 6524 define CAN_F0R1_FB15 ((uint32_t)0x00008000)
  023a15: line 6525 define CAN_F0R1_FB16 ((uint32_t)0x00010000)
  023a3d: line 6526 define CAN_F0R1_FB17 ((uint32_t)0x00020000)
  023a65: line 6527 define CAN_F0R1_FB18 ((uint32_t)0x00040000)
  023a8d: line 6528 define CAN_F0R1_FB19 ((uint32_t)0x00080000)
  023ab5: line 6529 define CAN_F0R1_FB20 ((uint32_t)0x00100000)
  023add: line 6530 define CAN_F0R1_FB21 ((uint32_t)0x00200000)
  023b05: line 6531 define CAN_F0R1_FB22 ((uint32_t)0x00400000)
  023b2d: line 6532 define CAN_F0R1_FB23 ((uint32_t)0x00800000)
  023b55: line 6533 define CAN_F0R1_FB24 ((uint32_t)0x01000000)
  023b7d: line 6534 define CAN_F0R1_FB25 ((uint32_t)0x02000000)
  023ba5: line 6535 define CAN_F0R1_FB26 ((uint32_t)0x04000000)
  023bcd: line 6536 define CAN_F0R1_FB27 ((uint32_t)0x08000000)
  023bf5: line 6537 define CAN_F0R1_FB28 ((uint32_t)0x10000000)
  023c1d: line 6538 define CAN_F0R1_FB29 ((uint32_t)0x20000000)
  023c45: line 6539 define CAN_F0R1_FB30 ((uint32_t)0x40000000)
  023c6d: line 6540 define CAN_F0R1_FB31 ((uint32_t)0x80000000)
  023c95: line 6543 define CAN_F1R1_FB0 ((uint32_t)0x00000001)
  023cbc: line 6544 define CAN_F1R1_FB1 ((uint32_t)0x00000002)
  023ce3: line 6545 define CAN_F1R1_FB2 ((uint32_t)0x00000004)
  023d0a: line 6546 define CAN_F1R1_FB3 ((uint32_t)0x00000008)
  023d31: line 6547 define CAN_F1R1_FB4 ((uint32_t)0x00000010)
  023d58: line 6548 define CAN_F1R1_FB5 ((uint32_t)0x00000020)
  023d7f: line 6549 define CAN_F1R1_FB6 ((uint32_t)0x00000040)
  023da6: line 6550 define CAN_F1R1_FB7 ((uint32_t)0x00000080)
  023dcd: line 6551 define CAN_F1R1_FB8 ((uint32_t)0x00000100)
  023df4: line 6552 define CAN_F1R1_FB9 ((uint32_t)0x00000200)
  023e1b: line 6553 define CAN_F1R1_FB10 ((uint32_t)0x00000400)
  023e43: line 6554 define CAN_F1R1_FB11 ((uint32_t)0x00000800)
  023e6b: line 6555 define CAN_F1R1_FB12 ((uint32_t)0x00001000)
  023e93: line 6556 define CAN_F1R1_FB13 ((uint32_t)0x00002000)
  023ebb: line 6557 define CAN_F1R1_FB14 ((uint32_t)0x00004000)
  023ee3: line 6558 define CAN_F1R1_FB15 ((uint32_t)0x00008000)
  023f0b: line 6559 define CAN_F1R1_FB16 ((uint32_t)0x00010000)
  023f33: line 6560 define CAN_F1R1_FB17 ((uint32_t)0x00020000)
  023f5b: line 6561 define CAN_F1R1_FB18 ((uint32_t)0x00040000)
  023f83: line 6562 define CAN_F1R1_FB19 ((uint32_t)0x00080000)
  023fab: line 6563 define CAN_F1R1_FB20 ((uint32_t)0x00100000)
  023fd3: line 6564 define CAN_F1R1_FB21 ((uint32_t)0x00200000)
  023ffb: line 6565 define CAN_F1R1_FB22 ((uint32_t)0x00400000)
  024023: line 6566 define CAN_F1R1_FB23 ((uint32_t)0x00800000)
  02404b: line 6567 define CAN_F1R1_FB24 ((uint32_t)0x01000000)
  024073: line 6568 define CAN_F1R1_FB25 ((uint32_t)0x02000000)
  02409b: line 6569 define CAN_F1R1_FB26 ((uint32_t)0x04000000)
  0240c3: line 6570 define CAN_F1R1_FB27 ((uint32_t)0x08000000)
  0240eb: line 6571 define CAN_F1R1_FB28 ((uint32_t)0x10000000)
  024113: line 6572 define CAN_F1R1_FB29 ((uint32_t)0x20000000)
  02413b: line 6573 define CAN_F1R1_FB30 ((uint32_t)0x40000000)
  024163: line 6574 define CAN_F1R1_FB31 ((uint32_t)0x80000000)
  02418b: line 6577 define CAN_F2R1_FB0 ((uint32_t)0x00000001)
  0241b2: line 6578 define CAN_F2R1_FB1 ((uint32_t)0x00000002)
  0241d9: line 6579 define CAN_F2R1_FB2 ((uint32_t)0x00000004)
  024200: line 6580 define CAN_F2R1_FB3 ((uint32_t)0x00000008)
  024227: line 6581 define CAN_F2R1_FB4 ((uint32_t)0x00000010)
  02424e: line 6582 define CAN_F2R1_FB5 ((uint32_t)0x00000020)
  024275: line 6583 define CAN_F2R1_FB6 ((uint32_t)0x00000040)
  02429c: line 6584 define CAN_F2R1_FB7 ((uint32_t)0x00000080)
  0242c3: line 6585 define CAN_F2R1_FB8 ((uint32_t)0x00000100)
  0242ea: line 6586 define CAN_F2R1_FB9 ((uint32_t)0x00000200)
  024311: line 6587 define CAN_F2R1_FB10 ((uint32_t)0x00000400)
  024339: line 6588 define CAN_F2R1_FB11 ((uint32_t)0x00000800)
  024361: line 6589 define CAN_F2R1_FB12 ((uint32_t)0x00001000)
  024389: line 6590 define CAN_F2R1_FB13 ((uint32_t)0x00002000)
  0243b1: line 6591 define CAN_F2R1_FB14 ((uint32_t)0x00004000)
  0243d9: line 6592 define CAN_F2R1_FB15 ((uint32_t)0x00008000)
  024401: line 6593 define CAN_F2R1_FB16 ((uint32_t)0x00010000)
  024429: line 6594 define CAN_F2R1_FB17 ((uint32_t)0x00020000)
  024451: line 6595 define CAN_F2R1_FB18 ((uint32_t)0x00040000)
  024479: line 6596 define CAN_F2R1_FB19 ((uint32_t)0x00080000)
  0244a1: line 6597 define CAN_F2R1_FB20 ((uint32_t)0x00100000)
  0244c9: line 6598 define CAN_F2R1_FB21 ((uint32_t)0x00200000)
  0244f1: line 6599 define CAN_F2R1_FB22 ((uint32_t)0x00400000)
  024519: line 6600 define CAN_F2R1_FB23 ((uint32_t)0x00800000)
  024541: line 6601 define CAN_F2R1_FB24 ((uint32_t)0x01000000)
  024569: line 6602 define CAN_F2R1_FB25 ((uint32_t)0x02000000)
  024591: line 6603 define CAN_F2R1_FB26 ((uint32_t)0x04000000)
  0245b9: line 6604 define CAN_F2R1_FB27 ((uint32_t)0x08000000)
  0245e1: line 6605 define CAN_F2R1_FB28 ((uint32_t)0x10000000)
  024609: line 6606 define CAN_F2R1_FB29 ((uint32_t)0x20000000)
  024631: line 6607 define CAN_F2R1_FB30 ((uint32_t)0x40000000)
  024659: line 6608 define CAN_F2R1_FB31 ((uint32_t)0x80000000)
  024681: line 6611 define CAN_F3R1_FB0 ((uint32_t)0x00000001)
  0246a8: line 6612 define CAN_F3R1_FB1 ((uint32_t)0x00000002)
  0246cf: line 6613 define CAN_F3R1_FB2 ((uint32_t)0x00000004)
  0246f6: line 6614 define CAN_F3R1_FB3 ((uint32_t)0x00000008)
  02471d: line 6615 define CAN_F3R1_FB4 ((uint32_t)0x00000010)
  024744: line 6616 define CAN_F3R1_FB5 ((uint32_t)0x00000020)
  02476b: line 6617 define CAN_F3R1_FB6 ((uint32_t)0x00000040)
  024792: line 6618 define CAN_F3R1_FB7 ((uint32_t)0x00000080)
  0247b9: line 6619 define CAN_F3R1_FB8 ((uint32_t)0x00000100)
  0247e0: line 6620 define CAN_F3R1_FB9 ((uint32_t)0x00000200)
  024807: line 6621 define CAN_F3R1_FB10 ((uint32_t)0x00000400)
  02482f: line 6622 define CAN_F3R1_FB11 ((uint32_t)0x00000800)
  024857: line 6623 define CAN_F3R1_FB12 ((uint32_t)0x00001000)
  02487f: line 6624 define CAN_F3R1_FB13 ((uint32_t)0x00002000)
  0248a7: line 6625 define CAN_F3R1_FB14 ((uint32_t)0x00004000)
  0248cf: line 6626 define CAN_F3R1_FB15 ((uint32_t)0x00008000)
  0248f7: line 6627 define CAN_F3R1_FB16 ((uint32_t)0x00010000)
  02491f: line 6628 define CAN_F3R1_FB17 ((uint32_t)0x00020000)
  024947: line 6629 define CAN_F3R1_FB18 ((uint32_t)0x00040000)
  02496f: line 6630 define CAN_F3R1_FB19 ((uint32_t)0x00080000)
  024997: line 6631 define CAN_F3R1_FB20 ((uint32_t)0x00100000)
  0249bf: line 6632 define CAN_F3R1_FB21 ((uint32_t)0x00200000)
  0249e7: line 6633 define CAN_F3R1_FB22 ((uint32_t)0x00400000)
  024a0f: line 6634 define CAN_F3R1_FB23 ((uint32_t)0x00800000)
  024a37: line 6635 define CAN_F3R1_FB24 ((uint32_t)0x01000000)
  024a5f: line 6636 define CAN_F3R1_FB25 ((uint32_t)0x02000000)
  024a87: line 6637 define CAN_F3R1_FB26 ((uint32_t)0x04000000)
  024aaf: line 6638 define CAN_F3R1_FB27 ((uint32_t)0x08000000)
  024ad7: line 6639 define CAN_F3R1_FB28 ((uint32_t)0x10000000)
  024aff: line 6640 define CAN_F3R1_FB29 ((uint32_t)0x20000000)
  024b27: line 6641 define CAN_F3R1_FB30 ((uint32_t)0x40000000)
  024b4f: line 6642 define CAN_F3R1_FB31 ((uint32_t)0x80000000)
  024b77: line 6645 define CAN_F4R1_FB0 ((uint32_t)0x00000001)
  024b9e: line 6646 define CAN_F4R1_FB1 ((uint32_t)0x00000002)
  024bc5: line 6647 define CAN_F4R1_FB2 ((uint32_t)0x00000004)
  024bec: line 6648 define CAN_F4R1_FB3 ((uint32_t)0x00000008)
  024c13: line 6649 define CAN_F4R1_FB4 ((uint32_t)0x00000010)
  024c3a: line 6650 define CAN_F4R1_FB5 ((uint32_t)0x00000020)
  024c61: line 6651 define CAN_F4R1_FB6 ((uint32_t)0x00000040)
  024c88: line 6652 define CAN_F4R1_FB7 ((uint32_t)0x00000080)
  024caf: line 6653 define CAN_F4R1_FB8 ((uint32_t)0x00000100)
  024cd6: line 6654 define CAN_F4R1_FB9 ((uint32_t)0x00000200)
  024cfd: line 6655 define CAN_F4R1_FB10 ((uint32_t)0x00000400)
  024d25: line 6656 define CAN_F4R1_FB11 ((uint32_t)0x00000800)
  024d4d: line 6657 define CAN_F4R1_FB12 ((uint32_t)0x00001000)
  024d75: line 6658 define CAN_F4R1_FB13 ((uint32_t)0x00002000)
  024d9d: line 6659 define CAN_F4R1_FB14 ((uint32_t)0x00004000)
  024dc5: line 6660 define CAN_F4R1_FB15 ((uint32_t)0x00008000)
  024ded: line 6661 define CAN_F4R1_FB16 ((uint32_t)0x00010000)
  024e15: line 6662 define CAN_F4R1_FB17 ((uint32_t)0x00020000)
  024e3d: line 6663 define CAN_F4R1_FB18 ((uint32_t)0x00040000)
  024e65: line 6664 define CAN_F4R1_FB19 ((uint32_t)0x00080000)
  024e8d: line 6665 define CAN_F4R1_FB20 ((uint32_t)0x00100000)
  024eb5: line 6666 define CAN_F4R1_FB21 ((uint32_t)0x00200000)
  024edd: line 6667 define CAN_F4R1_FB22 ((uint32_t)0x00400000)
  024f05: line 6668 define CAN_F4R1_FB23 ((uint32_t)0x00800000)
  024f2d: line 6669 define CAN_F4R1_FB24 ((uint32_t)0x01000000)
  024f55: line 6670 define CAN_F4R1_FB25 ((uint32_t)0x02000000)
  024f7d: line 6671 define CAN_F4R1_FB26 ((uint32_t)0x04000000)
  024fa5: line 6672 define CAN_F4R1_FB27 ((uint32_t)0x08000000)
  024fcd: line 6673 define CAN_F4R1_FB28 ((uint32_t)0x10000000)
  024ff5: line 6674 define CAN_F4R1_FB29 ((uint32_t)0x20000000)
  02501d: line 6675 define CAN_F4R1_FB30 ((uint32_t)0x40000000)
  025045: line 6676 define CAN_F4R1_FB31 ((uint32_t)0x80000000)
  02506d: line 6679 define CAN_F5R1_FB0 ((uint32_t)0x00000001)
  025094: line 6680 define CAN_F5R1_FB1 ((uint32_t)0x00000002)
  0250bb: line 6681 define CAN_F5R1_FB2 ((uint32_t)0x00000004)
  0250e2: line 6682 define CAN_F5R1_FB3 ((uint32_t)0x00000008)
  025109: line 6683 define CAN_F5R1_FB4 ((uint32_t)0x00000010)
  025130: line 6684 define CAN_F5R1_FB5 ((uint32_t)0x00000020)
  025157: line 6685 define CAN_F5R1_FB6 ((uint32_t)0x00000040)
  02517e: line 6686 define CAN_F5R1_FB7 ((uint32_t)0x00000080)
  0251a5: line 6687 define CAN_F5R1_FB8 ((uint32_t)0x00000100)
  0251cc: line 6688 define CAN_F5R1_FB9 ((uint32_t)0x00000200)
  0251f3: line 6689 define CAN_F5R1_FB10 ((uint32_t)0x00000400)
  02521b: line 6690 define CAN_F5R1_FB11 ((uint32_t)0x00000800)
  025243: line 6691 define CAN_F5R1_FB12 ((uint32_t)0x00001000)
  02526b: line 6692 define CAN_F5R1_FB13 ((uint32_t)0x00002000)
  025293: line 6693 define CAN_F5R1_FB14 ((uint32_t)0x00004000)
  0252bb: line 6694 define CAN_F5R1_FB15 ((uint32_t)0x00008000)
  0252e3: line 6695 define CAN_F5R1_FB16 ((uint32_t)0x00010000)
  02530b: line 6696 define CAN_F5R1_FB17 ((uint32_t)0x00020000)
  025333: line 6697 define CAN_F5R1_FB18 ((uint32_t)0x00040000)
  02535b: line 6698 define CAN_F5R1_FB19 ((uint32_t)0x00080000)
  025383: line 6699 define CAN_F5R1_FB20 ((uint32_t)0x00100000)
  0253ab: line 6700 define CAN_F5R1_FB21 ((uint32_t)0x00200000)
  0253d3: line 6701 define CAN_F5R1_FB22 ((uint32_t)0x00400000)
  0253fb: line 6702 define CAN_F5R1_FB23 ((uint32_t)0x00800000)
  025423: line 6703 define CAN_F5R1_FB24 ((uint32_t)0x01000000)
  02544b: line 6704 define CAN_F5R1_FB25 ((uint32_t)0x02000000)
  025473: line 6705 define CAN_F5R1_FB26 ((uint32_t)0x04000000)
  02549b: line 6706 define CAN_F5R1_FB27 ((uint32_t)0x08000000)
  0254c3: line 6707 define CAN_F5R1_FB28 ((uint32_t)0x10000000)
  0254eb: line 6708 define CAN_F5R1_FB29 ((uint32_t)0x20000000)
  025513: line 6709 define CAN_F5R1_FB30 ((uint32_t)0x40000000)
  02553b: line 6710 define CAN_F5R1_FB31 ((uint32_t)0x80000000)
  025563: line 6713 define CAN_F6R1_FB0 ((uint32_t)0x00000001)
  02558a: line 6714 define CAN_F6R1_FB1 ((uint32_t)0x00000002)
  0255b1: line 6715 define CAN_F6R1_FB2 ((uint32_t)0x00000004)
  0255d8: line 6716 define CAN_F6R1_FB3 ((uint32_t)0x00000008)
  0255ff: line 6717 define CAN_F6R1_FB4 ((uint32_t)0x00000010)
  025626: line 6718 define CAN_F6R1_FB5 ((uint32_t)0x00000020)
  02564d: line 6719 define CAN_F6R1_FB6 ((uint32_t)0x00000040)
  025674: line 6720 define CAN_F6R1_FB7 ((uint32_t)0x00000080)
  02569b: line 6721 define CAN_F6R1_FB8 ((uint32_t)0x00000100)
  0256c2: line 6722 define CAN_F6R1_FB9 ((uint32_t)0x00000200)
  0256e9: line 6723 define CAN_F6R1_FB10 ((uint32_t)0x00000400)
  025711: line 6724 define CAN_F6R1_FB11 ((uint32_t)0x00000800)
  025739: line 6725 define CAN_F6R1_FB12 ((uint32_t)0x00001000)
  025761: line 6726 define CAN_F6R1_FB13 ((uint32_t)0x00002000)
  025789: line 6727 define CAN_F6R1_FB14 ((uint32_t)0x00004000)
  0257b1: line 6728 define CAN_F6R1_FB15 ((uint32_t)0x00008000)
  0257d9: line 6729 define CAN_F6R1_FB16 ((uint32_t)0x00010000)
  025801: line 6730 define CAN_F6R1_FB17 ((uint32_t)0x00020000)
  025829: line 6731 define CAN_F6R1_FB18 ((uint32_t)0x00040000)
  025851: line 6732 define CAN_F6R1_FB19 ((uint32_t)0x00080000)
  025879: line 6733 define CAN_F6R1_FB20 ((uint32_t)0x00100000)
  0258a1: line 6734 define CAN_F6R1_FB21 ((uint32_t)0x00200000)
  0258c9: line 6735 define CAN_F6R1_FB22 ((uint32_t)0x00400000)
  0258f1: line 6736 define CAN_F6R1_FB23 ((uint32_t)0x00800000)
  025919: line 6737 define CAN_F6R1_FB24 ((uint32_t)0x01000000)
  025941: line 6738 define CAN_F6R1_FB25 ((uint32_t)0x02000000)
  025969: line 6739 define CAN_F6R1_FB26 ((uint32_t)0x04000000)
  025991: line 6740 define CAN_F6R1_FB27 ((uint32_t)0x08000000)
  0259b9: line 6741 define CAN_F6R1_FB28 ((uint32_t)0x10000000)
  0259e1: line 6742 define CAN_F6R1_FB29 ((uint32_t)0x20000000)
  025a09: line 6743 define CAN_F6R1_FB30 ((uint32_t)0x40000000)
  025a31: line 6744 define CAN_F6R1_FB31 ((uint32_t)0x80000000)
  025a59: line 6747 define CAN_F7R1_FB0 ((uint32_t)0x00000001)
  025a80: line 6748 define CAN_F7R1_FB1 ((uint32_t)0x00000002)
  025aa7: line 6749 define CAN_F7R1_FB2 ((uint32_t)0x00000004)
  025ace: line 6750 define CAN_F7R1_FB3 ((uint32_t)0x00000008)
  025af5: line 6751 define CAN_F7R1_FB4 ((uint32_t)0x00000010)
  025b1c: line 6752 define CAN_F7R1_FB5 ((uint32_t)0x00000020)
  025b43: line 6753 define CAN_F7R1_FB6 ((uint32_t)0x00000040)
  025b6a: line 6754 define CAN_F7R1_FB7 ((uint32_t)0x00000080)
  025b91: line 6755 define CAN_F7R1_FB8 ((uint32_t)0x00000100)
  025bb8: line 6756 define CAN_F7R1_FB9 ((uint32_t)0x00000200)
  025bdf: line 6757 define CAN_F7R1_FB10 ((uint32_t)0x00000400)
  025c07: line 6758 define CAN_F7R1_FB11 ((uint32_t)0x00000800)
  025c2f: line 6759 define CAN_F7R1_FB12 ((uint32_t)0x00001000)
  025c57: line 6760 define CAN_F7R1_FB13 ((uint32_t)0x00002000)
  025c7f: line 6761 define CAN_F7R1_FB14 ((uint32_t)0x00004000)
  025ca7: line 6762 define CAN_F7R1_FB15 ((uint32_t)0x00008000)
  025ccf: line 6763 define CAN_F7R1_FB16 ((uint32_t)0x00010000)
  025cf7: line 6764 define CAN_F7R1_FB17 ((uint32_t)0x00020000)
  025d1f: line 6765 define CAN_F7R1_FB18 ((uint32_t)0x00040000)
  025d47: line 6766 define CAN_F7R1_FB19 ((uint32_t)0x00080000)
  025d6f: line 6767 define CAN_F7R1_FB20 ((uint32_t)0x00100000)
  025d97: line 6768 define CAN_F7R1_FB21 ((uint32_t)0x00200000)
  025dbf: line 6769 define CAN_F7R1_FB22 ((uint32_t)0x00400000)
  025de7: line 6770 define CAN_F7R1_FB23 ((uint32_t)0x00800000)
  025e0f: line 6771 define CAN_F7R1_FB24 ((uint32_t)0x01000000)
  025e37: line 6772 define CAN_F7R1_FB25 ((uint32_t)0x02000000)
  025e5f: line 6773 define CAN_F7R1_FB26 ((uint32_t)0x04000000)
  025e87: line 6774 define CAN_F7R1_FB27 ((uint32_t)0x08000000)
  025eaf: line 6775 define CAN_F7R1_FB28 ((uint32_t)0x10000000)
  025ed7: line 6776 define CAN_F7R1_FB29 ((uint32_t)0x20000000)
  025eff: line 6777 define CAN_F7R1_FB30 ((uint32_t)0x40000000)
  025f27: line 6778 define CAN_F7R1_FB31 ((uint32_t)0x80000000)
  025f4f: line 6781 define CAN_F8R1_FB0 ((uint32_t)0x00000001)
  025f76: line 6782 define CAN_F8R1_FB1 ((uint32_t)0x00000002)
  025f9d: line 6783 define CAN_F8R1_FB2 ((uint32_t)0x00000004)
  025fc4: line 6784 define CAN_F8R1_FB3 ((uint32_t)0x00000008)
  025feb: line 6785 define CAN_F8R1_FB4 ((uint32_t)0x00000010)
  026012: line 6786 define CAN_F8R1_FB5 ((uint32_t)0x00000020)
  026039: line 6787 define CAN_F8R1_FB6 ((uint32_t)0x00000040)
  026060: line 6788 define CAN_F8R1_FB7 ((uint32_t)0x00000080)
  026087: line 6789 define CAN_F8R1_FB8 ((uint32_t)0x00000100)
  0260ae: line 6790 define CAN_F8R1_FB9 ((uint32_t)0x00000200)
  0260d5: line 6791 define CAN_F8R1_FB10 ((uint32_t)0x00000400)
  0260fd: line 6792 define CAN_F8R1_FB11 ((uint32_t)0x00000800)
  026125: line 6793 define CAN_F8R1_FB12 ((uint32_t)0x00001000)
  02614d: line 6794 define CAN_F8R1_FB13 ((uint32_t)0x00002000)
  026175: line 6795 define CAN_F8R1_FB14 ((uint32_t)0x00004000)
  02619d: line 6796 define CAN_F8R1_FB15 ((uint32_t)0x00008000)
  0261c5: line 6797 define CAN_F8R1_FB16 ((uint32_t)0x00010000)
  0261ed: line 6798 define CAN_F8R1_FB17 ((uint32_t)0x00020000)
  026215: line 6799 define CAN_F8R1_FB18 ((uint32_t)0x00040000)
  02623d: line 6800 define CAN_F8R1_FB19 ((uint32_t)0x00080000)
  026265: line 6801 define CAN_F8R1_FB20 ((uint32_t)0x00100000)
  02628d: line 6802 define CAN_F8R1_FB21 ((uint32_t)0x00200000)
  0262b5: line 6803 define CAN_F8R1_FB22 ((uint32_t)0x00400000)
  0262dd: line 6804 define CAN_F8R1_FB23 ((uint32_t)0x00800000)
  026305: line 6805 define CAN_F8R1_FB24 ((uint32_t)0x01000000)
  02632d: line 6806 define CAN_F8R1_FB25 ((uint32_t)0x02000000)
  026355: line 6807 define CAN_F8R1_FB26 ((uint32_t)0x04000000)
  02637d: line 6808 define CAN_F8R1_FB27 ((uint32_t)0x08000000)
  0263a5: line 6809 define CAN_F8R1_FB28 ((uint32_t)0x10000000)
  0263cd: line 6810 define CAN_F8R1_FB29 ((uint32_t)0x20000000)
  0263f5: line 6811 define CAN_F8R1_FB30 ((uint32_t)0x40000000)
  02641d: line 6812 define CAN_F8R1_FB31 ((uint32_t)0x80000000)
  026445: line 6815 define CAN_F9R1_FB0 ((uint32_t)0x00000001)
  02646c: line 6816 define CAN_F9R1_FB1 ((uint32_t)0x00000002)
  026493: line 6817 define CAN_F9R1_FB2 ((uint32_t)0x00000004)
  0264ba: line 6818 define CAN_F9R1_FB3 ((uint32_t)0x00000008)
  0264e1: line 6819 define CAN_F9R1_FB4 ((uint32_t)0x00000010)
  026508: line 6820 define CAN_F9R1_FB5 ((uint32_t)0x00000020)
  02652f: line 6821 define CAN_F9R1_FB6 ((uint32_t)0x00000040)
  026556: line 6822 define CAN_F9R1_FB7 ((uint32_t)0x00000080)
  02657d: line 6823 define CAN_F9R1_FB8 ((uint32_t)0x00000100)
  0265a4: line 6824 define CAN_F9R1_FB9 ((uint32_t)0x00000200)
  0265cb: line 6825 define CAN_F9R1_FB10 ((uint32_t)0x00000400)
  0265f3: line 6826 define CAN_F9R1_FB11 ((uint32_t)0x00000800)
  02661b: line 6827 define CAN_F9R1_FB12 ((uint32_t)0x00001000)
  026643: line 6828 define CAN_F9R1_FB13 ((uint32_t)0x00002000)
  02666b: line 6829 define CAN_F9R1_FB14 ((uint32_t)0x00004000)
  026693: line 6830 define CAN_F9R1_FB15 ((uint32_t)0x00008000)
  0266bb: line 6831 define CAN_F9R1_FB16 ((uint32_t)0x00010000)
  0266e3: line 6832 define CAN_F9R1_FB17 ((uint32_t)0x00020000)
  02670b: line 6833 define CAN_F9R1_FB18 ((uint32_t)0x00040000)
  026733: line 6834 define CAN_F9R1_FB19 ((uint32_t)0x00080000)
  02675b: line 6835 define CAN_F9R1_FB20 ((uint32_t)0x00100000)
  026783: line 6836 define CAN_F9R1_FB21 ((uint32_t)0x00200000)
  0267ab: line 6837 define CAN_F9R1_FB22 ((uint32_t)0x00400000)
  0267d3: line 6838 define CAN_F9R1_FB23 ((uint32_t)0x00800000)
  0267fb: line 6839 define CAN_F9R1_FB24 ((uint32_t)0x01000000)
  026823: line 6840 define CAN_F9R1_FB25 ((uint32_t)0x02000000)
  02684b: line 6841 define CAN_F9R1_FB26 ((uint32_t)0x04000000)
  026873: line 6842 define CAN_F9R1_FB27 ((uint32_t)0x08000000)
  02689b: line 6843 define CAN_F9R1_FB28 ((uint32_t)0x10000000)
  0268c3: line 6844 define CAN_F9R1_FB29 ((uint32_t)0x20000000)
  0268eb: line 6845 define CAN_F9R1_FB30 ((uint32_t)0x40000000)
  026913: line 6846 define CAN_F9R1_FB31 ((uint32_t)0x80000000)
  02693b: line 6849 define CAN_F10R1_FB0 ((uint32_t)0x00000001)
  026963: line 6850 define CAN_F10R1_FB1 ((uint32_t)0x00000002)
  02698b: line 6851 define CAN_F10R1_FB2 ((uint32_t)0x00000004)
  0269b3: line 6852 define CAN_F10R1_FB3 ((uint32_t)0x00000008)
  0269db: line 6853 define CAN_F10R1_FB4 ((uint32_t)0x00000010)
  026a03: line 6854 define CAN_F10R1_FB5 ((uint32_t)0x00000020)
  026a2b: line 6855 define CAN_F10R1_FB6 ((uint32_t)0x00000040)
  026a53: line 6856 define CAN_F10R1_FB7 ((uint32_t)0x00000080)
  026a7b: line 6857 define CAN_F10R1_FB8 ((uint32_t)0x00000100)
  026aa3: line 6858 define CAN_F10R1_FB9 ((uint32_t)0x00000200)
  026acb: line 6859 define CAN_F10R1_FB10 ((uint32_t)0x00000400)
  026af4: line 6860 define CAN_F10R1_FB11 ((uint32_t)0x00000800)
  026b1d: line 6861 define CAN_F10R1_FB12 ((uint32_t)0x00001000)
  026b46: line 6862 define CAN_F10R1_FB13 ((uint32_t)0x00002000)
  026b6f: line 6863 define CAN_F10R1_FB14 ((uint32_t)0x00004000)
  026b98: line 6864 define CAN_F10R1_FB15 ((uint32_t)0x00008000)
  026bc1: line 6865 define CAN_F10R1_FB16 ((uint32_t)0x00010000)
  026bea: line 6866 define CAN_F10R1_FB17 ((uint32_t)0x00020000)
  026c13: line 6867 define CAN_F10R1_FB18 ((uint32_t)0x00040000)
  026c3c: line 6868 define CAN_F10R1_FB19 ((uint32_t)0x00080000)
  026c65: line 6869 define CAN_F10R1_FB20 ((uint32_t)0x00100000)
  026c8e: line 6870 define CAN_F10R1_FB21 ((uint32_t)0x00200000)
  026cb7: line 6871 define CAN_F10R1_FB22 ((uint32_t)0x00400000)
  026ce0: line 6872 define CAN_F10R1_FB23 ((uint32_t)0x00800000)
  026d09: line 6873 define CAN_F10R1_FB24 ((uint32_t)0x01000000)
  026d32: line 6874 define CAN_F10R1_FB25 ((uint32_t)0x02000000)
  026d5b: line 6875 define CAN_F10R1_FB26 ((uint32_t)0x04000000)
  026d84: line 6876 define CAN_F10R1_FB27 ((uint32_t)0x08000000)
  026dad: line 6877 define CAN_F10R1_FB28 ((uint32_t)0x10000000)
  026dd6: line 6878 define CAN_F10R1_FB29 ((uint32_t)0x20000000)
  026dff: line 6879 define CAN_F10R1_FB30 ((uint32_t)0x40000000)
  026e28: line 6880 define CAN_F10R1_FB31 ((uint32_t)0x80000000)
  026e51: line 6883 define CAN_F11R1_FB0 ((uint32_t)0x00000001)
  026e79: line 6884 define CAN_F11R1_FB1 ((uint32_t)0x00000002)
  026ea1: line 6885 define CAN_F11R1_FB2 ((uint32_t)0x00000004)
  026ec9: line 6886 define CAN_F11R1_FB3 ((uint32_t)0x00000008)
  026ef1: line 6887 define CAN_F11R1_FB4 ((uint32_t)0x00000010)
  026f19: line 6888 define CAN_F11R1_FB5 ((uint32_t)0x00000020)
  026f41: line 6889 define CAN_F11R1_FB6 ((uint32_t)0x00000040)
  026f69: line 6890 define CAN_F11R1_FB7 ((uint32_t)0x00000080)
  026f91: line 6891 define CAN_F11R1_FB8 ((uint32_t)0x00000100)
  026fb9: line 6892 define CAN_F11R1_FB9 ((uint32_t)0x00000200)
  026fe1: line 6893 define CAN_F11R1_FB10 ((uint32_t)0x00000400)
  02700a: line 6894 define CAN_F11R1_FB11 ((uint32_t)0x00000800)
  027033: line 6895 define CAN_F11R1_FB12 ((uint32_t)0x00001000)
  02705c: line 6896 define CAN_F11R1_FB13 ((uint32_t)0x00002000)
  027085: line 6897 define CAN_F11R1_FB14 ((uint32_t)0x00004000)
  0270ae: line 6898 define CAN_F11R1_FB15 ((uint32_t)0x00008000)
  0270d7: line 6899 define CAN_F11R1_FB16 ((uint32_t)0x00010000)
  027100: line 6900 define CAN_F11R1_FB17 ((uint32_t)0x00020000)
  027129: line 6901 define CAN_F11R1_FB18 ((uint32_t)0x00040000)
  027152: line 6902 define CAN_F11R1_FB19 ((uint32_t)0x00080000)
  02717b: line 6903 define CAN_F11R1_FB20 ((uint32_t)0x00100000)
  0271a4: line 6904 define CAN_F11R1_FB21 ((uint32_t)0x00200000)
  0271cd: line 6905 define CAN_F11R1_FB22 ((uint32_t)0x00400000)
  0271f6: line 6906 define CAN_F11R1_FB23 ((uint32_t)0x00800000)
  02721f: line 6907 define CAN_F11R1_FB24 ((uint32_t)0x01000000)
  027248: line 6908 define CAN_F11R1_FB25 ((uint32_t)0x02000000)
  027271: line 6909 define CAN_F11R1_FB26 ((uint32_t)0x04000000)
  02729a: line 6910 define CAN_F11R1_FB27 ((uint32_t)0x08000000)
  0272c3: line 6911 define CAN_F11R1_FB28 ((uint32_t)0x10000000)
  0272ec: line 6912 define CAN_F11R1_FB29 ((uint32_t)0x20000000)
  027315: line 6913 define CAN_F11R1_FB30 ((uint32_t)0x40000000)
  02733e: line 6914 define CAN_F11R1_FB31 ((uint32_t)0x80000000)
  027367: line 6917 define CAN_F12R1_FB0 ((uint32_t)0x00000001)
  02738f: line 6918 define CAN_F12R1_FB1 ((uint32_t)0x00000002)
  0273b7: line 6919 define CAN_F12R1_FB2 ((uint32_t)0x00000004)
  0273df: line 6920 define CAN_F12R1_FB3 ((uint32_t)0x00000008)
  027407: line 6921 define CAN_F12R1_FB4 ((uint32_t)0x00000010)
  02742f: line 6922 define CAN_F12R1_FB5 ((uint32_t)0x00000020)
  027457: line 6923 define CAN_F12R1_FB6 ((uint32_t)0x00000040)
  02747f: line 6924 define CAN_F12R1_FB7 ((uint32_t)0x00000080)
  0274a7: line 6925 define CAN_F12R1_FB8 ((uint32_t)0x00000100)
  0274cf: line 6926 define CAN_F12R1_FB9 ((uint32_t)0x00000200)
  0274f7: line 6927 define CAN_F12R1_FB10 ((uint32_t)0x00000400)
  027520: line 6928 define CAN_F12R1_FB11 ((uint32_t)0x00000800)
  027549: line 6929 define CAN_F12R1_FB12 ((uint32_t)0x00001000)
  027572: line 6930 define CAN_F12R1_FB13 ((uint32_t)0x00002000)
  02759b: line 6931 define CAN_F12R1_FB14 ((uint32_t)0x00004000)
  0275c4: line 6932 define CAN_F12R1_FB15 ((uint32_t)0x00008000)
  0275ed: line 6933 define CAN_F12R1_FB16 ((uint32_t)0x00010000)
  027616: line 6934 define CAN_F12R1_FB17 ((uint32_t)0x00020000)
  02763f: line 6935 define CAN_F12R1_FB18 ((uint32_t)0x00040000)
  027668: line 6936 define CAN_F12R1_FB19 ((uint32_t)0x00080000)
  027691: line 6937 define CAN_F12R1_FB20 ((uint32_t)0x00100000)
  0276ba: line 6938 define CAN_F12R1_FB21 ((uint32_t)0x00200000)
  0276e3: line 6939 define CAN_F12R1_FB22 ((uint32_t)0x00400000)
  02770c: line 6940 define CAN_F12R1_FB23 ((uint32_t)0x00800000)
  027735: line 6941 define CAN_F12R1_FB24 ((uint32_t)0x01000000)
  02775e: line 6942 define CAN_F12R1_FB25 ((uint32_t)0x02000000)
  027787: line 6943 define CAN_F12R1_FB26 ((uint32_t)0x04000000)
  0277b0: line 6944 define CAN_F12R1_FB27 ((uint32_t)0x08000000)
  0277d9: line 6945 define CAN_F12R1_FB28 ((uint32_t)0x10000000)
  027802: line 6946 define CAN_F12R1_FB29 ((uint32_t)0x20000000)
  02782b: line 6947 define CAN_F12R1_FB30 ((uint32_t)0x40000000)
  027854: line 6948 define CAN_F12R1_FB31 ((uint32_t)0x80000000)
  02787d: line 6951 define CAN_F13R1_FB0 ((uint32_t)0x00000001)
  0278a5: line 6952 define CAN_F13R1_FB1 ((uint32_t)0x00000002)
  0278cd: line 6953 define CAN_F13R1_FB2 ((uint32_t)0x00000004)
  0278f5: line 6954 define CAN_F13R1_FB3 ((uint32_t)0x00000008)
  02791d: line 6955 define CAN_F13R1_FB4 ((uint32_t)0x00000010)
  027945: line 6956 define CAN_F13R1_FB5 ((uint32_t)0x00000020)
  02796d: line 6957 define CAN_F13R1_FB6 ((uint32_t)0x00000040)
  027995: line 6958 define CAN_F13R1_FB7 ((uint32_t)0x00000080)
  0279bd: line 6959 define CAN_F13R1_FB8 ((uint32_t)0x00000100)
  0279e5: line 6960 define CAN_F13R1_FB9 ((uint32_t)0x00000200)
  027a0d: line 6961 define CAN_F13R1_FB10 ((uint32_t)0x00000400)
  027a36: line 6962 define CAN_F13R1_FB11 ((uint32_t)0x00000800)
  027a5f: line 6963 define CAN_F13R1_FB12 ((uint32_t)0x00001000)
  027a88: line 6964 define CAN_F13R1_FB13 ((uint32_t)0x00002000)
  027ab1: line 6965 define CAN_F13R1_FB14 ((uint32_t)0x00004000)
  027ada: line 6966 define CAN_F13R1_FB15 ((uint32_t)0x00008000)
  027b03: line 6967 define CAN_F13R1_FB16 ((uint32_t)0x00010000)
  027b2c: line 6968 define CAN_F13R1_FB17 ((uint32_t)0x00020000)
  027b55: line 6969 define CAN_F13R1_FB18 ((uint32_t)0x00040000)
  027b7e: line 6970 define CAN_F13R1_FB19 ((uint32_t)0x00080000)
  027ba7: line 6971 define CAN_F13R1_FB20 ((uint32_t)0x00100000)
  027bd0: line 6972 define CAN_F13R1_FB21 ((uint32_t)0x00200000)
  027bf9: line 6973 define CAN_F13R1_FB22 ((uint32_t)0x00400000)
  027c22: line 6974 define CAN_F13R1_FB23 ((uint32_t)0x00800000)
  027c4b: line 6975 define CAN_F13R1_FB24 ((uint32_t)0x01000000)
  027c74: line 6976 define CAN_F13R1_FB25 ((uint32_t)0x02000000)
  027c9d: line 6977 define CAN_F13R1_FB26 ((uint32_t)0x04000000)
  027cc6: line 6978 define CAN_F13R1_FB27 ((uint32_t)0x08000000)
  027cef: line 6979 define CAN_F13R1_FB28 ((uint32_t)0x10000000)
  027d18: line 6980 define CAN_F13R1_FB29 ((uint32_t)0x20000000)
  027d41: line 6981 define CAN_F13R1_FB30 ((uint32_t)0x40000000)
  027d6a: line 6982 define CAN_F13R1_FB31 ((uint32_t)0x80000000)
  027d93: line 6985 define CAN_F0R2_FB0 ((uint32_t)0x00000001)
  027dba: line 6986 define CAN_F0R2_FB1 ((uint32_t)0x00000002)
  027de1: line 6987 define CAN_F0R2_FB2 ((uint32_t)0x00000004)
  027e08: line 6988 define CAN_F0R2_FB3 ((uint32_t)0x00000008)
  027e2f: line 6989 define CAN_F0R2_FB4 ((uint32_t)0x00000010)
  027e56: line 6990 define CAN_F0R2_FB5 ((uint32_t)0x00000020)
  027e7d: line 6991 define CAN_F0R2_FB6 ((uint32_t)0x00000040)
  027ea4: line 6992 define CAN_F0R2_FB7 ((uint32_t)0x00000080)
  027ecb: line 6993 define CAN_F0R2_FB8 ((uint32_t)0x00000100)
  027ef2: line 6994 define CAN_F0R2_FB9 ((uint32_t)0x00000200)
  027f19: line 6995 define CAN_F0R2_FB10 ((uint32_t)0x00000400)
  027f41: line 6996 define CAN_F0R2_FB11 ((uint32_t)0x00000800)
  027f69: line 6997 define CAN_F0R2_FB12 ((uint32_t)0x00001000)
  027f91: line 6998 define CAN_F0R2_FB13 ((uint32_t)0x00002000)
  027fb9: line 6999 define CAN_F0R2_FB14 ((uint32_t)0x00004000)
  027fe1: line 7000 define CAN_F0R2_FB15 ((uint32_t)0x00008000)
  028009: line 7001 define CAN_F0R2_FB16 ((uint32_t)0x00010000)
  028031: line 7002 define CAN_F0R2_FB17 ((uint32_t)0x00020000)
  028059: line 7003 define CAN_F0R2_FB18 ((uint32_t)0x00040000)
  028081: line 7004 define CAN_F0R2_FB19 ((uint32_t)0x00080000)
  0280a9: line 7005 define CAN_F0R2_FB20 ((uint32_t)0x00100000)
  0280d1: line 7006 define CAN_F0R2_FB21 ((uint32_t)0x00200000)
  0280f9: line 7007 define CAN_F0R2_FB22 ((uint32_t)0x00400000)
  028121: line 7008 define CAN_F0R2_FB23 ((uint32_t)0x00800000)
  028149: line 7009 define CAN_F0R2_FB24 ((uint32_t)0x01000000)
  028171: line 7010 define CAN_F0R2_FB25 ((uint32_t)0x02000000)
  028199: line 7011 define CAN_F0R2_FB26 ((uint32_t)0x04000000)
  0281c1: line 7012 define CAN_F0R2_FB27 ((uint32_t)0x08000000)
  0281e9: line 7013 define CAN_F0R2_FB28 ((uint32_t)0x10000000)
  028211: line 7014 define CAN_F0R2_FB29 ((uint32_t)0x20000000)
  028239: line 7015 define CAN_F0R2_FB30 ((uint32_t)0x40000000)
  028261: line 7016 define CAN_F0R2_FB31 ((uint32_t)0x80000000)
  028289: line 7019 define CAN_F1R2_FB0 ((uint32_t)0x00000001)
  0282b0: line 7020 define CAN_F1R2_FB1 ((uint32_t)0x00000002)
  0282d7: line 7021 define CAN_F1R2_FB2 ((uint32_t)0x00000004)
  0282fe: line 7022 define CAN_F1R2_FB3 ((uint32_t)0x00000008)
  028325: line 7023 define CAN_F1R2_FB4 ((uint32_t)0x00000010)
  02834c: line 7024 define CAN_F1R2_FB5 ((uint32_t)0x00000020)
  028373: line 7025 define CAN_F1R2_FB6 ((uint32_t)0x00000040)
  02839a: line 7026 define CAN_F1R2_FB7 ((uint32_t)0x00000080)
  0283c1: line 7027 define CAN_F1R2_FB8 ((uint32_t)0x00000100)
  0283e8: line 7028 define CAN_F1R2_FB9 ((uint32_t)0x00000200)
  02840f: line 7029 define CAN_F1R2_FB10 ((uint32_t)0x00000400)
  028437: line 7030 define CAN_F1R2_FB11 ((uint32_t)0x00000800)
  02845f: line 7031 define CAN_F1R2_FB12 ((uint32_t)0x00001000)
  028487: line 7032 define CAN_F1R2_FB13 ((uint32_t)0x00002000)
  0284af: line 7033 define CAN_F1R2_FB14 ((uint32_t)0x00004000)
  0284d7: line 7034 define CAN_F1R2_FB15 ((uint32_t)0x00008000)
  0284ff: line 7035 define CAN_F1R2_FB16 ((uint32_t)0x00010000)
  028527: line 7036 define CAN_F1R2_FB17 ((uint32_t)0x00020000)
  02854f: line 7037 define CAN_F1R2_FB18 ((uint32_t)0x00040000)
  028577: line 7038 define CAN_F1R2_FB19 ((uint32_t)0x00080000)
  02859f: line 7039 define CAN_F1R2_FB20 ((uint32_t)0x00100000)
  0285c7: line 7040 define CAN_F1R2_FB21 ((uint32_t)0x00200000)
  0285ef: line 7041 define CAN_F1R2_FB22 ((uint32_t)0x00400000)
  028617: line 7042 define CAN_F1R2_FB23 ((uint32_t)0x00800000)
  02863f: line 7043 define CAN_F1R2_FB24 ((uint32_t)0x01000000)
  028667: line 7044 define CAN_F1R2_FB25 ((uint32_t)0x02000000)
  02868f: line 7045 define CAN_F1R2_FB26 ((uint32_t)0x04000000)
  0286b7: line 7046 define CAN_F1R2_FB27 ((uint32_t)0x08000000)
  0286df: line 7047 define CAN_F1R2_FB28 ((uint32_t)0x10000000)
  028707: line 7048 define CAN_F1R2_FB29 ((uint32_t)0x20000000)
  02872f: line 7049 define CAN_F1R2_FB30 ((uint32_t)0x40000000)
  028757: line 7050 define CAN_F1R2_FB31 ((uint32_t)0x80000000)
  02877f: line 7053 define CAN_F2R2_FB0 ((uint32_t)0x00000001)
  0287a6: line 7054 define CAN_F2R2_FB1 ((uint32_t)0x00000002)
  0287cd: line 7055 define CAN_F2R2_FB2 ((uint32_t)0x00000004)
  0287f4: line 7056 define CAN_F2R2_FB3 ((uint32_t)0x00000008)
  02881b: line 7057 define CAN_F2R2_FB4 ((uint32_t)0x00000010)
  028842: line 7058 define CAN_F2R2_FB5 ((uint32_t)0x00000020)
  028869: line 7059 define CAN_F2R2_FB6 ((uint32_t)0x00000040)
  028890: line 7060 define CAN_F2R2_FB7 ((uint32_t)0x00000080)
  0288b7: line 7061 define CAN_F2R2_FB8 ((uint32_t)0x00000100)
  0288de: line 7062 define CAN_F2R2_FB9 ((uint32_t)0x00000200)
  028905: line 7063 define CAN_F2R2_FB10 ((uint32_t)0x00000400)
  02892d: line 7064 define CAN_F2R2_FB11 ((uint32_t)0x00000800)
  028955: line 7065 define CAN_F2R2_FB12 ((uint32_t)0x00001000)
  02897d: line 7066 define CAN_F2R2_FB13 ((uint32_t)0x00002000)
  0289a5: line 7067 define CAN_F2R2_FB14 ((uint32_t)0x00004000)
  0289cd: line 7068 define CAN_F2R2_FB15 ((uint32_t)0x00008000)
  0289f5: line 7069 define CAN_F2R2_FB16 ((uint32_t)0x00010000)
  028a1d: line 7070 define CAN_F2R2_FB17 ((uint32_t)0x00020000)
  028a45: line 7071 define CAN_F2R2_FB18 ((uint32_t)0x00040000)
  028a6d: line 7072 define CAN_F2R2_FB19 ((uint32_t)0x00080000)
  028a95: line 7073 define CAN_F2R2_FB20 ((uint32_t)0x00100000)
  028abd: line 7074 define CAN_F2R2_FB21 ((uint32_t)0x00200000)
  028ae5: line 7075 define CAN_F2R2_FB22 ((uint32_t)0x00400000)
  028b0d: line 7076 define CAN_F2R2_FB23 ((uint32_t)0x00800000)
  028b35: line 7077 define CAN_F2R2_FB24 ((uint32_t)0x01000000)
  028b5d: line 7078 define CAN_F2R2_FB25 ((uint32_t)0x02000000)
  028b85: line 7079 define CAN_F2R2_FB26 ((uint32_t)0x04000000)
  028bad: line 7080 define CAN_F2R2_FB27 ((uint32_t)0x08000000)
  028bd5: line 7081 define CAN_F2R2_FB28 ((uint32_t)0x10000000)
  028bfd: line 7082 define CAN_F2R2_FB29 ((uint32_t)0x20000000)
  028c25: line 7083 define CAN_F2R2_FB30 ((uint32_t)0x40000000)
  028c4d: line 7084 define CAN_F2R2_FB31 ((uint32_t)0x80000000)
  028c75: line 7087 define CAN_F3R2_FB0 ((uint32_t)0x00000001)
  028c9c: line 7088 define CAN_F3R2_FB1 ((uint32_t)0x00000002)
  028cc3: line 7089 define CAN_F3R2_FB2 ((uint32_t)0x00000004)
  028cea: line 7090 define CAN_F3R2_FB3 ((uint32_t)0x00000008)
  028d11: line 7091 define CAN_F3R2_FB4 ((uint32_t)0x00000010)
  028d38: line 7092 define CAN_F3R2_FB5 ((uint32_t)0x00000020)
  028d5f: line 7093 define CAN_F3R2_FB6 ((uint32_t)0x00000040)
  028d86: line 7094 define CAN_F3R2_FB7 ((uint32_t)0x00000080)
  028dad: line 7095 define CAN_F3R2_FB8 ((uint32_t)0x00000100)
  028dd4: line 7096 define CAN_F3R2_FB9 ((uint32_t)0x00000200)
  028dfb: line 7097 define CAN_F3R2_FB10 ((uint32_t)0x00000400)
  028e23: line 7098 define CAN_F3R2_FB11 ((uint32_t)0x00000800)
  028e4b: line 7099 define CAN_F3R2_FB12 ((uint32_t)0x00001000)
  028e73: line 7100 define CAN_F3R2_FB13 ((uint32_t)0x00002000)
  028e9b: line 7101 define CAN_F3R2_FB14 ((uint32_t)0x00004000)
  028ec3: line 7102 define CAN_F3R2_FB15 ((uint32_t)0x00008000)
  028eeb: line 7103 define CAN_F3R2_FB16 ((uint32_t)0x00010000)
  028f13: line 7104 define CAN_F3R2_FB17 ((uint32_t)0x00020000)
  028f3b: line 7105 define CAN_F3R2_FB18 ((uint32_t)0x00040000)
  028f63: line 7106 define CAN_F3R2_FB19 ((uint32_t)0x00080000)
  028f8b: line 7107 define CAN_F3R2_FB20 ((uint32_t)0x00100000)
  028fb3: line 7108 define CAN_F3R2_FB21 ((uint32_t)0x00200000)
  028fdb: line 7109 define CAN_F3R2_FB22 ((uint32_t)0x00400000)
  029003: line 7110 define CAN_F3R2_FB23 ((uint32_t)0x00800000)
  02902b: line 7111 define CAN_F3R2_FB24 ((uint32_t)0x01000000)
  029053: line 7112 define CAN_F3R2_FB25 ((uint32_t)0x02000000)
  02907b: line 7113 define CAN_F3R2_FB26 ((uint32_t)0x04000000)
  0290a3: line 7114 define CAN_F3R2_FB27 ((uint32_t)0x08000000)
  0290cb: line 7115 define CAN_F3R2_FB28 ((uint32_t)0x10000000)
  0290f3: line 7116 define CAN_F3R2_FB29 ((uint32_t)0x20000000)
  02911b: line 7117 define CAN_F3R2_FB30 ((uint32_t)0x40000000)
  029143: line 7118 define CAN_F3R2_FB31 ((uint32_t)0x80000000)
  02916b: line 7121 define CAN_F4R2_FB0 ((uint32_t)0x00000001)
  029192: line 7122 define CAN_F4R2_FB1 ((uint32_t)0x00000002)
  0291b9: line 7123 define CAN_F4R2_FB2 ((uint32_t)0x00000004)
  0291e0: line 7124 define CAN_F4R2_FB3 ((uint32_t)0x00000008)
  029207: line 7125 define CAN_F4R2_FB4 ((uint32_t)0x00000010)
  02922e: line 7126 define CAN_F4R2_FB5 ((uint32_t)0x00000020)
  029255: line 7127 define CAN_F4R2_FB6 ((uint32_t)0x00000040)
  02927c: line 7128 define CAN_F4R2_FB7 ((uint32_t)0x00000080)
  0292a3: line 7129 define CAN_F4R2_FB8 ((uint32_t)0x00000100)
  0292ca: line 7130 define CAN_F4R2_FB9 ((uint32_t)0x00000200)
  0292f1: line 7131 define CAN_F4R2_FB10 ((uint32_t)0x00000400)
  029319: line 7132 define CAN_F4R2_FB11 ((uint32_t)0x00000800)
  029341: line 7133 define CAN_F4R2_FB12 ((uint32_t)0x00001000)
  029369: line 7134 define CAN_F4R2_FB13 ((uint32_t)0x00002000)
  029391: line 7135 define CAN_F4R2_FB14 ((uint32_t)0x00004000)
  0293b9: line 7136 define CAN_F4R2_FB15 ((uint32_t)0x00008000)
  0293e1: line 7137 define CAN_F4R2_FB16 ((uint32_t)0x00010000)
  029409: line 7138 define CAN_F4R2_FB17 ((uint32_t)0x00020000)
  029431: line 7139 define CAN_F4R2_FB18 ((uint32_t)0x00040000)
  029459: line 7140 define CAN_F4R2_FB19 ((uint32_t)0x00080000)
  029481: line 7141 define CAN_F4R2_FB20 ((uint32_t)0x00100000)
  0294a9: line 7142 define CAN_F4R2_FB21 ((uint32_t)0x00200000)
  0294d1: line 7143 define CAN_F4R2_FB22 ((uint32_t)0x00400000)
  0294f9: line 7144 define CAN_F4R2_FB23 ((uint32_t)0x00800000)
  029521: line 7145 define CAN_F4R2_FB24 ((uint32_t)0x01000000)
  029549: line 7146 define CAN_F4R2_FB25 ((uint32_t)0x02000000)
  029571: line 7147 define CAN_F4R2_FB26 ((uint32_t)0x04000000)
  029599: line 7148 define CAN_F4R2_FB27 ((uint32_t)0x08000000)
  0295c1: line 7149 define CAN_F4R2_FB28 ((uint32_t)0x10000000)
  0295e9: line 7150 define CAN_F4R2_FB29 ((uint32_t)0x20000000)
  029611: line 7151 define CAN_F4R2_FB30 ((uint32_t)0x40000000)
  029639: line 7152 define CAN_F4R2_FB31 ((uint32_t)0x80000000)
  029661: line 7155 define CAN_F5R2_FB0 ((uint32_t)0x00000001)
  029688: line 7156 define CAN_F5R2_FB1 ((uint32_t)0x00000002)
  0296af: line 7157 define CAN_F5R2_FB2 ((uint32_t)0x00000004)
  0296d6: line 7158 define CAN_F5R2_FB3 ((uint32_t)0x00000008)
  0296fd: line 7159 define CAN_F5R2_FB4 ((uint32_t)0x00000010)
  029724: line 7160 define CAN_F5R2_FB5 ((uint32_t)0x00000020)
  02974b: line 7161 define CAN_F5R2_FB6 ((uint32_t)0x00000040)
  029772: line 7162 define CAN_F5R2_FB7 ((uint32_t)0x00000080)
  029799: line 7163 define CAN_F5R2_FB8 ((uint32_t)0x00000100)
  0297c0: line 7164 define CAN_F5R2_FB9 ((uint32_t)0x00000200)
  0297e7: line 7165 define CAN_F5R2_FB10 ((uint32_t)0x00000400)
  02980f: line 7166 define CAN_F5R2_FB11 ((uint32_t)0x00000800)
  029837: line 7167 define CAN_F5R2_FB12 ((uint32_t)0x00001000)
  02985f: line 7168 define CAN_F5R2_FB13 ((uint32_t)0x00002000)
  029887: line 7169 define CAN_F5R2_FB14 ((uint32_t)0x00004000)
  0298af: line 7170 define CAN_F5R2_FB15 ((uint32_t)0x00008000)
  0298d7: line 7171 define CAN_F5R2_FB16 ((uint32_t)0x00010000)
  0298ff: line 7172 define CAN_F5R2_FB17 ((uint32_t)0x00020000)
  029927: line 7173 define CAN_F5R2_FB18 ((uint32_t)0x00040000)
  02994f: line 7174 define CAN_F5R2_FB19 ((uint32_t)0x00080000)
  029977: line 7175 define CAN_F5R2_FB20 ((uint32_t)0x00100000)
  02999f: line 7176 define CAN_F5R2_FB21 ((uint32_t)0x00200000)
  0299c7: line 7177 define CAN_F5R2_FB22 ((uint32_t)0x00400000)
  0299ef: line 7178 define CAN_F5R2_FB23 ((uint32_t)0x00800000)
  029a17: line 7179 define CAN_F5R2_FB24 ((uint32_t)0x01000000)
  029a3f: line 7180 define CAN_F5R2_FB25 ((uint32_t)0x02000000)
  029a67: line 7181 define CAN_F5R2_FB26 ((uint32_t)0x04000000)
  029a8f: line 7182 define CAN_F5R2_FB27 ((uint32_t)0x08000000)
  029ab7: line 7183 define CAN_F5R2_FB28 ((uint32_t)0x10000000)
  029adf: line 7184 define CAN_F5R2_FB29 ((uint32_t)0x20000000)
  029b07: line 7185 define CAN_F5R2_FB30 ((uint32_t)0x40000000)
  029b2f: line 7186 define CAN_F5R2_FB31 ((uint32_t)0x80000000)
  029b57: line 7189 define CAN_F6R2_FB0 ((uint32_t)0x00000001)
  029b7e: line 7190 define CAN_F6R2_FB1 ((uint32_t)0x00000002)
  029ba5: line 7191 define CAN_F6R2_FB2 ((uint32_t)0x00000004)
  029bcc: line 7192 define CAN_F6R2_FB3 ((uint32_t)0x00000008)
  029bf3: line 7193 define CAN_F6R2_FB4 ((uint32_t)0x00000010)
  029c1a: line 7194 define CAN_F6R2_FB5 ((uint32_t)0x00000020)
  029c41: line 7195 define CAN_F6R2_FB6 ((uint32_t)0x00000040)
  029c68: line 7196 define CAN_F6R2_FB7 ((uint32_t)0x00000080)
  029c8f: line 7197 define CAN_F6R2_FB8 ((uint32_t)0x00000100)
  029cb6: line 7198 define CAN_F6R2_FB9 ((uint32_t)0x00000200)
  029cdd: line 7199 define CAN_F6R2_FB10 ((uint32_t)0x00000400)
  029d05: line 7200 define CAN_F6R2_FB11 ((uint32_t)0x00000800)
  029d2d: line 7201 define CAN_F6R2_FB12 ((uint32_t)0x00001000)
  029d55: line 7202 define CAN_F6R2_FB13 ((uint32_t)0x00002000)
  029d7d: line 7203 define CAN_F6R2_FB14 ((uint32_t)0x00004000)
  029da5: line 7204 define CAN_F6R2_FB15 ((uint32_t)0x00008000)
  029dcd: line 7205 define CAN_F6R2_FB16 ((uint32_t)0x00010000)
  029df5: line 7206 define CAN_F6R2_FB17 ((uint32_t)0x00020000)
  029e1d: line 7207 define CAN_F6R2_FB18 ((uint32_t)0x00040000)
  029e45: line 7208 define CAN_F6R2_FB19 ((uint32_t)0x00080000)
  029e6d: line 7209 define CAN_F6R2_FB20 ((uint32_t)0x00100000)
  029e95: line 7210 define CAN_F6R2_FB21 ((uint32_t)0x00200000)
  029ebd: line 7211 define CAN_F6R2_FB22 ((uint32_t)0x00400000)
  029ee5: line 7212 define CAN_F6R2_FB23 ((uint32_t)0x00800000)
  029f0d: line 7213 define CAN_F6R2_FB24 ((uint32_t)0x01000000)
  029f35: line 7214 define CAN_F6R2_FB25 ((uint32_t)0x02000000)
  029f5d: line 7215 define CAN_F6R2_FB26 ((uint32_t)0x04000000)
  029f85: line 7216 define CAN_F6R2_FB27 ((uint32_t)0x08000000)
  029fad: line 7217 define CAN_F6R2_FB28 ((uint32_t)0x10000000)
  029fd5: line 7218 define CAN_F6R2_FB29 ((uint32_t)0x20000000)
  029ffd: line 7219 define CAN_F6R2_FB30 ((uint32_t)0x40000000)
  02a025: line 7220 define CAN_F6R2_FB31 ((uint32_t)0x80000000)
  02a04d: line 7223 define CAN_F7R2_FB0 ((uint32_t)0x00000001)
  02a074: line 7224 define CAN_F7R2_FB1 ((uint32_t)0x00000002)
  02a09b: line 7225 define CAN_F7R2_FB2 ((uint32_t)0x00000004)
  02a0c2: line 7226 define CAN_F7R2_FB3 ((uint32_t)0x00000008)
  02a0e9: line 7227 define CAN_F7R2_FB4 ((uint32_t)0x00000010)
  02a110: line 7228 define CAN_F7R2_FB5 ((uint32_t)0x00000020)
  02a137: line 7229 define CAN_F7R2_FB6 ((uint32_t)0x00000040)
  02a15e: line 7230 define CAN_F7R2_FB7 ((uint32_t)0x00000080)
  02a185: line 7231 define CAN_F7R2_FB8 ((uint32_t)0x00000100)
  02a1ac: line 7232 define CAN_F7R2_FB9 ((uint32_t)0x00000200)
  02a1d3: line 7233 define CAN_F7R2_FB10 ((uint32_t)0x00000400)
  02a1fb: line 7234 define CAN_F7R2_FB11 ((uint32_t)0x00000800)
  02a223: line 7235 define CAN_F7R2_FB12 ((uint32_t)0x00001000)
  02a24b: line 7236 define CAN_F7R2_FB13 ((uint32_t)0x00002000)
  02a273: line 7237 define CAN_F7R2_FB14 ((uint32_t)0x00004000)
  02a29b: line 7238 define CAN_F7R2_FB15 ((uint32_t)0x00008000)
  02a2c3: line 7239 define CAN_F7R2_FB16 ((uint32_t)0x00010000)
  02a2eb: line 7240 define CAN_F7R2_FB17 ((uint32_t)0x00020000)
  02a313: line 7241 define CAN_F7R2_FB18 ((uint32_t)0x00040000)
  02a33b: line 7242 define CAN_F7R2_FB19 ((uint32_t)0x00080000)
  02a363: line 7243 define CAN_F7R2_FB20 ((uint32_t)0x00100000)
  02a38b: line 7244 define CAN_F7R2_FB21 ((uint32_t)0x00200000)
  02a3b3: line 7245 define CAN_F7R2_FB22 ((uint32_t)0x00400000)
  02a3db: line 7246 define CAN_F7R2_FB23 ((uint32_t)0x00800000)
  02a403: line 7247 define CAN_F7R2_FB24 ((uint32_t)0x01000000)
  02a42b: line 7248 define CAN_F7R2_FB25 ((uint32_t)0x02000000)
  02a453: line 7249 define CAN_F7R2_FB26 ((uint32_t)0x04000000)
  02a47b: line 7250 define CAN_F7R2_FB27 ((uint32_t)0x08000000)
  02a4a3: line 7251 define CAN_F7R2_FB28 ((uint32_t)0x10000000)
  02a4cb: line 7252 define CAN_F7R2_FB29 ((uint32_t)0x20000000)
  02a4f3: line 7253 define CAN_F7R2_FB30 ((uint32_t)0x40000000)
  02a51b: line 7254 define CAN_F7R2_FB31 ((uint32_t)0x80000000)
  02a543: line 7257 define CAN_F8R2_FB0 ((uint32_t)0x00000001)
  02a56a: line 7258 define CAN_F8R2_FB1 ((uint32_t)0x00000002)
  02a591: line 7259 define CAN_F8R2_FB2 ((uint32_t)0x00000004)
  02a5b8: line 7260 define CAN_F8R2_FB3 ((uint32_t)0x00000008)
  02a5df: line 7261 define CAN_F8R2_FB4 ((uint32_t)0x00000010)
  02a606: line 7262 define CAN_F8R2_FB5 ((uint32_t)0x00000020)
  02a62d: line 7263 define CAN_F8R2_FB6 ((uint32_t)0x00000040)
  02a654: line 7264 define CAN_F8R2_FB7 ((uint32_t)0x00000080)
  02a67b: line 7265 define CAN_F8R2_FB8 ((uint32_t)0x00000100)
  02a6a2: line 7266 define CAN_F8R2_FB9 ((uint32_t)0x00000200)
  02a6c9: line 7267 define CAN_F8R2_FB10 ((uint32_t)0x00000400)
  02a6f1: line 7268 define CAN_F8R2_FB11 ((uint32_t)0x00000800)
  02a719: line 7269 define CAN_F8R2_FB12 ((uint32_t)0x00001000)
  02a741: line 7270 define CAN_F8R2_FB13 ((uint32_t)0x00002000)
  02a769: line 7271 define CAN_F8R2_FB14 ((uint32_t)0x00004000)
  02a791: line 7272 define CAN_F8R2_FB15 ((uint32_t)0x00008000)
  02a7b9: line 7273 define CAN_F8R2_FB16 ((uint32_t)0x00010000)
  02a7e1: line 7274 define CAN_F8R2_FB17 ((uint32_t)0x00020000)
  02a809: line 7275 define CAN_F8R2_FB18 ((uint32_t)0x00040000)
  02a831: line 7276 define CAN_F8R2_FB19 ((uint32_t)0x00080000)
  02a859: line 7277 define CAN_F8R2_FB20 ((uint32_t)0x00100000)
  02a881: line 7278 define CAN_F8R2_FB21 ((uint32_t)0x00200000)
  02a8a9: line 7279 define CAN_F8R2_FB22 ((uint32_t)0x00400000)
  02a8d1: line 7280 define CAN_F8R2_FB23 ((uint32_t)0x00800000)
  02a8f9: line 7281 define CAN_F8R2_FB24 ((uint32_t)0x01000000)
  02a921: line 7282 define CAN_F8R2_FB25 ((uint32_t)0x02000000)
  02a949: line 7283 define CAN_F8R2_FB26 ((uint32_t)0x04000000)
  02a971: line 7284 define CAN_F8R2_FB27 ((uint32_t)0x08000000)
  02a999: line 7285 define CAN_F8R2_FB28 ((uint32_t)0x10000000)
  02a9c1: line 7286 define CAN_F8R2_FB29 ((uint32_t)0x20000000)
  02a9e9: line 7287 define CAN_F8R2_FB30 ((uint32_t)0x40000000)
  02aa11: line 7288 define CAN_F8R2_FB31 ((uint32_t)0x80000000)
  02aa39: line 7291 define CAN_F9R2_FB0 ((uint32_t)0x00000001)
  02aa60: line 7292 define CAN_F9R2_FB1 ((uint32_t)0x00000002)
  02aa87: line 7293 define CAN_F9R2_FB2 ((uint32_t)0x00000004)
  02aaae: line 7294 define CAN_F9R2_FB3 ((uint32_t)0x00000008)
  02aad5: line 7295 define CAN_F9R2_FB4 ((uint32_t)0x00000010)
  02aafc: line 7296 define CAN_F9R2_FB5 ((uint32_t)0x00000020)
  02ab23: line 7297 define CAN_F9R2_FB6 ((uint32_t)0x00000040)
  02ab4a: line 7298 define CAN_F9R2_FB7 ((uint32_t)0x00000080)
  02ab71: line 7299 define CAN_F9R2_FB8 ((uint32_t)0x00000100)
  02ab98: line 7300 define CAN_F9R2_FB9 ((uint32_t)0x00000200)
  02abbf: line 7301 define CAN_F9R2_FB10 ((uint32_t)0x00000400)
  02abe7: line 7302 define CAN_F9R2_FB11 ((uint32_t)0x00000800)
  02ac0f: line 7303 define CAN_F9R2_FB12 ((uint32_t)0x00001000)
  02ac37: line 7304 define CAN_F9R2_FB13 ((uint32_t)0x00002000)
  02ac5f: line 7305 define CAN_F9R2_FB14 ((uint32_t)0x00004000)
  02ac87: line 7306 define CAN_F9R2_FB15 ((uint32_t)0x00008000)
  02acaf: line 7307 define CAN_F9R2_FB16 ((uint32_t)0x00010000)
  02acd7: line 7308 define CAN_F9R2_FB17 ((uint32_t)0x00020000)
  02acff: line 7309 define CAN_F9R2_FB18 ((uint32_t)0x00040000)
  02ad27: line 7310 define CAN_F9R2_FB19 ((uint32_t)0x00080000)
  02ad4f: line 7311 define CAN_F9R2_FB20 ((uint32_t)0x00100000)
  02ad77: line 7312 define CAN_F9R2_FB21 ((uint32_t)0x00200000)
  02ad9f: line 7313 define CAN_F9R2_FB22 ((uint32_t)0x00400000)
  02adc7: line 7314 define CAN_F9R2_FB23 ((uint32_t)0x00800000)
  02adef: line 7315 define CAN_F9R2_FB24 ((uint32_t)0x01000000)
  02ae17: line 7316 define CAN_F9R2_FB25 ((uint32_t)0x02000000)
  02ae3f: line 7317 define CAN_F9R2_FB26 ((uint32_t)0x04000000)
  02ae67: line 7318 define CAN_F9R2_FB27 ((uint32_t)0x08000000)
  02ae8f: line 7319 define CAN_F9R2_FB28 ((uint32_t)0x10000000)
  02aeb7: line 7320 define CAN_F9R2_FB29 ((uint32_t)0x20000000)
  02aedf: line 7321 define CAN_F9R2_FB30 ((uint32_t)0x40000000)
  02af07: line 7322 define CAN_F9R2_FB31 ((uint32_t)0x80000000)
  02af2f: line 7325 define CAN_F10R2_FB0 ((uint32_t)0x00000001)
  02af57: line 7326 define CAN_F10R2_FB1 ((uint32_t)0x00000002)
  02af7f: line 7327 define CAN_F10R2_FB2 ((uint32_t)0x00000004)
  02afa7: line 7328 define CAN_F10R2_FB3 ((uint32_t)0x00000008)
  02afcf: line 7329 define CAN_F10R2_FB4 ((uint32_t)0x00000010)
  02aff7: line 7330 define CAN_F10R2_FB5 ((uint32_t)0x00000020)
  02b01f: line 7331 define CAN_F10R2_FB6 ((uint32_t)0x00000040)
  02b047: line 7332 define CAN_F10R2_FB7 ((uint32_t)0x00000080)
  02b06f: line 7333 define CAN_F10R2_FB8 ((uint32_t)0x00000100)
  02b097: line 7334 define CAN_F10R2_FB9 ((uint32_t)0x00000200)
  02b0bf: line 7335 define CAN_F10R2_FB10 ((uint32_t)0x00000400)
  02b0e8: line 7336 define CAN_F10R2_FB11 ((uint32_t)0x00000800)
  02b111: line 7337 define CAN_F10R2_FB12 ((uint32_t)0x00001000)
  02b13a: line 7338 define CAN_F10R2_FB13 ((uint32_t)0x00002000)
  02b163: line 7339 define CAN_F10R2_FB14 ((uint32_t)0x00004000)
  02b18c: line 7340 define CAN_F10R2_FB15 ((uint32_t)0x00008000)
  02b1b5: line 7341 define CAN_F10R2_FB16 ((uint32_t)0x00010000)
  02b1de: line 7342 define CAN_F10R2_FB17 ((uint32_t)0x00020000)
  02b207: line 7343 define CAN_F10R2_FB18 ((uint32_t)0x00040000)
  02b230: line 7344 define CAN_F10R2_FB19 ((uint32_t)0x00080000)
  02b259: line 7345 define CAN_F10R2_FB20 ((uint32_t)0x00100000)
  02b282: line 7346 define CAN_F10R2_FB21 ((uint32_t)0x00200000)
  02b2ab: line 7347 define CAN_F10R2_FB22 ((uint32_t)0x00400000)
  02b2d4: line 7348 define CAN_F10R2_FB23 ((uint32_t)0x00800000)
  02b2fd: line 7349 define CAN_F10R2_FB24 ((uint32_t)0x01000000)
  02b326: line 7350 define CAN_F10R2_FB25 ((uint32_t)0x02000000)
  02b34f: line 7351 define CAN_F10R2_FB26 ((uint32_t)0x04000000)
  02b378: line 7352 define CAN_F10R2_FB27 ((uint32_t)0x08000000)
  02b3a1: line 7353 define CAN_F10R2_FB28 ((uint32_t)0x10000000)
  02b3ca: line 7354 define CAN_F10R2_FB29 ((uint32_t)0x20000000)
  02b3f3: line 7355 define CAN_F10R2_FB30 ((uint32_t)0x40000000)
  02b41c: line 7356 define CAN_F10R2_FB31 ((uint32_t)0x80000000)
  02b445: line 7359 define CAN_F11R2_FB0 ((uint32_t)0x00000001)
  02b46d: line 7360 define CAN_F11R2_FB1 ((uint32_t)0x00000002)
  02b495: line 7361 define CAN_F11R2_FB2 ((uint32_t)0x00000004)
  02b4bd: line 7362 define CAN_F11R2_FB3 ((uint32_t)0x00000008)
  02b4e5: line 7363 define CAN_F11R2_FB4 ((uint32_t)0x00000010)
  02b50d: line 7364 define CAN_F11R2_FB5 ((uint32_t)0x00000020)
  02b535: line 7365 define CAN_F11R2_FB6 ((uint32_t)0x00000040)
  02b55d: line 7366 define CAN_F11R2_FB7 ((uint32_t)0x00000080)
  02b585: line 7367 define CAN_F11R2_FB8 ((uint32_t)0x00000100)
  02b5ad: line 7368 define CAN_F11R2_FB9 ((uint32_t)0x00000200)
  02b5d5: line 7369 define CAN_F11R2_FB10 ((uint32_t)0x00000400)
  02b5fe: line 7370 define CAN_F11R2_FB11 ((uint32_t)0x00000800)
  02b627: line 7371 define CAN_F11R2_FB12 ((uint32_t)0x00001000)
  02b650: line 7372 define CAN_F11R2_FB13 ((uint32_t)0x00002000)
  02b679: line 7373 define CAN_F11R2_FB14 ((uint32_t)0x00004000)
  02b6a2: line 7374 define CAN_F11R2_FB15 ((uint32_t)0x00008000)
  02b6cb: line 7375 define CAN_F11R2_FB16 ((uint32_t)0x00010000)
  02b6f4: line 7376 define CAN_F11R2_FB17 ((uint32_t)0x00020000)
  02b71d: line 7377 define CAN_F11R2_FB18 ((uint32_t)0x00040000)
  02b746: line 7378 define CAN_F11R2_FB19 ((uint32_t)0x00080000)
  02b76f: line 7379 define CAN_F11R2_FB20 ((uint32_t)0x00100000)
  02b798: line 7380 define CAN_F11R2_FB21 ((uint32_t)0x00200000)
  02b7c1: line 7381 define CAN_F11R2_FB22 ((uint32_t)0x00400000)
  02b7ea: line 7382 define CAN_F11R2_FB23 ((uint32_t)0x00800000)
  02b813: line 7383 define CAN_F11R2_FB24 ((uint32_t)0x01000000)
  02b83c: line 7384 define CAN_F11R2_FB25 ((uint32_t)0x02000000)
  02b865: line 7385 define CAN_F11R2_FB26 ((uint32_t)0x04000000)
  02b88e: line 7386 define CAN_F11R2_FB27 ((uint32_t)0x08000000)
  02b8b7: line 7387 define CAN_F11R2_FB28 ((uint32_t)0x10000000)
  02b8e0: line 7388 define CAN_F11R2_FB29 ((uint32_t)0x20000000)
  02b909: line 7389 define CAN_F11R2_FB30 ((uint32_t)0x40000000)
  02b932: line 7390 define CAN_F11R2_FB31 ((uint32_t)0x80000000)
  02b95b: line 7393 define CAN_F12R2_FB0 ((uint32_t)0x00000001)
  02b983: line 7394 define CAN_F12R2_FB1 ((uint32_t)0x00000002)
  02b9ab: line 7395 define CAN_F12R2_FB2 ((uint32_t)0x00000004)
  02b9d3: line 7396 define CAN_F12R2_FB3 ((uint32_t)0x00000008)
  02b9fb: line 7397 define CAN_F12R2_FB4 ((uint32_t)0x00000010)
  02ba23: line 7398 define CAN_F12R2_FB5 ((uint32_t)0x00000020)
  02ba4b: line 7399 define CAN_F12R2_FB6 ((uint32_t)0x00000040)
  02ba73: line 7400 define CAN_F12R2_FB7 ((uint32_t)0x00000080)
  02ba9b: line 7401 define CAN_F12R2_FB8 ((uint32_t)0x00000100)
  02bac3: line 7402 define CAN_F12R2_FB9 ((uint32_t)0x00000200)
  02baeb: line 7403 define CAN_F12R2_FB10 ((uint32_t)0x00000400)
  02bb14: line 7404 define CAN_F12R2_FB11 ((uint32_t)0x00000800)
  02bb3d: line 7405 define CAN_F12R2_FB12 ((uint32_t)0x00001000)
  02bb66: line 7406 define CAN_F12R2_FB13 ((uint32_t)0x00002000)
  02bb8f: line 7407 define CAN_F12R2_FB14 ((uint32_t)0x00004000)
  02bbb8: line 7408 define CAN_F12R2_FB15 ((uint32_t)0x00008000)
  02bbe1: line 7409 define CAN_F12R2_FB16 ((uint32_t)0x00010000)
  02bc0a: line 7410 define CAN_F12R2_FB17 ((uint32_t)0x00020000)
  02bc33: line 7411 define CAN_F12R2_FB18 ((uint32_t)0x00040000)
  02bc5c: line 7412 define CAN_F12R2_FB19 ((uint32_t)0x00080000)
  02bc85: line 7413 define CAN_F12R2_FB20 ((uint32_t)0x00100000)
  02bcae: line 7414 define CAN_F12R2_FB21 ((uint32_t)0x00200000)
  02bcd7: line 7415 define CAN_F12R2_FB22 ((uint32_t)0x00400000)
  02bd00: line 7416 define CAN_F12R2_FB23 ((uint32_t)0x00800000)
  02bd29: line 7417 define CAN_F12R2_FB24 ((uint32_t)0x01000000)
  02bd52: line 7418 define CAN_F12R2_FB25 ((uint32_t)0x02000000)
  02bd7b: line 7419 define CAN_F12R2_FB26 ((uint32_t)0x04000000)
  02bda4: line 7420 define CAN_F12R2_FB27 ((uint32_t)0x08000000)
  02bdcd: line 7421 define CAN_F12R2_FB28 ((uint32_t)0x10000000)
  02bdf6: line 7422 define CAN_F12R2_FB29 ((uint32_t)0x20000000)
  02be1f: line 7423 define CAN_F12R2_FB30 ((uint32_t)0x40000000)
  02be48: line 7424 define CAN_F12R2_FB31 ((uint32_t)0x80000000)
  02be71: line 7427 define CAN_F13R2_FB0 ((uint32_t)0x00000001)
  02be99: line 7428 define CAN_F13R2_FB1 ((uint32_t)0x00000002)
  02bec1: line 7429 define CAN_F13R2_FB2 ((uint32_t)0x00000004)
  02bee9: line 7430 define CAN_F13R2_FB3 ((uint32_t)0x00000008)
  02bf11: line 7431 define CAN_F13R2_FB4 ((uint32_t)0x00000010)
  02bf39: line 7432 define CAN_F13R2_FB5 ((uint32_t)0x00000020)
  02bf61: line 7433 define CAN_F13R2_FB6 ((uint32_t)0x00000040)
  02bf89: line 7434 define CAN_F13R2_FB7 ((uint32_t)0x00000080)
  02bfb1: line 7435 define CAN_F13R2_FB8 ((uint32_t)0x00000100)
  02bfd9: line 7436 define CAN_F13R2_FB9 ((uint32_t)0x00000200)
  02c001: line 7437 define CAN_F13R2_FB10 ((uint32_t)0x00000400)
  02c02a: line 7438 define CAN_F13R2_FB11 ((uint32_t)0x00000800)
  02c053: line 7439 define CAN_F13R2_FB12 ((uint32_t)0x00001000)
  02c07c: line 7440 define CAN_F13R2_FB13 ((uint32_t)0x00002000)
  02c0a5: line 7441 define CAN_F13R2_FB14 ((uint32_t)0x00004000)
  02c0ce: line 7442 define CAN_F13R2_FB15 ((uint32_t)0x00008000)
  02c0f7: line 7443 define CAN_F13R2_FB16 ((uint32_t)0x00010000)
  02c120: line 7444 define CAN_F13R2_FB17 ((uint32_t)0x00020000)
  02c149: line 7445 define CAN_F13R2_FB18 ((uint32_t)0x00040000)
  02c172: line 7446 define CAN_F13R2_FB19 ((uint32_t)0x00080000)
  02c19b: line 7447 define CAN_F13R2_FB20 ((uint32_t)0x00100000)
  02c1c4: line 7448 define CAN_F13R2_FB21 ((uint32_t)0x00200000)
  02c1ed: line 7449 define CAN_F13R2_FB22 ((uint32_t)0x00400000)
  02c216: line 7450 define CAN_F13R2_FB23 ((uint32_t)0x00800000)
  02c23f: line 7451 define CAN_F13R2_FB24 ((uint32_t)0x01000000)
  02c268: line 7452 define CAN_F13R2_FB25 ((uint32_t)0x02000000)
  02c291: line 7453 define CAN_F13R2_FB26 ((uint32_t)0x04000000)
  02c2ba: line 7454 define CAN_F13R2_FB27 ((uint32_t)0x08000000)
  02c2e3: line 7455 define CAN_F13R2_FB28 ((uint32_t)0x10000000)
  02c30c: line 7456 define CAN_F13R2_FB29 ((uint32_t)0x20000000)
  02c335: line 7457 define CAN_F13R2_FB30 ((uint32_t)0x40000000)
  02c35e: line 7458 define CAN_F13R2_FB31 ((uint32_t)0x80000000)
  02c387: line 7467 define SPI_CR1_CPHA ((uint16_t)0x0001)
  02c3aa: line 7468 define SPI_CR1_CPOL ((uint16_t)0x0002)
  02c3cd: line 7469 define SPI_CR1_MSTR ((uint16_t)0x0004)
  02c3f0: line 7471 define SPI_CR1_BR ((uint16_t)0x0038)
  02c411: line 7472 define SPI_CR1_BR_0 ((uint16_t)0x0008)
  02c434: line 7473 define SPI_CR1_BR_1 ((uint16_t)0x0010)
  02c457: line 7474 define SPI_CR1_BR_2 ((uint16_t)0x0020)
  02c47a: line 7476 define SPI_CR1_SPE ((uint16_t)0x0040)
  02c49c: line 7477 define SPI_CR1_LSBFIRST ((uint16_t)0x0080)
  02c4c3: line 7478 define SPI_CR1_SSI ((uint16_t)0x0100)
  02c4e5: line 7479 define SPI_CR1_SSM ((uint16_t)0x0200)
  02c507: line 7480 define SPI_CR1_RXONLY ((uint16_t)0x0400)
  02c52c: line 7481 define SPI_CR1_DFF ((uint16_t)0x0800)
  02c54e: line 7482 define SPI_CR1_CRCNEXT ((uint16_t)0x1000)
  02c574: line 7483 define SPI_CR1_CRCEN ((uint16_t)0x2000)
  02c598: line 7484 define SPI_CR1_BIDIOE ((uint16_t)0x4000)
  02c5bd: line 7485 define SPI_CR1_BIDIMODE ((uint16_t)0x8000)
  02c5e4: line 7488 define SPI_CR2_RXDMAEN ((uint8_t)0x01)
  02c607: line 7489 define SPI_CR2_TXDMAEN ((uint8_t)0x02)
  02c62a: line 7490 define SPI_CR2_SSOE ((uint8_t)0x04)
  02c64a: line 7491 define SPI_CR2_ERRIE ((uint8_t)0x20)
  02c66b: line 7492 define SPI_CR2_RXNEIE ((uint8_t)0x40)
  02c68d: line 7493 define SPI_CR2_TXEIE ((uint8_t)0x80)
  02c6ae: line 7496 define SPI_SR_RXNE ((uint8_t)0x01)
  02c6cd: line 7497 define SPI_SR_TXE ((uint8_t)0x02)
  02c6eb: line 7498 define SPI_SR_CHSIDE ((uint8_t)0x04)
  02c70c: line 7499 define SPI_SR_UDR ((uint8_t)0x08)
  02c72a: line 7500 define SPI_SR_CRCERR ((uint8_t)0x10)
  02c74b: line 7501 define SPI_SR_MODF ((uint8_t)0x20)
  02c76a: line 7502 define SPI_SR_OVR ((uint8_t)0x40)
  02c788: line 7503 define SPI_SR_BSY ((uint8_t)0x80)
  02c7a6: line 7506 define SPI_DR_DR ((uint16_t)0xFFFF)
  02c7c6: line 7509 define SPI_CRCPR_CRCPOLY ((uint16_t)0xFFFF)
  02c7ee: line 7512 define SPI_RXCRCR_RXCRC ((uint16_t)0xFFFF)
  02c815: line 7515 define SPI_TXCRCR_TXCRC ((uint16_t)0xFFFF)
  02c83c: line 7518 define SPI_I2SCFGR_CHLEN ((uint16_t)0x0001)
  02c864: line 7520 define SPI_I2SCFGR_DATLEN ((uint16_t)0x0006)
  02c88d: line 7521 define SPI_I2SCFGR_DATLEN_0 ((uint16_t)0x0002)
  02c8b8: line 7522 define SPI_I2SCFGR_DATLEN_1 ((uint16_t)0x0004)
  02c8e3: line 7524 define SPI_I2SCFGR_CKPOL ((uint16_t)0x0008)
  02c90b: line 7526 define SPI_I2SCFGR_I2SSTD ((uint16_t)0x0030)
  02c934: line 7527 define SPI_I2SCFGR_I2SSTD_0 ((uint16_t)0x0010)
  02c95f: line 7528 define SPI_I2SCFGR_I2SSTD_1 ((uint16_t)0x0020)
  02c98a: line 7530 define SPI_I2SCFGR_PCMSYNC ((uint16_t)0x0080)
  02c9b4: line 7532 define SPI_I2SCFGR_I2SCFG ((uint16_t)0x0300)
  02c9dd: line 7533 define SPI_I2SCFGR_I2SCFG_0 ((uint16_t)0x0100)
  02ca08: line 7534 define SPI_I2SCFGR_I2SCFG_1 ((uint16_t)0x0200)
  02ca33: line 7536 define SPI_I2SCFGR_I2SE ((uint16_t)0x0400)
  02ca5a: line 7537 define SPI_I2SCFGR_I2SMOD ((uint16_t)0x0800)
  02ca83: line 7540 define SPI_I2SPR_I2SDIV ((uint16_t)0x00FF)
  02caaa: line 7541 define SPI_I2SPR_ODD ((uint16_t)0x0100)
  02cace: line 7542 define SPI_I2SPR_MCKOE ((uint16_t)0x0200)
  02caf4: line 7551 define I2C_CR1_PE ((uint16_t)0x0001)
  02cb15: line 7552 define I2C_CR1_SMBUS ((uint16_t)0x0002)
  02cb39: line 7553 define I2C_CR1_SMBTYPE ((uint16_t)0x0008)
  02cb5f: line 7554 define I2C_CR1_ENARP ((uint16_t)0x0010)
  02cb83: line 7555 define I2C_CR1_ENPEC ((uint16_t)0x0020)
  02cba7: line 7556 define I2C_CR1_ENGC ((uint16_t)0x0040)
  02cbca: line 7557 define I2C_CR1_NOSTRETCH ((uint16_t)0x0080)
  02cbf2: line 7558 define I2C_CR1_START ((uint16_t)0x0100)
  02cc16: line 7559 define I2C_CR1_STOP ((uint16_t)0x0200)
  02cc39: line 7560 define I2C_CR1_ACK ((uint16_t)0x0400)
  02cc5b: line 7561 define I2C_CR1_POS ((uint16_t)0x0800)
  02cc7d: line 7562 define I2C_CR1_PEC ((uint16_t)0x1000)
  02cc9f: line 7563 define I2C_CR1_ALERT ((uint16_t)0x2000)
  02ccc3: line 7564 define I2C_CR1_SWRST ((uint16_t)0x8000)
  02cce7: line 7567 define I2C_CR2_FREQ ((uint16_t)0x003F)
  02cd0a: line 7568 define I2C_CR2_FREQ_0 ((uint16_t)0x0001)
  02cd2f: line 7569 define I2C_CR2_FREQ_1 ((uint16_t)0x0002)
  02cd54: line 7570 define I2C_CR2_FREQ_2 ((uint16_t)0x0004)
  02cd79: line 7571 define I2C_CR2_FREQ_3 ((uint16_t)0x0008)
  02cd9e: line 7572 define I2C_CR2_FREQ_4 ((uint16_t)0x0010)
  02cdc3: line 7573 define I2C_CR2_FREQ_5 ((uint16_t)0x0020)
  02cde8: line 7575 define I2C_CR2_ITERREN ((uint16_t)0x0100)
  02ce0e: line 7576 define I2C_CR2_ITEVTEN ((uint16_t)0x0200)
  02ce34: line 7577 define I2C_CR2_ITBUFEN ((uint16_t)0x0400)
  02ce5a: line 7578 define I2C_CR2_DMAEN ((uint16_t)0x0800)
  02ce7e: line 7579 define I2C_CR2_LAST ((uint16_t)0x1000)
  02cea1: line 7582 define I2C_OAR1_ADD1_7 ((uint16_t)0x00FE)
  02cec7: line 7583 define I2C_OAR1_ADD8_9 ((uint16_t)0x0300)
  02ceed: line 7585 define I2C_OAR1_ADD0 ((uint16_t)0x0001)
  02cf11: line 7586 define I2C_OAR1_ADD1 ((uint16_t)0x0002)
  02cf35: line 7587 define I2C_OAR1_ADD2 ((uint16_t)0x0004)
  02cf59: line 7588 define I2C_OAR1_ADD3 ((uint16_t)0x0008)
  02cf7d: line 7589 define I2C_OAR1_ADD4 ((uint16_t)0x0010)
  02cfa1: line 7590 define I2C_OAR1_ADD5 ((uint16_t)0x0020)
  02cfc5: line 7591 define I2C_OAR1_ADD6 ((uint16_t)0x0040)
  02cfe9: line 7592 define I2C_OAR1_ADD7 ((uint16_t)0x0080)
  02d00d: line 7593 define I2C_OAR1_ADD8 ((uint16_t)0x0100)
  02d031: line 7594 define I2C_OAR1_ADD9 ((uint16_t)0x0200)
  02d055: line 7596 define I2C_OAR1_ADDMODE ((uint16_t)0x8000)
  02d07c: line 7599 define I2C_OAR2_ENDUAL ((uint8_t)0x01)
  02d09f: line 7600 define I2C_OAR2_ADD2 ((uint8_t)0xFE)
  02d0c0: line 7603 define I2C_DR_DR ((uint8_t)0xFF)
  02d0dd: line 7606 define I2C_SR1_SB ((uint16_t)0x0001)
  02d0fe: line 7607 define I2C_SR1_ADDR ((uint16_t)0x0002)
  02d121: line 7608 define I2C_SR1_BTF ((uint16_t)0x0004)
  02d143: line 7609 define I2C_SR1_ADD10 ((uint16_t)0x0008)
  02d167: line 7610 define I2C_SR1_STOPF ((uint16_t)0x0010)
  02d18b: line 7611 define I2C_SR1_RXNE ((uint16_t)0x0040)
  02d1ae: line 7612 define I2C_SR1_TXE ((uint16_t)0x0080)
  02d1d0: line 7613 define I2C_SR1_BERR ((uint16_t)0x0100)
  02d1f3: line 7614 define I2C_SR1_ARLO ((uint16_t)0x0200)
  02d216: line 7615 define I2C_SR1_AF ((uint16_t)0x0400)
  02d237: line 7616 define I2C_SR1_OVR ((uint16_t)0x0800)
  02d259: line 7617 define I2C_SR1_PECERR ((uint16_t)0x1000)
  02d27e: line 7618 define I2C_SR1_TIMEOUT ((uint16_t)0x4000)
  02d2a4: line 7619 define I2C_SR1_SMBALERT ((uint16_t)0x8000)
  02d2cb: line 7622 define I2C_SR2_MSL ((uint16_t)0x0001)
  02d2ed: line 7623 define I2C_SR2_BUSY ((uint16_t)0x0002)
  02d310: line 7624 define I2C_SR2_TRA ((uint16_t)0x0004)
  02d332: line 7625 define I2C_SR2_GENCALL ((uint16_t)0x0010)
  02d358: line 7626 define I2C_SR2_SMBDEFAULT ((uint16_t)0x0020)
  02d381: line 7627 define I2C_SR2_SMBHOST ((uint16_t)0x0040)
  02d3a7: line 7628 define I2C_SR2_DUALF ((uint16_t)0x0080)
  02d3cb: line 7629 define I2C_SR2_PEC ((uint16_t)0xFF00)
  02d3ed: line 7632 define I2C_CCR_CCR ((uint16_t)0x0FFF)
  02d40f: line 7633 define I2C_CCR_DUTY ((uint16_t)0x4000)
  02d432: line 7634 define I2C_CCR_FS ((uint16_t)0x8000)
  02d453: line 7637 define I2C_TRISE_TRISE ((uint8_t)0x3F)
  02d476: line 7646 define USART_SR_PE ((uint16_t)0x0001)
  02d498: line 7647 define USART_SR_FE ((uint16_t)0x0002)
  02d4ba: line 7648 define USART_SR_NE ((uint16_t)0x0004)
  02d4dc: line 7649 define USART_SR_ORE ((uint16_t)0x0008)
  02d4ff: line 7650 define USART_SR_IDLE ((uint16_t)0x0010)
  02d523: line 7651 define USART_SR_RXNE ((uint16_t)0x0020)
  02d547: line 7652 define USART_SR_TC ((uint16_t)0x0040)
  02d569: line 7653 define USART_SR_TXE ((uint16_t)0x0080)
  02d58c: line 7654 define USART_SR_LBD ((uint16_t)0x0100)
  02d5af: line 7655 define USART_SR_CTS ((uint16_t)0x0200)
  02d5d2: line 7658 define USART_DR_DR ((uint16_t)0x01FF)
  02d5f4: line 7661 define USART_BRR_DIV_Fraction ((uint16_t)0x000F)
  02d621: line 7662 define USART_BRR_DIV_Mantissa ((uint16_t)0xFFF0)
  02d64e: line 7665 define USART_CR1_SBK ((uint16_t)0x0001)
  02d672: line 7666 define USART_CR1_RWU ((uint16_t)0x0002)
  02d696: line 7667 define USART_CR1_RE ((uint16_t)0x0004)
  02d6b9: line 7668 define USART_CR1_TE ((uint16_t)0x0008)
  02d6dc: line 7669 define USART_CR1_IDLEIE ((uint16_t)0x0010)
  02d703: line 7670 define USART_CR1_RXNEIE ((uint16_t)0x0020)
  02d72a: line 7671 define USART_CR1_TCIE ((uint16_t)0x0040)
  02d74f: line 7672 define USART_CR1_TXEIE ((uint16_t)0x0080)
  02d775: line 7673 define USART_CR1_PEIE ((uint16_t)0x0100)
  02d79a: line 7674 define USART_CR1_PS ((uint16_t)0x0200)
  02d7bd: line 7675 define USART_CR1_PCE ((uint16_t)0x0400)
  02d7e1: line 7676 define USART_CR1_WAKE ((uint16_t)0x0800)
  02d806: line 7677 define USART_CR1_M ((uint16_t)0x1000)
  02d828: line 7678 define USART_CR1_UE ((uint16_t)0x2000)
  02d84b: line 7679 define USART_CR1_OVER8 ((uint16_t)0x8000)
  02d871: line 7682 define USART_CR2_ADD ((uint16_t)0x000F)
  02d895: line 7683 define USART_CR2_LBDL ((uint16_t)0x0020)
  02d8ba: line 7684 define USART_CR2_LBDIE ((uint16_t)0x0040)
  02d8e0: line 7685 define USART_CR2_LBCL ((uint16_t)0x0100)
  02d905: line 7686 define USART_CR2_CPHA ((uint16_t)0x0200)
  02d92a: line 7687 define USART_CR2_CPOL ((uint16_t)0x0400)
  02d94f: line 7688 define USART_CR2_CLKEN ((uint16_t)0x0800)
  02d975: line 7690 define USART_CR2_STOP ((uint16_t)0x3000)
  02d99a: line 7691 define USART_CR2_STOP_0 ((uint16_t)0x1000)
  02d9c1: line 7692 define USART_CR2_STOP_1 ((uint16_t)0x2000)
  02d9e8: line 7694 define USART_CR2_LINEN ((uint16_t)0x4000)
  02da0e: line 7697 define USART_CR3_EIE ((uint16_t)0x0001)
  02da32: line 7698 define USART_CR3_IREN ((uint16_t)0x0002)
  02da57: line 7699 define USART_CR3_IRLP ((uint16_t)0x0004)
  02da7c: line 7700 define USART_CR3_HDSEL ((uint16_t)0x0008)
  02daa2: line 7701 define USART_CR3_NACK ((uint16_t)0x0010)
  02dac7: line 7702 define USART_CR3_SCEN ((uint16_t)0x0020)
  02daec: line 7703 define USART_CR3_DMAR ((uint16_t)0x0040)
  02db11: line 7704 define USART_CR3_DMAT ((uint16_t)0x0080)
  02db36: line 7705 define USART_CR3_RTSE ((uint16_t)0x0100)
  02db5b: line 7706 define USART_CR3_CTSE ((uint16_t)0x0200)
  02db80: line 7707 define USART_CR3_CTSIE ((uint16_t)0x0400)
  02dba6: line 7708 define USART_CR3_ONEBIT ((uint16_t)0x0800)
  02dbcd: line 7711 define USART_GTPR_PSC ((uint16_t)0x00FF)
  02dbf2: line 7712 define USART_GTPR_PSC_0 ((uint16_t)0x0001)
  02dc19: line 7713 define USART_GTPR_PSC_1 ((uint16_t)0x0002)
  02dc40: line 7714 define USART_GTPR_PSC_2 ((uint16_t)0x0004)
  02dc67: line 7715 define USART_GTPR_PSC_3 ((uint16_t)0x0008)
  02dc8e: line 7716 define USART_GTPR_PSC_4 ((uint16_t)0x0010)
  02dcb5: line 7717 define USART_GTPR_PSC_5 ((uint16_t)0x0020)
  02dcdc: line 7718 define USART_GTPR_PSC_6 ((uint16_t)0x0040)
  02dd03: line 7719 define USART_GTPR_PSC_7 ((uint16_t)0x0080)
  02dd2a: line 7721 define USART_GTPR_GT ((uint16_t)0xFF00)
  02dd4e: line 7730 define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF)
  02dd7d: line 7732 define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000)
  02ddac: line 7733 define DBGMCU_IDCODE_REV_ID_0 ((uint32_t)0x00010000)
  02dddd: line 7734 define DBGMCU_IDCODE_REV_ID_1 ((uint32_t)0x00020000)
  02de0e: line 7735 define DBGMCU_IDCODE_REV_ID_2 ((uint32_t)0x00040000)
  02de3f: line 7736 define DBGMCU_IDCODE_REV_ID_3 ((uint32_t)0x00080000)
  02de70: line 7737 define DBGMCU_IDCODE_REV_ID_4 ((uint32_t)0x00100000)
  02dea1: line 7738 define DBGMCU_IDCODE_REV_ID_5 ((uint32_t)0x00200000)
  02ded2: line 7739 define DBGMCU_IDCODE_REV_ID_6 ((uint32_t)0x00400000)
  02df03: line 7740 define DBGMCU_IDCODE_REV_ID_7 ((uint32_t)0x00800000)
  02df34: line 7741 define DBGMCU_IDCODE_REV_ID_8 ((uint32_t)0x01000000)
  02df65: line 7742 define DBGMCU_IDCODE_REV_ID_9 ((uint32_t)0x02000000)
  02df96: line 7743 define DBGMCU_IDCODE_REV_ID_10 ((uint32_t)0x04000000)
  02dfc8: line 7744 define DBGMCU_IDCODE_REV_ID_11 ((uint32_t)0x08000000)
  02dffa: line 7745 define DBGMCU_IDCODE_REV_ID_12 ((uint32_t)0x10000000)
  02e02c: line 7746 define DBGMCU_IDCODE_REV_ID_13 ((uint32_t)0x20000000)
  02e05e: line 7747 define DBGMCU_IDCODE_REV_ID_14 ((uint32_t)0x40000000)
  02e090: line 7748 define DBGMCU_IDCODE_REV_ID_15 ((uint32_t)0x80000000)
  02e0c2: line 7751 define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001)
  02e0f0: line 7752 define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002)
  02e11d: line 7753 define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004)
  02e14d: line 7754 define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020)
  02e17c: line 7756 define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0)
  02e1ab: line 7757 define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040)
  02e1dc: line 7758 define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080)
  02e20d: line 7760 define DBGMCU_CR_DBG_IWDG_STOP ((uint32_t)0x00000100)
  02e23f: line 7761 define DBGMCU_CR_DBG_WWDG_STOP ((uint32_t)0x00000200)
  02e271: line 7762 define DBGMCU_CR_DBG_TIM1_STOP ((uint32_t)0x00000400)
  02e2a3: line 7763 define DBGMCU_CR_DBG_TIM2_STOP ((uint32_t)0x00000800)
  02e2d5: line 7764 define DBGMCU_CR_DBG_TIM3_STOP ((uint32_t)0x00001000)
  02e307: line 7765 define DBGMCU_CR_DBG_TIM4_STOP ((uint32_t)0x00002000)
  02e339: line 7766 define DBGMCU_CR_DBG_CAN1_STOP ((uint32_t)0x00004000)
  02e36b: line 7767 define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00008000)
  02e3a6: line 7768 define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00010000)
  02e3e1: line 7769 define DBGMCU_CR_DBG_TIM8_STOP ((uint32_t)0x00020000)
  02e413: line 7770 define DBGMCU_CR_DBG_TIM5_STOP ((uint32_t)0x00040000)
  02e445: line 7771 define DBGMCU_CR_DBG_TIM6_STOP ((uint32_t)0x00080000)
  02e477: line 7772 define DBGMCU_CR_DBG_TIM7_STOP ((uint32_t)0x00100000)
  02e4a9: line 7773 define DBGMCU_CR_DBG_CAN2_STOP ((uint32_t)0x00200000)
  02e4db: line 7774 define DBGMCU_CR_DBG_TIM15_STOP ((uint32_t)0x00400000)
  02e50e: line 7775 define DBGMCU_CR_DBG_TIM16_STOP ((uint32_t)0x00800000)
  02e541: line 7776 define DBGMCU_CR_DBG_TIM17_STOP ((uint32_t)0x01000000)
  02e574: line 7777 define DBGMCU_CR_DBG_TIM12_STOP ((uint32_t)0x02000000)
  02e5a7: line 7778 define DBGMCU_CR_DBG_TIM13_STOP ((uint32_t)0x04000000)
  02e5da: line 7779 define DBGMCU_CR_DBG_TIM14_STOP ((uint32_t)0x08000000)
  02e60d: line 7780 define DBGMCU_CR_DBG_TIM9_STOP ((uint32_t)0x10000000)
  02e63f: line 7781 define DBGMCU_CR_DBG_TIM10_STOP ((uint32_t)0x20000000)
  02e672: line 7782 define DBGMCU_CR_DBG_TIM11_STOP ((uint32_t)0x40000000)
  02e6a5: line 7791 define FLASH_ACR_LATENCY ((uint8_t)0x03)
  02e6ca: line 7792 define FLASH_ACR_LATENCY_0 ((uint8_t)0x00)
  02e6f1: line 7793 define FLASH_ACR_LATENCY_1 ((uint8_t)0x01)
  02e718: line 7794 define FLASH_ACR_LATENCY_2 ((uint8_t)0x02)
  02e73f: line 7796 define FLASH_ACR_HLFCYA ((uint8_t)0x08)
  02e763: line 7797 define FLASH_ACR_PRFTBE ((uint8_t)0x10)
  02e787: line 7798 define FLASH_ACR_PRFTBS ((uint8_t)0x20)
  02e7ab: line 7801 define FLASH_KEYR_FKEYR ((uint32_t)0xFFFFFFFF)
  02e7d6: line 7804 define FLASH_OPTKEYR_OPTKEYR ((uint32_t)0xFFFFFFFF)
  02e806: line 7807 define FLASH_SR_BSY ((uint8_t)0x01)
  02e826: line 7808 define FLASH_SR_PGERR ((uint8_t)0x04)
  02e848: line 7809 define FLASH_SR_WRPRTERR ((uint8_t)0x10)
  02e86d: line 7810 define FLASH_SR_EOP ((uint8_t)0x20)
  02e88d: line 7813 define FLASH_CR_PG ((uint16_t)0x0001)
  02e8af: line 7814 define FLASH_CR_PER ((uint16_t)0x0002)
  02e8d2: line 7815 define FLASH_CR_MER ((uint16_t)0x0004)
  02e8f5: line 7816 define FLASH_CR_OPTPG ((uint16_t)0x0010)
  02e91a: line 7817 define FLASH_CR_OPTER ((uint16_t)0x0020)
  02e93f: line 7818 define FLASH_CR_STRT ((uint16_t)0x0040)
  02e963: line 7819 define FLASH_CR_LOCK ((uint16_t)0x0080)
  02e987: line 7820 define FLASH_CR_OPTWRE ((uint16_t)0x0200)
  02e9ad: line 7821 define FLASH_CR_ERRIE ((uint16_t)0x0400)
  02e9d2: line 7822 define FLASH_CR_EOPIE ((uint16_t)0x1000)
  02e9f7: line 7825 define FLASH_AR_FAR ((uint32_t)0xFFFFFFFF)
  02ea1e: line 7828 define FLASH_OBR_OPTERR ((uint16_t)0x0001)
  02ea45: line 7829 define FLASH_OBR_RDPRT ((uint16_t)0x0002)
  02ea6b: line 7831 define FLASH_OBR_USER ((uint16_t)0x03FC)
  02ea90: line 7832 define FLASH_OBR_WDG_SW ((uint16_t)0x0004)
  02eab7: line 7833 define FLASH_OBR_nRST_STOP ((uint16_t)0x0008)
  02eae1: line 7834 define FLASH_OBR_nRST_STDBY ((uint16_t)0x0010)
  02eb0c: line 7835 define FLASH_OBR_BFB2 ((uint16_t)0x0020)
  02eb31: line 7838 define FLASH_WRPR_WRP ((uint32_t)0xFFFFFFFF)
  02eb5a: line 7843 define FLASH_RDP_RDP ((uint32_t)0x000000FF)
  02eb82: line 7844 define FLASH_RDP_nRDP ((uint32_t)0x0000FF00)
  02ebab: line 7847 define FLASH_USER_USER ((uint32_t)0x00FF0000)
  02ebd5: line 7848 define FLASH_USER_nUSER ((uint32_t)0xFF000000)
  02ec00: line 7851 define FLASH_Data0_Data0 ((uint32_t)0x000000FF)
  02ec2c: line 7852 define FLASH_Data0_nData0 ((uint32_t)0x0000FF00)
  02ec59: line 7855 define FLASH_Data1_Data1 ((uint32_t)0x00FF0000)
  02ec85: line 7856 define FLASH_Data1_nData1 ((uint32_t)0xFF000000)
  02ecb2: line 7859 define FLASH_WRP0_WRP0 ((uint32_t)0x000000FF)
  02ecdc: line 7860 define FLASH_WRP0_nWRP0 ((uint32_t)0x0000FF00)
  02ed07: line 7863 define FLASH_WRP1_WRP1 ((uint32_t)0x00FF0000)
  02ed31: line 7864 define FLASH_WRP1_nWRP1 ((uint32_t)0xFF000000)
  02ed5c: line 7867 define FLASH_WRP2_WRP2 ((uint32_t)0x000000FF)
  02ed86: line 7868 define FLASH_WRP2_nWRP2 ((uint32_t)0x0000FF00)
  02edb1: line 7871 define FLASH_WRP3_WRP3 ((uint32_t)0x00FF0000)
  02eddb: line 7872 define FLASH_WRP3_nWRP3 ((uint32_t)0xFF000000)
  02ee06: include at line 8297 - file 5
  02ee0a: end include
  02ee0b: line 8304 define SET_BIT(REG,BIT) ((REG) |= (BIT))
  02ee30: line 8306 define CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT))
  02ee58: line 8308 define READ_BIT(REG,BIT) ((REG) & (BIT))
  02ee7d: line 8310 define CLEAR_REG(REG) ((REG) = (0x0))
  02ee9f: line 8312 define WRITE_REG(REG,VAL) ((REG) = (VAL))
  02eec5: line 8314 define READ_REG(REG) ((REG))
  02eede: line 8316 define MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
  02ef46: end include
  02ef47: end of translation unit


** Section #30 '__ARM_grp.stm32f10x_adc.h.2_UKS000_OjVRLNmfQfe_t20000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #31 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 492 bytes

  000000: Header:
    size 0x1e8 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_adc.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   42  = 0x13 (DW_TAG_structure_type)
  000134:     DW_AT_sibling 0x1d3
  000136:     DW_AT_byte_size 0x14
  000137:     30  = 0xd (DW_TAG_member)
  000138:       DW_AT_name ADC_Mode
  000141:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000146:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000149:     30  = 0xd (DW_TAG_member)
  00014a:       DW_AT_name ADC_ScanConvMode
  00015b:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  000160:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000163:     30  = 0xd (DW_TAG_member)
  000164:       DW_AT_name ADC_ContinuousConvMode
  00017b:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  000180:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  000183:     30  = 0xd (DW_TAG_member)
  000184:       DW_AT_name ADC_ExternalTrigConv
  000199:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00019e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001a1:     30  = 0xd (DW_TAG_member)
  0001a2:       DW_AT_name ADC_DataAlign
  0001b0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001b8:     30  = 0xd (DW_TAG_member)
  0001b9:       DW_AT_name ADC_NbrOfChannel
  0001ca:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001cf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001d2:     0  null
  0001d3:   80  = 0x16 (DW_TAG_typedef)
  0001d4:     DW_AT_name ADC_InitTypeDef
  0001e4:     DW_AT_type indirect DW_FORM_ref2 0x133
  0001e7:     DW_AT_decl_file 0x1
  0001e8:     DW_AT_decl_line 0x4b
  0001e9:     DW_AT_decl_column 0x2
  0001ea:   0  null
  0001eb: 0  padding


** Section #149 '.rel.debug_info' (SHT_REL)
    Size   : 72 bytes (alignment 4)
    Symbol table #136 '.symtab'
    9 relocations applied to section #31 '.debug_info'


** Section #32 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_adc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 61 64 63 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_adc.h:1.0


** Section #33 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 8564 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_ADC_H 
  000018: include at line 33 - file 2
  00001b: end include
  00001c: line 84 define IS_ADC_ALL_PERIPH(PERIPH) (((PERIPH) == ADC1) || ((PERIPH) == ADC2) || ((PERIPH) == ADC3))
  000079: line 88 define IS_ADC_DMA_PERIPH(PERIPH) (((PERIPH) == ADC1) || ((PERIPH) == ADC3))
  0000c0: line 95 define ADC_Mode_Independent ((uint32_t)0x00000000)
  0000ee: line 96 define ADC_Mode_RegInjecSimult ((uint32_t)0x00010000)
  00011f: line 97 define ADC_Mode_RegSimult_AlterTrig ((uint32_t)0x00020000)
  000155: line 98 define ADC_Mode_InjecSimult_FastInterl ((uint32_t)0x00030000)
  00018e: line 99 define ADC_Mode_InjecSimult_SlowInterl ((uint32_t)0x00040000)
  0001c7: line 100 define ADC_Mode_InjecSimult ((uint32_t)0x00050000)
  0001f5: line 101 define ADC_Mode_RegSimult ((uint32_t)0x00060000)
  000221: line 102 define ADC_Mode_FastInterl ((uint32_t)0x00070000)
  00024e: line 103 define ADC_Mode_SlowInterl ((uint32_t)0x00080000)
  00027b: line 104 define ADC_Mode_AlterTrig ((uint32_t)0x00090000)
  0002a7: line 106 define IS_ADC_MODE(MODE) (((MODE) == ADC_Mode_Independent) || ((MODE) == ADC_Mode_RegInjecSimult) || ((MODE) == ADC_Mode_RegSimult_AlterTrig) || ((MODE) == ADC_Mode_InjecSimult_FastInterl) || ((MODE) == ADC_Mode_InjecSimult_SlowInterl) || ((MODE) == ADC_Mode_InjecSimult) || ((MODE) == ADC_Mode_RegSimult) || ((MODE) == ADC_Mode_FastInterl) || ((MODE) == ADC_Mode_SlowInterl) || ((MODE) == ADC_Mode_AlterTrig))
  00043d: line 124 define ADC_ExternalTrigConv_T1_CC1 ((uint32_t)0x00000000)
  000472: line 125 define ADC_ExternalTrigConv_T1_CC2 ((uint32_t)0x00020000)
  0004a7: line 126 define ADC_ExternalTrigConv_T2_CC2 ((uint32_t)0x00060000)
  0004dc: line 127 define ADC_ExternalTrigConv_T3_TRGO ((uint32_t)0x00080000)
  000512: line 128 define ADC_ExternalTrigConv_T4_CC4 ((uint32_t)0x000A0000)
  000548: line 129 define ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO ((uint32_t)0x000C0000)
  00058a: line 131 define ADC_ExternalTrigConv_T1_CC3 ((uint32_t)0x00040000)
  0005c0: line 132 define ADC_ExternalTrigConv_None ((uint32_t)0x000E0000)
  0005f4: line 134 define ADC_ExternalTrigConv_T3_CC1 ((uint32_t)0x00000000)
  00062a: line 135 define ADC_ExternalTrigConv_T2_CC3 ((uint32_t)0x00020000)
  000660: line 136 define ADC_ExternalTrigConv_T8_CC1 ((uint32_t)0x00060000)
  000696: line 137 define ADC_ExternalTrigConv_T8_TRGO ((uint32_t)0x00080000)
  0006cd: line 138 define ADC_ExternalTrigConv_T5_CC1 ((uint32_t)0x000A0000)
  000703: line 139 define ADC_ExternalTrigConv_T5_CC3 ((uint32_t)0x000C0000)
  000739: line 141 define IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) || ((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) || ((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) || ((REGTRIG) == ADC_ExternalTrigConv_T3_TRGO) || ((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) || ((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO) || ((REGTRIG) == ADC_ExternalTrigConv_None) || ((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T2_CC3) || ((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T8_TRGO) || ((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T5_CC3))
  0009e4: line 163 define ADC_DataAlign_Right ((uint32_t)0x00000000)
  000a12: line 164 define ADC_DataAlign_Left ((uint32_t)0x00000800)
  000a3f: line 165 define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || ((ALIGN) == ADC_DataAlign_Left))
  000aa1: line 175 define ADC_Channel_0 ((uint8_t)0x00)
  000ac2: line 176 define ADC_Channel_1 ((uint8_t)0x01)
  000ae3: line 177 define ADC_Channel_2 ((uint8_t)0x02)
  000b04: line 178 define ADC_Channel_3 ((uint8_t)0x03)
  000b25: line 179 define ADC_Channel_4 ((uint8_t)0x04)
  000b46: line 180 define ADC_Channel_5 ((uint8_t)0x05)
  000b67: line 181 define ADC_Channel_6 ((uint8_t)0x06)
  000b88: line 182 define ADC_Channel_7 ((uint8_t)0x07)
  000ba9: line 183 define ADC_Channel_8 ((uint8_t)0x08)
  000bca: line 184 define ADC_Channel_9 ((uint8_t)0x09)
  000beb: line 185 define ADC_Channel_10 ((uint8_t)0x0A)
  000c0d: line 186 define ADC_Channel_11 ((uint8_t)0x0B)
  000c2f: line 187 define ADC_Channel_12 ((uint8_t)0x0C)
  000c51: line 188 define ADC_Channel_13 ((uint8_t)0x0D)
  000c73: line 189 define ADC_Channel_14 ((uint8_t)0x0E)
  000c95: line 190 define ADC_Channel_15 ((uint8_t)0x0F)
  000cb7: line 191 define ADC_Channel_16 ((uint8_t)0x10)
  000cd9: line 192 define ADC_Channel_17 ((uint8_t)0x11)
  000cfb: line 194 define ADC_Channel_TempSensor ((uint8_t)ADC_Channel_16)
  000d2f: line 195 define ADC_Channel_Vrefint ((uint8_t)ADC_Channel_17)
  000d60: line 197 define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_Channel_0) || ((CHANNEL) == ADC_Channel_1) || ((CHANNEL) == ADC_Channel_2) || ((CHANNEL) == ADC_Channel_3) || ((CHANNEL) == ADC_Channel_4) || ((CHANNEL) == ADC_Channel_5) || ((CHANNEL) == ADC_Channel_6) || ((CHANNEL) == ADC_Channel_7) || ((CHANNEL) == ADC_Channel_8) || ((CHANNEL) == ADC_Channel_9) || ((CHANNEL) == ADC_Channel_10) || ((CHANNEL) == ADC_Channel_11) || ((CHANNEL) == ADC_Channel_12) || ((CHANNEL) == ADC_Channel_13) || ((CHANNEL) == ADC_Channel_14) || ((CHANNEL) == ADC_Channel_15) || ((CHANNEL) == ADC_Channel_16) || ((CHANNEL) == ADC_Channel_17))
  000fc2: line 214 define ADC_SampleTime_1Cycles5 ((uint8_t)0x00)
  000fed: line 215 define ADC_SampleTime_7Cycles5 ((uint8_t)0x01)
  001018: line 216 define ADC_SampleTime_13Cycles5 ((uint8_t)0x02)
  001044: line 217 define ADC_SampleTime_28Cycles5 ((uint8_t)0x03)
  001070: line 218 define ADC_SampleTime_41Cycles5 ((uint8_t)0x04)
  00109c: line 219 define ADC_SampleTime_55Cycles5 ((uint8_t)0x05)
  0010c8: line 220 define ADC_SampleTime_71Cycles5 ((uint8_t)0x06)
  0010f4: line 221 define ADC_SampleTime_239Cycles5 ((uint8_t)0x07)
  001121: line 222 define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_1Cycles5) || ((TIME) == ADC_SampleTime_7Cycles5) || ((TIME) == ADC_SampleTime_13Cycles5) || ((TIME) == ADC_SampleTime_28Cycles5) || ((TIME) == ADC_SampleTime_41Cycles5) || ((TIME) == ADC_SampleTime_55Cycles5) || ((TIME) == ADC_SampleTime_71Cycles5) || ((TIME) == ADC_SampleTime_239Cycles5))
  00127b: line 238 define ADC_ExternalTrigInjecConv_T2_TRGO ((uint32_t)0x00002000)
  0012b7: line 239 define ADC_ExternalTrigInjecConv_T2_CC1 ((uint32_t)0x00003000)
  0012f2: line 240 define ADC_ExternalTrigInjecConv_T3_CC4 ((uint32_t)0x00004000)
  00132d: line 241 define ADC_ExternalTrigInjecConv_T4_TRGO ((uint32_t)0x00005000)
  001369: line 242 define ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4 ((uint32_t)0x00006000)
  0013af: line 244 define ADC_ExternalTrigInjecConv_T1_TRGO ((uint32_t)0x00000000)
  0013eb: line 245 define ADC_ExternalTrigInjecConv_T1_CC4 ((uint32_t)0x00001000)
  001426: line 246 define ADC_ExternalTrigInjecConv_None ((uint32_t)0x00007000)
  00145f: line 248 define ADC_ExternalTrigInjecConv_T4_CC3 ((uint32_t)0x00002000)
  00149a: line 249 define ADC_ExternalTrigInjecConv_T8_CC2 ((uint32_t)0x00003000)
  0014d5: line 250 define ADC_ExternalTrigInjecConv_T8_CC4 ((uint32_t)0x00004000)
  001510: line 251 define ADC_ExternalTrigInjecConv_T5_TRGO ((uint32_t)0x00005000)
  00154c: line 252 define ADC_ExternalTrigInjecConv_T5_CC4 ((uint32_t)0x00006000)
  001587: line 254 define IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_ExternalTrigInjecConv_T1_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T1_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_CC1) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_None) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC3) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_CC4))
  00184c: line 275 define ADC_InjectedChannel_1 ((uint8_t)0x14)
  001875: line 276 define ADC_InjectedChannel_2 ((uint8_t)0x18)
  00189e: line 277 define ADC_InjectedChannel_3 ((uint8_t)0x1C)
  0018c7: line 278 define ADC_InjectedChannel_4 ((uint8_t)0x20)
  0018f0: line 279 define IS_ADC_INJECTED_CHANNEL(CHANNEL) (((CHANNEL) == ADC_InjectedChannel_1) || ((CHANNEL) == ADC_InjectedChannel_2) || ((CHANNEL) == ADC_InjectedChannel_3) || ((CHANNEL) == ADC_InjectedChannel_4))
  0019b3: line 291 define ADC_AnalogWatchdog_SingleRegEnable ((uint32_t)0x00800200)
  0019f0: line 292 define ADC_AnalogWatchdog_SingleInjecEnable ((uint32_t)0x00400200)
  001a2f: line 293 define ADC_AnalogWatchdog_SingleRegOrInjecEnable ((uint32_t)0x00C00200)
  001a73: line 294 define ADC_AnalogWatchdog_AllRegEnable ((uint32_t)0x00800000)
  001aad: line 295 define ADC_AnalogWatchdog_AllInjecEnable ((uint32_t)0x00400000)
  001ae9: line 296 define ADC_AnalogWatchdog_AllRegAllInjecEnable ((uint32_t)0x00C00000)
  001b2b: line 297 define ADC_AnalogWatchdog_None ((uint32_t)0x00000000)
  001b5d: line 299 define IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_AnalogWatchdog_SingleRegEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_SingleInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_SingleRegOrInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_AllRegEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_AllInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_None))
  001cf9: line 314 define ADC_IT_EOC ((uint16_t)0x0220)
  001d1a: line 315 define ADC_IT_AWD ((uint16_t)0x0140)
  001d3b: line 316 define ADC_IT_JEOC ((uint16_t)0x0480)
  001d5d: line 318 define IS_ADC_IT(IT) ((((IT) & (uint16_t)0xF81F) == 0x00) && ((IT) != 0x00))
  001da6: line 320 define IS_ADC_GET_IT(IT) (((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) || ((IT) == ADC_IT_JEOC))
  001e03: line 330 define ADC_FLAG_AWD ((uint8_t)0x01)
  001e23: line 331 define ADC_FLAG_EOC ((uint8_t)0x02)
  001e43: line 332 define ADC_FLAG_JEOC ((uint8_t)0x04)
  001e64: line 333 define ADC_FLAG_JSTRT ((uint8_t)0x08)
  001e86: line 334 define ADC_FLAG_STRT ((uint8_t)0x10)
  001ea7: line 335 define IS_ADC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint8_t)0xE0) == 0x00) && ((FLAG) != 0x00))
  001efb: line 336 define IS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_AWD) || ((FLAG) == ADC_FLAG_EOC) || ((FLAG) == ADC_FLAG_JEOC) || ((FLAG)== ADC_FLAG_JSTRT) || ((FLAG) == ADC_FLAG_STRT))
  001fa2: line 347 define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF)
  001fd8: line 357 define IS_ADC_OFFSET(OFFSET) ((OFFSET) <= 0xFFF)
  002005: line 367 define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x4))
  002050: line 377 define IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x4))
  002093: line 388 define IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x10))
  0020de: line 397 define IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x10))
  002121: line 407 define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 0x1) && ((NUMBER) <= 0x8))
  002170: end include
  002171: end of translation unit


** Section #34 '__ARM_grp.stm32f10x_bkp.h.2_QU1000_5aQK7XrTWr8_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #35 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 312 bytes

  000000: Header:
    size 0x134 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_bkp.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   0  null
  000134: 0  padding
  000135: 0  padding
  000136: 0  padding
  000137: 0  padding


** Section #150 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #35 '.debug_info'


** Section #36 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_bkp.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 62 6b 70 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_bkp.h:1.0


** Section #37 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2872 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_BKP_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 58 define BKP_TamperPinLevel_High ((uint16_t)0x0000)
  000049: line 59 define BKP_TamperPinLevel_Low ((uint16_t)0x0001)
  000075: line 60 define IS_BKP_TAMPER_PIN_LEVEL(LEVEL) (((LEVEL) == BKP_TamperPinLevel_High) || ((LEVEL) == BKP_TamperPinLevel_Low))
  0000e4: line 70 define BKP_RTCOutputSource_None ((uint16_t)0x0000)
  000112: line 71 define BKP_RTCOutputSource_CalibClock ((uint16_t)0x0080)
  000146: line 72 define BKP_RTCOutputSource_Alarm ((uint16_t)0x0100)
  000175: line 73 define BKP_RTCOutputSource_Second ((uint16_t)0x0300)
  0001a5: line 74 define IS_BKP_RTC_OUTPUT_SOURCE(SOURCE) (((SOURCE) == BKP_RTCOutputSource_None) || ((SOURCE) == BKP_RTCOutputSource_CalibClock) || ((SOURCE) == BKP_RTCOutputSource_Alarm) || ((SOURCE) == BKP_RTCOutputSource_Second))
  000278: line 86 define BKP_DR1 ((uint16_t)0x0004)
  000295: line 87 define BKP_DR2 ((uint16_t)0x0008)
  0002b2: line 88 define BKP_DR3 ((uint16_t)0x000C)
  0002cf: line 89 define BKP_DR4 ((uint16_t)0x0010)
  0002ec: line 90 define BKP_DR5 ((uint16_t)0x0014)
  000309: line 91 define BKP_DR6 ((uint16_t)0x0018)
  000326: line 92 define BKP_DR7 ((uint16_t)0x001C)
  000343: line 93 define BKP_DR8 ((uint16_t)0x0020)
  000360: line 94 define BKP_DR9 ((uint16_t)0x0024)
  00037d: line 95 define BKP_DR10 ((uint16_t)0x0028)
  00039b: line 96 define BKP_DR11 ((uint16_t)0x0040)
  0003b9: line 97 define BKP_DR12 ((uint16_t)0x0044)
  0003d7: line 98 define BKP_DR13 ((uint16_t)0x0048)
  0003f5: line 99 define BKP_DR14 ((uint16_t)0x004C)
  000413: line 100 define BKP_DR15 ((uint16_t)0x0050)
  000431: line 101 define BKP_DR16 ((uint16_t)0x0054)
  00044f: line 102 define BKP_DR17 ((uint16_t)0x0058)
  00046d: line 103 define BKP_DR18 ((uint16_t)0x005C)
  00048b: line 104 define BKP_DR19 ((uint16_t)0x0060)
  0004a9: line 105 define BKP_DR20 ((uint16_t)0x0064)
  0004c7: line 106 define BKP_DR21 ((uint16_t)0x0068)
  0004e5: line 107 define BKP_DR22 ((uint16_t)0x006C)
  000503: line 108 define BKP_DR23 ((uint16_t)0x0070)
  000521: line 109 define BKP_DR24 ((uint16_t)0x0074)
  00053f: line 110 define BKP_DR25 ((uint16_t)0x0078)
  00055d: line 111 define BKP_DR26 ((uint16_t)0x007C)
  00057b: line 112 define BKP_DR27 ((uint16_t)0x0080)
  000599: line 113 define BKP_DR28 ((uint16_t)0x0084)
  0005b7: line 114 define BKP_DR29 ((uint16_t)0x0088)
  0005d5: line 115 define BKP_DR30 ((uint16_t)0x008C)
  0005f3: line 116 define BKP_DR31 ((uint16_t)0x0090)
  000611: line 117 define BKP_DR32 ((uint16_t)0x0094)
  00062f: line 118 define BKP_DR33 ((uint16_t)0x0098)
  00064d: line 119 define BKP_DR34 ((uint16_t)0x009C)
  00066b: line 120 define BKP_DR35 ((uint16_t)0x00A0)
  000689: line 121 define BKP_DR36 ((uint16_t)0x00A4)
  0006a7: line 122 define BKP_DR37 ((uint16_t)0x00A8)
  0006c5: line 123 define BKP_DR38 ((uint16_t)0x00AC)
  0006e3: line 124 define BKP_DR39 ((uint16_t)0x00B0)
  000701: line 125 define BKP_DR40 ((uint16_t)0x00B4)
  00071f: line 126 define BKP_DR41 ((uint16_t)0x00B8)
  00073d: line 127 define BKP_DR42 ((uint16_t)0x00BC)
  00075b: line 129 define IS_BKP_DR(DR) (((DR) == BKP_DR1) || ((DR) == BKP_DR2) || ((DR) == BKP_DR3) || ((DR) == BKP_DR4) || ((DR) == BKP_DR5) || ((DR) == BKP_DR6) || ((DR) == BKP_DR7) || ((DR) == BKP_DR8) || ((DR) == BKP_DR9) || ((DR) == BKP_DR10) || ((DR) == BKP_DR11) || ((DR) == BKP_DR12) || ((DR) == BKP_DR13) || ((DR) == BKP_DR14) || ((DR) == BKP_DR15) || ((DR) == BKP_DR16) || ((DR) == BKP_DR17) || ((DR) == BKP_DR18) || ((DR) == BKP_DR19) || ((DR) == BKP_DR20) || ((DR) == BKP_DR21) || ((DR) == BKP_DR22) || ((DR) == BKP_DR23) || ((DR) == BKP_DR24) || ((DR) == BKP_DR25) || ((DR) == BKP_DR26) || ((DR) == BKP_DR27) || ((DR) == BKP_DR28) || ((DR) == BKP_DR29) || ((DR) == BKP_DR30) || ((DR) == BKP_DR31) || ((DR) == BKP_DR32) || ((DR) == BKP_DR33) || ((DR) == BKP_DR34) || ((DR) == BKP_DR35) || ((DR) == BKP_DR36) || ((DR) == BKP_DR37) || ((DR) == BKP_DR38) || ((DR) == BKP_DR39) || ((DR) == BKP_DR40) || ((DR) == BKP_DR41) || ((DR) == BKP_DR42))
  000afe: line 144 define IS_BKP_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x7F)
  000b33: end include
  000b34: end of translation unit


** Section #38 '__ARM_grp.stm32f10x_can.h.2_sdS000_SSrM_2Vd4l1_U20000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #39 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1064 bytes

  000000: Header:
    size 0x424 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_can.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   42  = 0x13 (DW_TAG_structure_type)
  000134:     DW_AT_sibling 0x200
  000136:     DW_AT_byte_size 0xc
  000137:     30  = 0xd (DW_TAG_member)
  000138:       DW_AT_name CAN_Prescaler
  000146:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00014e:     30  = 0xd (DW_TAG_member)
  00014f:       DW_AT_name CAN_Mode
  000158:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00015d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000160:     30  = 0xd (DW_TAG_member)
  000161:       DW_AT_name CAN_SJW
  000169:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00016e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  000171:     30  = 0xd (DW_TAG_member)
  000172:       DW_AT_name CAN_BS1
  00017a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00017f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000182:     30  = 0xd (DW_TAG_member)
  000183:       DW_AT_name CAN_BS2
  00018b:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000190:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  000193:     30  = 0xd (DW_TAG_member)
  000194:       DW_AT_name CAN_TTCM
  00019d:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0001a2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  0001a5:     30  = 0xd (DW_TAG_member)
  0001a6:       DW_AT_name CAN_ABOM
  0001af:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0001b4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 7 }
  0001b7:     30  = 0xd (DW_TAG_member)
  0001b8:       DW_AT_name CAN_AWUM
  0001c1:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0001c6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001c9:     30  = 0xd (DW_TAG_member)
  0001ca:       DW_AT_name CAN_NART
  0001d3:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0001d8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 9 }
  0001db:     30  = 0xd (DW_TAG_member)
  0001dc:       DW_AT_name CAN_RFLM
  0001e5:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0001ea:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001ed:     30  = 0xd (DW_TAG_member)
  0001ee:       DW_AT_name CAN_TXFP
  0001f7:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0001fc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 11 }
  0001ff:     0  null
  000200:   80  = 0x16 (DW_TAG_typedef)
  000201:     DW_AT_name CAN_InitTypeDef
  000211:     DW_AT_type indirect DW_FORM_ref2 0x133
  000214:     DW_AT_decl_file 0x1
  000215:     DW_AT_decl_line 0x64
  000216:     DW_AT_decl_column 0x3
  000217:   42  = 0x13 (DW_TAG_structure_type)
  000218:     DW_AT_sibling 0x315
  00021a:     DW_AT_byte_size 0xe
  00021b:     30  = 0xd (DW_TAG_member)
  00021c:       DW_AT_name CAN_FilterIdHigh
  00022d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000232:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000235:     30  = 0xd (DW_TAG_member)
  000236:       DW_AT_name CAN_FilterIdLow
  000246:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00024b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00024e:     30  = 0xd (DW_TAG_member)
  00024f:       DW_AT_name CAN_FilterMaskIdHigh
  000264:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000269:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00026c:     30  = 0xd (DW_TAG_member)
  00026d:       DW_AT_name CAN_FilterMaskIdLow
  000281:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000286:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000289:     30  = 0xd (DW_TAG_member)
  00028a:       DW_AT_name CAN_FilterFIFOAssignment
  0002a3:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002a8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0002ab:     30  = 0xd (DW_TAG_member)
  0002ac:       DW_AT_name CAN_FilterNumber
  0002bd:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002c2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0002c5:     30  = 0xd (DW_TAG_member)
  0002c6:       DW_AT_name CAN_FilterMode
  0002d5:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002da:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 11 }
  0002dd:     30  = 0xd (DW_TAG_member)
  0002de:       DW_AT_name CAN_FilterScale
  0002ee:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002f3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0002f6:     30  = 0xd (DW_TAG_member)
  0002f7:       DW_AT_name CAN_FilterActivation
  00030c:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  000311:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 13 }
  000314:     0  null
  000315:   80  = 0x16 (DW_TAG_typedef)
  000316:     DW_AT_name CAN_FilterInitTypeDef
  00032c:     DW_AT_type indirect DW_FORM_ref2 0x217
  00032f:     DW_AT_decl_file 0x1
  000330:     DW_AT_decl_line 0x8b
  000332:     DW_AT_decl_column 0x3
  000333:   42  = 0x13 (DW_TAG_structure_type)
  000334:     DW_AT_sibling 0x394
  000336:     DW_AT_byte_size 0x14
  000337:     30  = 0xd (DW_TAG_member)
  000338:       DW_AT_name StdId
  00033e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000343:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000346:     30  = 0xd (DW_TAG_member)
  000347:       DW_AT_name ExtId
  00034d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000352:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000355:     30  = 0xd (DW_TAG_member)
  000356:       DW_AT_name IDE
  00035a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00035f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000362:     30  = 0xd (DW_TAG_member)
  000363:       DW_AT_name RTR
  000367:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00036c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 9 }
  00036f:     30  = 0xd (DW_TAG_member)
  000370:       DW_AT_name DLC
  000374:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000379:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  00037c:     3  = 0x1 (DW_TAG_array_type)
  00037d:       DW_AT_sibling 0x387
  00037f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000384:       1  = 0x21 (DW_TAG_subrange_type)
  000385:         DW_AT_upper_bound 0x7
  000386:       0  null
  000387:     30  = 0xd (DW_TAG_member)
  000388:       DW_AT_name Data
  00038d:       DW_AT_type indirect DW_FORM_ref2 0x37c
  000390:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 11 }
  000393:     0  null
  000394:   80  = 0x16 (DW_TAG_typedef)
  000395:     DW_AT_name CanTxMsg
  00039e:     DW_AT_type indirect DW_FORM_ref2 0x333
  0003a1:     DW_AT_decl_file 0x1
  0003a2:     DW_AT_decl_line 0xa7
  0003a4:     DW_AT_decl_column 0x3
  0003a5:   42  = 0x13 (DW_TAG_structure_type)
  0003a6:     DW_AT_sibling 0x413
  0003a8:     DW_AT_byte_size 0x14
  0003a9:     30  = 0xd (DW_TAG_member)
  0003aa:       DW_AT_name StdId
  0003b0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003b5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0003b8:     30  = 0xd (DW_TAG_member)
  0003b9:       DW_AT_name ExtId
  0003bf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003c4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0003c7:     30  = 0xd (DW_TAG_member)
  0003c8:       DW_AT_name IDE
  0003cc:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0003d4:     30  = 0xd (DW_TAG_member)
  0003d5:       DW_AT_name RTR
  0003d9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003de:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 9 }
  0003e1:     30  = 0xd (DW_TAG_member)
  0003e2:       DW_AT_name DLC
  0003e6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003eb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0003ee:     3  = 0x1 (DW_TAG_array_type)
  0003ef:       DW_AT_sibling 0x3f9
  0003f1:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003f6:       1  = 0x21 (DW_TAG_subrange_type)
  0003f7:         DW_AT_upper_bound 0x7
  0003f8:       0  null
  0003f9:     30  = 0xd (DW_TAG_member)
  0003fa:       DW_AT_name Data
  0003ff:       DW_AT_type indirect DW_FORM_ref2 0x3ee
  000402:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 11 }
  000405:     30  = 0xd (DW_TAG_member)
  000406:       DW_AT_name FMI
  00040a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00040f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 19 }
  000412:     0  null
  000413:   80  = 0x16 (DW_TAG_typedef)
  000414:     DW_AT_name CanRxMsg
  00041d:     DW_AT_type indirect DW_FORM_ref2 0x3a5
  000420:     DW_AT_decl_file 0x1
  000421:     DW_AT_decl_line 0xc6
  000423:     DW_AT_decl_column 0x3
  000424:   0  null
  000425: 0  padding
  000426: 0  padding
  000427: 0  padding


** Section #151 '.rel.debug_info' (SHT_REL)
    Size   : 288 bytes (alignment 4)
    Symbol table #136 '.symtab'
    36 relocations applied to section #39 '.debug_info'


** Section #40 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_can.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 63 61 6e 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_can.h:1.0


** Section #41 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 7208 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_CAN_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 46 define IS_CAN_ALL_PERIPH(PERIPH) (((PERIPH) == CAN1) || ((PERIPH) == CAN2))
  000063: line 212 define CAN_InitStatus_Failed ((uint8_t)0x00)
  00008c: line 213 define CAN_InitStatus_Success ((uint8_t)0x01)
  0000b6: line 223 define CAN_Mode_Normal ((uint8_t)0x00)
  0000d9: line 224 define CAN_Mode_LoopBack ((uint8_t)0x01)
  0000fe: line 225 define CAN_Mode_Silent ((uint8_t)0x02)
  000121: line 226 define CAN_Mode_Silent_LoopBack ((uint8_t)0x03)
  00014d: line 228 define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || ((MODE) == CAN_Mode_LoopBack)|| ((MODE) == CAN_Mode_Silent) || ((MODE) == CAN_Mode_Silent_LoopBack))
  0001e7: line 241 define CAN_OperatingMode_Initialization ((uint8_t)0x00)
  00021b: line 242 define CAN_OperatingMode_Normal ((uint8_t)0x01)
  000247: line 243 define CAN_OperatingMode_Sleep ((uint8_t)0x02)
  000272: line 246 define IS_CAN_OPERATING_MODE(MODE) (((MODE) == CAN_OperatingMode_Initialization) || ((MODE) == CAN_OperatingMode_Normal)|| ((MODE) == CAN_OperatingMode_Sleep))
  00030e: line 258 define CAN_ModeStatus_Failed ((uint8_t)0x00)
  000337: line 259 define CAN_ModeStatus_Success ((uint8_t)!CAN_ModeStatus_Failed)
  000373: line 270 define CAN_SJW_1tq ((uint8_t)0x00)
  000392: line 271 define CAN_SJW_2tq ((uint8_t)0x01)
  0003b1: line 272 define CAN_SJW_3tq ((uint8_t)0x02)
  0003d0: line 273 define CAN_SJW_4tq ((uint8_t)0x03)
  0003ef: line 275 define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1tq) || ((SJW) == CAN_SJW_2tq)|| ((SJW) == CAN_SJW_3tq) || ((SJW) == CAN_SJW_4tq))
  000468: line 285 define CAN_BS1_1tq ((uint8_t)0x00)
  000487: line 286 define CAN_BS1_2tq ((uint8_t)0x01)
  0004a6: line 287 define CAN_BS1_3tq ((uint8_t)0x02)
  0004c5: line 288 define CAN_BS1_4tq ((uint8_t)0x03)
  0004e4: line 289 define CAN_BS1_5tq ((uint8_t)0x04)
  000503: line 290 define CAN_BS1_6tq ((uint8_t)0x05)
  000522: line 291 define CAN_BS1_7tq ((uint8_t)0x06)
  000541: line 292 define CAN_BS1_8tq ((uint8_t)0x07)
  000560: line 293 define CAN_BS1_9tq ((uint8_t)0x08)
  00057f: line 294 define CAN_BS1_10tq ((uint8_t)0x09)
  00059f: line 295 define CAN_BS1_11tq ((uint8_t)0x0A)
  0005bf: line 296 define CAN_BS1_12tq ((uint8_t)0x0B)
  0005df: line 297 define CAN_BS1_13tq ((uint8_t)0x0C)
  0005ff: line 298 define CAN_BS1_14tq ((uint8_t)0x0D)
  00061f: line 299 define CAN_BS1_15tq ((uint8_t)0x0E)
  00063f: line 300 define CAN_BS1_16tq ((uint8_t)0x0F)
  00065f: line 302 define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16tq)
  00068a: line 311 define CAN_BS2_1tq ((uint8_t)0x00)
  0006a9: line 312 define CAN_BS2_2tq ((uint8_t)0x01)
  0006c8: line 313 define CAN_BS2_3tq ((uint8_t)0x02)
  0006e7: line 314 define CAN_BS2_4tq ((uint8_t)0x03)
  000706: line 315 define CAN_BS2_5tq ((uint8_t)0x04)
  000725: line 316 define CAN_BS2_6tq ((uint8_t)0x05)
  000744: line 317 define CAN_BS2_7tq ((uint8_t)0x06)
  000763: line 318 define CAN_BS2_8tq ((uint8_t)0x07)
  000782: line 320 define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8tq)
  0007ac: line 330 define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024))
  0007f9: line 340 define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 13)
  00082a: line 352 define CAN_FilterMode_IdMask ((uint8_t)0x00)
  000853: line 353 define CAN_FilterMode_IdList ((uint8_t)0x01)
  00087c: line 355 define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) || ((MODE) == CAN_FilterMode_IdList))
  0008e1: line 365 define CAN_FilterScale_16bit ((uint8_t)0x00)
  00090a: line 366 define CAN_FilterScale_32bit ((uint8_t)0x01)
  000933: line 368 define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FilterScale_16bit) || ((SCALE) == CAN_FilterScale_32bit))
  00099c: line 379 define CAN_Filter_FIFO0 ((uint8_t)0x00)
  0009c0: line 380 define CAN_Filter_FIFO1 ((uint8_t)0x01)
  0009e4: line 381 define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FilterFIFO0) || ((FIFO) == CAN_FilterFIFO1))
  000a3d: line 390 define IS_CAN_BANKNUMBER(BANKNUMBER) (((BANKNUMBER) >= 1) && ((BANKNUMBER) <= 27))
  000a8c: line 399 define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02))
  000ade: line 400 define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FF))
  000b14: line 401 define IS_CAN_EXTID(EXTID) ((EXTID) <= ((uint32_t)0x1FFFFFFF))
  000b4f: line 402 define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08))
  000b7d: line 412 define CAN_Id_Standard ((uint32_t)0x00000000)
  000ba7: line 413 define CAN_Id_Extended ((uint32_t)0x00000004)
  000bd1: line 414 define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_Id_Standard) || ((IDTYPE) == CAN_Id_Extended))
  000c2b: line 424 define CAN_RTR_Data ((uint32_t)0x00000000)
  000c52: line 425 define CAN_RTR_Remote ((uint32_t)0x00000002)
  000c7b: line 426 define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_Data) || ((RTR) == CAN_RTR_Remote))
  000cc5: line 436 define CAN_TxStatus_Failed ((uint8_t)0x00)
  000cec: line 437 define CAN_TxStatus_Ok ((uint8_t)0x01)
  000d0f: line 438 define CAN_TxStatus_Pending ((uint8_t)0x02)
  000d37: line 439 define CAN_TxStatus_NoMailBox ((uint8_t)0x04)
  000d61: line 449 define CAN_FIFO0 ((uint8_t)0x00)
  000d7e: line 450 define CAN_FIFO1 ((uint8_t)0x01)
  000d9b: line 452 define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
  000de1: line 462 define CAN_Sleep_Failed ((uint8_t)0x00)
  000e05: line 463 define CAN_Sleep_Ok ((uint8_t)0x01)
  000e25: line 473 define CAN_WakeUp_Failed ((uint8_t)0x00)
  000e4a: line 474 define CAN_WakeUp_Ok ((uint8_t)0x01)
  000e6b: line 485 define CAN_ErrorCode_NoErr ((uint8_t)0x00)
  000e92: line 486 define CAN_ErrorCode_StuffErr ((uint8_t)0x10)
  000ebc: line 487 define CAN_ErrorCode_FormErr ((uint8_t)0x20)
  000ee5: line 488 define CAN_ErrorCode_ACKErr ((uint8_t)0x30)
  000f0d: line 489 define CAN_ErrorCode_BitRecessiveErr ((uint8_t)0x40)
  000f3e: line 490 define CAN_ErrorCode_BitDominantErr ((uint8_t)0x50)
  000f6e: line 491 define CAN_ErrorCode_CRCErr ((uint8_t)0x60)
  000f96: line 492 define CAN_ErrorCode_SoftwareSetErr ((uint8_t)0x70)
  000fc6: line 507 define CAN_FLAG_RQCP0 ((uint32_t)0x38000001)
  000fef: line 508 define CAN_FLAG_RQCP1 ((uint32_t)0x38000100)
  001018: line 509 define CAN_FLAG_RQCP2 ((uint32_t)0x38010000)
  001041: line 512 define CAN_FLAG_FMP0 ((uint32_t)0x12000003)
  001069: line 513 define CAN_FLAG_FF0 ((uint32_t)0x32000008)
  001090: line 514 define CAN_FLAG_FOV0 ((uint32_t)0x32000010)
  0010b8: line 515 define CAN_FLAG_FMP1 ((uint32_t)0x14000003)
  0010e0: line 516 define CAN_FLAG_FF1 ((uint32_t)0x34000008)
  001107: line 517 define CAN_FLAG_FOV1 ((uint32_t)0x34000010)
  00112f: line 520 define CAN_FLAG_WKU ((uint32_t)0x31000008)
  001156: line 521 define CAN_FLAG_SLAK ((uint32_t)0x31000012)
  00117e: line 526 define CAN_FLAG_EWG ((uint32_t)0x10F00001)
  0011a5: line 527 define CAN_FLAG_EPV ((uint32_t)0x10F00002)
  0011cc: line 528 define CAN_FLAG_BOF ((uint32_t)0x10F00004)
  0011f3: line 529 define CAN_FLAG_LEC ((uint32_t)0x30F00070)
  00121a: line 531 define IS_CAN_GET_FLAG(FLAG) (((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_BOF) || ((FLAG) == CAN_FLAG_EPV) || ((FLAG) == CAN_FLAG_EWG) || ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_FOV0) || ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FMP0) || ((FLAG) == CAN_FLAG_FOV1) || ((FLAG) == CAN_FLAG_FF1) || ((FLAG) == CAN_FLAG_FMP1) || ((FLAG) == CAN_FLAG_RQCP2) || ((FLAG) == CAN_FLAG_RQCP1)|| ((FLAG) == CAN_FLAG_RQCP0) || ((FLAG) == CAN_FLAG_SLAK ))
  0013e1: line 540 define IS_CAN_CLEAR_FLAG(FLAG) (((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_RQCP2) || ((FLAG) == CAN_FLAG_RQCP1) || ((FLAG) == CAN_FLAG_RQCP0) || ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FOV0) || ((FLAG) == CAN_FLAG_FF1) || ((FLAG) == CAN_FLAG_FOV1) || ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_SLAK))
  00151c: line 556 define CAN_IT_TME ((uint32_t)0x00000001)
  001541: line 559 define CAN_IT_FMP0 ((uint32_t)0x00000002)
  001567: line 560 define CAN_IT_FF0 ((uint32_t)0x00000004)
  00158c: line 561 define CAN_IT_FOV0 ((uint32_t)0x00000008)
  0015b2: line 562 define CAN_IT_FMP1 ((uint32_t)0x00000010)
  0015d8: line 563 define CAN_IT_FF1 ((uint32_t)0x00000020)
  0015fd: line 564 define CAN_IT_FOV1 ((uint32_t)0x00000040)
  001623: line 567 define CAN_IT_WKU ((uint32_t)0x00010000)
  001648: line 568 define CAN_IT_SLK ((uint32_t)0x00020000)
  00166d: line 571 define CAN_IT_EWG ((uint32_t)0x00000100)
  001692: line 572 define CAN_IT_EPV ((uint32_t)0x00000200)
  0016b7: line 573 define CAN_IT_BOF ((uint32_t)0x00000400)
  0016dc: line 574 define CAN_IT_LEC ((uint32_t)0x00000800)
  001701: line 575 define CAN_IT_ERR ((uint32_t)0x00008000)
  001726: line 578 define CAN_IT_RQCP0 CAN_IT_TME
  001741: line 579 define CAN_IT_RQCP1 CAN_IT_TME
  00175c: line 580 define CAN_IT_RQCP2 CAN_IT_TME
  001777: line 583 define IS_CAN_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FMP0) || ((IT) == CAN_IT_FF0) || ((IT) == CAN_IT_FOV0) || ((IT) == CAN_IT_FMP1) || ((IT) == CAN_IT_FF1) || ((IT) == CAN_IT_FOV1) || ((IT) == CAN_IT_EWG) || ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) || ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) || ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK))
  0018db: line 591 define IS_CAN_CLEAR_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FF0) || ((IT) == CAN_IT_FOV0)|| ((IT) == CAN_IT_FF1) || ((IT) == CAN_IT_FOV1)|| ((IT) == CAN_IT_EWG) || ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) || ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) || ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK))
  001a11: line 605 define CANINITFAILED CAN_InitStatus_Failed
  001a38: line 606 define CANINITOK CAN_InitStatus_Success
  001a5c: line 607 define CAN_FilterFIFO0 CAN_Filter_FIFO0
  001a80: line 608 define CAN_FilterFIFO1 CAN_Filter_FIFO1
  001aa4: line 609 define CAN_ID_STD CAN_Id_Standard
  001ac2: line 610 define CAN_ID_EXT CAN_Id_Extended
  001ae0: line 611 define CAN_RTR_DATA CAN_RTR_Data
  001afd: line 612 define CAN_RTR_REMOTE CAN_RTR_Remote
  001b1e: line 613 define CANTXFAILE CAN_TxStatus_Failed
  001b40: line 614 define CANTXOK CAN_TxStatus_Ok
  001b5b: line 615 define CANTXPENDING CAN_TxStatus_Pending
  001b80: line 616 define CAN_NO_MB CAN_TxStatus_NoMailBox
  001ba4: line 617 define CANSLEEPFAILED CAN_Sleep_Failed
  001bc7: line 618 define CANSLEEPOK CAN_Sleep_Ok
  001be2: line 619 define CANWAKEUPFAILED CAN_WakeUp_Failed
  001c07: line 620 define CANWAKEUPOK CAN_WakeUp_Ok
  001c24: end include
  001c25: end of translation unit


** Section #42 '__ARM_grp.stm32f10x_cec.h.2_g92000_Y9EKgQXU7E7_800000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #43 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 392 bytes

  000000: Header:
    size 0x184 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_cec.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   42  = 0x13 (DW_TAG_structure_type)
  000134:     DW_AT_sibling 0x16e
  000136:     DW_AT_byte_size 0x4
  000137:     30  = 0xd (DW_TAG_member)
  000138:       DW_AT_name CEC_BitTimingMode
  00014a:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000152:     30  = 0xd (DW_TAG_member)
  000153:       DW_AT_name CEC_BitPeriodMode
  000165:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00016a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00016d:     0  null
  00016e:   80  = 0x16 (DW_TAG_typedef)
  00016f:     DW_AT_name CEC_InitTypeDef
  00017f:     DW_AT_type indirect DW_FORM_ref2 0x133
  000182:     DW_AT_decl_file 0x1
  000183:     DW_AT_decl_line 0x38
  000184:     DW_AT_decl_column 0x2
  000185:   0  null
  000186: 0  padding
  000187: 0  padding


** Section #152 '.rel.debug_info' (SHT_REL)
    Size   : 40 bytes (alignment 4)
    Symbol table #136 '.symtab'
    5 relocations applied to section #43 '.debug_info'


** Section #44 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_cec.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 63 65 63 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_cec.h:1.0


** Section #45 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1828 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_CEC_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 69 define CEC_BitTimingStdMode ((uint16_t)0x00)
  000044: line 70 define CEC_BitTimingErrFreeMode CEC_CFGR_BTEM
  00006d: line 72 define IS_CEC_BIT_TIMING_ERROR_MODE(MODE) (((MODE) == CEC_BitTimingStdMode) || ((MODE) == CEC_BitTimingErrFreeMode))
  0000dd: line 81 define CEC_BitPeriodStdMode ((uint16_t)0x00)
  000105: line 82 define CEC_BitPeriodFlexibleMode CEC_CFGR_BPEM
  00012f: line 84 define IS_CEC_BIT_PERIOD_ERROR_MODE(MODE) (((MODE) == CEC_BitPeriodStdMode) || ((MODE) == CEC_BitPeriodFlexibleMode))
  0001a0: line 94 define CEC_IT_TERR CEC_CSR_TERR
  0001bb: line 95 define CEC_IT_TBTRF CEC_CSR_TBTRF
  0001d8: line 96 define CEC_IT_RERR CEC_CSR_RERR
  0001f3: line 97 define CEC_IT_RBTF CEC_CSR_RBTF
  00020e: line 98 define IS_CEC_GET_IT(IT) (((IT) == CEC_IT_TERR) || ((IT) == CEC_IT_TBTRF) || ((IT) == CEC_IT_RERR) || ((IT) == CEC_IT_RBTF))
  000286: line 108 define IS_CEC_ADDRESS(ADDRESS) ((ADDRESS) < 0x10)
  0002b3: line 116 define IS_CEC_PRESCALER(PRESCALER) ((PRESCALER) <= 0x3FFF)
  0002e9: line 129 define CEC_FLAG_BTE ((uint32_t)0x10010000)
  000310: line 130 define CEC_FLAG_BPE ((uint32_t)0x10020000)
  000337: line 131 define CEC_FLAG_RBTFE ((uint32_t)0x10040000)
  000360: line 132 define CEC_FLAG_SBE ((uint32_t)0x10080000)
  000387: line 133 define CEC_FLAG_ACKE ((uint32_t)0x10100000)
  0003af: line 134 define CEC_FLAG_LINE ((uint32_t)0x10200000)
  0003d7: line 135 define CEC_FLAG_TBTFE ((uint32_t)0x10400000)
  000400: line 140 define CEC_FLAG_TEOM ((uint32_t)0x00000002)
  000428: line 141 define CEC_FLAG_TERR ((uint32_t)0x00000004)
  000450: line 142 define CEC_FLAG_TBTRF ((uint32_t)0x00000008)
  000479: line 143 define CEC_FLAG_RSOM ((uint32_t)0x00000010)
  0004a1: line 144 define CEC_FLAG_REOM ((uint32_t)0x00000020)
  0004c9: line 145 define CEC_FLAG_RERR ((uint32_t)0x00000040)
  0004f1: line 146 define CEC_FLAG_RBTF ((uint32_t)0x00000080)
  000519: line 148 define IS_CEC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFF03) == 0x00) && ((FLAG) != 0x00))
  000574: line 150 define IS_CEC_GET_FLAG(FLAG) (((FLAG) == CEC_FLAG_BTE) || ((FLAG) == CEC_FLAG_BPE) || ((FLAG) == CEC_FLAG_RBTFE) || ((FLAG)== CEC_FLAG_SBE) || ((FLAG) == CEC_FLAG_ACKE) || ((FLAG) == CEC_FLAG_LINE) || ((FLAG) == CEC_FLAG_TBTFE) || ((FLAG) == CEC_FLAG_TEOM) || ((FLAG) == CEC_FLAG_TERR) || ((FLAG) == CEC_FLAG_TBTRF) || ((FLAG) == CEC_FLAG_RSOM) || ((FLAG) == CEC_FLAG_REOM) || ((FLAG) == CEC_FLAG_RERR) || ((FLAG) == CEC_FLAG_RBTF))
  000721: end include
  000722: end of translation unit


** Section #46 '__ARM_grp.stm32f10x_crc.h.2_4w0000_zxtwJLzzdP0_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #47 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 312 bytes

  000000: Header:
    size 0x134 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_crc.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   0  null
  000134: 0  padding
  000135: 0  padding
  000136: 0  padding
  000137: 0  padding


** Section #153 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #47 '.debug_info'


** Section #48 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_crc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 63 72 63 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_crc.h:1.0


** Section #49 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 32 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_CRC_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: end include
  00001d: end of translation unit


** Section #50 '__ARM_grp.stm32f10x_dac.h.2_Ul3000_f9zJhXdA6U3_a00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #51 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 456 bytes

  000000: Header:
    size 0x1c4 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_dac.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   42  = 0x13 (DW_TAG_structure_type)
  000134:     DW_AT_sibling 0x1ad
  000136:     DW_AT_byte_size 0x10
  000137:     30  = 0xd (DW_TAG_member)
  000138:       DW_AT_name DAC_Trigger
  000144:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000149:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00014c:     30  = 0xd (DW_TAG_member)
  00014d:       DW_AT_name DAC_WaveGeneration
  000160:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000165:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000168:     30  = 0xd (DW_TAG_member)
  000169:       DW_AT_name DAC_LFSRUnmask_TriangleAmplitude
  00018a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00018f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000192:     30  = 0xd (DW_TAG_member)
  000193:       DW_AT_name DAC_OutputBuffer
  0001a4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001ac:     0  null
  0001ad:   80  = 0x16 (DW_TAG_typedef)
  0001ae:     DW_AT_name DAC_InitTypeDef
  0001be:     DW_AT_type indirect DW_FORM_ref2 0x133
  0001c1:     DW_AT_decl_file 0x1
  0001c2:     DW_AT_decl_line 0x41
  0001c3:     DW_AT_decl_column 0x2
  0001c4:   0  null
  0001c5: 0  padding
  0001c6: 0  padding
  0001c7: 0  padding


** Section #154 '.rel.debug_info' (SHT_REL)
    Size   : 56 bytes (alignment 4)
    Symbol table #136 '.symtab'
    7 relocations applied to section #51 '.debug_info'


** Section #52 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_dac.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 64 61 63 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_dac.h:1.0


** Section #53 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 4248 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_DAC_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 79 define DAC_Trigger_None ((uint32_t)0x00000000)
  000046: line 81 define DAC_Trigger_T6_TRGO ((uint32_t)0x00000004)
  000073: line 82 define DAC_Trigger_T8_TRGO ((uint32_t)0x0000000C)
  0000a0: line 84 define DAC_Trigger_T3_TRGO ((uint32_t)0x0000000C)
  0000cd: line 86 define DAC_Trigger_T7_TRGO ((uint32_t)0x00000014)
  0000fa: line 87 define DAC_Trigger_T5_TRGO ((uint32_t)0x0000001C)
  000127: line 88 define DAC_Trigger_T15_TRGO ((uint32_t)0x0000001C)
  000155: line 90 define DAC_Trigger_T2_TRGO ((uint32_t)0x00000024)
  000182: line 91 define DAC_Trigger_T4_TRGO ((uint32_t)0x0000002C)
  0001af: line 92 define DAC_Trigger_Ext_IT9 ((uint32_t)0x00000034)
  0001dc: line 93 define DAC_Trigger_Software ((uint32_t)0x0000003C)
  00020a: line 95 define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) || ((TRIGGER) == DAC_Trigger_T6_TRGO) || ((TRIGGER) == DAC_Trigger_T8_TRGO) || ((TRIGGER) == DAC_Trigger_T7_TRGO) || ((TRIGGER) == DAC_Trigger_T5_TRGO) || ((TRIGGER) == DAC_Trigger_T2_TRGO) || ((TRIGGER) == DAC_Trigger_T4_TRGO) || ((TRIGGER) == DAC_Trigger_Ext_IT9) || ((TRIGGER) == DAC_Trigger_Software))
  000377: line 113 define DAC_WaveGeneration_None ((uint32_t)0x00000000)
  0003a8: line 114 define DAC_WaveGeneration_Noise ((uint32_t)0x00000040)
  0003da: line 115 define DAC_WaveGeneration_Triangle ((uint32_t)0x00000080)
  00040f: line 116 define IS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) || ((WAVE) == DAC_WaveGeneration_Noise) || ((WAVE) == DAC_WaveGeneration_Triangle))
  0004a5: line 127 define DAC_LFSRUnmask_Bit0 ((uint32_t)0x00000000)
  0004d2: line 128 define DAC_LFSRUnmask_Bits1_0 ((uint32_t)0x00000100)
  000503: line 129 define DAC_LFSRUnmask_Bits2_0 ((uint32_t)0x00000200)
  000534: line 130 define DAC_LFSRUnmask_Bits3_0 ((uint32_t)0x00000300)
  000565: line 131 define DAC_LFSRUnmask_Bits4_0 ((uint32_t)0x00000400)
  000596: line 132 define DAC_LFSRUnmask_Bits5_0 ((uint32_t)0x00000500)
  0005c7: line 133 define DAC_LFSRUnmask_Bits6_0 ((uint32_t)0x00000600)
  0005f8: line 134 define DAC_LFSRUnmask_Bits7_0 ((uint32_t)0x00000700)
  000629: line 135 define DAC_LFSRUnmask_Bits8_0 ((uint32_t)0x00000800)
  00065a: line 136 define DAC_LFSRUnmask_Bits9_0 ((uint32_t)0x00000900)
  00068b: line 137 define DAC_LFSRUnmask_Bits10_0 ((uint32_t)0x00000A00)
  0006bd: line 138 define DAC_LFSRUnmask_Bits11_0 ((uint32_t)0x00000B00)
  0006ef: line 139 define DAC_TriangleAmplitude_1 ((uint32_t)0x00000000)
  000721: line 140 define DAC_TriangleAmplitude_3 ((uint32_t)0x00000100)
  000753: line 141 define DAC_TriangleAmplitude_7 ((uint32_t)0x00000200)
  000785: line 142 define DAC_TriangleAmplitude_15 ((uint32_t)0x00000300)
  0007b8: line 143 define DAC_TriangleAmplitude_31 ((uint32_t)0x00000400)
  0007eb: line 144 define DAC_TriangleAmplitude_63 ((uint32_t)0x00000500)
  00081e: line 145 define DAC_TriangleAmplitude_127 ((uint32_t)0x00000600)
  000852: line 146 define DAC_TriangleAmplitude_255 ((uint32_t)0x00000700)
  000886: line 147 define DAC_TriangleAmplitude_511 ((uint32_t)0x00000800)
  0008ba: line 148 define DAC_TriangleAmplitude_1023 ((uint32_t)0x00000900)
  0008ef: line 149 define DAC_TriangleAmplitude_2047 ((uint32_t)0x00000A00)
  000924: line 150 define DAC_TriangleAmplitude_4095 ((uint32_t)0x00000B00)
  000959: line 152 define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) || ((VALUE) == DAC_LFSRUnmask_Bits1_0) || ((VALUE) == DAC_LFSRUnmask_Bits2_0) || ((VALUE) == DAC_LFSRUnmask_Bits3_0) || ((VALUE) == DAC_LFSRUnmask_Bits4_0) || ((VALUE) == DAC_LFSRUnmask_Bits5_0) || ((VALUE) == DAC_LFSRUnmask_Bits6_0) || ((VALUE) == DAC_LFSRUnmask_Bits7_0) || ((VALUE) == DAC_LFSRUnmask_Bits8_0) || ((VALUE) == DAC_LFSRUnmask_Bits9_0) || ((VALUE) == DAC_LFSRUnmask_Bits10_0) || ((VALUE) == DAC_LFSRUnmask_Bits11_0) || ((VALUE) == DAC_TriangleAmplitude_1) || ((VALUE) == DAC_TriangleAmplitude_3) || ((VALUE) == DAC_TriangleAmplitude_7) || ((VALUE) == DAC_TriangleAmplitude_15) || ((VALUE) == DAC_TriangleAmplitude_31) || ((VALUE) == DAC_TriangleAmplitude_63) || ((VALUE) == DAC_TriangleAmplitude_127) || ((VALUE) == DAC_TriangleAmplitude_255) || ((VALUE) == DAC_TriangleAmplitude_511) || ((VALUE) == DAC_TriangleAmplitude_1023) || ((VALUE) == DAC_TriangleAmplitude_2047) || ((VALUE) == DAC_TriangleAmplitude_4095))
  000d4d: line 184 define DAC_OutputBuffer_Enable ((uint32_t)0x00000000)
  000d7f: line 185 define DAC_OutputBuffer_Disable ((uint32_t)0x00000002)
  000db2: line 186 define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) || ((STATE) == DAC_OutputBuffer_Disable))
  000e27: line 196 define DAC_Channel_1 ((uint32_t)0x00000000)
  000e4f: line 197 define DAC_Channel_2 ((uint32_t)0x00000010)
  000e77: line 198 define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) || ((CHANNEL) == DAC_Channel_2))
  000ed1: line 208 define DAC_Align_12b_R ((uint32_t)0x00000000)
  000efb: line 209 define DAC_Align_12b_L ((uint32_t)0x00000004)
  000f25: line 210 define DAC_Align_8b_R ((uint32_t)0x00000008)
  000f4e: line 211 define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) || ((ALIGN) == DAC_Align_12b_L) || ((ALIGN) == DAC_Align_8b_R))
  000fc3: line 222 define DAC_Wave_Noise ((uint32_t)0x00000040)
  000fec: line 223 define DAC_Wave_Triangle ((uint32_t)0x00000080)
  001018: line 224 define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) || ((WAVE) == DAC_Wave_Triangle))
  00106b: line 234 define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0)
  001093: end include
  001094: end of translation unit


** Section #54 '__ARM_grp.stm32f10x_dbgmcu.h.2_A51000_B0vTLoz_CY1_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #55 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 312 bytes

  000000: Header:
    size 0x134 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_dbgmcu.h
  000039:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000080:   DW_AT_language DW_LANG_C89
  000082:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012e:   DW_AT_macro_info 0x0
  000132:   DW_AT_stmt_list 0x0
  000136:   0  null
  000137: 0  padding


** Section #155 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #55 '.debug_info'


** Section #56 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 106
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_dbgmcu.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 64 62 67 6d 63 75 2e 68 00 01 00 00
  000064:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000073:  file ""                      : 00
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_dbgmcu.h:1.0 [


** Section #57 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1228 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_DBGMCU_H 
  00001b: include at line 32 - file 2
  00001e: end include
  00001f: line 54 define DBGMCU_SLEEP ((uint32_t)0x00000001)
  000045: line 55 define DBGMCU_STOP ((uint32_t)0x00000002)
  00006a: line 56 define DBGMCU_STANDBY ((uint32_t)0x00000004)
  000092: line 57 define DBGMCU_IWDG_STOP ((uint32_t)0x00000100)
  0000bc: line 58 define DBGMCU_WWDG_STOP ((uint32_t)0x00000200)
  0000e6: line 59 define DBGMCU_TIM1_STOP ((uint32_t)0x00000400)
  000110: line 60 define DBGMCU_TIM2_STOP ((uint32_t)0x00000800)
  00013a: line 61 define DBGMCU_TIM3_STOP ((uint32_t)0x00001000)
  000164: line 62 define DBGMCU_TIM4_STOP ((uint32_t)0x00002000)
  00018e: line 63 define DBGMCU_CAN1_STOP ((uint32_t)0x00004000)
  0001b8: line 64 define DBGMCU_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00008000)
  0001eb: line 65 define DBGMCU_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00010000)
  00021e: line 66 define DBGMCU_TIM8_STOP ((uint32_t)0x00020000)
  000248: line 67 define DBGMCU_TIM5_STOP ((uint32_t)0x00040000)
  000272: line 68 define DBGMCU_TIM6_STOP ((uint32_t)0x00080000)
  00029c: line 69 define DBGMCU_TIM7_STOP ((uint32_t)0x00100000)
  0002c6: line 70 define DBGMCU_CAN2_STOP ((uint32_t)0x00200000)
  0002f0: line 71 define DBGMCU_TIM15_STOP ((uint32_t)0x00400000)
  00031b: line 72 define DBGMCU_TIM16_STOP ((uint32_t)0x00800000)
  000346: line 73 define DBGMCU_TIM17_STOP ((uint32_t)0x01000000)
  000371: line 74 define DBGMCU_TIM12_STOP ((uint32_t)0x02000000)
  00039c: line 75 define DBGMCU_TIM13_STOP ((uint32_t)0x04000000)
  0003c7: line 76 define DBGMCU_TIM14_STOP ((uint32_t)0x08000000)
  0003f2: line 77 define DBGMCU_TIM9_STOP ((uint32_t)0x10000000)
  00041c: line 78 define DBGMCU_TIM10_STOP ((uint32_t)0x20000000)
  000447: line 79 define DBGMCU_TIM11_STOP ((uint32_t)0x40000000)
  000472: line 81 define IS_DBGMCU_PERIPH(PERIPH) ((((PERIPH) & 0x800000F8) == 0x00) && ((PERIPH) != 0x00))
  0004c7: end include
  0004c8: end of translation unit


** Section #58 '__ARM_grp.stm32f10x_dma.h.2_gQ5000_TCjx2TNfdfd_h00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #59 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 608 bytes

  000000: Header:
    size 0x25c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_dma.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   42  = 0x13 (DW_TAG_structure_type)
  000134:     DW_AT_sibling 0x244
  000136:     DW_AT_byte_size 0x2c
  000137:     30  = 0xd (DW_TAG_member)
  000138:       DW_AT_name DMA_PeripheralBaseAddr
  00014f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000154:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000157:     30  = 0xd (DW_TAG_member)
  000158:       DW_AT_name DMA_MemoryBaseAddr
  00016b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000170:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000173:     30  = 0xd (DW_TAG_member)
  000174:       DW_AT_name DMA_DIR
  00017c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000181:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000184:     30  = 0xd (DW_TAG_member)
  000185:       DW_AT_name DMA_BufferSize
  000194:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000199:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00019c:     30  = 0xd (DW_TAG_member)
  00019d:       DW_AT_name DMA_PeripheralInc
  0001af:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001b7:     30  = 0xd (DW_TAG_member)
  0001b8:       DW_AT_name DMA_MemoryInc
  0001c6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0001ce:     30  = 0xd (DW_TAG_member)
  0001cf:       DW_AT_name DMA_PeripheralDataSize
  0001e6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001eb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0001ee:     30  = 0xd (DW_TAG_member)
  0001ef:       DW_AT_name DMA_MemoryDataSize
  000202:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000207:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00020a:     30  = 0xd (DW_TAG_member)
  00020b:       DW_AT_name DMA_Mode
  000214:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000219:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00021c:     30  = 0xd (DW_TAG_member)
  00021d:       DW_AT_name DMA_Priority
  00022a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00022f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000232:     30  = 0xd (DW_TAG_member)
  000233:       DW_AT_name DMA_M2M
  00023b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000240:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  000243:     0  null
  000244:   80  = 0x16 (DW_TAG_typedef)
  000245:     DW_AT_name DMA_InitTypeDef
  000255:     DW_AT_type indirect DW_FORM_ref2 0x133
  000258:     DW_AT_decl_file 0x1
  000259:     DW_AT_decl_line 0x55
  00025a:     DW_AT_decl_column 0x2
  00025b:   0  null
  00025c: 0  padding
  00025d: 0  padding
  00025e: 0  padding
  00025f: 0  padding


** Section #156 '.rel.debug_info' (SHT_REL)
    Size   : 112 bytes (alignment 4)
    Symbol table #136 '.symtab'
    14 relocations applied to section #59 '.debug_info'


** Section #60 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_dma.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 64 6d 61 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_dma.h:1.0


** Section #61 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 9240 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_DMA_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 95 define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA1_Channel1) || ((PERIPH) == DMA1_Channel2) || ((PERIPH) == DMA1_Channel3) || ((PERIPH) == DMA1_Channel4) || ((PERIPH) == DMA1_Channel5) || ((PERIPH) == DMA1_Channel6) || ((PERIPH) == DMA1_Channel7) || ((PERIPH) == DMA2_Channel1) || ((PERIPH) == DMA2_Channel2) || ((PERIPH) == DMA2_Channel3) || ((PERIPH) == DMA2_Channel4) || ((PERIPH) == DMA2_Channel5))
  0001ab: line 112 define DMA_DIR_PeripheralDST ((uint32_t)0x00000010)
  0001da: line 113 define DMA_DIR_PeripheralSRC ((uint32_t)0x00000000)
  000209: line 114 define IS_DMA_DIR(DIR) (((DIR) == DMA_DIR_PeripheralDST) || ((DIR) == DMA_DIR_PeripheralSRC))
  000262: line 124 define DMA_PeripheralInc_Enable ((uint32_t)0x00000040)
  000294: line 125 define DMA_PeripheralInc_Disable ((uint32_t)0x00000000)
  0002c7: line 126 define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Enable) || ((STATE) == DMA_PeripheralInc_Disable))
  00033e: line 136 define DMA_MemoryInc_Enable ((uint32_t)0x00000080)
  00036d: line 137 define DMA_MemoryInc_Disable ((uint32_t)0x00000000)
  00039d: line 138 define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Enable) || ((STATE) == DMA_MemoryInc_Disable))
  000409: line 148 define DMA_PeripheralDataSize_Byte ((uint32_t)0x00000000)
  00043f: line 149 define DMA_PeripheralDataSize_HalfWord ((uint32_t)0x00000100)
  000479: line 150 define DMA_PeripheralDataSize_Word ((uint32_t)0x00000200)
  0004af: line 151 define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) || ((SIZE) == DMA_PeripheralDataSize_HalfWord) || ((SIZE) == DMA_PeripheralDataSize_Word))
  000558: line 162 define DMA_MemoryDataSize_Byte ((uint32_t)0x00000000)
  00058a: line 163 define DMA_MemoryDataSize_HalfWord ((uint32_t)0x00000400)
  0005c0: line 164 define DMA_MemoryDataSize_Word ((uint32_t)0x00000800)
  0005f2: line 165 define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || ((SIZE) == DMA_MemoryDataSize_HalfWord) || ((SIZE) == DMA_MemoryDataSize_Word))
  00068b: line 176 define DMA_Mode_Circular ((uint32_t)0x00000020)
  0006b7: line 177 define DMA_Mode_Normal ((uint32_t)0x00000000)
  0006e1: line 178 define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Circular) || ((MODE) == DMA_Mode_Normal))
  000735: line 187 define DMA_Priority_VeryHigh ((uint32_t)0x00003000)
  000765: line 188 define DMA_Priority_High ((uint32_t)0x00002000)
  000791: line 189 define DMA_Priority_Medium ((uint32_t)0x00001000)
  0007bf: line 190 define DMA_Priority_Low ((uint32_t)0x00000000)
  0007ea: line 191 define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_VeryHigh) || ((PRIORITY) == DMA_Priority_High) || ((PRIORITY) == DMA_Priority_Medium) || ((PRIORITY) == DMA_Priority_Low))
  00089f: line 203 define DMA_M2M_Enable ((uint32_t)0x00004000)
  0008c8: line 204 define DMA_M2M_Disable ((uint32_t)0x00000000)
  0008f2: line 205 define IS_DMA_M2M_STATE(STATE) (((STATE) == DMA_M2M_Enable) || ((STATE) == DMA_M2M_Disable))
  00094b: line 215 define DMA_IT_TC ((uint32_t)0x00000002)
  00096f: line 216 define DMA_IT_HT ((uint32_t)0x00000004)
  000993: line 217 define DMA_IT_TE ((uint32_t)0x00000008)
  0009b7: line 218 define IS_DMA_CONFIG_IT(IT) ((((IT) & 0xFFFFFFF1) == 0x00) && ((IT) != 0x00))
  000a01: line 220 define DMA1_IT_GL1 ((uint32_t)0x00000001)
  000a27: line 221 define DMA1_IT_TC1 ((uint32_t)0x00000002)
  000a4d: line 222 define DMA1_IT_HT1 ((uint32_t)0x00000004)
  000a73: line 223 define DMA1_IT_TE1 ((uint32_t)0x00000008)
  000a99: line 224 define DMA1_IT_GL2 ((uint32_t)0x00000010)
  000abf: line 225 define DMA1_IT_TC2 ((uint32_t)0x00000020)
  000ae5: line 226 define DMA1_IT_HT2 ((uint32_t)0x00000040)
  000b0b: line 227 define DMA1_IT_TE2 ((uint32_t)0x00000080)
  000b31: line 228 define DMA1_IT_GL3 ((uint32_t)0x00000100)
  000b57: line 229 define DMA1_IT_TC3 ((uint32_t)0x00000200)
  000b7d: line 230 define DMA1_IT_HT3 ((uint32_t)0x00000400)
  000ba3: line 231 define DMA1_IT_TE3 ((uint32_t)0x00000800)
  000bc9: line 232 define DMA1_IT_GL4 ((uint32_t)0x00001000)
  000bef: line 233 define DMA1_IT_TC4 ((uint32_t)0x00002000)
  000c15: line 234 define DMA1_IT_HT4 ((uint32_t)0x00004000)
  000c3b: line 235 define DMA1_IT_TE4 ((uint32_t)0x00008000)
  000c61: line 236 define DMA1_IT_GL5 ((uint32_t)0x00010000)
  000c87: line 237 define DMA1_IT_TC5 ((uint32_t)0x00020000)
  000cad: line 238 define DMA1_IT_HT5 ((uint32_t)0x00040000)
  000cd3: line 239 define DMA1_IT_TE5 ((uint32_t)0x00080000)
  000cf9: line 240 define DMA1_IT_GL6 ((uint32_t)0x00100000)
  000d1f: line 241 define DMA1_IT_TC6 ((uint32_t)0x00200000)
  000d45: line 242 define DMA1_IT_HT6 ((uint32_t)0x00400000)
  000d6b: line 243 define DMA1_IT_TE6 ((uint32_t)0x00800000)
  000d91: line 244 define DMA1_IT_GL7 ((uint32_t)0x01000000)
  000db7: line 245 define DMA1_IT_TC7 ((uint32_t)0x02000000)
  000ddd: line 246 define DMA1_IT_HT7 ((uint32_t)0x04000000)
  000e03: line 247 define DMA1_IT_TE7 ((uint32_t)0x08000000)
  000e29: line 249 define DMA2_IT_GL1 ((uint32_t)0x10000001)
  000e4f: line 250 define DMA2_IT_TC1 ((uint32_t)0x10000002)
  000e75: line 251 define DMA2_IT_HT1 ((uint32_t)0x10000004)
  000e9b: line 252 define DMA2_IT_TE1 ((uint32_t)0x10000008)
  000ec1: line 253 define DMA2_IT_GL2 ((uint32_t)0x10000010)
  000ee7: line 254 define DMA2_IT_TC2 ((uint32_t)0x10000020)
  000f0d: line 255 define DMA2_IT_HT2 ((uint32_t)0x10000040)
  000f33: line 256 define DMA2_IT_TE2 ((uint32_t)0x10000080)
  000f59: line 257 define DMA2_IT_GL3 ((uint32_t)0x10000100)
  000f7f: line 258 define DMA2_IT_TC3 ((uint32_t)0x10000200)
  000fa5: line 259 define DMA2_IT_HT3 ((uint32_t)0x10000400)
  000fcb: line 260 define DMA2_IT_TE3 ((uint32_t)0x10000800)
  000ff1: line 261 define DMA2_IT_GL4 ((uint32_t)0x10001000)
  001017: line 262 define DMA2_IT_TC4 ((uint32_t)0x10002000)
  00103d: line 263 define DMA2_IT_HT4 ((uint32_t)0x10004000)
  001063: line 264 define DMA2_IT_TE4 ((uint32_t)0x10008000)
  001089: line 265 define DMA2_IT_GL5 ((uint32_t)0x10010000)
  0010af: line 266 define DMA2_IT_TC5 ((uint32_t)0x10020000)
  0010d5: line 267 define DMA2_IT_HT5 ((uint32_t)0x10040000)
  0010fb: line 268 define DMA2_IT_TE5 ((uint32_t)0x10080000)
  001121: line 270 define IS_DMA_CLEAR_IT(IT) (((((IT) & 0xF0000000) == 0x00) || (((IT) & 0xEFF00000) == 0x00)) && ((IT) != 0x00))
  00118d: line 272 define IS_DMA_GET_IT(IT) (((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) || ((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) || ((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) || ((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) || ((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) || ((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) || ((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) || ((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) || ((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) || ((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) || ((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) || ((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) || ((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) || ((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7) || ((IT) == DMA2_IT_GL1) || ((IT) == DMA2_IT_TC1) || ((IT) == DMA2_IT_HT1) || ((IT) == DMA2_IT_TE1) || ((IT) == DMA2_IT_GL2) || ((IT) == DMA2_IT_TC2) || ((IT) == DMA2_IT_HT2) || ((IT) == DMA2_IT_TE2) || ((IT) == DMA2_IT_GL3) || ((IT) == DMA2_IT_TC3) || ((IT) == DMA2_IT_HT3) || ((IT) == DMA2_IT_TE3) || ((IT) == DMA2_IT_GL4) || ((IT) == DMA2_IT_TC4) || ((IT) == DMA2_IT_HT4) || ((IT) == DMA2_IT_TE4) || ((IT) == DMA2_IT_GL5) || ((IT) == DMA2_IT_TC5) || ((IT) == DMA2_IT_HT5) || ((IT) == DMA2_IT_TE5))
  001651: line 304 define DMA1_FLAG_GL1 ((uint32_t)0x00000001)
  001679: line 305 define DMA1_FLAG_TC1 ((uint32_t)0x00000002)
  0016a1: line 306 define DMA1_FLAG_HT1 ((uint32_t)0x00000004)
  0016c9: line 307 define DMA1_FLAG_TE1 ((uint32_t)0x00000008)
  0016f1: line 308 define DMA1_FLAG_GL2 ((uint32_t)0x00000010)
  001719: line 309 define DMA1_FLAG_TC2 ((uint32_t)0x00000020)
  001741: line 310 define DMA1_FLAG_HT2 ((uint32_t)0x00000040)
  001769: line 311 define DMA1_FLAG_TE2 ((uint32_t)0x00000080)
  001791: line 312 define DMA1_FLAG_GL3 ((uint32_t)0x00000100)
  0017b9: line 313 define DMA1_FLAG_TC3 ((uint32_t)0x00000200)
  0017e1: line 314 define DMA1_FLAG_HT3 ((uint32_t)0x00000400)
  001809: line 315 define DMA1_FLAG_TE3 ((uint32_t)0x00000800)
  001831: line 316 define DMA1_FLAG_GL4 ((uint32_t)0x00001000)
  001859: line 317 define DMA1_FLAG_TC4 ((uint32_t)0x00002000)
  001881: line 318 define DMA1_FLAG_HT4 ((uint32_t)0x00004000)
  0018a9: line 319 define DMA1_FLAG_TE4 ((uint32_t)0x00008000)
  0018d1: line 320 define DMA1_FLAG_GL5 ((uint32_t)0x00010000)
  0018f9: line 321 define DMA1_FLAG_TC5 ((uint32_t)0x00020000)
  001921: line 322 define DMA1_FLAG_HT5 ((uint32_t)0x00040000)
  001949: line 323 define DMA1_FLAG_TE5 ((uint32_t)0x00080000)
  001971: line 324 define DMA1_FLAG_GL6 ((uint32_t)0x00100000)
  001999: line 325 define DMA1_FLAG_TC6 ((uint32_t)0x00200000)
  0019c1: line 326 define DMA1_FLAG_HT6 ((uint32_t)0x00400000)
  0019e9: line 327 define DMA1_FLAG_TE6 ((uint32_t)0x00800000)
  001a11: line 328 define DMA1_FLAG_GL7 ((uint32_t)0x01000000)
  001a39: line 329 define DMA1_FLAG_TC7 ((uint32_t)0x02000000)
  001a61: line 330 define DMA1_FLAG_HT7 ((uint32_t)0x04000000)
  001a89: line 331 define DMA1_FLAG_TE7 ((uint32_t)0x08000000)
  001ab1: line 333 define DMA2_FLAG_GL1 ((uint32_t)0x10000001)
  001ad9: line 334 define DMA2_FLAG_TC1 ((uint32_t)0x10000002)
  001b01: line 335 define DMA2_FLAG_HT1 ((uint32_t)0x10000004)
  001b29: line 336 define DMA2_FLAG_TE1 ((uint32_t)0x10000008)
  001b51: line 337 define DMA2_FLAG_GL2 ((uint32_t)0x10000010)
  001b79: line 338 define DMA2_FLAG_TC2 ((uint32_t)0x10000020)
  001ba1: line 339 define DMA2_FLAG_HT2 ((uint32_t)0x10000040)
  001bc9: line 340 define DMA2_FLAG_TE2 ((uint32_t)0x10000080)
  001bf1: line 341 define DMA2_FLAG_GL3 ((uint32_t)0x10000100)
  001c19: line 342 define DMA2_FLAG_TC3 ((uint32_t)0x10000200)
  001c41: line 343 define DMA2_FLAG_HT3 ((uint32_t)0x10000400)
  001c69: line 344 define DMA2_FLAG_TE3 ((uint32_t)0x10000800)
  001c91: line 345 define DMA2_FLAG_GL4 ((uint32_t)0x10001000)
  001cb9: line 346 define DMA2_FLAG_TC4 ((uint32_t)0x10002000)
  001ce1: line 347 define DMA2_FLAG_HT4 ((uint32_t)0x10004000)
  001d09: line 348 define DMA2_FLAG_TE4 ((uint32_t)0x10008000)
  001d31: line 349 define DMA2_FLAG_GL5 ((uint32_t)0x10010000)
  001d59: line 350 define DMA2_FLAG_TC5 ((uint32_t)0x10020000)
  001d81: line 351 define DMA2_FLAG_HT5 ((uint32_t)0x10040000)
  001da9: line 352 define DMA2_FLAG_TE5 ((uint32_t)0x10080000)
  001dd1: line 354 define IS_DMA_CLEAR_FLAG(FLAG) (((((FLAG) & 0xF0000000) == 0x00) || (((FLAG) & 0xEFF00000) == 0x00)) && ((FLAG) != 0x00))
  001e47: line 356 define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA1_FLAG_GL1) || ((FLAG) == DMA1_FLAG_TC1) || ((FLAG) == DMA1_FLAG_HT1) || ((FLAG) == DMA1_FLAG_TE1) || ((FLAG) == DMA1_FLAG_GL2) || ((FLAG) == DMA1_FLAG_TC2) || ((FLAG) == DMA1_FLAG_HT2) || ((FLAG) == DMA1_FLAG_TE2) || ((FLAG) == DMA1_FLAG_GL3) || ((FLAG) == DMA1_FLAG_TC3) || ((FLAG) == DMA1_FLAG_HT3) || ((FLAG) == DMA1_FLAG_TE3) || ((FLAG) == DMA1_FLAG_GL4) || ((FLAG) == DMA1_FLAG_TC4) || ((FLAG) == DMA1_FLAG_HT4) || ((FLAG) == DMA1_FLAG_TE4) || ((FLAG) == DMA1_FLAG_GL5) || ((FLAG) == DMA1_FLAG_TC5) || ((FLAG) == DMA1_FLAG_HT5) || ((FLAG) == DMA1_FLAG_TE5) || ((FLAG) == DMA1_FLAG_GL6) || ((FLAG) == DMA1_FLAG_TC6) || ((FLAG) == DMA1_FLAG_HT6) || ((FLAG) == DMA1_FLAG_TE6) || ((FLAG) == DMA1_FLAG_GL7) || ((FLAG) == DMA1_FLAG_TC7) || ((FLAG) == DMA1_FLAG_HT7) || ((FLAG) == DMA1_FLAG_TE7) || ((FLAG) == DMA2_FLAG_GL1) || ((FLAG) == DMA2_FLAG_TC1) || ((FLAG) == DMA2_FLAG_HT1) || ((FLAG) == DMA2_FLAG_TE1) || ((FLAG) == DMA2_FLAG_GL2) || ((FLAG) == DMA2_FLAG_TC2) || ((FLAG) == DMA2_FLAG_HT2) || ((FLAG) == DMA2_FLAG_TE2) || ((FLAG) == DMA2_FLAG_GL3) || ((FLAG) == DMA2_FLAG_TC3) || ((FLAG) == DMA2_FLAG_HT3) || ((FLAG) == DMA2_FLAG_TE3) || ((FLAG) == DMA2_FLAG_GL4) || ((FLAG) == DMA2_FLAG_TC4) || ((FLAG) == DMA2_FLAG_HT4) || ((FLAG) == DMA2_FLAG_TE4) || ((FLAG) == DMA2_FLAG_GL5) || ((FLAG) == DMA2_FLAG_TC5) || ((FLAG) == DMA2_FLAG_HT5) || ((FLAG) == DMA2_FLAG_TE5))
  0023cf: line 388 define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))
  002413: end include
  002414: end of translation unit


** Section #62 '__ARM_grp.stm32f10x_exti.h.2_ImP000_H7u5EcbxRSb_p20000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #63 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 600 bytes

  000000: Header:
    size 0x254 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_exti.h
  000037:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007e:   DW_AT_language DW_LANG_C89
  000080:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012c:   DW_AT_macro_info 0x0
  000130:   DW_AT_stmt_list 0x0
  000134:   19  = 0x4 (DW_TAG_enumeration_type)
  000135:     DW_AT_sibling 0x163
  000137:     DW_AT_byte_size 0x1
  000138:     20  = 0x28 (DW_TAG_enumerator)
  000139:       DW_AT_name EXTI_Mode_Interrupt
  00014d:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00014f:     20  = 0x28 (DW_TAG_enumerator)
  000150:       DW_AT_name EXTI_Mode_Event
  000160:       DW_AT_const_value indirect DW_FORM_data1 0x4
  000162:     0  null
  000163:   80  = 0x16 (DW_TAG_typedef)
  000164:     DW_AT_name EXTIMode_TypeDef
  000175:     DW_AT_type indirect DW_FORM_ref2 0x134
  000178:     DW_AT_decl_file 0x1
  000179:     DW_AT_decl_line 0x36
  00017a:     DW_AT_decl_column 0x2
  00017b:   19  = 0x4 (DW_TAG_enumeration_type)
  00017c:     DW_AT_sibling 0x1ce
  00017e:     DW_AT_byte_size 0x1
  00017f:     20  = 0x28 (DW_TAG_enumerator)
  000180:       DW_AT_name EXTI_Trigger_Rising
  000194:       DW_AT_const_value indirect DW_FORM_data1 0x8
  000196:     20  = 0x28 (DW_TAG_enumerator)
  000197:       DW_AT_name EXTI_Trigger_Falling
  0001ac:       DW_AT_const_value indirect DW_FORM_data1 0xc
  0001ae:     20  = 0x28 (DW_TAG_enumerator)
  0001af:       DW_AT_name EXTI_Trigger_Rising_Falling
  0001cb:       DW_AT_const_value indirect DW_FORM_data1 0x10
  0001cd:     0  null
  0001ce:   80  = 0x16 (DW_TAG_typedef)
  0001cf:     DW_AT_name EXTITrigger_TypeDef
  0001e3:     DW_AT_type indirect DW_FORM_ref2 0x17b
  0001e6:     DW_AT_decl_file 0x1
  0001e7:     DW_AT_decl_line 0x43
  0001e8:     DW_AT_decl_column 0x2
  0001e9:   42  = 0x13 (DW_TAG_structure_type)
  0001ea:     DW_AT_sibling 0x23c
  0001ec:     DW_AT_byte_size 0x8
  0001ed:     30  = 0xd (DW_TAG_member)
  0001ee:       DW_AT_name EXTI_Line
  0001f8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000200:     30  = 0xd (DW_TAG_member)
  000201:       DW_AT_name EXTI_Mode
  00020b:       DW_AT_type indirect DW_FORM_ref2 0x163
  00020e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000211:     30  = 0xd (DW_TAG_member)
  000212:       DW_AT_name EXTI_Trigger
  00021f:       DW_AT_type indirect DW_FORM_ref2 0x1ce
  000222:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  000225:     30  = 0xd (DW_TAG_member)
  000226:       DW_AT_name EXTI_LineCmd
  000233:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  000238:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00023b:     0  null
  00023c:   80  = 0x16 (DW_TAG_typedef)
  00023d:     DW_AT_name EXTI_InitTypeDef
  00024e:     DW_AT_type indirect DW_FORM_ref2 0x1e9
  000251:     DW_AT_decl_file 0x1
  000252:     DW_AT_decl_line 0x59
  000253:     DW_AT_decl_column 0x2
  000254:   0  null
  000255: 0  padding
  000256: 0  padding
  000257: 0  padding


** Section #157 '.rel.debug_info' (SHT_REL)
    Size   : 40 bytes (alignment 4)
    Symbol table #136 '.symtab'
    5 relocations applied to section #63 '.debug_info'


** Section #64 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 104
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_exti.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 65 78 74 69 2e 68 00 01 00 00
  000062:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000071:  file ""                      : 00
  000072:  DW_LNS_negate_stmt           : 06
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_exti.h:1.0 [


** Section #65 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1588 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_EXTI_H 
  000019: include at line 32 - file 2
  00001c: end include
  00001d: line 56 define IS_EXTI_MODE(MODE) (((MODE) == EXTI_Mode_Interrupt) || ((MODE) == EXTI_Mode_Event))
  000073: line 69 define IS_EXTI_TRIGGER(TRIGGER) (((TRIGGER) == EXTI_Trigger_Rising) || ((TRIGGER) == EXTI_Trigger_Falling) || ((TRIGGER) == EXTI_Trigger_Rising_Falling))
  000108: line 103 define EXTI_Line0 ((uint32_t)0x00001)
  000129: line 104 define EXTI_Line1 ((uint32_t)0x00002)
  00014a: line 105 define EXTI_Line2 ((uint32_t)0x00004)
  00016b: line 106 define EXTI_Line3 ((uint32_t)0x00008)
  00018c: line 107 define EXTI_Line4 ((uint32_t)0x00010)
  0001ad: line 108 define EXTI_Line5 ((uint32_t)0x00020)
  0001ce: line 109 define EXTI_Line6 ((uint32_t)0x00040)
  0001ef: line 110 define EXTI_Line7 ((uint32_t)0x00080)
  000210: line 111 define EXTI_Line8 ((uint32_t)0x00100)
  000231: line 112 define EXTI_Line9 ((uint32_t)0x00200)
  000252: line 113 define EXTI_Line10 ((uint32_t)0x00400)
  000274: line 114 define EXTI_Line11 ((uint32_t)0x00800)
  000296: line 115 define EXTI_Line12 ((uint32_t)0x01000)
  0002b8: line 116 define EXTI_Line13 ((uint32_t)0x02000)
  0002da: line 117 define EXTI_Line14 ((uint32_t)0x04000)
  0002fc: line 118 define EXTI_Line15 ((uint32_t)0x08000)
  00031e: line 119 define EXTI_Line16 ((uint32_t)0x10000)
  000340: line 120 define EXTI_Line17 ((uint32_t)0x20000)
  000362: line 121 define EXTI_Line18 ((uint32_t)0x40000)
  000384: line 123 define EXTI_Line19 ((uint32_t)0x80000)
  0003a6: line 125 define IS_EXTI_LINE(LINE) ((((LINE) & (uint32_t)0xFFF00000) == 0x00) && ((LINE) != (uint16_t)0x00))
  000405: line 126 define IS_GET_EXTI_LINE(LINE) (((LINE) == EXTI_Line0) || ((LINE) == EXTI_Line1) || ((LINE) == EXTI_Line2) || ((LINE) == EXTI_Line3) || ((LINE) == EXTI_Line4) || ((LINE) == EXTI_Line5) || ((LINE) == EXTI_Line6) || ((LINE) == EXTI_Line7) || ((LINE) == EXTI_Line8) || ((LINE) == EXTI_Line9) || ((LINE) == EXTI_Line10) || ((LINE) == EXTI_Line11) || ((LINE) == EXTI_Line12) || ((LINE) == EXTI_Line13) || ((LINE) == EXTI_Line14) || ((LINE) == EXTI_Line15) || ((LINE) == EXTI_Line16) || ((LINE) == EXTI_Line17) || ((LINE) == EXTI_Line18) || ((LINE) == EXTI_Line19))
  00062f: end include
  000630: end of translation unit


** Section #66 '__ARM_grp.stm32f10x_flash.h.2_kq3000_2ZmR22yyiL4_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #67 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 424 bytes

  000000: Header:
    size 0x1a4 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_flash.h
  000038:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007f:   DW_AT_language DW_LANG_C89
  000081:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012d:   DW_AT_macro_info 0x0
  000131:   DW_AT_stmt_list 0x0
  000135:   19  = 0x4 (DW_TAG_enumeration_type)
  000136:     DW_AT_sibling 0x190
  000138:     DW_AT_byte_size 0x1
  000139:     20  = 0x28 (DW_TAG_enumerator)
  00013a:       DW_AT_name FLASH_BUSY
  000145:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000147:     20  = 0x28 (DW_TAG_enumerator)
  000148:       DW_AT_name FLASH_ERROR_PG
  000157:       DW_AT_const_value indirect DW_FORM_data1 0x2
  000159:     20  = 0x28 (DW_TAG_enumerator)
  00015a:       DW_AT_name FLASH_ERROR_WRP
  00016a:       DW_AT_const_value indirect DW_FORM_data1 0x3
  00016c:     20  = 0x28 (DW_TAG_enumerator)
  00016d:       DW_AT_name FLASH_COMPLETE
  00017c:       DW_AT_const_value indirect DW_FORM_data1 0x4
  00017e:     20  = 0x28 (DW_TAG_enumerator)
  00017f:       DW_AT_name FLASH_TIMEOUT
  00018d:       DW_AT_const_value indirect DW_FORM_data1 0x5
  00018f:     0  null
  000190:   80  = 0x16 (DW_TAG_typedef)
  000191:     DW_AT_name FLASH_Status
  00019e:     DW_AT_type indirect DW_FORM_ref2 0x135
  0001a1:     DW_AT_decl_file 0x1
  0001a2:     DW_AT_decl_line 0x39
  0001a3:     DW_AT_decl_column 0x2
  0001a4:   0  null
  0001a5: 0  padding
  0001a6: 0  padding
  0001a7: 0  padding


** Section #158 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #67 '.debug_info'


** Section #68 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 105
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_flash.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 66 6c 61 73 68 2e 68 00 01 00 00
  000063:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000072:  file ""                      : 00
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_flash.h:1.0


** Section #69 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 5932 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_FLASH_H 
  00001a: include at line 32 - file 2
  00001d: end include
  00001e: line 71 define FLASH_Latency_0 ((uint32_t)0x00000000)
  000047: line 72 define FLASH_Latency_1 ((uint32_t)0x00000001)
  000070: line 73 define FLASH_Latency_2 ((uint32_t)0x00000002)
  000099: line 74 define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) || ((LATENCY) == FLASH_Latency_1) || ((LATENCY) == FLASH_Latency_2))
  00011a: line 85 define FLASH_HalfCycleAccess_Enable ((uint32_t)0x00000008)
  000150: line 86 define FLASH_HalfCycleAccess_Disable ((uint32_t)0x00000000)
  000187: line 87 define IS_FLASH_HALFCYCLEACCESS_STATE(STATE) (((STATE) == FLASH_HalfCycleAccess_Enable) || ((STATE) == FLASH_HalfCycleAccess_Disable))
  000209: line 97 define FLASH_PrefetchBuffer_Enable ((uint32_t)0x00000010)
  00023e: line 98 define FLASH_PrefetchBuffer_Disable ((uint32_t)0x00000000)
  000274: line 99 define IS_FLASH_PREFETCHBUFFER_STATE(STATE) (((STATE) == FLASH_PrefetchBuffer_Enable) || ((STATE) == FLASH_PrefetchBuffer_Disable))
  0002f3: line 110 define FLASH_WRProt_Pages0to3 ((uint32_t)0x00000001)
  000323: line 111 define FLASH_WRProt_Pages4to7 ((uint32_t)0x00000002)
  000353: line 112 define FLASH_WRProt_Pages8to11 ((uint32_t)0x00000004)
  000384: line 113 define FLASH_WRProt_Pages12to15 ((uint32_t)0x00000008)
  0003b6: line 114 define FLASH_WRProt_Pages16to19 ((uint32_t)0x00000010)
  0003e8: line 115 define FLASH_WRProt_Pages20to23 ((uint32_t)0x00000020)
  00041a: line 116 define FLASH_WRProt_Pages24to27 ((uint32_t)0x00000040)
  00044c: line 117 define FLASH_WRProt_Pages28to31 ((uint32_t)0x00000080)
  00047e: line 120 define FLASH_WRProt_Pages32to35 ((uint32_t)0x00000100)
  0004b0: line 121 define FLASH_WRProt_Pages36to39 ((uint32_t)0x00000200)
  0004e2: line 122 define FLASH_WRProt_Pages40to43 ((uint32_t)0x00000400)
  000514: line 123 define FLASH_WRProt_Pages44to47 ((uint32_t)0x00000800)
  000546: line 124 define FLASH_WRProt_Pages48to51 ((uint32_t)0x00001000)
  000578: line 125 define FLASH_WRProt_Pages52to55 ((uint32_t)0x00002000)
  0005aa: line 126 define FLASH_WRProt_Pages56to59 ((uint32_t)0x00004000)
  0005dc: line 127 define FLASH_WRProt_Pages60to63 ((uint32_t)0x00008000)
  00060e: line 128 define FLASH_WRProt_Pages64to67 ((uint32_t)0x00010000)
  000641: line 129 define FLASH_WRProt_Pages68to71 ((uint32_t)0x00020000)
  000674: line 130 define FLASH_WRProt_Pages72to75 ((uint32_t)0x00040000)
  0006a7: line 131 define FLASH_WRProt_Pages76to79 ((uint32_t)0x00080000)
  0006da: line 132 define FLASH_WRProt_Pages80to83 ((uint32_t)0x00100000)
  00070d: line 133 define FLASH_WRProt_Pages84to87 ((uint32_t)0x00200000)
  000740: line 134 define FLASH_WRProt_Pages88to91 ((uint32_t)0x00400000)
  000773: line 135 define FLASH_WRProt_Pages92to95 ((uint32_t)0x00800000)
  0007a6: line 136 define FLASH_WRProt_Pages96to99 ((uint32_t)0x01000000)
  0007d9: line 137 define FLASH_WRProt_Pages100to103 ((uint32_t)0x02000000)
  00080e: line 138 define FLASH_WRProt_Pages104to107 ((uint32_t)0x04000000)
  000843: line 139 define FLASH_WRProt_Pages108to111 ((uint32_t)0x08000000)
  000878: line 140 define FLASH_WRProt_Pages112to115 ((uint32_t)0x10000000)
  0008ad: line 141 define FLASH_WRProt_Pages116to119 ((uint32_t)0x20000000)
  0008e2: line 142 define FLASH_WRProt_Pages120to123 ((uint32_t)0x40000000)
  000917: line 143 define FLASH_WRProt_Pages124to127 ((uint32_t)0x80000000)
  00094c: line 146 define FLASH_WRProt_Pages0to1 ((uint32_t)0x00000001)
  00097d: line 148 define FLASH_WRProt_Pages2to3 ((uint32_t)0x00000002)
  0009ae: line 150 define FLASH_WRProt_Pages4to5 ((uint32_t)0x00000004)
  0009df: line 152 define FLASH_WRProt_Pages6to7 ((uint32_t)0x00000008)
  000a10: line 154 define FLASH_WRProt_Pages8to9 ((uint32_t)0x00000010)
  000a41: line 156 define FLASH_WRProt_Pages10to11 ((uint32_t)0x00000020)
  000a74: line 158 define FLASH_WRProt_Pages12to13 ((uint32_t)0x00000040)
  000aa7: line 160 define FLASH_WRProt_Pages14to15 ((uint32_t)0x00000080)
  000ada: line 162 define FLASH_WRProt_Pages16to17 ((uint32_t)0x00000100)
  000b0d: line 164 define FLASH_WRProt_Pages18to19 ((uint32_t)0x00000200)
  000b40: line 166 define FLASH_WRProt_Pages20to21 ((uint32_t)0x00000400)
  000b73: line 168 define FLASH_WRProt_Pages22to23 ((uint32_t)0x00000800)
  000ba6: line 170 define FLASH_WRProt_Pages24to25 ((uint32_t)0x00001000)
  000bd9: line 172 define FLASH_WRProt_Pages26to27 ((uint32_t)0x00002000)
  000c0c: line 174 define FLASH_WRProt_Pages28to29 ((uint32_t)0x00004000)
  000c3f: line 176 define FLASH_WRProt_Pages30to31 ((uint32_t)0x00008000)
  000c72: line 178 define FLASH_WRProt_Pages32to33 ((uint32_t)0x00010000)
  000ca5: line 180 define FLASH_WRProt_Pages34to35 ((uint32_t)0x00020000)
  000cd8: line 182 define FLASH_WRProt_Pages36to37 ((uint32_t)0x00040000)
  000d0b: line 184 define FLASH_WRProt_Pages38to39 ((uint32_t)0x00080000)
  000d3e: line 186 define FLASH_WRProt_Pages40to41 ((uint32_t)0x00100000)
  000d71: line 188 define FLASH_WRProt_Pages42to43 ((uint32_t)0x00200000)
  000da4: line 190 define FLASH_WRProt_Pages44to45 ((uint32_t)0x00400000)
  000dd7: line 192 define FLASH_WRProt_Pages46to47 ((uint32_t)0x00800000)
  000e0a: line 194 define FLASH_WRProt_Pages48to49 ((uint32_t)0x01000000)
  000e3d: line 196 define FLASH_WRProt_Pages50to51 ((uint32_t)0x02000000)
  000e70: line 198 define FLASH_WRProt_Pages52to53 ((uint32_t)0x04000000)
  000ea3: line 200 define FLASH_WRProt_Pages54to55 ((uint32_t)0x08000000)
  000ed6: line 202 define FLASH_WRProt_Pages56to57 ((uint32_t)0x10000000)
  000f09: line 204 define FLASH_WRProt_Pages58to59 ((uint32_t)0x20000000)
  000f3c: line 206 define FLASH_WRProt_Pages60to61 ((uint32_t)0x40000000)
  000f6f: line 208 define FLASH_WRProt_Pages62to127 ((uint32_t)0x80000000)
  000fa3: line 209 define FLASH_WRProt_Pages62to255 ((uint32_t)0x80000000)
  000fd7: line 210 define FLASH_WRProt_Pages62to511 ((uint32_t)0x80000000)
  00100b: line 212 define FLASH_WRProt_AllPages ((uint32_t)0xFFFFFFFF)
  00103b: line 214 define IS_FLASH_WRPROT_PAGE(PAGE) (((PAGE) != 0x00000000))
  001072: line 216 define IS_FLASH_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) < 0x080FFFFF))
  0010c7: line 218 define IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == 0x1FFFF804) || ((ADDRESS) == 0x1FFFF806))
  00111f: line 228 define OB_IWDG_SW ((uint16_t)0x0001)
  001140: line 229 define OB_IWDG_HW ((uint16_t)0x0000)
  001161: line 230 define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
  0011b5: line 240 define OB_STOP_NoRST ((uint16_t)0x0002)
  0011d9: line 241 define OB_STOP_RST ((uint16_t)0x0000)
  0011fb: line 242 define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NoRST) || ((SOURCE) == OB_STOP_RST))
  001253: line 252 define OB_STDBY_NoRST ((uint16_t)0x0004)
  001278: line 253 define OB_STDBY_RST ((uint16_t)0x0000)
  00129b: line 254 define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NoRST) || ((SOURCE) == OB_STDBY_RST))
  0012f6: line 287 define FLASH_IT_ERROR ((uint32_t)0x00000400)
  00131f: line 288 define FLASH_IT_EOP ((uint32_t)0x00001000)
  001346: line 289 define FLASH_IT_BANK1_ERROR FLASH_IT_ERROR
  00136d: line 290 define FLASH_IT_BANK1_EOP FLASH_IT_EOP
  001390: line 292 define IS_FLASH_IT(IT) ((((IT) & (uint32_t)0xFFFFEBFF) == 0x00000000) && (((IT) != 0x00000000)))
  0013ed: line 328 define FLASH_FLAG_BSY ((uint32_t)0x00000001)
  001416: line 329 define FLASH_FLAG_EOP ((uint32_t)0x00000020)
  00143f: line 330 define FLASH_FLAG_PGERR ((uint32_t)0x00000004)
  00146a: line 331 define FLASH_FLAG_WRPRTERR ((uint32_t)0x00000010)
  001498: line 332 define FLASH_FLAG_OPTERR ((uint32_t)0x00000001)
  0014c4: line 334 define FLASH_FLAG_BANK1_BSY FLASH_FLAG_BSY
  0014eb: line 335 define FLASH_FLAG_BANK1_EOP FLASH_FLAG_EOP
  001512: line 336 define FLASH_FLAG_BANK1_PGERR FLASH_FLAG_PGERR
  00153d: line 337 define FLASH_FLAG_BANK1_WRPRTERR FLASH_FLAG_WRPRTERR
  00156e: line 339 define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFCA) == 0x00000000) && ((FLAG) != 0x00000000))
  0015d7: line 340 define IS_FLASH_GET_FLAG(FLAG) (((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_EOP) || ((FLAG) == FLASH_FLAG_PGERR) || ((FLAG) == FLASH_FLAG_WRPRTERR) || ((FLAG) == FLASH_FLAG_BANK1_BSY) || ((FLAG) == FLASH_FLAG_BANK1_EOP) || ((FLAG) == FLASH_FLAG_BANK1_PGERR) || ((FLAG) == FLASH_FLAG_BANK1_WRPRTERR) || ((FLAG) == FLASH_FLAG_OPTERR))
  001728: end include
  001729: end of translation unit


** Section #70 '__ARM_grp.stm32f10x_fsmc.h.2_QD4000_Mzd6nw_Xz84_E00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #71 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1684 bytes

  000000: Header:
    size 0x690 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_fsmc.h
  000037:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007e:   DW_AT_language DW_LANG_C89
  000080:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012c:   DW_AT_macro_info 0x0
  000130:   DW_AT_stmt_list 0x0
  000134:   42  = 0x13 (DW_TAG_structure_type)
  000135:     DW_AT_sibling 0x203
  000137:     DW_AT_byte_size 0x1c
  000138:     30  = 0xd (DW_TAG_member)
  000139:       DW_AT_name FSMC_AddressSetupTime
  00014f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000154:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000157:     30  = 0xd (DW_TAG_member)
  000158:       DW_AT_name FSMC_AddressHoldTime
  00016d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000172:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000175:     30  = 0xd (DW_TAG_member)
  000176:       DW_AT_name FSMC_DataSetupTime
  000189:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00018e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000191:     30  = 0xd (DW_TAG_member)
  000192:       DW_AT_name FSMC_BusTurnAroundDuration
  0001ad:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001b5:     30  = 0xd (DW_TAG_member)
  0001b6:       DW_AT_name FSMC_CLKDivision
  0001c7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001cc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001cf:     30  = 0xd (DW_TAG_member)
  0001d0:       DW_AT_name FSMC_DataLatency
  0001e1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001e6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0001e9:     30  = 0xd (DW_TAG_member)
  0001ea:       DW_AT_name FSMC_AccessMode
  0001fa:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001ff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000202:     0  null
  000203:   80  = 0x16 (DW_TAG_typedef)
  000204:     DW_AT_name FSMC_NORSRAMTimingInitTypeDef
  000222:     DW_AT_type indirect DW_FORM_ref2 0x134
  000225:     DW_AT_decl_file 0x1
  000226:     DW_AT_decl_line 0x56
  000227:     DW_AT_decl_column 0x2
  000228:   42  = 0x13 (DW_TAG_structure_type)
  000229:     DW_AT_sibling 0x3d2
  00022b:     DW_AT_byte_size 0x3c
  00022c:     30  = 0xd (DW_TAG_member)
  00022d:       DW_AT_name FSMC_Bank
  000237:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00023c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00023f:     30  = 0xd (DW_TAG_member)
  000240:       DW_AT_name FSMC_DataAddressMux
  000254:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000259:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00025c:     30  = 0xd (DW_TAG_member)
  00025d:       DW_AT_name FSMC_MemoryType
  00026d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000272:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000275:     30  = 0xd (DW_TAG_member)
  000276:       DW_AT_name FSMC_MemoryDataWidth
  00028b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000290:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000293:     30  = 0xd (DW_TAG_member)
  000294:       DW_AT_name FSMC_BurstAccessMode
  0002a9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0002b1:     30  = 0xd (DW_TAG_member)
  0002b2:       DW_AT_name FSMC_AsynchronousWait
  0002c8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002cd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0002d0:     30  = 0xd (DW_TAG_member)
  0002d1:       DW_AT_name FSMC_WaitSignalPolarity
  0002e9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0002f1:     30  = 0xd (DW_TAG_member)
  0002f2:       DW_AT_name FSMC_WrapMode
  000300:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000305:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000308:     30  = 0xd (DW_TAG_member)
  000309:       DW_AT_name FSMC_WaitSignalActive
  00031f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000324:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000327:     30  = 0xd (DW_TAG_member)
  000328:       DW_AT_name FSMC_WriteOperation
  00033c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000341:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000344:     30  = 0xd (DW_TAG_member)
  000345:       DW_AT_name FSMC_WaitSignal
  000355:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00035a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00035d:     30  = 0xd (DW_TAG_member)
  00035e:       DW_AT_name FSMC_ExtendedMode
  000370:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000375:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  000378:     30  = 0xd (DW_TAG_member)
  000379:       DW_AT_name FSMC_WriteBurst
  000389:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00038e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  000391:     30  = 0xd (DW_TAG_member)
  000392:       DW_AT_name FSMC_ReadWriteTimingStruct
  0003ad:       DW_AT_type indirect DW_FORM_ref2 0x3d2
  0003b0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  0003b3:     30  = 0xd (DW_TAG_member)
  0003b4:       DW_AT_name FSMC_WriteTimingStruct
  0003cb:       DW_AT_type indirect DW_FORM_ref2 0x3d2
  0003ce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  0003d1:     0  null
  0003d2:   34  = 0xf (DW_TAG_pointer_type)
  0003d3:     DW_AT_type indirect DW_FORM_ref2 0x203
  0003d6:   80  = 0x16 (DW_TAG_typedef)
  0003d7:     DW_AT_name FSMC_NORSRAMInitTypeDef
  0003ef:     DW_AT_type indirect DW_FORM_ref2 0x228
  0003f2:     DW_AT_decl_file 0x1
  0003f3:     DW_AT_decl_line 0x91
  0003f5:     DW_AT_decl_column 0x2
  0003f6:   42  = 0x13 (DW_TAG_structure_type)
  0003f7:     DW_AT_sibling 0x466
  0003f9:     DW_AT_byte_size 0x10
  0003fa:     30  = 0xd (DW_TAG_member)
  0003fb:       DW_AT_name FSMC_SetupTime
  00040a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00040f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000412:     30  = 0xd (DW_TAG_member)
  000413:       DW_AT_name FSMC_WaitSetupTime
  000426:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00042b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00042e:     30  = 0xd (DW_TAG_member)
  00042f:       DW_AT_name FSMC_HoldSetupTime
  000442:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000447:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00044a:     30  = 0xd (DW_TAG_member)
  00044b:       DW_AT_name FSMC_HiZSetupTime
  00045d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000462:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000465:     0  null
  000466:   80  = 0x16 (DW_TAG_typedef)
  000467:     DW_AT_name FSMC_NAND_PCCARDTimingInitTypeDef
  000489:     DW_AT_type indirect DW_FORM_ref2 0x3f6
  00048c:     DW_AT_decl_file 0x1
  00048d:     DW_AT_decl_line 0xb1
  00048f:     DW_AT_decl_column 0x2
  000490:   42  = 0x13 (DW_TAG_structure_type)
  000491:     DW_AT_sibling 0x58e
  000493:     DW_AT_byte_size 0x24
  000494:     30  = 0xd (DW_TAG_member)
  000495:       DW_AT_name FSMC_Bank
  00049f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004a4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0004a7:     30  = 0xd (DW_TAG_member)
  0004a8:       DW_AT_name FSMC_Waitfeature
  0004b9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004be:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0004c1:     30  = 0xd (DW_TAG_member)
  0004c2:       DW_AT_name FSMC_MemoryDataWidth
  0004d7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004dc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0004df:     30  = 0xd (DW_TAG_member)
  0004e0:       DW_AT_name FSMC_ECC
  0004e9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0004f1:     30  = 0xd (DW_TAG_member)
  0004f2:       DW_AT_name FSMC_ECCPageSize
  000503:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000508:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00050b:     30  = 0xd (DW_TAG_member)
  00050c:       DW_AT_name FSMC_TCLRSetupTime
  00051f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000524:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000527:     30  = 0xd (DW_TAG_member)
  000528:       DW_AT_name FSMC_TARSetupTime
  00053a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00053f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000542:     30  = 0xd (DW_TAG_member)
  000543:       DW_AT_name FSMC_CommonSpaceTimingStruct
  000560:       DW_AT_type indirect DW_FORM_ref2 0x58e
  000563:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000566:     30  = 0xd (DW_TAG_member)
  000567:       DW_AT_name FSMC_AttributeSpaceTimingStruct
  000587:       DW_AT_type indirect DW_FORM_ref2 0x58e
  00058a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00058d:     0  null
  00058e:   34  = 0xf (DW_TAG_pointer_type)
  00058f:     DW_AT_type indirect DW_FORM_ref2 0x466
  000592:   80  = 0x16 (DW_TAG_typedef)
  000593:     DW_AT_name FSMC_NANDInitTypeDef
  0005a8:     DW_AT_type indirect DW_FORM_ref2 0x490
  0005ab:     DW_AT_decl_file 0x1
  0005ac:     DW_AT_decl_line 0xd3
  0005ae:     DW_AT_decl_column 0x2
  0005af:   42  = 0x13 (DW_TAG_structure_type)
  0005b0:     DW_AT_sibling 0x670
  0005b2:     DW_AT_byte_size 0x18
  0005b3:     30  = 0xd (DW_TAG_member)
  0005b4:       DW_AT_name FSMC_Waitfeature
  0005c5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005ca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0005cd:     30  = 0xd (DW_TAG_member)
  0005ce:       DW_AT_name FSMC_TCLRSetupTime
  0005e1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005e6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0005e9:     30  = 0xd (DW_TAG_member)
  0005ea:       DW_AT_name FSMC_TARSetupTime
  0005fc:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000601:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000604:     30  = 0xd (DW_TAG_member)
  000605:       DW_AT_name FSMC_CommonSpaceTimingStruct
  000622:       DW_AT_type indirect DW_FORM_ref2 0x58e
  000625:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000628:     30  = 0xd (DW_TAG_member)
  000629:       DW_AT_name FSMC_AttributeSpaceTimingStruct
  000649:       DW_AT_type indirect DW_FORM_ref2 0x58e
  00064c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00064f:     30  = 0xd (DW_TAG_member)
  000650:       DW_AT_name FSMC_IOSpaceTimingStruct
  000669:       DW_AT_type indirect DW_FORM_ref2 0x58e
  00066c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00066f:     0  null
  000670:   80  = 0x16 (DW_TAG_typedef)
  000671:     DW_AT_name FSMC_PCCARDInitTypeDef
  000688:     DW_AT_type indirect DW_FORM_ref2 0x5af
  00068b:     DW_AT_decl_file 0x1
  00068c:     DW_AT_decl_line 0xec
  00068e:     DW_AT_decl_column 0x2
  00068f:   0  null
  000690: 0  padding
  000691: 0  padding
  000692: 0  padding
  000693: 0  padding


** Section #159 '.rel.debug_info' (SHT_REL)
    Size   : 296 bytes (alignment 4)
    Symbol table #136 '.symtab'
    37 relocations applied to section #71 '.debug_info'


** Section #72 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 104
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_fsmc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 66 73 6d 63 2e 68 00 01 00 00
  000062:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000071:  file ""                      : 00
  000072:  DW_LNS_negate_stmt           : 06
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_fsmc.h:1.0 [


** Section #73 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 6252 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_FSMC_H 
  000019: include at line 32 - file 2
  00001c: end include
  00001d: line 249 define FSMC_Bank1_NORSRAM1 ((uint32_t)0x00000000)
  00004b: line 250 define FSMC_Bank1_NORSRAM2 ((uint32_t)0x00000002)
  000079: line 251 define FSMC_Bank1_NORSRAM3 ((uint32_t)0x00000004)
  0000a7: line 252 define FSMC_Bank1_NORSRAM4 ((uint32_t)0x00000006)
  0000d5: line 260 define FSMC_Bank2_NAND ((uint32_t)0x00000010)
  0000ff: line 261 define FSMC_Bank3_NAND ((uint32_t)0x00000100)
  000129: line 269 define FSMC_Bank4_PCCARD ((uint32_t)0x00001000)
  000155: line 274 define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || ((BANK) == FSMC_Bank1_NORSRAM2) || ((BANK) == FSMC_Bank1_NORSRAM3) || ((BANK) == FSMC_Bank1_NORSRAM4))
  0001fe: line 279 define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || ((BANK) == FSMC_Bank3_NAND))
  000256: line 282 define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || ((BANK) == FSMC_Bank3_NAND) || ((BANK) == FSMC_Bank4_PCCARD))
  0002d2: line 286 define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || ((BANK) == FSMC_Bank3_NAND) || ((BANK) == FSMC_Bank4_PCCARD))
  000349: line 298 define FSMC_DataAddressMux_Disable ((uint32_t)0x00000000)
  00037f: line 299 define FSMC_DataAddressMux_Enable ((uint32_t)0x00000002)
  0003b4: line 300 define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || ((MUX) == FSMC_DataAddressMux_Enable))
  00041a: line 311 define FSMC_MemoryType_SRAM ((uint32_t)0x00000000)
  000449: line 312 define FSMC_MemoryType_PSRAM ((uint32_t)0x00000004)
  000479: line 313 define FSMC_MemoryType_NOR ((uint32_t)0x00000008)
  0004a7: line 314 define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || ((MEMORY) == FSMC_MemoryType_PSRAM)|| ((MEMORY) == FSMC_MemoryType_NOR))
  000531: line 326 define FSMC_MemoryDataWidth_8b ((uint32_t)0x00000000)
  000563: line 327 define FSMC_MemoryDataWidth_16b ((uint32_t)0x00000010)
  000596: line 328 define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || ((WIDTH) == FSMC_MemoryDataWidth_16b))
  000605: line 339 define FSMC_BurstAccessMode_Disable ((uint32_t)0x00000000)
  00063c: line 340 define FSMC_BurstAccessMode_Enable ((uint32_t)0x00000100)
  000672: line 341 define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || ((STATE) == FSMC_BurstAccessMode_Enable))
  0006e6: line 350 define FSMC_AsynchronousWait_Disable ((uint32_t)0x00000000)
  00071e: line 351 define FSMC_AsynchronousWait_Enable ((uint32_t)0x00008000)
  000755: line 352 define IS_FSMC_ASYNWAIT(STATE) (((STATE) == FSMC_AsynchronousWait_Disable) || ((STATE) == FSMC_AsynchronousWait_Enable))
  0007ca: line 363 define FSMC_WaitSignalPolarity_Low ((uint32_t)0x00000000)
  000800: line 364 define FSMC_WaitSignalPolarity_High ((uint32_t)0x00000200)
  000837: line 365 define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || ((POLARITY) == FSMC_WaitSignalPolarity_High))
  0008b8: line 376 define FSMC_WrapMode_Disable ((uint32_t)0x00000000)
  0008e8: line 377 define FSMC_WrapMode_Enable ((uint32_t)0x00000400)
  000917: line 378 define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || ((MODE) == FSMC_WrapMode_Enable))
  00097a: line 389 define FSMC_WaitSignalActive_BeforeWaitState ((uint32_t)0x00000000)
  0009ba: line 390 define FSMC_WaitSignalActive_DuringWaitState ((uint32_t)0x00000800)
  0009fa: line 391 define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))
  000a8d: line 402 define FSMC_WriteOperation_Disable ((uint32_t)0x00000000)
  000ac3: line 403 define FSMC_WriteOperation_Enable ((uint32_t)0x00001000)
  000af8: line 404 define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || ((OPERATION) == FSMC_WriteOperation_Enable))
  000b7c: line 415 define FSMC_WaitSignal_Disable ((uint32_t)0x00000000)
  000bae: line 416 define FSMC_WaitSignal_Enable ((uint32_t)0x00002000)
  000bdf: line 417 define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || ((SIGNAL) == FSMC_WaitSignal_Enable))
  000c4f: line 427 define FSMC_ExtendedMode_Disable ((uint32_t)0x00000000)
  000c83: line 428 define FSMC_ExtendedMode_Enable ((uint32_t)0x00004000)
  000cb6: line 430 define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || ((MODE) == FSMC_ExtendedMode_Enable))
  000d25: line 441 define FSMC_WriteBurst_Disable ((uint32_t)0x00000000)
  000d57: line 442 define FSMC_WriteBurst_Enable ((uint32_t)0x00080000)
  000d88: line 443 define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || ((BURST) == FSMC_WriteBurst_Enable))
  000df4: line 453 define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) <= 0xF)
  000e28: line 463 define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) <= 0xF)
  000e5b: line 473 define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) > 0) && ((TIME) <= 0xFF))
  000e9e: line 483 define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) <= 0xF)
  000ecf: line 493 define IS_FSMC_CLK_DIV(DIV) ((DIV) <= 0xF)
  000ef6: line 503 define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) <= 0xF)
  000f2a: line 513 define FSMC_AccessMode_A ((uint32_t)0x00000000)
  000f56: line 514 define FSMC_AccessMode_B ((uint32_t)0x10000000)
  000f82: line 515 define FSMC_AccessMode_C ((uint32_t)0x20000000)
  000fae: line 516 define FSMC_AccessMode_D ((uint32_t)0x30000000)
  000fda: line 517 define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || ((MODE) == FSMC_AccessMode_B) || ((MODE) == FSMC_AccessMode_C) || ((MODE) == FSMC_AccessMode_D))
  00107a: line 538 define FSMC_Waitfeature_Disable ((uint32_t)0x00000000)
  0010ad: line 539 define FSMC_Waitfeature_Enable ((uint32_t)0x00000002)
  0010df: line 540 define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || ((FEATURE) == FSMC_Waitfeature_Enable))
  001154: line 552 define FSMC_ECC_Disable ((uint32_t)0x00000000)
  00117f: line 553 define FSMC_ECC_Enable ((uint32_t)0x00000040)
  0011a9: line 554 define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || ((STATE) == FSMC_ECC_Enable))
  001205: line 565 define FSMC_ECCPageSize_256Bytes ((uint32_t)0x00000000)
  001239: line 566 define FSMC_ECCPageSize_512Bytes ((uint32_t)0x00020000)
  00126d: line 567 define FSMC_ECCPageSize_1024Bytes ((uint32_t)0x00040000)
  0012a2: line 568 define FSMC_ECCPageSize_2048Bytes ((uint32_t)0x00060000)
  0012d7: line 569 define FSMC_ECCPageSize_4096Bytes ((uint32_t)0x00080000)
  00130c: line 570 define FSMC_ECCPageSize_8192Bytes ((uint32_t)0x000A0000)
  001341: line 571 define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || ((SIZE) == FSMC_ECCPageSize_512Bytes) || ((SIZE) == FSMC_ECCPageSize_1024Bytes) || ((SIZE) == FSMC_ECCPageSize_2048Bytes) || ((SIZE) == FSMC_ECCPageSize_4096Bytes) || ((SIZE) == FSMC_ECCPageSize_8192Bytes))
  001458: line 586 define IS_FSMC_TCLR_TIME(TIME) ((TIME) <= 0xFF)
  001484: line 596 define IS_FSMC_TAR_TIME(TIME) ((TIME) <= 0xFF)
  0014af: line 606 define IS_FSMC_SETUP_TIME(TIME) ((TIME) <= 0xFF)
  0014dc: line 616 define IS_FSMC_WAIT_TIME(TIME) ((TIME) <= 0xFF)
  001508: line 626 define IS_FSMC_HOLD_TIME(TIME) ((TIME) <= 0xFF)
  001534: line 636 define IS_FSMC_HIZ_TIME(TIME) ((TIME) <= 0xFF)
  00155f: line 646 define FSMC_IT_RisingEdge ((uint32_t)0x00000008)
  00158c: line 647 define FSMC_IT_Level ((uint32_t)0x00000010)
  0015b4: line 648 define FSMC_IT_FallingEdge ((uint32_t)0x00000020)
  0015e2: line 649 define IS_FSMC_IT(IT) ((((IT) & (uint32_t)0xFFFFFFC7) == 0x00000000) && ((IT) != 0x00000000))
  00163c: line 650 define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || ((IT) == FSMC_IT_Level) || ((IT) == FSMC_IT_FallingEdge))
  0016ad: line 661 define FSMC_FLAG_RisingEdge ((uint32_t)0x00000001)
  0016dc: line 662 define FSMC_FLAG_Level ((uint32_t)0x00000002)
  001706: line 663 define FSMC_FLAG_FallingEdge ((uint32_t)0x00000004)
  001736: line 664 define FSMC_FLAG_FEMPT ((uint32_t)0x00000040)
  001760: line 665 define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || ((FLAG) == FSMC_FLAG_Level) || ((FLAG) == FSMC_FLAG_FallingEdge) || ((FLAG) == FSMC_FLAG_FEMPT))
  001800: line 670 define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFF8) == 0x00000000) && ((FLAG) != 0x00000000))
  001868: end include
  001869: end of translation unit


** Section #74 '__ARM_grp.stm32f10x_gpio.h.2_M45000_MHMgtax5gJ1_700000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #75 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 712 bytes

  000000: Header:
    size 0x2c4 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_gpio.h
  000037:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007e:   DW_AT_language DW_LANG_C89
  000080:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012c:   DW_AT_macro_info 0x0
  000130:   DW_AT_stmt_list 0x0
  000134:   19  = 0x4 (DW_TAG_enumeration_type)
  000135:     DW_AT_sibling 0x174
  000137:     DW_AT_byte_size 0x1
  000138:     20  = 0x28 (DW_TAG_enumerator)
  000139:       DW_AT_name GPIO_Speed_10MHz
  00014a:       DW_AT_const_value indirect DW_FORM_data1 0x1
  00014c:     20  = 0x28 (DW_TAG_enumerator)
  00014d:       DW_AT_name GPIO_Speed_2MHz
  00015d:       DW_AT_const_value indirect DW_FORM_data1 0x2
  00015f:     20  = 0x28 (DW_TAG_enumerator)
  000160:       DW_AT_name GPIO_Speed_50MHz
  000171:       DW_AT_const_value indirect DW_FORM_data1 0x3
  000173:     0  null
  000174:   80  = 0x16 (DW_TAG_typedef)
  000175:     DW_AT_name GPIOSpeed_TypeDef
  000187:     DW_AT_type indirect DW_FORM_ref2 0x134
  00018a:     DW_AT_decl_file 0x1
  00018b:     DW_AT_decl_line 0x3f
  00018c:     DW_AT_decl_column 0x2
  00018d:   19  = 0x4 (DW_TAG_enumeration_type)
  00018e:     DW_AT_sibling 0x22c
  000190:     DW_AT_byte_size 0x1
  000191:     20  = 0x28 (DW_TAG_enumerator)
  000192:       DW_AT_name GPIO_Mode_AIN
  0001a0:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0001a2:     20  = 0x28 (DW_TAG_enumerator)
  0001a3:       DW_AT_name GPIO_Mode_IN_FLOATING
  0001b9:       DW_AT_const_value indirect DW_FORM_data1 0x4
  0001bb:     20  = 0x28 (DW_TAG_enumerator)
  0001bc:       DW_AT_name GPIO_Mode_IPD
  0001ca:       DW_AT_const_value indirect DW_FORM_data1 0x28
  0001cc:     20  = 0x28 (DW_TAG_enumerator)
  0001cd:       DW_AT_name GPIO_Mode_IPU
  0001db:       DW_AT_const_value indirect DW_FORM_data1 0x48
  0001dd:     20  = 0x28 (DW_TAG_enumerator)
  0001de:       DW_AT_name GPIO_Mode_Out_OD
  0001ef:       DW_AT_const_value indirect DW_FORM_data1 0x14
  0001f1:     20  = 0x28 (DW_TAG_enumerator)
  0001f2:       DW_AT_name GPIO_Mode_Out_PP
  000203:       DW_AT_const_value indirect DW_FORM_data1 0x10
  000205:     20  = 0x28 (DW_TAG_enumerator)
  000206:       DW_AT_name GPIO_Mode_AF_OD
  000216:       DW_AT_const_value indirect DW_FORM_data1 0x1c
  000218:     20  = 0x28 (DW_TAG_enumerator)
  000219:       DW_AT_name GPIO_Mode_AF_PP
  000229:       DW_AT_const_value indirect DW_FORM_data1 0x18
  00022b:     0  null
  00022c:   80  = 0x16 (DW_TAG_typedef)
  00022d:     DW_AT_name GPIOMode_TypeDef
  00023e:     DW_AT_type indirect DW_FORM_ref2 0x18d
  000241:     DW_AT_decl_file 0x1
  000242:     DW_AT_decl_line 0x50
  000243:     DW_AT_decl_column 0x2
  000244:   42  = 0x13 (DW_TAG_structure_type)
  000245:     DW_AT_sibling 0x27e
  000247:     DW_AT_byte_size 0x4
  000248:     30  = 0xd (DW_TAG_member)
  000249:       DW_AT_name GPIO_Pin
  000252:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000257:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00025a:     30  = 0xd (DW_TAG_member)
  00025b:       DW_AT_name GPIO_Speed
  000266:       DW_AT_type indirect DW_FORM_ref2 0x174
  000269:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00026c:     30  = 0xd (DW_TAG_member)
  00026d:       DW_AT_name GPIO_Mode
  000277:       DW_AT_type indirect DW_FORM_ref2 0x22c
  00027a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  00027d:     0  null
  00027e:   80  = 0x16 (DW_TAG_typedef)
  00027f:     DW_AT_name GPIO_InitTypeDef
  000290:     DW_AT_type indirect DW_FORM_ref2 0x244
  000293:     DW_AT_decl_file 0x1
  000294:     DW_AT_decl_line 0x65
  000295:     DW_AT_decl_column 0x2
  000296:   19  = 0x4 (DW_TAG_enumeration_type)
  000297:     DW_AT_sibling 0x2b3
  000299:     DW_AT_byte_size 0x1
  00029a:     20  = 0x28 (DW_TAG_enumerator)
  00029b:       DW_AT_name Bit_RESET
  0002a5:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0002a7:     20  = 0x28 (DW_TAG_enumerator)
  0002a8:       DW_AT_name Bit_SET
  0002b0:       DW_AT_const_value indirect DW_FORM_data1 0x1
  0002b2:     0  null
  0002b3:   80  = 0x16 (DW_TAG_typedef)
  0002b4:     DW_AT_name BitAction
  0002be:     DW_AT_type indirect DW_FORM_ref2 0x296
  0002c1:     DW_AT_decl_file 0x1
  0002c2:     DW_AT_decl_line 0x6f
  0002c3:     DW_AT_decl_column 0x2
  0002c4:   0  null
  0002c5: 0  padding
  0002c6: 0  padding
  0002c7: 0  padding


** Section #160 '.rel.debug_info' (SHT_REL)
    Size   : 32 bytes (alignment 4)
    Symbol table #136 '.symtab'
    4 relocations applied to section #75 '.debug_info'


** Section #76 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 104
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_gpio.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 67 70 69 6f 2e 68 00 01 00 00
  000062:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000071:  file ""                      : 00
  000072:  DW_LNS_negate_stmt           : 06
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_gpio.h:1.0 [


** Section #77 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 7664 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_GPIO_H 
  000019: include at line 32 - file 2
  00001c: end include
  00001d: line 46 define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || ((PERIPH) == GPIOB) || ((PERIPH) == GPIOC) || ((PERIPH) == GPIOD) || ((PERIPH) == GPIOE) || ((PERIPH) == GPIOF) || ((PERIPH) == GPIOG))
  0000da: line 64 define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_10MHz) || ((SPEED) == GPIO_Speed_2MHz) || ((SPEED) == GPIO_Speed_50MHz))
  000152: line 82 define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_AIN) || ((MODE) == GPIO_Mode_IN_FLOATING) || ((MODE) == GPIO_Mode_IPD) || ((MODE) == GPIO_Mode_IPU) || ((MODE) == GPIO_Mode_Out_OD) || ((MODE) == GPIO_Mode_Out_PP) || ((MODE) == GPIO_Mode_AF_OD) || ((MODE) == GPIO_Mode_AF_PP))
  000260: line 113 define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))
  0002b0: line 127 define GPIO_Pin_0 ((uint16_t)0x0001)
  0002d0: line 128 define GPIO_Pin_1 ((uint16_t)0x0002)
  0002f1: line 129 define GPIO_Pin_2 ((uint16_t)0x0004)
  000312: line 130 define GPIO_Pin_3 ((uint16_t)0x0008)
  000333: line 131 define GPIO_Pin_4 ((uint16_t)0x0010)
  000354: line 132 define GPIO_Pin_5 ((uint16_t)0x0020)
  000375: line 133 define GPIO_Pin_6 ((uint16_t)0x0040)
  000396: line 134 define GPIO_Pin_7 ((uint16_t)0x0080)
  0003b7: line 135 define GPIO_Pin_8 ((uint16_t)0x0100)
  0003d8: line 136 define GPIO_Pin_9 ((uint16_t)0x0200)
  0003f9: line 137 define GPIO_Pin_10 ((uint16_t)0x0400)
  00041b: line 138 define GPIO_Pin_11 ((uint16_t)0x0800)
  00043d: line 139 define GPIO_Pin_12 ((uint16_t)0x1000)
  00045f: line 140 define GPIO_Pin_13 ((uint16_t)0x2000)
  000481: line 141 define GPIO_Pin_14 ((uint16_t)0x4000)
  0004a3: line 142 define GPIO_Pin_15 ((uint16_t)0x8000)
  0004c5: line 143 define GPIO_Pin_All ((uint16_t)0xFFFF)
  0004e8: line 145 define IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00))
  00053e: line 147 define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || ((PIN) == GPIO_Pin_1) || ((PIN) == GPIO_Pin_2) || ((PIN) == GPIO_Pin_3) || ((PIN) == GPIO_Pin_4) || ((PIN) == GPIO_Pin_5) || ((PIN) == GPIO_Pin_6) || ((PIN) == GPIO_Pin_7) || ((PIN) == GPIO_Pin_8) || ((PIN) == GPIO_Pin_9) || ((PIN) == GPIO_Pin_10) || ((PIN) == GPIO_Pin_11) || ((PIN) == GPIO_Pin_12) || ((PIN) == GPIO_Pin_13) || ((PIN) == GPIO_Pin_14) || ((PIN) == GPIO_Pin_15))
  0006eb: line 172 define GPIO_Remap_SPI1 ((uint32_t)0x00000001)
  000715: line 173 define GPIO_Remap_I2C1 ((uint32_t)0x00000002)
  00073f: line 174 define GPIO_Remap_USART1 ((uint32_t)0x00000004)
  00076b: line 175 define GPIO_Remap_USART2 ((uint32_t)0x00000008)
  000797: line 176 define GPIO_PartialRemap_USART3 ((uint32_t)0x00140010)
  0007ca: line 177 define GPIO_FullRemap_USART3 ((uint32_t)0x00140030)
  0007fa: line 178 define GPIO_PartialRemap_TIM1 ((uint32_t)0x00160040)
  00082b: line 179 define GPIO_FullRemap_TIM1 ((uint32_t)0x001600C0)
  000859: line 180 define GPIO_PartialRemap1_TIM2 ((uint32_t)0x00180100)
  00088b: line 181 define GPIO_PartialRemap2_TIM2 ((uint32_t)0x00180200)
  0008bd: line 182 define GPIO_FullRemap_TIM2 ((uint32_t)0x00180300)
  0008eb: line 183 define GPIO_PartialRemap_TIM3 ((uint32_t)0x001A0800)
  00091c: line 184 define GPIO_FullRemap_TIM3 ((uint32_t)0x001A0C00)
  00094a: line 185 define GPIO_Remap_TIM4 ((uint32_t)0x00001000)
  000974: line 186 define GPIO_Remap1_CAN1 ((uint32_t)0x001D4000)
  00099f: line 187 define GPIO_Remap2_CAN1 ((uint32_t)0x001D6000)
  0009ca: line 188 define GPIO_Remap_PD01 ((uint32_t)0x00008000)
  0009f4: line 189 define GPIO_Remap_TIM5CH4_LSI ((uint32_t)0x00200001)
  000a25: line 190 define GPIO_Remap_ADC1_ETRGINJ ((uint32_t)0x00200002)
  000a57: line 191 define GPIO_Remap_ADC1_ETRGREG ((uint32_t)0x00200004)
  000a89: line 192 define GPIO_Remap_ADC2_ETRGINJ ((uint32_t)0x00200008)
  000abb: line 193 define GPIO_Remap_ADC2_ETRGREG ((uint32_t)0x00200010)
  000aed: line 194 define GPIO_Remap_ETH ((uint32_t)0x00200020)
  000b16: line 195 define GPIO_Remap_CAN2 ((uint32_t)0x00200040)
  000b40: line 196 define GPIO_Remap_SWJ_NoJTRST ((uint32_t)0x00300100)
  000b71: line 197 define GPIO_Remap_SWJ_JTAGDisable ((uint32_t)0x00300200)
  000ba6: line 198 define GPIO_Remap_SWJ_Disable ((uint32_t)0x00300400)
  000bd7: line 199 define GPIO_Remap_SPI3 ((uint32_t)0x00201100)
  000c01: line 200 define GPIO_Remap_TIM2ITR1_PTP_SOF ((uint32_t)0x00202000)
  000c37: line 203 define GPIO_Remap_PTP_PPS ((uint32_t)0x00204000)
  000c64: line 205 define GPIO_Remap_TIM15 ((uint32_t)0x80000001)
  000c8f: line 206 define GPIO_Remap_TIM16 ((uint32_t)0x80000002)
  000cba: line 207 define GPIO_Remap_TIM17 ((uint32_t)0x80000004)
  000ce5: line 208 define GPIO_Remap_CEC ((uint32_t)0x80000008)
  000d0e: line 209 define GPIO_Remap_TIM1_DMA ((uint32_t)0x80000010)
  000d3c: line 211 define GPIO_Remap_TIM9 ((uint32_t)0x80000020)
  000d66: line 212 define GPIO_Remap_TIM10 ((uint32_t)0x80000040)
  000d91: line 213 define GPIO_Remap_TIM11 ((uint32_t)0x80000080)
  000dbc: line 214 define GPIO_Remap_TIM13 ((uint32_t)0x80000100)
  000de7: line 215 define GPIO_Remap_TIM14 ((uint32_t)0x80000200)
  000e12: line 216 define GPIO_Remap_FSMC_NADV ((uint32_t)0x80000400)
  000e41: line 218 define GPIO_Remap_TIM67_DAC_DMA ((uint32_t)0x80000800)
  000e74: line 219 define GPIO_Remap_TIM12 ((uint32_t)0x80001000)
  000e9f: line 220 define GPIO_Remap_MISC ((uint32_t)0x80002000)
  000ec9: line 223 define IS_GPIO_REMAP(REMAP) (((REMAP) == GPIO_Remap_SPI1) || ((REMAP) == GPIO_Remap_I2C1) || ((REMAP) == GPIO_Remap_USART1) || ((REMAP) == GPIO_Remap_USART2) || ((REMAP) == GPIO_PartialRemap_USART3) || ((REMAP) == GPIO_FullRemap_USART3) || ((REMAP) == GPIO_PartialRemap_TIM1) || ((REMAP) == GPIO_FullRemap_TIM1) || ((REMAP) == GPIO_PartialRemap1_TIM2) || ((REMAP) == GPIO_PartialRemap2_TIM2) || ((REMAP) == GPIO_FullRemap_TIM2) || ((REMAP) == GPIO_PartialRemap_TIM3) || ((REMAP) == GPIO_FullRemap_TIM3) || ((REMAP) == GPIO_Remap_TIM4) || ((REMAP) == GPIO_Remap1_CAN1) || ((REMAP) == GPIO_Remap2_CAN1) || ((REMAP) == GPIO_Remap_PD01) || ((REMAP) == GPIO_Remap_TIM5CH4_LSI) || ((REMAP) == GPIO_Remap_ADC1_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC1_ETRGREG) || ((REMAP) == GPIO_Remap_ADC2_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC2_ETRGREG) || ((REMAP) == GPIO_Remap_ETH) ||((REMAP) == GPIO_Remap_CAN2) || ((REMAP) == GPIO_Remap_SWJ_NoJTRST) || ((REMAP) == GPIO_Remap_SWJ_JTAGDisable) || ((REMAP) == GPIO_Remap_SWJ_Disable)|| ((REMAP) == GPIO_Remap_SPI3) || ((REMAP) == GPIO_Remap_TIM2ITR1_PTP_SOF) || ((REMAP) == GPIO_Remap_PTP_PPS) || ((REMAP) == GPIO_Remap_TIM15) || ((REMAP) == GPIO_Remap_TIM16) || ((REMAP) == GPIO_Remap_TIM17) || ((REMAP) == GPIO_Remap_CEC) || ((REMAP) == GPIO_Remap_TIM1_DMA) || ((REMAP) == GPIO_Remap_TIM9) || ((REMAP) == GPIO_Remap_TIM10) || ((REMAP) == GPIO_Remap_TIM11) || ((REMAP) == GPIO_Remap_TIM13) || ((REMAP) == GPIO_Remap_TIM14) || ((REMAP) == GPIO_Remap_FSMC_NADV) || ((REMAP) == GPIO_Remap_TIM67_DAC_DMA) || ((REMAP) == GPIO_Remap_TIM12) || ((REMAP) == GPIO_Remap_MISC))
  001502: line 254 define GPIO_PortSourceGPIOA ((uint8_t)0x00)
  00152a: line 255 define GPIO_PortSourceGPIOB ((uint8_t)0x01)
  001552: line 256 define GPIO_PortSourceGPIOC ((uint8_t)0x02)
  00157a: line 257 define GPIO_PortSourceGPIOD ((uint8_t)0x03)
  0015a2: line 258 define GPIO_PortSourceGPIOE ((uint8_t)0x04)
  0015ca: line 259 define GPIO_PortSourceGPIOF ((uint8_t)0x05)
  0015f2: line 260 define GPIO_PortSourceGPIOG ((uint8_t)0x06)
  00161a: line 261 define IS_GPIO_EVENTOUT_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || ((PORTSOURCE) == GPIO_PortSourceGPIOB) || ((PORTSOURCE) == GPIO_PortSourceGPIOC) || ((PORTSOURCE) == GPIO_PortSourceGPIOD) || ((PORTSOURCE) == GPIO_PortSourceGPIOE))
  001717: line 267 define IS_GPIO_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || ((PORTSOURCE) == GPIO_PortSourceGPIOB) || ((PORTSOURCE) == GPIO_PortSourceGPIOC) || ((PORTSOURCE) == GPIO_PortSourceGPIOD) || ((PORTSOURCE) == GPIO_PortSourceGPIOE) || ((PORTSOURCE) == GPIO_PortSourceGPIOF) || ((PORTSOURCE) == GPIO_PortSourceGPIOG))
  001864: line 283 define GPIO_PinSource0 ((uint8_t)0x00)
  001887: line 284 define GPIO_PinSource1 ((uint8_t)0x01)
  0018aa: line 285 define GPIO_PinSource2 ((uint8_t)0x02)
  0018cd: line 286 define GPIO_PinSource3 ((uint8_t)0x03)
  0018f0: line 287 define GPIO_PinSource4 ((uint8_t)0x04)
  001913: line 288 define GPIO_PinSource5 ((uint8_t)0x05)
  001936: line 289 define GPIO_PinSource6 ((uint8_t)0x06)
  001959: line 290 define GPIO_PinSource7 ((uint8_t)0x07)
  00197c: line 291 define GPIO_PinSource8 ((uint8_t)0x08)
  00199f: line 292 define GPIO_PinSource9 ((uint8_t)0x09)
  0019c2: line 293 define GPIO_PinSource10 ((uint8_t)0x0A)
  0019e6: line 294 define GPIO_PinSource11 ((uint8_t)0x0B)
  001a0a: line 295 define GPIO_PinSource12 ((uint8_t)0x0C)
  001a2e: line 296 define GPIO_PinSource13 ((uint8_t)0x0D)
  001a52: line 297 define GPIO_PinSource14 ((uint8_t)0x0E)
  001a76: line 298 define GPIO_PinSource15 ((uint8_t)0x0F)
  001a9a: line 300 define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || ((PINSOURCE) == GPIO_PinSource1) || ((PINSOURCE) == GPIO_PinSource2) || ((PINSOURCE) == GPIO_PinSource3) || ((PINSOURCE) == GPIO_PinSource4) || ((PINSOURCE) == GPIO_PinSource5) || ((PINSOURCE) == GPIO_PinSource6) || ((PINSOURCE) == GPIO_PinSource7) || ((PINSOURCE) == GPIO_PinSource8) || ((PINSOURCE) == GPIO_PinSource9) || ((PINSOURCE) == GPIO_PinSource10) || ((PINSOURCE) == GPIO_PinSource11) || ((PINSOURCE) == GPIO_PinSource12) || ((PINSOURCE) == GPIO_PinSource13) || ((PINSOURCE) == GPIO_PinSource14) || ((PINSOURCE) == GPIO_PinSource15))
  001d00: line 324 define GPIO_ETH_MediaInterface_MII ((u32)0x00000000)
  001d31: line 325 define GPIO_ETH_MediaInterface_RMII ((u32)0x00000001)
  001d63: line 327 define IS_GPIO_ETH_MEDIA_INTERFACE(INTERFACE) (((INTERFACE) == GPIO_ETH_MediaInterface_MII) || ((INTERFACE) == GPIO_ETH_MediaInterface_RMII))
  001ded: end include
  001dee: end of translation unit


** Section #78 '__ARM_grp.stm32f10x_i2c.h.2_EX4000_lw3pBQNSb51_c00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #79 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 480 bytes

  000000: Header:
    size 0x1dc bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_i2c.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   42  = 0x13 (DW_TAG_structure_type)
  000134:     DW_AT_sibling 0x1c4
  000136:     DW_AT_byte_size 0x10
  000137:     30  = 0xd (DW_TAG_member)
  000138:       DW_AT_name I2C_ClockSpeed
  000147:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00014f:     30  = 0xd (DW_TAG_member)
  000150:       DW_AT_name I2C_Mode
  000159:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00015e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000161:     30  = 0xd (DW_TAG_member)
  000162:       DW_AT_name I2C_DutyCycle
  000170:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000175:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000178:     30  = 0xd (DW_TAG_member)
  000179:       DW_AT_name I2C_OwnAddress1
  000189:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00018e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000191:     30  = 0xd (DW_TAG_member)
  000192:       DW_AT_name I2C_Ack
  00019a:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00019f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001a2:     30  = 0xd (DW_TAG_member)
  0001a3:       DW_AT_name I2C_AcknowledgedAddress
  0001bb:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001c0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001c3:     0  null
  0001c4:   80  = 0x16 (DW_TAG_typedef)
  0001c5:     DW_AT_name I2C_InitTypeDef
  0001d5:     DW_AT_type indirect DW_FORM_ref2 0x133
  0001d8:     DW_AT_decl_file 0x1
  0001d9:     DW_AT_decl_line 0x45
  0001da:     DW_AT_decl_column 0x2
  0001db:   0  null
  0001dc: 0  padding
  0001dd: 0  padding
  0001de: 0  padding
  0001df: 0  padding


** Section #161 '.rel.debug_info' (SHT_REL)
    Size   : 72 bytes (alignment 4)
    Symbol table #136 '.symtab'
    9 relocations applied to section #79 '.debug_info'


** Section #80 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_i2c.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 69 32 63 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_i2c.h:1.0


** Section #81 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 7492 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_I2C_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 80 define IS_I2C_ALL_PERIPH(PERIPH) (((PERIPH) == I2C1) || ((PERIPH) == I2C2))
  000063: line 86 define I2C_Mode_I2C ((uint16_t)0x0000)
  000085: line 87 define I2C_Mode_SMBusDevice ((uint16_t)0x0002)
  0000af: line 88 define I2C_Mode_SMBusHost ((uint16_t)0x000A)
  0000d7: line 89 define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) || ((MODE) == I2C_Mode_SMBusDevice) || ((MODE) == I2C_Mode_SMBusHost))
  00014c: line 100 define I2C_DutyCycle_16_9 ((uint16_t)0x4000)
  000174: line 101 define I2C_DutyCycle_2 ((uint16_t)0xBFFF)
  000199: line 102 define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) || ((CYCLE) == I2C_DutyCycle_2))
  0001f6: line 112 define I2C_Ack_Enable ((uint16_t)0x0400)
  00021a: line 113 define I2C_Ack_Disable ((uint16_t)0x0000)
  00023f: line 114 define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) || ((STATE) == I2C_Ack_Disable))
  000297: line 124 define I2C_Direction_Transmitter ((uint8_t)0x00)
  0002c3: line 125 define I2C_Direction_Receiver ((uint8_t)0x01)
  0002ec: line 126 define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || ((DIRECTION) == I2C_Direction_Receiver))
  000362: line 136 define I2C_AcknowledgedAddress_7bit ((uint16_t)0x4000)
  000395: line 137 define I2C_AcknowledgedAddress_10bit ((uint16_t)0xC000)
  0003c9: line 138 define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || ((ADDRESS) == I2C_AcknowledgedAddress_10bit))
  00044e: line 148 define I2C_Register_CR1 ((uint8_t)0x00)
  000472: line 149 define I2C_Register_CR2 ((uint8_t)0x04)
  000496: line 150 define I2C_Register_OAR1 ((uint8_t)0x08)
  0004bb: line 151 define I2C_Register_OAR2 ((uint8_t)0x0C)
  0004e0: line 152 define I2C_Register_DR ((uint8_t)0x10)
  000503: line 153 define I2C_Register_SR1 ((uint8_t)0x14)
  000527: line 154 define I2C_Register_SR2 ((uint8_t)0x18)
  00054b: line 155 define I2C_Register_CCR ((uint8_t)0x1C)
  00056f: line 156 define I2C_Register_TRISE ((uint8_t)0x20)
  000595: line 157 define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) || ((REGISTER) == I2C_Register_CR2) || ((REGISTER) == I2C_Register_OAR1) || ((REGISTER) == I2C_Register_OAR2) || ((REGISTER) == I2C_Register_DR) || ((REGISTER) == I2C_Register_SR1) || ((REGISTER) == I2C_Register_SR2) || ((REGISTER) == I2C_Register_CCR) || ((REGISTER) == I2C_Register_TRISE))
  0006f8: line 174 define I2C_SMBusAlert_Low ((uint16_t)0x2000)
  000721: line 175 define I2C_SMBusAlert_High ((uint16_t)0xDFFF)
  00074b: line 176 define IS_I2C_SMBUS_ALERT(ALERT) (((ALERT) == I2C_SMBusAlert_Low) || ((ALERT) == I2C_SMBusAlert_High))
  0007ae: line 186 define I2C_PECPosition_Next ((uint16_t)0x0800)
  0007d9: line 187 define I2C_PECPosition_Current ((uint16_t)0xF7FF)
  000807: line 188 define IS_I2C_PEC_POSITION(POSITION) (((POSITION) == I2C_PECPosition_Next) || ((POSITION) == I2C_PECPosition_Current))
  00087a: line 198 define I2C_NACKPosition_Next ((uint16_t)0x0800)
  0008a6: line 199 define I2C_NACKPosition_Current ((uint16_t)0xF7FF)
  0008d5: line 200 define IS_I2C_NACK_POSITION(POSITION) (((POSITION) == I2C_NACKPosition_Next) || ((POSITION) == I2C_NACKPosition_Current))
  00094b: line 210 define I2C_IT_BUF ((uint16_t)0x0400)
  00096c: line 211 define I2C_IT_EVT ((uint16_t)0x0200)
  00098d: line 212 define I2C_IT_ERR ((uint16_t)0x0100)
  0009ae: line 213 define IS_I2C_CONFIG_IT(IT) ((((IT) & (uint16_t)0xF8FF) == 0x00) && ((IT) != 0x00))
  0009fe: line 222 define I2C_IT_SMBALERT ((uint32_t)0x01008000)
  000a28: line 223 define I2C_IT_TIMEOUT ((uint32_t)0x01004000)
  000a51: line 224 define I2C_IT_PECERR ((uint32_t)0x01001000)
  000a79: line 225 define I2C_IT_OVR ((uint32_t)0x01000800)
  000a9e: line 226 define I2C_IT_AF ((uint32_t)0x01000400)
  000ac2: line 227 define I2C_IT_ARLO ((uint32_t)0x01000200)
  000ae8: line 228 define I2C_IT_BERR ((uint32_t)0x01000100)
  000b0e: line 229 define I2C_IT_TXE ((uint32_t)0x06000080)
  000b33: line 230 define I2C_IT_RXNE ((uint32_t)0x06000040)
  000b59: line 231 define I2C_IT_STOPF ((uint32_t)0x02000010)
  000b80: line 232 define I2C_IT_ADD10 ((uint32_t)0x02000008)
  000ba7: line 233 define I2C_IT_BTF ((uint32_t)0x02000004)
  000bcc: line 234 define I2C_IT_ADDR ((uint32_t)0x02000002)
  000bf2: line 235 define I2C_IT_SB ((uint32_t)0x02000001)
  000c16: line 237 define IS_I2C_CLEAR_IT(IT) ((((IT) & (uint16_t)0x20FF) == 0x00) && ((IT) != (uint16_t)0x00))
  000c6f: line 239 define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) || ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) || ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) || ((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) || ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) || ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB))
  000de5: line 258 define I2C_FLAG_DUALF ((uint32_t)0x00800000)
  000e0e: line 259 define I2C_FLAG_SMBHOST ((uint32_t)0x00400000)
  000e39: line 260 define I2C_FLAG_SMBDEFAULT ((uint32_t)0x00200000)
  000e67: line 261 define I2C_FLAG_GENCALL ((uint32_t)0x00100000)
  000e92: line 262 define I2C_FLAG_TRA ((uint32_t)0x00040000)
  000eb9: line 263 define I2C_FLAG_BUSY ((uint32_t)0x00020000)
  000ee1: line 264 define I2C_FLAG_MSL ((uint32_t)0x00010000)
  000f08: line 270 define I2C_FLAG_SMBALERT ((uint32_t)0x10008000)
  000f34: line 271 define I2C_FLAG_TIMEOUT ((uint32_t)0x10004000)
  000f5f: line 272 define I2C_FLAG_PECERR ((uint32_t)0x10001000)
  000f89: line 273 define I2C_FLAG_OVR ((uint32_t)0x10000800)
  000fb0: line 274 define I2C_FLAG_AF ((uint32_t)0x10000400)
  000fd6: line 275 define I2C_FLAG_ARLO ((uint32_t)0x10000200)
  000ffe: line 276 define I2C_FLAG_BERR ((uint32_t)0x10000100)
  001026: line 277 define I2C_FLAG_TXE ((uint32_t)0x10000080)
  00104d: line 278 define I2C_FLAG_RXNE ((uint32_t)0x10000040)
  001075: line 279 define I2C_FLAG_STOPF ((uint32_t)0x10000010)
  00109e: line 280 define I2C_FLAG_ADD10 ((uint32_t)0x10000008)
  0010c7: line 281 define I2C_FLAG_BTF ((uint32_t)0x10000004)
  0010ee: line 282 define I2C_FLAG_ADDR ((uint32_t)0x10000002)
  001116: line 283 define I2C_FLAG_SB ((uint32_t)0x10000001)
  00113c: line 285 define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0x20FF) == 0x00) && ((FLAG) != (uint16_t)0x00))
  00119d: line 287 define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) || ((FLAG) == I2C_FLAG_SMBDEFAULT) || ((FLAG) == I2C_FLAG_GENCALL) || ((FLAG) == I2C_FLAG_TRA) || ((FLAG) == I2C_FLAG_BUSY) || ((FLAG) == I2C_FLAG_MSL) || ((FLAG) == I2C_FLAG_SMBALERT) || ((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_PECERR) || ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF) || ((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) || ((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_RXNE) || ((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) || ((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) || ((FLAG) == I2C_FLAG_SB))
  001425: line 319 define I2C_EVENT_MASTER_MODE_SELECT ((uint32_t)0x00030001)
  00145c: line 347 define I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ((uint32_t)0x00070082)
  0014a1: line 348 define I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ((uint32_t)0x00030002)
  0014e3: line 350 define I2C_EVENT_MASTER_MODE_ADDRESS10 ((uint32_t)0x00030008)
  00151d: line 383 define I2C_EVENT_MASTER_BYTE_RECEIVED ((uint32_t)0x00030040)
  001556: line 387 define I2C_EVENT_MASTER_BYTE_TRANSMITTING ((uint32_t)0x00070080)
  001593: line 389 define I2C_EVENT_MASTER_BYTE_TRANSMITTED ((uint32_t)0x00070084)
  0015cf: line 424 define I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED ((uint32_t)0x00020002)
  001612: line 425 define I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED ((uint32_t)0x00060082)
  001658: line 428 define I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED ((uint32_t)0x00820000)
  0016a1: line 429 define I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((uint32_t)0x00860080)
  0016ed: line 432 define I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED ((uint32_t)0x00120000)
  001732: line 463 define I2C_EVENT_SLAVE_BYTE_RECEIVED ((uint32_t)0x00020040)
  00176a: line 465 define I2C_EVENT_SLAVE_STOP_DETECTED ((uint32_t)0x00000010)
  0017a2: line 469 define I2C_EVENT_SLAVE_BYTE_TRANSMITTED ((uint32_t)0x00060084)
  0017dd: line 470 define I2C_EVENT_SLAVE_BYTE_TRANSMITTING ((uint32_t)0x00060080)
  001819: line 472 define I2C_EVENT_SLAVE_ACK_FAILURE ((uint32_t)0x00000400)
  00184f: line 476 define IS_I2C_EVENT(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)) || ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)) || ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) || ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)) || ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL)) || ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) || ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) || ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) || ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTING) || ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) || ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE))
  001cc1: line 504 define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF)
  001cf8: line 513 define IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <= 400000))
  001d3f: end include
  001d40: end of translation unit


** Section #82 '__ARM_grp.stm32f10x_iwdg.h.2_IZ0000_$zFZtmGrn1a_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #83 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 312 bytes

  000000: Header:
    size 0x134 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_iwdg.h
  000037:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007e:   DW_AT_language DW_LANG_C89
  000080:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012c:   DW_AT_macro_info 0x0
  000130:   DW_AT_stmt_list 0x0
  000134:   0  null
  000135: 0  padding
  000136: 0  padding
  000137: 0  padding


** Section #162 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #83 '.debug_info'


** Section #84 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 104
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_iwdg.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 69 77 64 67 2e 68 00 01 00 00
  000062:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000071:  file ""                      : 00
  000072:  DW_LNS_negate_stmt           : 06
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_iwdg.h:1.0 [


** Section #85 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 976 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_IWDG_H 
  000019: include at line 32 - file 2
  00001c: end include
  00001d: line 58 define IWDG_WriteAccess_Enable ((uint16_t)0x5555)
  00004a: line 59 define IWDG_WriteAccess_Disable ((uint16_t)0x0000)
  000078: line 60 define IS_IWDG_WRITE_ACCESS(ACCESS) (((ACCESS) == IWDG_WriteAccess_Enable) || ((ACCESS) == IWDG_WriteAccess_Disable))
  0000e9: line 70 define IWDG_Prescaler_4 ((uint8_t)0x00)
  00010c: line 71 define IWDG_Prescaler_8 ((uint8_t)0x01)
  00012f: line 72 define IWDG_Prescaler_16 ((uint8_t)0x02)
  000153: line 73 define IWDG_Prescaler_32 ((uint8_t)0x03)
  000177: line 74 define IWDG_Prescaler_64 ((uint8_t)0x04)
  00019b: line 75 define IWDG_Prescaler_128 ((uint8_t)0x05)
  0001c0: line 76 define IWDG_Prescaler_256 ((uint8_t)0x06)
  0001e5: line 77 define IS_IWDG_PRESCALER(PRESCALER) (((PRESCALER) == IWDG_Prescaler_4) || ((PRESCALER) == IWDG_Prescaler_8) || ((PRESCALER) == IWDG_Prescaler_16) || ((PRESCALER) == IWDG_Prescaler_32) || ((PRESCALER) == IWDG_Prescaler_64) || ((PRESCALER) == IWDG_Prescaler_128)|| ((PRESCALER) == IWDG_Prescaler_256))
  00030c: line 92 define IWDG_FLAG_PVU ((uint16_t)0x0001)
  00032f: line 93 define IWDG_FLAG_RVU ((uint16_t)0x0002)
  000352: line 94 define IS_IWDG_FLAG(FLAG) (((FLAG) == IWDG_FLAG_PVU) || ((FLAG) == IWDG_FLAG_RVU))
  0003a0: line 95 define IS_IWDG_RELOAD(RELOAD) ((RELOAD) <= 0xFFF)
  0003cd: end include
  0003ce: end of translation unit


** Section #86 '__ARM_grp.stm32f10x_pwr.h.2_c81000_Sx7lwixw6xa_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #87 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 312 bytes

  000000: Header:
    size 0x134 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_pwr.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   0  null
  000134: 0  padding
  000135: 0  padding
  000136: 0  padding
  000137: 0  padding


** Section #163 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #87 '.debug_info'


** Section #88 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_pwr.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 70 77 72 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_pwr.h:1.0


** Section #89 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1316 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_PWR_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 58 define PWR_PVDLevel_2V2 ((uint32_t)0x00000000)
  000046: line 59 define PWR_PVDLevel_2V3 ((uint32_t)0x00000020)
  000070: line 60 define PWR_PVDLevel_2V4 ((uint32_t)0x00000040)
  00009a: line 61 define PWR_PVDLevel_2V5 ((uint32_t)0x00000060)
  0000c4: line 62 define PWR_PVDLevel_2V6 ((uint32_t)0x00000080)
  0000ee: line 63 define PWR_PVDLevel_2V7 ((uint32_t)0x000000A0)
  000118: line 64 define PWR_PVDLevel_2V8 ((uint32_t)0x000000C0)
  000142: line 65 define PWR_PVDLevel_2V9 ((uint32_t)0x000000E0)
  00016c: line 66 define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLevel_2V2) || ((LEVEL) == PWR_PVDLevel_2V3)|| ((LEVEL) == PWR_PVDLevel_2V4) || ((LEVEL) == PWR_PVDLevel_2V5)|| ((LEVEL) == PWR_PVDLevel_2V6) || ((LEVEL) == PWR_PVDLevel_2V7)|| ((LEVEL) == PWR_PVDLevel_2V8) || ((LEVEL) == PWR_PVDLevel_2V9))
  00028a: line 78 define PWR_Regulator_ON ((uint32_t)0x00000000)
  0002b4: line 79 define PWR_Regulator_LowPower ((uint32_t)0x00000001)
  0002e4: line 80 define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_Regulator_ON) || ((REGULATOR) == PWR_Regulator_LowPower))
  000351: line 90 define PWR_STOPEntry_WFI ((uint8_t)0x01)
  000375: line 91 define PWR_STOPEntry_WFE ((uint8_t)0x02)
  000399: line 92 define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPEntry_WFI) || ((ENTRY) == PWR_STOPEntry_WFE))
  0003f7: line 102 define PWR_FLAG_WU ((uint32_t)0x00000001)
  00041c: line 103 define PWR_FLAG_SB ((uint32_t)0x00000002)
  000441: line 104 define PWR_FLAG_PVDO ((uint32_t)0x00000004)
  000468: line 105 define IS_PWR_GET_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) || ((FLAG) == PWR_FLAG_PVDO))
  0004d2: line 108 define IS_PWR_CLEAR_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB))
  000521: end include
  000522: end of translation unit


** Section #90 '__ARM_grp.stm32f10x_rcc.h.2_sk5000_YL_XsoOpBff_b00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #91 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 468 bytes

  000000: Header:
    size 0x1d0 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_rcc.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   42  = 0x13 (DW_TAG_structure_type)
  000134:     DW_AT_sibling 0x1b6
  000136:     DW_AT_byte_size 0x14
  000137:     30  = 0xd (DW_TAG_member)
  000138:       DW_AT_name SYSCLK_Frequency
  000149:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000151:     30  = 0xd (DW_TAG_member)
  000152:       DW_AT_name HCLK_Frequency
  000161:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000166:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000169:     30  = 0xd (DW_TAG_member)
  00016a:       DW_AT_name PCLK1_Frequency
  00017a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00017f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000182:     30  = 0xd (DW_TAG_member)
  000183:       DW_AT_name PCLK2_Frequency
  000193:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000198:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00019b:     30  = 0xd (DW_TAG_member)
  00019c:       DW_AT_name ADCCLK_Frequency
  0001ad:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001b5:     0  null
  0001b6:   80  = 0x16 (DW_TAG_typedef)
  0001b7:     DW_AT_name RCC_ClocksTypeDef
  0001c9:     DW_AT_type indirect DW_FORM_ref2 0x133
  0001cc:     DW_AT_decl_file 0x1
  0001cd:     DW_AT_decl_line 0x35
  0001ce:     DW_AT_decl_column 0x2
  0001cf:   0  null
  0001d0: 0  padding
  0001d1: 0  padding
  0001d2: 0  padding
  0001d3: 0  padding


** Section #164 '.rel.debug_info' (SHT_REL)
    Size   : 64 bytes (alignment 4)
    Symbol table #136 '.symtab'
    8 relocations applied to section #91 '.debug_info'


** Section #92 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_rcc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 72 63 63 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_rcc.h:1.0


** Section #93 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 8292 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_RCC_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 67 define RCC_HSE_OFF ((uint32_t)0x00000000)
  000041: line 68 define RCC_HSE_ON ((uint32_t)0x00010000)
  000065: line 69 define RCC_HSE_Bypass ((uint32_t)0x00040000)
  00008d: line 70 define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_Bypass))
  0000ee: line 81 define RCC_PLLSource_HSI_Div2 ((uint32_t)0x00000000)
  00011e: line 84 define RCC_PLLSource_HSE_Div1 ((uint32_t)0x00010000)
  00014e: line 85 define RCC_PLLSource_HSE_Div2 ((uint32_t)0x00030000)
  00017e: line 86 define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || ((SOURCE) == RCC_PLLSource_HSE_Div1) || ((SOURCE) == RCC_PLLSource_HSE_Div2))
  000211: line 103 define RCC_PLLMul_2 ((uint32_t)0x00000000)
  000237: line 104 define RCC_PLLMul_3 ((uint32_t)0x00040000)
  00025d: line 105 define RCC_PLLMul_4 ((uint32_t)0x00080000)
  000283: line 106 define RCC_PLLMul_5 ((uint32_t)0x000C0000)
  0002a9: line 107 define RCC_PLLMul_6 ((uint32_t)0x00100000)
  0002cf: line 108 define RCC_PLLMul_7 ((uint32_t)0x00140000)
  0002f5: line 109 define RCC_PLLMul_8 ((uint32_t)0x00180000)
  00031b: line 110 define RCC_PLLMul_9 ((uint32_t)0x001C0000)
  000341: line 111 define RCC_PLLMul_10 ((uint32_t)0x00200000)
  000368: line 112 define RCC_PLLMul_11 ((uint32_t)0x00240000)
  00038f: line 113 define RCC_PLLMul_12 ((uint32_t)0x00280000)
  0003b6: line 114 define RCC_PLLMul_13 ((uint32_t)0x002C0000)
  0003dd: line 115 define RCC_PLLMul_14 ((uint32_t)0x00300000)
  000404: line 116 define RCC_PLLMul_15 ((uint32_t)0x00340000)
  00042b: line 117 define RCC_PLLMul_16 ((uint32_t)0x00380000)
  000452: line 118 define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3) || ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5) || ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7) || ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9) || ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) || ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) || ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) || ((MUL) == RCC_PLLMul_16))
  000603: line 289 define RCC_SYSCLKSource_HSI ((uint32_t)0x00000000)
  000632: line 290 define RCC_SYSCLKSource_HSE ((uint32_t)0x00000001)
  000661: line 291 define RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002)
  000693: line 292 define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || ((SOURCE) == RCC_SYSCLKSource_HSE) || ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
  000727: line 303 define RCC_SYSCLK_Div1 ((uint32_t)0x00000000)
  000751: line 304 define RCC_SYSCLK_Div2 ((uint32_t)0x00000080)
  00077b: line 305 define RCC_SYSCLK_Div4 ((uint32_t)0x00000090)
  0007a5: line 306 define RCC_SYSCLK_Div8 ((uint32_t)0x000000A0)
  0007cf: line 307 define RCC_SYSCLK_Div16 ((uint32_t)0x000000B0)
  0007fa: line 308 define RCC_SYSCLK_Div64 ((uint32_t)0x000000C0)
  000825: line 309 define RCC_SYSCLK_Div128 ((uint32_t)0x000000D0)
  000851: line 310 define RCC_SYSCLK_Div256 ((uint32_t)0x000000E0)
  00087d: line 311 define RCC_SYSCLK_Div512 ((uint32_t)0x000000F0)
  0008a9: line 312 define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || ((HCLK) == RCC_SYSCLK_Div512))
  0009dc: line 325 define RCC_HCLK_Div1 ((uint32_t)0x00000000)
  000a04: line 326 define RCC_HCLK_Div2 ((uint32_t)0x00000400)
  000a2c: line 327 define RCC_HCLK_Div4 ((uint32_t)0x00000500)
  000a54: line 328 define RCC_HCLK_Div8 ((uint32_t)0x00000600)
  000a7c: line 329 define RCC_HCLK_Div16 ((uint32_t)0x00000700)
  000aa5: line 330 define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || ((PCLK) == RCC_HCLK_Div16))
  000b4b: line 341 define RCC_IT_LSIRDY ((uint8_t)0x01)
  000b6c: line 342 define RCC_IT_LSERDY ((uint8_t)0x02)
  000b8d: line 343 define RCC_IT_HSIRDY ((uint8_t)0x04)
  000bae: line 344 define RCC_IT_HSERDY ((uint8_t)0x08)
  000bcf: line 345 define RCC_IT_PLLRDY ((uint8_t)0x10)
  000bf0: line 346 define RCC_IT_CSS ((uint8_t)0x80)
  000c0e: line 349 define IS_RCC_IT(IT) ((((IT) & (uint8_t)0xE0) == 0x00) && ((IT) != 0x00))
  000c54: line 350 define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS))
  000d07: line 353 define IS_RCC_CLEAR_IT(IT) ((((IT) & (uint8_t)0x60) == 0x00) && ((IT) != 0x00))
  000d53: line 375 define RCC_USBCLKSource_PLLCLK_1Div5 ((uint8_t)0x00)
  000d84: line 376 define RCC_USBCLKSource_PLLCLK_Div1 ((uint8_t)0x01)
  000db4: line 378 define IS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) || ((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1))
  000e30: line 429 define RCC_PCLK2_Div2 ((uint32_t)0x00000000)
  000e59: line 430 define RCC_PCLK2_Div4 ((uint32_t)0x00004000)
  000e82: line 431 define RCC_PCLK2_Div6 ((uint32_t)0x00008000)
  000eab: line 432 define RCC_PCLK2_Div8 ((uint32_t)0x0000C000)
  000ed4: line 433 define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) || ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8))
  000f6c: line 443 define RCC_LSE_OFF ((uint8_t)0x00)
  000f8b: line 444 define RCC_LSE_ON ((uint8_t)0x01)
  000fa9: line 445 define RCC_LSE_Bypass ((uint8_t)0x04)
  000fcb: line 446 define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_Bypass))
  00102d: line 456 define RCC_RTCCLKSource_LSE ((uint32_t)0x00000100)
  00105c: line 457 define RCC_RTCCLKSource_LSI ((uint32_t)0x00000200)
  00108b: line 458 define RCC_RTCCLKSource_HSE_Div128 ((uint32_t)0x00000300)
  0010c1: line 459 define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || ((SOURCE) == RCC_RTCCLKSource_LSI) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div128))
  001159: line 470 define RCC_AHBPeriph_DMA1 ((uint32_t)0x00000001)
  001186: line 471 define RCC_AHBPeriph_DMA2 ((uint32_t)0x00000002)
  0011b3: line 472 define RCC_AHBPeriph_SRAM ((uint32_t)0x00000004)
  0011e0: line 473 define RCC_AHBPeriph_FLITF ((uint32_t)0x00000010)
  00120e: line 474 define RCC_AHBPeriph_CRC ((uint32_t)0x00000040)
  00123a: line 477 define RCC_AHBPeriph_FSMC ((uint32_t)0x00000100)
  001267: line 478 define RCC_AHBPeriph_SDIO ((uint32_t)0x00000400)
  001294: line 479 define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFAA8) == 0x00) && ((PERIPH) != 0x00))
  0012eb: line 497 define RCC_APB2Periph_AFIO ((uint32_t)0x00000001)
  001319: line 498 define RCC_APB2Periph_GPIOA ((uint32_t)0x00000004)
  001348: line 499 define RCC_APB2Periph_GPIOB ((uint32_t)0x00000008)
  001377: line 500 define RCC_APB2Periph_GPIOC ((uint32_t)0x00000010)
  0013a6: line 501 define RCC_APB2Periph_GPIOD ((uint32_t)0x00000020)
  0013d5: line 502 define RCC_APB2Periph_GPIOE ((uint32_t)0x00000040)
  001404: line 503 define RCC_APB2Periph_GPIOF ((uint32_t)0x00000080)
  001433: line 504 define RCC_APB2Periph_GPIOG ((uint32_t)0x00000100)
  001462: line 505 define RCC_APB2Periph_ADC1 ((uint32_t)0x00000200)
  001490: line 506 define RCC_APB2Periph_ADC2 ((uint32_t)0x00000400)
  0014be: line 507 define RCC_APB2Periph_TIM1 ((uint32_t)0x00000800)
  0014ec: line 508 define RCC_APB2Periph_SPI1 ((uint32_t)0x00001000)
  00151a: line 509 define RCC_APB2Periph_TIM8 ((uint32_t)0x00002000)
  001548: line 510 define RCC_APB2Periph_USART1 ((uint32_t)0x00004000)
  001578: line 511 define RCC_APB2Periph_ADC3 ((uint32_t)0x00008000)
  0015a6: line 512 define RCC_APB2Periph_TIM15 ((uint32_t)0x00010000)
  0015d5: line 513 define RCC_APB2Periph_TIM16 ((uint32_t)0x00020000)
  001604: line 514 define RCC_APB2Periph_TIM17 ((uint32_t)0x00040000)
  001633: line 515 define RCC_APB2Periph_TIM9 ((uint32_t)0x00080000)
  001661: line 516 define RCC_APB2Periph_TIM10 ((uint32_t)0x00100000)
  001690: line 517 define RCC_APB2Periph_TIM11 ((uint32_t)0x00200000)
  0016bf: line 519 define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFC00002) == 0x00) && ((PERIPH) != 0x00))
  001717: line 528 define RCC_APB1Periph_TIM2 ((uint32_t)0x00000001)
  001745: line 529 define RCC_APB1Periph_TIM3 ((uint32_t)0x00000002)
  001773: line 530 define RCC_APB1Periph_TIM4 ((uint32_t)0x00000004)
  0017a1: line 531 define RCC_APB1Periph_TIM5 ((uint32_t)0x00000008)
  0017cf: line 532 define RCC_APB1Periph_TIM6 ((uint32_t)0x00000010)
  0017fd: line 533 define RCC_APB1Periph_TIM7 ((uint32_t)0x00000020)
  00182b: line 534 define RCC_APB1Periph_TIM12 ((uint32_t)0x00000040)
  00185a: line 535 define RCC_APB1Periph_TIM13 ((uint32_t)0x00000080)
  001889: line 536 define RCC_APB1Periph_TIM14 ((uint32_t)0x00000100)
  0018b8: line 537 define RCC_APB1Periph_WWDG ((uint32_t)0x00000800)
  0018e6: line 538 define RCC_APB1Periph_SPI2 ((uint32_t)0x00004000)
  001914: line 539 define RCC_APB1Periph_SPI3 ((uint32_t)0x00008000)
  001942: line 540 define RCC_APB1Periph_USART2 ((uint32_t)0x00020000)
  001972: line 541 define RCC_APB1Periph_USART3 ((uint32_t)0x00040000)
  0019a2: line 542 define RCC_APB1Periph_UART4 ((uint32_t)0x00080000)
  0019d1: line 543 define RCC_APB1Periph_UART5 ((uint32_t)0x00100000)
  001a00: line 544 define RCC_APB1Periph_I2C1 ((uint32_t)0x00200000)
  001a2e: line 545 define RCC_APB1Periph_I2C2 ((uint32_t)0x00400000)
  001a5c: line 546 define RCC_APB1Periph_USB ((uint32_t)0x00800000)
  001a89: line 547 define RCC_APB1Periph_CAN1 ((uint32_t)0x02000000)
  001ab7: line 548 define RCC_APB1Periph_CAN2 ((uint32_t)0x04000000)
  001ae5: line 549 define RCC_APB1Periph_BKP ((uint32_t)0x08000000)
  001b12: line 550 define RCC_APB1Periph_PWR ((uint32_t)0x10000000)
  001b3f: line 551 define RCC_APB1Periph_DAC ((uint32_t)0x20000000)
  001b6c: line 552 define RCC_APB1Periph_CEC ((uint32_t)0x40000000)
  001b99: line 554 define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0x81013600) == 0x00) && ((PERIPH) != 0x00))
  001bf1: line 564 define RCC_MCO_NoClock ((uint8_t)0x00)
  001c14: line 565 define RCC_MCO_SYSCLK ((uint8_t)0x04)
  001c36: line 566 define RCC_MCO_HSI ((uint8_t)0x05)
  001c55: line 567 define RCC_MCO_HSE ((uint8_t)0x06)
  001c74: line 568 define RCC_MCO_PLLCLK_Div2 ((uint8_t)0x07)
  001c9b: line 571 define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) || ((MCO) == RCC_MCO_SYSCLK) || ((MCO) == RCC_MCO_HSE) || ((MCO) == RCC_MCO_PLLCLK_Div2))
  001d3e: line 595 define RCC_FLAG_HSIRDY ((uint8_t)0x21)
  001d61: line 596 define RCC_FLAG_HSERDY ((uint8_t)0x31)
  001d84: line 597 define RCC_FLAG_PLLRDY ((uint8_t)0x39)
  001da7: line 598 define RCC_FLAG_LSERDY ((uint8_t)0x41)
  001dca: line 599 define RCC_FLAG_LSIRDY ((uint8_t)0x61)
  001ded: line 600 define RCC_FLAG_PINRST ((uint8_t)0x7A)
  001e10: line 601 define RCC_FLAG_PORRST ((uint8_t)0x7B)
  001e33: line 602 define RCC_FLAG_SFTRST ((uint8_t)0x7C)
  001e56: line 603 define RCC_FLAG_IWDGRST ((uint8_t)0x7D)
  001e7a: line 604 define RCC_FLAG_WWDGRST ((uint8_t)0x7E)
  001e9e: line 605 define RCC_FLAG_LPWRRST ((uint8_t)0x7F)
  001ec2: line 608 define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)|| ((FLAG) == RCC_FLAG_LPWRRST))
  00202c: line 626 define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
  002061: end include
  002062: end of translation unit


** Section #94 '__ARM_grp.stm32f10x_rtc.h.2_YS0000_FuhVPEm0lob_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #95 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 312 bytes

  000000: Header:
    size 0x134 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_rtc.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   0  null
  000134: 0  padding
  000135: 0  padding
  000136: 0  padding
  000137: 0  padding


** Section #165 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #95 '.debug_info'


** Section #96 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_rtc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 72 74 63 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_rtc.h:1.0


** Section #97 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 764 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_RTC_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 58 define RTC_IT_OW ((uint16_t)0x0004)
  00003b: line 59 define RTC_IT_ALR ((uint16_t)0x0002)
  00005b: line 60 define RTC_IT_SEC ((uint16_t)0x0001)
  00007b: line 61 define IS_RTC_IT(IT) ((((IT) & (uint16_t)0xFFF8) == 0x00) && ((IT) != 0x00))
  0000c3: line 62 define IS_RTC_GET_IT(IT) (((IT) == RTC_IT_OW) || ((IT) == RTC_IT_ALR) || ((IT) == RTC_IT_SEC))
  00011d: line 72 define RTC_FLAG_RTOFF ((uint16_t)0x0020)
  000141: line 73 define RTC_FLAG_RSF ((uint16_t)0x0008)
  000163: line 74 define RTC_FLAG_OW ((uint16_t)0x0004)
  000184: line 75 define RTC_FLAG_ALR ((uint16_t)0x0002)
  0001a6: line 76 define RTC_FLAG_SEC ((uint16_t)0x0001)
  0001c8: line 77 define IS_RTC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFFF0) == 0x00) && ((FLAG) != 0x00))
  00021e: line 78 define IS_RTC_GET_FLAG(FLAG) (((FLAG) == RTC_FLAG_RTOFF) || ((FLAG) == RTC_FLAG_RSF) || ((FLAG) == RTC_FLAG_OW) || ((FLAG) == RTC_FLAG_ALR) || ((FLAG) == RTC_FLAG_SEC))
  0002c2: line 81 define IS_RTC_PRESCALER(PRESCALER) ((PRESCALER) <= 0xFFFFF)
  0002f9: end include
  0002fa: end of translation unit


** Section #98 '__ARM_grp.stm32f10x_sdio.h.2_Au5000_2GfErVXpi86_n00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #99 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 820 bytes

  000000: Header:
    size 0x330 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_sdio.h
  000037:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007e:   DW_AT_language DW_LANG_C89
  000080:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012c:   DW_AT_macro_info 0x0
  000130:   DW_AT_stmt_list 0x0
  000134:   42  = 0x13 (DW_TAG_structure_type)
  000135:     DW_AT_sibling 0x1d7
  000137:     DW_AT_byte_size 0x18
  000138:     30  = 0xd (DW_TAG_member)
  000139:       DW_AT_name SDIO_ClockEdge
  000148:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000150:     30  = 0xd (DW_TAG_member)
  000151:       DW_AT_name SDIO_ClockBypass
  000162:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000167:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00016a:     30  = 0xd (DW_TAG_member)
  00016b:       DW_AT_name SDIO_ClockPowerSave
  00017f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000184:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000187:     30  = 0xd (DW_TAG_member)
  000188:       DW_AT_name SDIO_BusWide
  000195:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00019a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00019d:     30  = 0xd (DW_TAG_member)
  00019e:       DW_AT_name SDIO_HardwareFlowControl
  0001b7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001bc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001bf:     30  = 0xd (DW_TAG_member)
  0001c0:       DW_AT_name SDIO_ClockDiv
  0001ce:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001d3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0001d6:     0  null
  0001d7:   80  = 0x16 (DW_TAG_typedef)
  0001d8:     DW_AT_name SDIO_InitTypeDef
  0001e9:     DW_AT_type indirect DW_FORM_ref2 0x134
  0001ec:     DW_AT_decl_file 0x1
  0001ed:     DW_AT_decl_line 0x44
  0001ee:     DW_AT_decl_column 0x3
  0001ef:   42  = 0x13 (DW_TAG_structure_type)
  0001f0:     DW_AT_sibling 0x25f
  0001f2:     DW_AT_byte_size 0x14
  0001f3:     30  = 0xd (DW_TAG_member)
  0001f4:       DW_AT_name SDIO_Argument
  000202:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000207:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00020a:     30  = 0xd (DW_TAG_member)
  00020b:       DW_AT_name SDIO_CmdIndex
  000219:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00021e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000221:     30  = 0xd (DW_TAG_member)
  000222:       DW_AT_name SDIO_Response
  000230:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000235:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000238:     30  = 0xd (DW_TAG_member)
  000239:       DW_AT_name SDIO_Wait
  000243:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000248:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00024b:     30  = 0xd (DW_TAG_member)
  00024c:       DW_AT_name SDIO_CPSM
  000256:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00025b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00025e:     0  null
  00025f:   80  = 0x16 (DW_TAG_typedef)
  000260:     DW_AT_name SDIO_CmdInitTypeDef
  000274:     DW_AT_type indirect DW_FORM_ref2 0x1ef
  000277:     DW_AT_decl_file 0x1
  000278:     DW_AT_decl_line 0x58
  000279:     DW_AT_decl_column 0x3
  00027a:   42  = 0x13 (DW_TAG_structure_type)
  00027b:     DW_AT_sibling 0x316
  00027d:     DW_AT_byte_size 0x18
  00027e:     30  = 0xd (DW_TAG_member)
  00027f:       DW_AT_name SDIO_DataTimeOut
  000290:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000295:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000298:     30  = 0xd (DW_TAG_member)
  000299:       DW_AT_name SDIO_DataLength
  0002a9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0002b1:     30  = 0xd (DW_TAG_member)
  0002b2:       DW_AT_name SDIO_DataBlockSize
  0002c5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0002cd:     30  = 0xd (DW_TAG_member)
  0002ce:       DW_AT_name SDIO_TransferDir
  0002df:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002e4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0002e7:     30  = 0xd (DW_TAG_member)
  0002e8:       DW_AT_name SDIO_TransferMode
  0002fa:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000302:     30  = 0xd (DW_TAG_member)
  000303:       DW_AT_name SDIO_DPSM
  00030d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000312:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000315:     0  null
  000316:   80  = 0x16 (DW_TAG_typedef)
  000317:     DW_AT_name SDIO_DataInitTypeDef
  00032c:     DW_AT_type indirect DW_FORM_ref2 0x27a
  00032f:     DW_AT_decl_file 0x1
  000330:     DW_AT_decl_line 0x6d
  000331:     DW_AT_decl_column 0x3
  000332:   0  null
  000333: 0  padding


** Section #166 '.rel.debug_info' (SHT_REL)
    Size   : 160 bytes (alignment 4)
    Symbol table #136 '.symtab'
    20 relocations applied to section #99 '.debug_info'


** Section #100 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 104
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_sdio.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 73 64 69 6f 2e 68 00 01 00 00
  000062:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000071:  file ""                      : 00
  000072:  DW_LNS_negate_stmt           : 06
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_sdio.h:1.0 [


** Section #101 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 8436 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_SDIO_H 
  000019: include at line 32 - file 2
  00001c: end include
  00001d: line 123 define SDIO_ClockEdge_Rising ((uint32_t)0x00000000)
  00004c: line 124 define SDIO_ClockEdge_Falling ((uint32_t)0x00002000)
  00007c: line 125 define IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_ClockEdge_Rising) || ((EDGE) == SDIO_ClockEdge_Falling))
  0000e1: line 135 define SDIO_ClockBypass_Disable ((uint32_t)0x00000000)
  000114: line 136 define SDIO_ClockBypass_Enable ((uint32_t)0x00000400)
  000146: line 137 define IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_ClockBypass_Disable) || ((BYPASS) == SDIO_ClockBypass_Enable))
  0001b8: line 147 define SDIO_ClockPowerSave_Disable ((uint32_t)0x00000000)
  0001ee: line 148 define SDIO_ClockPowerSave_Enable ((uint32_t)0x00000200)
  000223: line 149 define IS_SDIO_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDIO_ClockPowerSave_Disable) || ((SAVE) == SDIO_ClockPowerSave_Enable))
  000299: line 159 define SDIO_BusWide_1b ((uint32_t)0x00000000)
  0002c3: line 160 define SDIO_BusWide_4b ((uint32_t)0x00000800)
  0002ed: line 161 define SDIO_BusWide_8b ((uint32_t)0x00001000)
  000317: line 162 define IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BusWide_1b) || ((WIDE) == SDIO_BusWide_4b) || ((WIDE) == SDIO_BusWide_8b))
  00038d: line 173 define SDIO_HardwareFlowControl_Disable ((uint32_t)0x00000000)
  0003c8: line 174 define SDIO_HardwareFlowControl_Enable ((uint32_t)0x00004000)
  000402: line 175 define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HardwareFlowControl_Disable) || ((CONTROL) == SDIO_HardwareFlowControl_Enable))
  000490: line 185 define SDIO_PowerState_OFF ((uint32_t)0x00000000)
  0004be: line 186 define SDIO_PowerState_ON ((uint32_t)0x00000003)
  0004eb: line 187 define IS_SDIO_POWER_STATE(STATE) (((STATE) == SDIO_PowerState_OFF) || ((STATE) == SDIO_PowerState_ON))
  00054f: line 197 define SDIO_IT_CCRCFAIL ((uint32_t)0x00000001)
  00057a: line 198 define SDIO_IT_DCRCFAIL ((uint32_t)0x00000002)
  0005a5: line 199 define SDIO_IT_CTIMEOUT ((uint32_t)0x00000004)
  0005d0: line 200 define SDIO_IT_DTIMEOUT ((uint32_t)0x00000008)
  0005fb: line 201 define SDIO_IT_TXUNDERR ((uint32_t)0x00000010)
  000626: line 202 define SDIO_IT_RXOVERR ((uint32_t)0x00000020)
  000650: line 203 define SDIO_IT_CMDREND ((uint32_t)0x00000040)
  00067a: line 204 define SDIO_IT_CMDSENT ((uint32_t)0x00000080)
  0006a4: line 205 define SDIO_IT_DATAEND ((uint32_t)0x00000100)
  0006ce: line 206 define SDIO_IT_STBITERR ((uint32_t)0x00000200)
  0006f9: line 207 define SDIO_IT_DBCKEND ((uint32_t)0x00000400)
  000723: line 208 define SDIO_IT_CMDACT ((uint32_t)0x00000800)
  00074c: line 209 define SDIO_IT_TXACT ((uint32_t)0x00001000)
  000774: line 210 define SDIO_IT_RXACT ((uint32_t)0x00002000)
  00079c: line 211 define SDIO_IT_TXFIFOHE ((uint32_t)0x00004000)
  0007c7: line 212 define SDIO_IT_RXFIFOHF ((uint32_t)0x00008000)
  0007f2: line 213 define SDIO_IT_TXFIFOF ((uint32_t)0x00010000)
  00081c: line 214 define SDIO_IT_RXFIFOF ((uint32_t)0x00020000)
  000846: line 215 define SDIO_IT_TXFIFOE ((uint32_t)0x00040000)
  000870: line 216 define SDIO_IT_RXFIFOE ((uint32_t)0x00080000)
  00089a: line 217 define SDIO_IT_TXDAVL ((uint32_t)0x00100000)
  0008c3: line 218 define SDIO_IT_RXDAVL ((uint32_t)0x00200000)
  0008ec: line 219 define SDIO_IT_SDIOIT ((uint32_t)0x00400000)
  000915: line 220 define SDIO_IT_CEATAEND ((uint32_t)0x00800000)
  000940: line 221 define IS_SDIO_IT(IT) ((((IT) & (uint32_t)0xFF000000) == 0x00) && ((IT) != (uint32_t)0x00))
  000998: line 230 define IS_SDIO_CMD_INDEX(INDEX) ((INDEX) < 0x40)
  0009c5: line 239 define SDIO_Response_No ((uint32_t)0x00000000)
  0009f0: line 240 define SDIO_Response_Short ((uint32_t)0x00000040)
  000a1e: line 241 define SDIO_Response_Long ((uint32_t)0x000000C0)
  000a4b: line 242 define IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_Response_No) || ((RESPONSE) == SDIO_Response_Short) || ((RESPONSE) == SDIO_Response_Long))
  000ad9: line 253 define SDIO_Wait_No ((uint32_t)0x00000000)
  000b00: line 254 define SDIO_Wait_IT ((uint32_t)0x00000100)
  000b27: line 255 define SDIO_Wait_Pend ((uint32_t)0x00000200)
  000b50: line 256 define IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_Wait_No) || ((WAIT) == SDIO_Wait_IT) || ((WAIT) == SDIO_Wait_Pend))
  000bbb: line 266 define SDIO_CPSM_Disable ((uint32_t)0x00000000)
  000be7: line 267 define SDIO_CPSM_Enable ((uint32_t)0x00000400)
  000c12: line 268 define IS_SDIO_CPSM(CPSM) (((CPSM) == SDIO_CPSM_Enable) || ((CPSM) == SDIO_CPSM_Disable))
  000c68: line 277 define SDIO_RESP1 ((uint32_t)0x00000000)
  000c8d: line 278 define SDIO_RESP2 ((uint32_t)0x00000004)
  000cb2: line 279 define SDIO_RESP3 ((uint32_t)0x00000008)
  000cd7: line 280 define SDIO_RESP4 ((uint32_t)0x0000000C)
  000cfc: line 281 define IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || ((RESP) == SDIO_RESP2) || ((RESP) == SDIO_RESP3) || ((RESP) == SDIO_RESP4))
  000d79: line 291 define IS_SDIO_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFF)
  000db1: line 300 define SDIO_DataBlockSize_1b ((uint32_t)0x00000000)
  000de1: line 301 define SDIO_DataBlockSize_2b ((uint32_t)0x00000010)
  000e11: line 302 define SDIO_DataBlockSize_4b ((uint32_t)0x00000020)
  000e41: line 303 define SDIO_DataBlockSize_8b ((uint32_t)0x00000030)
  000e71: line 304 define SDIO_DataBlockSize_16b ((uint32_t)0x00000040)
  000ea2: line 305 define SDIO_DataBlockSize_32b ((uint32_t)0x00000050)
  000ed3: line 306 define SDIO_DataBlockSize_64b ((uint32_t)0x00000060)
  000f04: line 307 define SDIO_DataBlockSize_128b ((uint32_t)0x00000070)
  000f36: line 308 define SDIO_DataBlockSize_256b ((uint32_t)0x00000080)
  000f68: line 309 define SDIO_DataBlockSize_512b ((uint32_t)0x00000090)
  000f9a: line 310 define SDIO_DataBlockSize_1024b ((uint32_t)0x000000A0)
  000fcd: line 311 define SDIO_DataBlockSize_2048b ((uint32_t)0x000000B0)
  001000: line 312 define SDIO_DataBlockSize_4096b ((uint32_t)0x000000C0)
  001033: line 313 define SDIO_DataBlockSize_8192b ((uint32_t)0x000000D0)
  001066: line 314 define SDIO_DataBlockSize_16384b ((uint32_t)0x000000E0)
  00109a: line 315 define IS_SDIO_BLOCK_SIZE(SIZE) (((SIZE) == SDIO_DataBlockSize_1b) || ((SIZE) == SDIO_DataBlockSize_2b) || ((SIZE) == SDIO_DataBlockSize_4b) || ((SIZE) == SDIO_DataBlockSize_8b) || ((SIZE) == SDIO_DataBlockSize_16b) || ((SIZE) == SDIO_DataBlockSize_32b) || ((SIZE) == SDIO_DataBlockSize_64b) || ((SIZE) == SDIO_DataBlockSize_128b) || ((SIZE) == SDIO_DataBlockSize_256b) || ((SIZE) == SDIO_DataBlockSize_512b) || ((SIZE) == SDIO_DataBlockSize_1024b) || ((SIZE) == SDIO_DataBlockSize_2048b) || ((SIZE) == SDIO_DataBlockSize_4096b) || ((SIZE) == SDIO_DataBlockSize_8192b) || ((SIZE) == SDIO_DataBlockSize_16384b))
  0012f9: line 338 define SDIO_TransferDir_ToCard ((uint32_t)0x00000000)
  00132b: line 339 define SDIO_TransferDir_ToSDIO ((uint32_t)0x00000002)
  00135d: line 340 define IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TransferDir_ToCard) || ((DIR) == SDIO_TransferDir_ToSDIO))
  0013c5: line 350 define SDIO_TransferMode_Block ((uint32_t)0x00000000)
  0013f7: line 351 define SDIO_TransferMode_Stream ((uint32_t)0x00000004)
  00142a: line 352 define IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TransferMode_Stream) || ((MODE) == SDIO_TransferMode_Block))
  001497: line 362 define SDIO_DPSM_Disable ((uint32_t)0x00000000)
  0014c3: line 363 define SDIO_DPSM_Enable ((uint32_t)0x00000001)
  0014ee: line 364 define IS_SDIO_DPSM(DPSM) (((DPSM) == SDIO_DPSM_Enable) || ((DPSM) == SDIO_DPSM_Disable))
  001544: line 373 define SDIO_FLAG_CCRCFAIL ((uint32_t)0x00000001)
  001571: line 374 define SDIO_FLAG_DCRCFAIL ((uint32_t)0x00000002)
  00159e: line 375 define SDIO_FLAG_CTIMEOUT ((uint32_t)0x00000004)
  0015cb: line 376 define SDIO_FLAG_DTIMEOUT ((uint32_t)0x00000008)
  0015f8: line 377 define SDIO_FLAG_TXUNDERR ((uint32_t)0x00000010)
  001625: line 378 define SDIO_FLAG_RXOVERR ((uint32_t)0x00000020)
  001651: line 379 define SDIO_FLAG_CMDREND ((uint32_t)0x00000040)
  00167d: line 380 define SDIO_FLAG_CMDSENT ((uint32_t)0x00000080)
  0016a9: line 381 define SDIO_FLAG_DATAEND ((uint32_t)0x00000100)
  0016d5: line 382 define SDIO_FLAG_STBITERR ((uint32_t)0x00000200)
  001702: line 383 define SDIO_FLAG_DBCKEND ((uint32_t)0x00000400)
  00172e: line 384 define SDIO_FLAG_CMDACT ((uint32_t)0x00000800)
  001759: line 385 define SDIO_FLAG_TXACT ((uint32_t)0x00001000)
  001783: line 386 define SDIO_FLAG_RXACT ((uint32_t)0x00002000)
  0017ad: line 387 define SDIO_FLAG_TXFIFOHE ((uint32_t)0x00004000)
  0017da: line 388 define SDIO_FLAG_RXFIFOHF ((uint32_t)0x00008000)
  001807: line 389 define SDIO_FLAG_TXFIFOF ((uint32_t)0x00010000)
  001833: line 390 define SDIO_FLAG_RXFIFOF ((uint32_t)0x00020000)
  00185f: line 391 define SDIO_FLAG_TXFIFOE ((uint32_t)0x00040000)
  00188b: line 392 define SDIO_FLAG_RXFIFOE ((uint32_t)0x00080000)
  0018b7: line 393 define SDIO_FLAG_TXDAVL ((uint32_t)0x00100000)
  0018e2: line 394 define SDIO_FLAG_RXDAVL ((uint32_t)0x00200000)
  00190d: line 395 define SDIO_FLAG_SDIOIT ((uint32_t)0x00400000)
  001938: line 396 define SDIO_FLAG_CEATAEND ((uint32_t)0x00800000)
  001965: line 397 define IS_SDIO_FLAG(FLAG) (((FLAG) == SDIO_FLAG_CCRCFAIL) || ((FLAG) == SDIO_FLAG_DCRCFAIL) || ((FLAG) == SDIO_FLAG_CTIMEOUT) || ((FLAG) == SDIO_FLAG_DTIMEOUT) || ((FLAG) == SDIO_FLAG_TXUNDERR) || ((FLAG) == SDIO_FLAG_RXOVERR) || ((FLAG) == SDIO_FLAG_CMDREND) || ((FLAG) == SDIO_FLAG_CMDSENT) || ((FLAG) == SDIO_FLAG_DATAEND) || ((FLAG) == SDIO_FLAG_STBITERR) || ((FLAG) == SDIO_FLAG_DBCKEND) || ((FLAG) == SDIO_FLAG_CMDACT) || ((FLAG) == SDIO_FLAG_TXACT) || ((FLAG) == SDIO_FLAG_RXACT) || ((FLAG) == SDIO_FLAG_TXFIFOHE) || ((FLAG) == SDIO_FLAG_RXFIFOHF) || ((FLAG) == SDIO_FLAG_TXFIFOF) || ((FLAG) == SDIO_FLAG_RXFIFOF) || ((FLAG) == SDIO_FLAG_TXFIFOE) || ((FLAG) == SDIO_FLAG_RXFIFOE) || ((FLAG) == SDIO_FLAG_TXDAVL) || ((FLAG) == SDIO_FLAG_RXDAVL) || ((FLAG) == SDIO_FLAG_SDIOIT) || ((FLAG) == SDIO_FLAG_CEATAEND))
  001c93: line 422 define IS_SDIO_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFF3FF800) == 0x00) && ((FLAG) != (uint32_t)0x00))
  001cf9: line 424 define IS_SDIO_GET_IT(IT) (((IT) == SDIO_IT_CCRCFAIL) || ((IT) == SDIO_IT_DCRCFAIL) || ((IT) == SDIO_IT_CTIMEOUT) || ((IT) == SDIO_IT_DTIMEOUT) || ((IT) == SDIO_IT_TXUNDERR) || ((IT) == SDIO_IT_RXOVERR) || ((IT) == SDIO_IT_CMDREND) || ((IT) == SDIO_IT_CMDSENT) || ((IT) == SDIO_IT_DATAEND) || ((IT) == SDIO_IT_STBITERR) || ((IT) == SDIO_IT_DBCKEND) || ((IT) == SDIO_IT_CMDACT) || ((IT) == SDIO_IT_TXACT) || ((IT) == SDIO_IT_RXACT) || ((IT) == SDIO_IT_TXFIFOHE) || ((IT) == SDIO_IT_RXFIFOHF) || ((IT) == SDIO_IT_TXFIFOF) || ((IT) == SDIO_IT_RXFIFOF) || ((IT) == SDIO_IT_TXFIFOE) || ((IT) == SDIO_IT_RXFIFOE) || ((IT) == SDIO_IT_TXDAVL) || ((IT) == SDIO_IT_RXDAVL) || ((IT) == SDIO_IT_SDIOIT) || ((IT) == SDIO_IT_CEATAEND))
  001fc7: line 449 define IS_SDIO_CLEAR_IT(IT) ((((IT) & (uint32_t)0xFF3FF800) == 0x00) && ((IT) != (uint32_t)0x00))
  002025: line 459 define SDIO_ReadWaitMode_CLK ((uint32_t)0x00000001)
  002055: line 460 define SDIO_ReadWaitMode_DATA2 ((uint32_t)0x00000000)
  002087: line 461 define IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_ReadWaitMode_CLK) || ((MODE) == SDIO_ReadWaitMode_DATA2))
  0020f1: end include
  0020f2: end of translation unit


** Section #102 '__ARM_grp.stm32f10x_spi.h.2_In4000_o6nFe4HSUR9_l00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #103 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 692 bytes

  000000: Header:
    size 0x2b0 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_spi.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   42  = 0x13 (DW_TAG_structure_type)
  000134:     DW_AT_sibling 0x1fc
  000136:     DW_AT_byte_size 0x12
  000137:     30  = 0xd (DW_TAG_member)
  000138:       DW_AT_name SPI_Direction
  000146:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00014e:     30  = 0xd (DW_TAG_member)
  00014f:       DW_AT_name SPI_Mode
  000158:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00015d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000160:     30  = 0xd (DW_TAG_member)
  000161:       DW_AT_name SPI_DataSize
  00016e:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000173:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000176:     30  = 0xd (DW_TAG_member)
  000177:       DW_AT_name SPI_CPOL
  000180:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000185:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000188:     30  = 0xd (DW_TAG_member)
  000189:       DW_AT_name SPI_CPHA
  000192:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000197:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00019a:     30  = 0xd (DW_TAG_member)
  00019b:       DW_AT_name SPI_NSS
  0001a3:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001ab:     30  = 0xd (DW_TAG_member)
  0001ac:       DW_AT_name SPI_BaudRatePrescaler
  0001c2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001c7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001ca:     30  = 0xd (DW_TAG_member)
  0001cb:       DW_AT_name SPI_FirstBit
  0001d8:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001dd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  0001e0:     30  = 0xd (DW_TAG_member)
  0001e1:       DW_AT_name SPI_CRCPolynomial
  0001f3:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001fb:     0  null
  0001fc:   80  = 0x16 (DW_TAG_typedef)
  0001fd:     DW_AT_name SPI_InitTypeDef
  00020d:     DW_AT_type indirect DW_FORM_ref2 0x133
  000210:     DW_AT_decl_file 0x1
  000211:     DW_AT_decl_line 0x51
  000212:     DW_AT_decl_column 0x2
  000213:   42  = 0x13 (DW_TAG_structure_type)
  000214:     DW_AT_sibling 0x299
  000216:     DW_AT_byte_size 0x10
  000217:     30  = 0xd (DW_TAG_member)
  000218:       DW_AT_name I2S_Mode
  000221:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000226:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000229:     30  = 0xd (DW_TAG_member)
  00022a:       DW_AT_name I2S_Standard
  000237:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00023c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00023f:     30  = 0xd (DW_TAG_member)
  000240:       DW_AT_name I2S_DataFormat
  00024f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000254:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000257:     30  = 0xd (DW_TAG_member)
  000258:       DW_AT_name I2S_MCLKOutput
  000267:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00026c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00026f:     30  = 0xd (DW_TAG_member)
  000270:       DW_AT_name I2S_AudioFreq
  00027e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000283:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000286:     30  = 0xd (DW_TAG_member)
  000287:       DW_AT_name I2S_CPOL
  000290:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000295:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000298:     0  null
  000299:   80  = 0x16 (DW_TAG_typedef)
  00029a:     DW_AT_name I2S_InitTypeDef
  0002aa:     DW_AT_type indirect DW_FORM_ref2 0x213
  0002ad:     DW_AT_decl_file 0x1
  0002ae:     DW_AT_decl_line 0x6b
  0002af:     DW_AT_decl_column 0x2
  0002b0:   0  null
  0002b1: 0  padding
  0002b2: 0  padding
  0002b3: 0  padding


** Section #167 '.rel.debug_info' (SHT_REL)
    Size   : 144 bytes (alignment 4)
    Symbol table #136 '.symtab'
    18 relocations applied to section #103 '.debug_info'


** Section #104 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_spi.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 73 70 69 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_spi.h:1.0


** Section #105 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 6236 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_SPI_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 117 define IS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || ((PERIPH) == SPI2) || ((PERIPH) == SPI3))
  000079: line 121 define IS_SPI_23_PERIPH(PERIPH) (((PERIPH) == SPI2) || ((PERIPH) == SPI3))
  0000bf: line 128 define SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000)
  0000f5: line 129 define SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400)
  000127: line 130 define SPI_Direction_1Line_Rx ((uint16_t)0x8000)
  000154: line 131 define SPI_Direction_1Line_Tx ((uint16_t)0xC000)
  000181: line 132 define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || ((MODE) == SPI_Direction_2Lines_RxOnly) || ((MODE) == SPI_Direction_1Line_Rx) || ((MODE) == SPI_Direction_1Line_Tx))
  000245: line 144 define SPI_Mode_Master ((uint16_t)0x0104)
  00026b: line 145 define SPI_Mode_Slave ((uint16_t)0x0000)
  000290: line 146 define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || ((MODE) == SPI_Mode_Slave))
  0002e1: line 156 define SPI_DataSize_16b ((uint16_t)0x0800)
  000308: line 157 define SPI_DataSize_8b ((uint16_t)0x0000)
  00032e: line 158 define IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DataSize_16b) || ((DATASIZE) == SPI_DataSize_8b))
  000391: line 168 define SPI_CPOL_Low ((uint16_t)0x0000)
  0003b4: line 169 define SPI_CPOL_High ((uint16_t)0x0002)
  0003d8: line 170 define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || ((CPOL) == SPI_CPOL_High))
  000425: line 180 define SPI_CPHA_1Edge ((uint16_t)0x0000)
  00044a: line 181 define SPI_CPHA_2Edge ((uint16_t)0x0001)
  00046f: line 182 define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || ((CPHA) == SPI_CPHA_2Edge))
  0004bf: line 192 define SPI_NSS_Soft ((uint16_t)0x0200)
  0004e2: line 193 define SPI_NSS_Hard ((uint16_t)0x0000)
  000505: line 194 define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || ((NSS) == SPI_NSS_Hard))
  00054d: line 204 define SPI_BaudRatePrescaler_2 ((uint16_t)0x0000)
  00057b: line 205 define SPI_BaudRatePrescaler_4 ((uint16_t)0x0008)
  0005a9: line 206 define SPI_BaudRatePrescaler_8 ((uint16_t)0x0010)
  0005d7: line 207 define SPI_BaudRatePrescaler_16 ((uint16_t)0x0018)
  000606: line 208 define SPI_BaudRatePrescaler_32 ((uint16_t)0x0020)
  000635: line 209 define SPI_BaudRatePrescaler_64 ((uint16_t)0x0028)
  000664: line 210 define SPI_BaudRatePrescaler_128 ((uint16_t)0x0030)
  000694: line 211 define SPI_BaudRatePrescaler_256 ((uint16_t)0x0038)
  0006c4: line 212 define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || ((PRESCALER) == SPI_BaudRatePrescaler_4) || ((PRESCALER) == SPI_BaudRatePrescaler_8) || ((PRESCALER) == SPI_BaudRatePrescaler_16) || ((PRESCALER) == SPI_BaudRatePrescaler_32) || ((PRESCALER) == SPI_BaudRatePrescaler_64) || ((PRESCALER) == SPI_BaudRatePrescaler_128) || ((PRESCALER) == SPI_BaudRatePrescaler_256))
  000852: line 228 define SPI_FirstBit_MSB ((uint16_t)0x0000)
  000879: line 229 define SPI_FirstBit_LSB ((uint16_t)0x0080)
  0008a0: line 230 define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || ((BIT) == SPI_FirstBit_LSB))
  0008f6: line 240 define I2S_Mode_SlaveTx ((uint16_t)0x0000)
  00091d: line 241 define I2S_Mode_SlaveRx ((uint16_t)0x0100)
  000944: line 242 define I2S_Mode_MasterTx ((uint16_t)0x0200)
  00096c: line 243 define I2S_Mode_MasterRx ((uint16_t)0x0300)
  000994: line 244 define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || ((MODE) == I2S_Mode_SlaveRx) || ((MODE) == I2S_Mode_MasterTx) || ((MODE) == I2S_Mode_MasterRx) )
  000a2b: line 256 define I2S_Standard_Phillips ((uint16_t)0x0000)
  000a57: line 257 define I2S_Standard_MSB ((uint16_t)0x0010)
  000a7e: line 258 define I2S_Standard_LSB ((uint16_t)0x0020)
  000aa5: line 259 define I2S_Standard_PCMShort ((uint16_t)0x0030)
  000ad1: line 260 define I2S_Standard_PCMLong ((uint16_t)0x00B0)
  000afc: line 261 define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || ((STANDARD) == I2S_Standard_MSB) || ((STANDARD) == I2S_Standard_LSB) || ((STANDARD) == I2S_Standard_PCMShort) || ((STANDARD) == I2S_Standard_PCMLong))
  000bda: line 274 define I2S_DataFormat_16b ((uint16_t)0x0000)
  000c03: line 275 define I2S_DataFormat_16bextended ((uint16_t)0x0001)
  000c34: line 276 define I2S_DataFormat_24b ((uint16_t)0x0003)
  000c5d: line 277 define I2S_DataFormat_32b ((uint16_t)0x0005)
  000c86: line 278 define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || ((FORMAT) == I2S_DataFormat_16bextended) || ((FORMAT) == I2S_DataFormat_24b) || ((FORMAT) == I2S_DataFormat_32b))
  000d3b: line 290 define I2S_MCLKOutput_Enable ((uint16_t)0x0200)
  000d67: line 291 define I2S_MCLKOutput_Disable ((uint16_t)0x0000)
  000d94: line 292 define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || ((OUTPUT) == I2S_MCLKOutput_Disable))
  000e00: line 302 define I2S_AudioFreq_192k ((uint32_t)192000)
  000e29: line 303 define I2S_AudioFreq_96k ((uint32_t)96000)
  000e50: line 304 define I2S_AudioFreq_48k ((uint32_t)48000)
  000e77: line 305 define I2S_AudioFreq_44k ((uint32_t)44100)
  000e9e: line 306 define I2S_AudioFreq_32k ((uint32_t)32000)
  000ec5: line 307 define I2S_AudioFreq_22k ((uint32_t)22050)
  000eec: line 308 define I2S_AudioFreq_16k ((uint32_t)16000)
  000f13: line 309 define I2S_AudioFreq_11k ((uint32_t)11025)
  000f3a: line 310 define I2S_AudioFreq_8k ((uint32_t)8000)
  000f5f: line 311 define I2S_AudioFreq_Default ((uint32_t)2)
  000f86: line 313 define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && ((FREQ) <= I2S_AudioFreq_192k)) || ((FREQ) == I2S_AudioFreq_Default))
  001009: line 324 define I2S_CPOL_Low ((uint16_t)0x0000)
  00102c: line 325 define I2S_CPOL_High ((uint16_t)0x0008)
  001050: line 326 define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || ((CPOL) == I2S_CPOL_High))
  00109d: line 336 define SPI_I2S_DMAReq_Tx ((uint16_t)0x0002)
  0010c5: line 337 define SPI_I2S_DMAReq_Rx ((uint16_t)0x0001)
  0010ed: line 338 define IS_SPI_I2S_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFFFC) == 0x00) && ((DMAREQ) != 0x00))
  00114a: line 347 define SPI_NSSInternalSoft_Set ((uint16_t)0x0100)
  001178: line 348 define SPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF)
  0011a8: line 349 define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || ((INTERNAL) == SPI_NSSInternalSoft_Reset))
  001220: line 359 define SPI_CRC_Tx ((uint8_t)0x00)
  00123e: line 360 define SPI_CRC_Rx ((uint8_t)0x01)
  00125c: line 361 define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx))
  0012a0: line 370 define SPI_Direction_Rx ((uint16_t)0xBFFF)
  0012c7: line 371 define SPI_Direction_Tx ((uint16_t)0x4000)
  0012ee: line 372 define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || ((DIRECTION) == SPI_Direction_Tx))
  001356: line 382 define SPI_I2S_IT_TXE ((uint8_t)0x71)
  001378: line 383 define SPI_I2S_IT_RXNE ((uint8_t)0x60)
  00139b: line 384 define SPI_I2S_IT_ERR ((uint8_t)0x50)
  0013bd: line 385 define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || ((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_ERR))
  00142d: line 388 define SPI_I2S_IT_OVR ((uint8_t)0x56)
  00144f: line 389 define SPI_IT_MODF ((uint8_t)0x55)
  00146e: line 390 define SPI_IT_CRCERR ((uint8_t)0x54)
  00148f: line 391 define I2S_IT_UDR ((uint8_t)0x53)
  0014ad: line 392 define IS_SPI_I2S_CLEAR_IT(IT) (((IT) == SPI_IT_CRCERR))
  0014e2: line 393 define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_TXE) || ((IT) == I2S_IT_UDR) || ((IT) == SPI_IT_CRCERR) || ((IT) == SPI_IT_MODF) || ((IT) == SPI_I2S_IT_OVR))
  00159b: line 404 define SPI_I2S_FLAG_RXNE ((uint16_t)0x0001)
  0015c3: line 405 define SPI_I2S_FLAG_TXE ((uint16_t)0x0002)
  0015ea: line 406 define I2S_FLAG_CHSIDE ((uint16_t)0x0004)
  001610: line 407 define I2S_FLAG_UDR ((uint16_t)0x0008)
  001633: line 408 define SPI_FLAG_CRCERR ((uint16_t)0x0010)
  001659: line 409 define SPI_FLAG_MODF ((uint16_t)0x0020)
  00167d: line 410 define SPI_I2S_FLAG_OVR ((uint16_t)0x0040)
  0016a4: line 411 define SPI_I2S_FLAG_BSY ((uint16_t)0x0080)
  0016cb: line 412 define IS_SPI_I2S_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR))
  001708: line 413 define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || ((FLAG) == I2S_FLAG_UDR) || ((FLAG) == I2S_FLAG_CHSIDE) || ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE))
  00181c: line 425 define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1)
  001857: end include
  001858: end of translation unit


** Section #106 '__ARM_grp.stm32f10x_tim.h.2_8Sa000_VZBqYqGp9O9_v00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #107 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1040 bytes

  000000: Header:
    size 0x40c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_tim.h
  000036:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007d:   DW_AT_language DW_LANG_C89
  00007f:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012b:   DW_AT_macro_info 0x0
  00012f:   DW_AT_stmt_list 0x0
  000133:   42  = 0x13 (DW_TAG_structure_type)
  000134:     DW_AT_sibling 0x1b6
  000136:     DW_AT_byte_size 0xa
  000137:     30  = 0xd (DW_TAG_member)
  000138:       DW_AT_name TIM_Prescaler
  000146:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00014e:     30  = 0xd (DW_TAG_member)
  00014f:       DW_AT_name TIM_CounterMode
  00015f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000164:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000167:     30  = 0xd (DW_TAG_member)
  000168:       DW_AT_name TIM_Period
  000173:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000178:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00017b:     30  = 0xd (DW_TAG_member)
  00017c:       DW_AT_name TIM_ClockDivision
  00018e:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000193:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000196:     30  = 0xd (DW_TAG_member)
  000197:       DW_AT_name TIM_RepetitionCounter
  0001ad:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001b5:     0  null
  0001b6:   80  = 0x16 (DW_TAG_typedef)
  0001b7:     DW_AT_name TIM_TimeBaseInitTypeDef
  0001cf:     DW_AT_type indirect DW_FORM_ref2 0x133
  0001d2:     DW_AT_decl_file 0x1
  0001d3:     DW_AT_decl_line 0x4a
  0001d4:     DW_AT_decl_column 0x3
  0001d5:   42  = 0x13 (DW_TAG_structure_type)
  0001d6:     DW_AT_sibling 0x298
  0001d8:     DW_AT_byte_size 0x10
  0001d9:     30  = 0xd (DW_TAG_member)
  0001da:       DW_AT_name TIM_OCMode
  0001e5:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001ea:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001ed:     30  = 0xd (DW_TAG_member)
  0001ee:       DW_AT_name TIM_OutputState
  0001fe:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000203:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000206:     30  = 0xd (DW_TAG_member)
  000207:       DW_AT_name TIM_OutputNState
  000218:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00021d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000220:     30  = 0xd (DW_TAG_member)
  000221:       DW_AT_name TIM_Pulse
  00022b:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000230:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000233:     30  = 0xd (DW_TAG_member)
  000234:       DW_AT_name TIM_OCPolarity
  000243:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000248:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00024b:     30  = 0xd (DW_TAG_member)
  00024c:       DW_AT_name TIM_OCNPolarity
  00025c:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000261:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  000264:     30  = 0xd (DW_TAG_member)
  000265:       DW_AT_name TIM_OCIdleState
  000275:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00027a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00027d:     30  = 0xd (DW_TAG_member)
  00027e:       DW_AT_name TIM_OCNIdleState
  00028f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000294:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  000297:     0  null
  000298:   80  = 0x16 (DW_TAG_typedef)
  000299:     DW_AT_name TIM_OCInitTypeDef
  0002ab:     DW_AT_type indirect DW_FORM_ref2 0x1d5
  0002ae:     DW_AT_decl_file 0x1
  0002af:     DW_AT_decl_line 0x6d
  0002b0:     DW_AT_decl_column 0x3
  0002b1:   42  = 0x13 (DW_TAG_structure_type)
  0002b2:     DW_AT_sibling 0x32b
  0002b4:     DW_AT_byte_size 0xa
  0002b5:     30  = 0xd (DW_TAG_member)
  0002b6:       DW_AT_name TIM_Channel
  0002c2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002c7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002ca:     30  = 0xd (DW_TAG_member)
  0002cb:       DW_AT_name TIM_ICPolarity
  0002da:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002df:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  0002e2:     30  = 0xd (DW_TAG_member)
  0002e3:       DW_AT_name TIM_ICSelection
  0002f3:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0002fb:     30  = 0xd (DW_TAG_member)
  0002fc:       DW_AT_name TIM_ICPrescaler
  00030c:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000311:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000314:     30  = 0xd (DW_TAG_member)
  000315:       DW_AT_name TIM_ICFilter
  000322:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000327:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00032a:     0  null
  00032b:   80  = 0x16 (DW_TAG_typedef)
  00032c:     DW_AT_name TIM_ICInitTypeDef
  00033e:     DW_AT_type indirect DW_FORM_ref2 0x2b1
  000341:     DW_AT_decl_file 0x1
  000342:     DW_AT_decl_line 0x84
  000344:     DW_AT_decl_column 0x3
  000345:   42  = 0x13 (DW_TAG_structure_type)
  000346:     DW_AT_sibling 0x3f0
  000348:     DW_AT_byte_size 0xe
  000349:     30  = 0xd (DW_TAG_member)
  00034a:       DW_AT_name TIM_OSSRState
  000358:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00035d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000360:     30  = 0xd (DW_TAG_member)
  000361:       DW_AT_name TIM_OSSIState
  00036f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000374:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000377:     30  = 0xd (DW_TAG_member)
  000378:       DW_AT_name TIM_LOCKLevel
  000386:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00038b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00038e:     30  = 0xd (DW_TAG_member)
  00038f:       DW_AT_name TIM_DeadTime
  00039c:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  0003a4:     30  = 0xd (DW_TAG_member)
  0003a5:       DW_AT_name TIM_Break
  0003af:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003b4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0003b7:     30  = 0xd (DW_TAG_member)
  0003b8:       DW_AT_name TIM_BreakPolarity
  0003ca:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003cf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0003d2:     30  = 0xd (DW_TAG_member)
  0003d3:       DW_AT_name TIM_AutomaticOutput
  0003e7:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0003ef:     0  null
  0003f0:   80  = 0x16 (DW_TAG_typedef)
  0003f1:     DW_AT_name TIM_BDTRInitTypeDef
  000405:     DW_AT_type indirect DW_FORM_ref2 0x345
  000408:     DW_AT_decl_file 0x1
  000409:     DW_AT_decl_line 0xa3
  00040b:     DW_AT_decl_column 0x3
  00040c:   0  null
  00040d: 0  padding
  00040e: 0  padding
  00040f: 0  padding


** Section #168 '.rel.debug_info' (SHT_REL)
    Size   : 224 bytes (alignment 4)
    Symbol table #136 '.symtab'
    28 relocations applied to section #107 '.debug_info'


** Section #108 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 116 bytes

  000000: Header:
    length 112 (not including this field)
    version 3
    prologue length 103
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_tim.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 74 69 6d 2e 68 00 01 00 00
  000061:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000070:  file ""                      : 00
  000071:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_tim.h:1.0


** Section #109 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 19324 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_TIM_H 
  000018: include at line 32 - file 2
  00001b: end include
  00001c: line 169 define IS_TIM_ALL_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM6) || ((PERIPH) == TIM7) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM10)|| ((PERIPH) == TIM11)|| ((PERIPH) == TIM12)|| ((PERIPH) == TIM13)|| ((PERIPH) == TIM14)|| ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17))
  0001af: line 188 define IS_TIM_LIST1_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM8))
  0001f9: line 192 define IS_TIM_LIST2_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM8) || ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17))
  000286: line 199 define IS_TIM_LIST3_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8))
  000328: line 207 define IS_TIM_LIST4_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17))
  00040d: line 218 define IS_TIM_LIST5_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM15))
  0004c6: line 227 define IS_TIM_LIST6_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM12)|| ((PERIPH) == TIM15))
  0005ab: line 238 define IS_TIM_LIST7_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM6) || ((PERIPH) == TIM7) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM12)|| ((PERIPH) == TIM15))
  0006bc: line 251 define IS_TIM_LIST8_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM10)|| ((PERIPH) == TIM11)|| ((PERIPH) == TIM12)|| ((PERIPH) == TIM13)|| ((PERIPH) == TIM14)|| ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17))
  000825: line 268 define IS_TIM_LIST9_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM6) || ((PERIPH) == TIM7) || ((PERIPH) == TIM8) || ((PERIPH) == TIM15)|| ((PERIPH) == TIM16)|| ((PERIPH) == TIM17))
  000936: line 288 define TIM_OCMode_Timing ((uint16_t)0x0000)
  00095e: line 289 define TIM_OCMode_Active ((uint16_t)0x0010)
  000986: line 290 define TIM_OCMode_Inactive ((uint16_t)0x0020)
  0009b0: line 291 define TIM_OCMode_Toggle ((uint16_t)0x0030)
  0009d8: line 292 define TIM_OCMode_PWM1 ((uint16_t)0x0060)
  0009fe: line 293 define TIM_OCMode_PWM2 ((uint16_t)0x0070)
  000a24: line 294 define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) || ((MODE) == TIM_OCMode_Active) || ((MODE) == TIM_OCMode_Inactive) || ((MODE) == TIM_OCMode_Toggle)|| ((MODE) == TIM_OCMode_PWM1) || ((MODE) == TIM_OCMode_PWM2))
  000afe: line 300 define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || ((MODE) == TIM_OCMode_Active) || ((MODE) == TIM_OCMode_Inactive) || ((MODE) == TIM_OCMode_Toggle)|| ((MODE) == TIM_OCMode_PWM1) || ((MODE) == TIM_OCMode_PWM2) || ((MODE) == TIM_ForcedAction_Active) || ((MODE) == TIM_ForcedAction_InActive))
  000c24: line 316 define TIM_OPMode_Single ((uint16_t)0x0008)
  000c4c: line 317 define TIM_OPMode_Repetitive ((uint16_t)0x0000)
  000c78: line 318 define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) || ((MODE) == TIM_OPMode_Repetitive))
  000cd6: line 328 define TIM_Channel_1 ((uint16_t)0x0000)
  000cfa: line 329 define TIM_Channel_2 ((uint16_t)0x0004)
  000d1e: line 330 define TIM_Channel_3 ((uint16_t)0x0008)
  000d42: line 331 define TIM_Channel_4 ((uint16_t)0x000C)
  000d66: line 332 define IS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || ((CHANNEL) == TIM_Channel_2) || ((CHANNEL) == TIM_Channel_3) || ((CHANNEL) == TIM_Channel_4))
  000e00: line 336 define IS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || ((CHANNEL) == TIM_Channel_2))
  000e5f: line 338 define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || ((CHANNEL) == TIM_Channel_2) || ((CHANNEL) == TIM_Channel_3))
  000ee7: line 349 define TIM_CKD_DIV1 ((uint16_t)0x0000)
  000f0a: line 350 define TIM_CKD_DIV2 ((uint16_t)0x0100)
  000f2d: line 351 define TIM_CKD_DIV4 ((uint16_t)0x0200)
  000f50: line 352 define IS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) || ((DIV) == TIM_CKD_DIV2) || ((DIV) == TIM_CKD_DIV4))
  000fb7: line 363 define TIM_CounterMode_Up ((uint16_t)0x0000)
  000fe0: line 364 define TIM_CounterMode_Down ((uint16_t)0x0010)
  00100b: line 365 define TIM_CounterMode_CenterAligned1 ((uint16_t)0x0020)
  001040: line 366 define TIM_CounterMode_CenterAligned2 ((uint16_t)0x0040)
  001075: line 367 define TIM_CounterMode_CenterAligned3 ((uint16_t)0x0060)
  0010aa: line 368 define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) || ((MODE) == TIM_CounterMode_Down) || ((MODE) == TIM_CounterMode_CenterAligned1) || ((MODE) == TIM_CounterMode_CenterAligned2) || ((MODE) == TIM_CounterMode_CenterAligned3))
  001196: line 381 define TIM_OCPolarity_High ((uint16_t)0x0000)
  0011c0: line 382 define TIM_OCPolarity_Low ((uint16_t)0x0002)
  0011e9: line 383 define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPolarity_High) || ((POLARITY) == TIM_OCPolarity_Low))
  001255: line 393 define TIM_OCNPolarity_High ((uint16_t)0x0000)
  001280: line 394 define TIM_OCNPolarity_Low ((uint16_t)0x0008)
  0012aa: line 395 define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) || ((POLARITY) == TIM_OCNPolarity_Low))
  001319: line 405 define TIM_OutputState_Disable ((uint16_t)0x0000)
  001347: line 406 define TIM_OutputState_Enable ((uint16_t)0x0001)
  001374: line 407 define IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OutputState_Disable) || ((STATE) == TIM_OutputState_Enable))
  0013e0: line 417 define TIM_OutputNState_Disable ((uint16_t)0x0000)
  00140f: line 418 define TIM_OutputNState_Enable ((uint16_t)0x0004)
  00143d: line 419 define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) || ((STATE) == TIM_OutputNState_Enable))
  0014ac: line 429 define TIM_CCx_Enable ((uint16_t)0x0001)
  0014d1: line 430 define TIM_CCx_Disable ((uint16_t)0x0000)
  0014f7: line 431 define IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) || ((CCX) == TIM_CCx_Disable))
  001544: line 441 define TIM_CCxN_Enable ((uint16_t)0x0004)
  00156a: line 442 define TIM_CCxN_Disable ((uint16_t)0x0000)
  001591: line 443 define IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) || ((CCXN) == TIM_CCxN_Disable))
  0015e4: line 453 define TIM_Break_Enable ((uint16_t)0x1000)
  00160b: line 454 define TIM_Break_Disable ((uint16_t)0x0000)
  001633: line 455 define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) || ((STATE) == TIM_Break_Disable))
  001692: line 465 define TIM_BreakPolarity_Low ((uint16_t)0x0000)
  0016be: line 466 define TIM_BreakPolarity_High ((uint16_t)0x2000)
  0016eb: line 467 define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BreakPolarity_Low) || ((POLARITY) == TIM_BreakPolarity_High))
  001760: line 477 define TIM_AutomaticOutput_Enable ((uint16_t)0x4000)
  001791: line 478 define TIM_AutomaticOutput_Disable ((uint16_t)0x0000)
  0017c3: line 479 define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) || ((STATE) == TIM_AutomaticOutput_Disable))
  001841: line 489 define TIM_LOCKLevel_OFF ((uint16_t)0x0000)
  001869: line 490 define TIM_LOCKLevel_1 ((uint16_t)0x0100)
  00188f: line 491 define TIM_LOCKLevel_2 ((uint16_t)0x0200)
  0018b5: line 492 define TIM_LOCKLevel_3 ((uint16_t)0x0300)
  0018db: line 493 define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLevel_OFF) || ((LEVEL) == TIM_LOCKLevel_1) || ((LEVEL) == TIM_LOCKLevel_2) || ((LEVEL) == TIM_LOCKLevel_3))
  001978: line 505 define TIM_OSSIState_Enable ((uint16_t)0x0400)
  0019a3: line 506 define TIM_OSSIState_Disable ((uint16_t)0x0000)
  0019cf: line 507 define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSIState_Enable) || ((STATE) == TIM_OSSIState_Disable))
  001a35: line 517 define TIM_OSSRState_Enable ((uint16_t)0x0800)
  001a60: line 518 define TIM_OSSRState_Disable ((uint16_t)0x0000)
  001a8c: line 519 define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSRState_Enable) || ((STATE) == TIM_OSSRState_Disable))
  001af2: line 529 define TIM_OCIdleState_Set ((uint16_t)0x0100)
  001b1c: line 530 define TIM_OCIdleState_Reset ((uint16_t)0x0000)
  001b48: line 531 define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIdleState_Set) || ((STATE) == TIM_OCIdleState_Reset))
  001baf: line 541 define TIM_OCNIdleState_Set ((uint16_t)0x0200)
  001bda: line 542 define TIM_OCNIdleState_Reset ((uint16_t)0x0000)
  001c07: line 543 define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIdleState_Set) || ((STATE) == TIM_OCNIdleState_Reset))
  001c71: line 553 define TIM_ICPolarity_Rising ((uint16_t)0x0000)
  001c9d: line 554 define TIM_ICPolarity_Falling ((uint16_t)0x0002)
  001cca: line 555 define TIM_ICPolarity_BothEdge ((uint16_t)0x000A)
  001cf8: line 556 define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || ((POLARITY) == TIM_ICPolarity_Falling))
  001d6a: line 558 define IS_TIM_IC_POLARITY_LITE(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || ((POLARITY) == TIM_ICPolarity_Falling)|| ((POLARITY) == TIM_ICPolarity_BothEdge))
  001e0b: line 569 define TIM_ICSelection_DirectTI ((uint16_t)0x0001)
  001e3a: line 571 define TIM_ICSelection_IndirectTI ((uint16_t)0x0002)
  001e6b: line 573 define TIM_ICSelection_TRC ((uint16_t)0x0003)
  001e95: line 574 define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI) || ((SELECTION) == TIM_ICSelection_IndirectTI) || ((SELECTION) == TIM_ICSelection_TRC))
  001f3a: line 585 define TIM_ICPSC_DIV1 ((uint16_t)0x0000)
  001f5f: line 586 define TIM_ICPSC_DIV2 ((uint16_t)0x0004)
  001f84: line 587 define TIM_ICPSC_DIV4 ((uint16_t)0x0008)
  001fa9: line 588 define TIM_ICPSC_DIV8 ((uint16_t)0x000C)
  001fce: line 589 define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || ((PRESCALER) == TIM_ICPSC_DIV2) || ((PRESCALER) == TIM_ICPSC_DIV4) || ((PRESCALER) == TIM_ICPSC_DIV8))
  00207b: line 601 define TIM_IT_Update ((uint16_t)0x0001)
  00209f: line 602 define TIM_IT_CC1 ((uint16_t)0x0002)
  0020c0: line 603 define TIM_IT_CC2 ((uint16_t)0x0004)
  0020e1: line 604 define TIM_IT_CC3 ((uint16_t)0x0008)
  002102: line 605 define TIM_IT_CC4 ((uint16_t)0x0010)
  002123: line 606 define TIM_IT_COM ((uint16_t)0x0020)
  002144: line 607 define TIM_IT_Trigger ((uint16_t)0x0040)
  002169: line 608 define TIM_IT_Break ((uint16_t)0x0080)
  00218c: line 609 define IS_TIM_IT(IT) ((((IT) & (uint16_t)0xFF00) == 0x0000) && ((IT) != 0x0000))
  0021d9: line 611 define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) || ((IT) == TIM_IT_CC1) || ((IT) == TIM_IT_CC2) || ((IT) == TIM_IT_CC3) || ((IT) == TIM_IT_CC4) || ((IT) == TIM_IT_COM) || ((IT) == TIM_IT_Trigger) || ((IT) == TIM_IT_Break))
  0022b6: line 627 define TIM_DMABase_CR1 ((uint16_t)0x0000)
  0022dc: line 628 define TIM_DMABase_CR2 ((uint16_t)0x0001)
  002302: line 629 define TIM_DMABase_SMCR ((uint16_t)0x0002)
  002329: line 630 define TIM_DMABase_DIER ((uint16_t)0x0003)
  002350: line 631 define TIM_DMABase_SR ((uint16_t)0x0004)
  002375: line 632 define TIM_DMABase_EGR ((uint16_t)0x0005)
  00239b: line 633 define TIM_DMABase_CCMR1 ((uint16_t)0x0006)
  0023c3: line 634 define TIM_DMABase_CCMR2 ((uint16_t)0x0007)
  0023eb: line 635 define TIM_DMABase_CCER ((uint16_t)0x0008)
  002412: line 636 define TIM_DMABase_CNT ((uint16_t)0x0009)
  002438: line 637 define TIM_DMABase_PSC ((uint16_t)0x000A)
  00245e: line 638 define TIM_DMABase_ARR ((uint16_t)0x000B)
  002484: line 639 define TIM_DMABase_RCR ((uint16_t)0x000C)
  0024aa: line 640 define TIM_DMABase_CCR1 ((uint16_t)0x000D)
  0024d1: line 641 define TIM_DMABase_CCR2 ((uint16_t)0x000E)
  0024f8: line 642 define TIM_DMABase_CCR3 ((uint16_t)0x000F)
  00251f: line 643 define TIM_DMABase_CCR4 ((uint16_t)0x0010)
  002546: line 644 define TIM_DMABase_BDTR ((uint16_t)0x0011)
  00256d: line 645 define TIM_DMABase_DCR ((uint16_t)0x0012)
  002593: line 646 define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) || ((BASE) == TIM_DMABase_CR2) || ((BASE) == TIM_DMABase_SMCR) || ((BASE) == TIM_DMABase_DIER) || ((BASE) == TIM_DMABase_SR) || ((BASE) == TIM_DMABase_EGR) || ((BASE) == TIM_DMABase_CCMR1) || ((BASE) == TIM_DMABase_CCMR2) || ((BASE) == TIM_DMABase_CCER) || ((BASE) == TIM_DMABase_CNT) || ((BASE) == TIM_DMABase_PSC) || ((BASE) == TIM_DMABase_ARR) || ((BASE) == TIM_DMABase_RCR) || ((BASE) == TIM_DMABase_CCR1) || ((BASE) == TIM_DMABase_CCR2) || ((BASE) == TIM_DMABase_CCR3) || ((BASE) == TIM_DMABase_CCR4) || ((BASE) == TIM_DMABase_BDTR) || ((BASE) == TIM_DMABase_DCR))
  002803: line 673 define TIM_DMABurstLength_1Transfer ((uint16_t)0x0000)
  002836: line 674 define TIM_DMABurstLength_2Transfers ((uint16_t)0x0100)
  00286a: line 675 define TIM_DMABurstLength_3Transfers ((uint16_t)0x0200)
  00289e: line 676 define TIM_DMABurstLength_4Transfers ((uint16_t)0x0300)
  0028d2: line 677 define TIM_DMABurstLength_5Transfers ((uint16_t)0x0400)
  002906: line 678 define TIM_DMABurstLength_6Transfers ((uint16_t)0x0500)
  00293a: line 679 define TIM_DMABurstLength_7Transfers ((uint16_t)0x0600)
  00296e: line 680 define TIM_DMABurstLength_8Transfers ((uint16_t)0x0700)
  0029a2: line 681 define TIM_DMABurstLength_9Transfers ((uint16_t)0x0800)
  0029d6: line 682 define TIM_DMABurstLength_10Transfers ((uint16_t)0x0900)
  002a0b: line 683 define TIM_DMABurstLength_11Transfers ((uint16_t)0x0A00)
  002a40: line 684 define TIM_DMABurstLength_12Transfers ((uint16_t)0x0B00)
  002a75: line 685 define TIM_DMABurstLength_13Transfers ((uint16_t)0x0C00)
  002aaa: line 686 define TIM_DMABurstLength_14Transfers ((uint16_t)0x0D00)
  002adf: line 687 define TIM_DMABurstLength_15Transfers ((uint16_t)0x0E00)
  002b14: line 688 define TIM_DMABurstLength_16Transfers ((uint16_t)0x0F00)
  002b49: line 689 define TIM_DMABurstLength_17Transfers ((uint16_t)0x1000)
  002b7e: line 690 define TIM_DMABurstLength_18Transfers ((uint16_t)0x1100)
  002bb3: line 691 define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Transfer) || ((LENGTH) == TIM_DMABurstLength_2Transfers) || ((LENGTH) == TIM_DMABurstLength_3Transfers) || ((LENGTH) == TIM_DMABurstLength_4Transfers) || ((LENGTH) == TIM_DMABurstLength_5Transfers) || ((LENGTH) == TIM_DMABurstLength_6Transfers) || ((LENGTH) == TIM_DMABurstLength_7Transfers) || ((LENGTH) == TIM_DMABurstLength_8Transfers) || ((LENGTH) == TIM_DMABurstLength_9Transfers) || ((LENGTH) == TIM_DMABurstLength_10Transfers) || ((LENGTH) == TIM_DMABurstLength_11Transfers) || ((LENGTH) == TIM_DMABurstLength_12Transfers) || ((LENGTH) == TIM_DMABurstLength_13Transfers) || ((LENGTH) == TIM_DMABurstLength_14Transfers) || ((LENGTH) == TIM_DMABurstLength_15Transfers) || ((LENGTH) == TIM_DMABurstLength_16Transfers) || ((LENGTH) == TIM_DMABurstLength_17Transfers) || ((LENGTH) == TIM_DMABurstLength_18Transfers))
  002f25: line 717 define TIM_DMA_Update ((uint16_t)0x0100)
  002f4a: line 718 define TIM_DMA_CC1 ((uint16_t)0x0200)
  002f6c: line 719 define TIM_DMA_CC2 ((uint16_t)0x0400)
  002f8e: line 720 define TIM_DMA_CC3 ((uint16_t)0x0800)
  002fb0: line 721 define TIM_DMA_CC4 ((uint16_t)0x1000)
  002fd2: line 722 define TIM_DMA_COM ((uint16_t)0x2000)
  002ff4: line 723 define TIM_DMA_Trigger ((uint16_t)0x4000)
  00301a: line 724 define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0x80FF) == 0x0000) && ((SOURCE) != 0x0000))
  00307b: line 734 define TIM_ExtTRGPSC_OFF ((uint16_t)0x0000)
  0030a3: line 735 define TIM_ExtTRGPSC_DIV2 ((uint16_t)0x1000)
  0030cc: line 736 define TIM_ExtTRGPSC_DIV4 ((uint16_t)0x2000)
  0030f5: line 737 define TIM_ExtTRGPSC_DIV8 ((uint16_t)0x3000)
  00311e: line 738 define IS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) || ((PRESCALER) == TIM_ExtTRGPSC_DIV2) || ((PRESCALER) == TIM_ExtTRGPSC_DIV4) || ((PRESCALER) == TIM_ExtTRGPSC_DIV8))
  0031db: line 750 define TIM_TS_ITR0 ((uint16_t)0x0000)
  0031fd: line 751 define TIM_TS_ITR1 ((uint16_t)0x0010)
  00321f: line 752 define TIM_TS_ITR2 ((uint16_t)0x0020)
  003241: line 753 define TIM_TS_ITR3 ((uint16_t)0x0030)
  003263: line 754 define TIM_TS_TI1F_ED ((uint16_t)0x0040)
  003288: line 755 define TIM_TS_TI1FP1 ((uint16_t)0x0050)
  0032ac: line 756 define TIM_TS_TI2FP2 ((uint16_t)0x0060)
  0032d0: line 757 define TIM_TS_ETRF ((uint16_t)0x0070)
  0032f2: line 758 define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3) || ((SELECTION) == TIM_TS_TI1F_ED) || ((SELECTION) == TIM_TS_TI1FP1) || ((SELECTION) == TIM_TS_TI2FP2) || ((SELECTION) == TIM_TS_ETRF))
  00341f: line 766 define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3))
  0034ce: line 778 define TIM_TIxExternalCLK1Source_TI1 ((uint16_t)0x0050)
  003502: line 779 define TIM_TIxExternalCLK1Source_TI2 ((uint16_t)0x0060)
  003536: line 780 define TIM_TIxExternalCLK1Source_TI1ED ((uint16_t)0x0040)
  00356c: line 781 define IS_TIM_TIXCLK_SOURCE(SOURCE) (((SOURCE) == TIM_TIxExternalCLK1Source_TI1) || ((SOURCE) == TIM_TIxExternalCLK1Source_TI2) || ((SOURCE) == TIM_TIxExternalCLK1Source_TI1ED))
  00361a: line 791 define TIM_ExtTRGPolarity_Inverted ((uint16_t)0x8000)
  00364c: line 792 define TIM_ExtTRGPolarity_NonInverted ((uint16_t)0x0000)
  003681: line 793 define IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) || ((POLARITY) == TIM_ExtTRGPolarity_NonInverted))
  003702: line 803 define TIM_PSCReloadMode_Update ((uint16_t)0x0000)
  003731: line 804 define TIM_PSCReloadMode_Immediate ((uint16_t)0x0001)
  003763: line 805 define IS_TIM_PRESCALER_RELOAD(RELOAD) (((RELOAD) == TIM_PSCReloadMode_Update) || ((RELOAD) == TIM_PSCReloadMode_Immediate))
  0037dc: line 815 define TIM_ForcedAction_Active ((uint16_t)0x0050)
  00380a: line 816 define TIM_ForcedAction_InActive ((uint16_t)0x0040)
  00383a: line 817 define IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) || ((ACTION) == TIM_ForcedAction_InActive))
  0038ad: line 827 define TIM_EncoderMode_TI1 ((uint16_t)0x0001)
  0038d7: line 828 define TIM_EncoderMode_TI2 ((uint16_t)0x0002)
  003901: line 829 define TIM_EncoderMode_TI12 ((uint16_t)0x0003)
  00392c: line 830 define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) || ((MODE) == TIM_EncoderMode_TI2) || ((MODE) == TIM_EncoderMode_TI12))
  0039b2: line 842 define TIM_EventSource_Update ((uint16_t)0x0001)
  0039df: line 843 define TIM_EventSource_CC1 ((uint16_t)0x0002)
  003a09: line 844 define TIM_EventSource_CC2 ((uint16_t)0x0004)
  003a33: line 845 define TIM_EventSource_CC3 ((uint16_t)0x0008)
  003a5d: line 846 define TIM_EventSource_CC4 ((uint16_t)0x0010)
  003a87: line 847 define TIM_EventSource_COM ((uint16_t)0x0020)
  003ab1: line 848 define TIM_EventSource_Trigger ((uint16_t)0x0040)
  003adf: line 849 define TIM_EventSource_Break ((uint16_t)0x0080)
  003b0b: line 850 define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0xFF00) == 0x0000) && ((SOURCE) != 0x0000))
  003b6e: line 860 define TIM_UpdateSource_Global ((uint16_t)0x0000)
  003b9c: line 863 define TIM_UpdateSource_Regular ((uint16_t)0x0001)
  003bcb: line 864 define IS_TIM_UPDATE_SOURCE(SOURCE) (((SOURCE) == TIM_UpdateSource_Global) || ((SOURCE) == TIM_UpdateSource_Regular))
  003c3d: line 874 define TIM_OCPreload_Enable ((uint16_t)0x0008)
  003c68: line 875 define TIM_OCPreload_Disable ((uint16_t)0x0000)
  003c94: line 876 define IS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) || ((STATE) == TIM_OCPreload_Disable))
  003cff: line 886 define TIM_OCFast_Enable ((uint16_t)0x0004)
  003d27: line 887 define TIM_OCFast_Disable ((uint16_t)0x0000)
  003d50: line 888 define IS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) || ((STATE) == TIM_OCFast_Disable))
  003db2: line 899 define TIM_OCClear_Enable ((uint16_t)0x0080)
  003ddb: line 900 define TIM_OCClear_Disable ((uint16_t)0x0000)
  003e05: line 901 define IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) || ((STATE) == TIM_OCClear_Disable))
  003e6a: line 911 define TIM_TRGOSource_Reset ((uint16_t)0x0000)
  003e95: line 912 define TIM_TRGOSource_Enable ((uint16_t)0x0010)
  003ec1: line 913 define TIM_TRGOSource_Update ((uint16_t)0x0020)
  003eed: line 914 define TIM_TRGOSource_OC1 ((uint16_t)0x0030)
  003f16: line 915 define TIM_TRGOSource_OC1Ref ((uint16_t)0x0040)
  003f42: line 916 define TIM_TRGOSource_OC2Ref ((uint16_t)0x0050)
  003f6e: line 917 define TIM_TRGOSource_OC3Ref ((uint16_t)0x0060)
  003f9a: line 918 define TIM_TRGOSource_OC4Ref ((uint16_t)0x0070)
  003fc6: line 919 define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) || ((SOURCE) == TIM_TRGOSource_Enable) || ((SOURCE) == TIM_TRGOSource_Update) || ((SOURCE) == TIM_TRGOSource_OC1) || ((SOURCE) == TIM_TRGOSource_OC1Ref) || ((SOURCE) == TIM_TRGOSource_OC2Ref) || ((SOURCE) == TIM_TRGOSource_OC3Ref) || ((SOURCE) == TIM_TRGOSource_OC4Ref))
  004117: line 935 define TIM_SlaveMode_Reset ((uint16_t)0x0004)
  004141: line 936 define TIM_SlaveMode_Gated ((uint16_t)0x0005)
  00416b: line 937 define TIM_SlaveMode_Trigger ((uint16_t)0x0006)
  004197: line 938 define TIM_SlaveMode_External1 ((uint16_t)0x0007)
  0041c5: line 939 define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) || ((MODE) == TIM_SlaveMode_Gated) || ((MODE) == TIM_SlaveMode_Trigger) || ((MODE) == TIM_SlaveMode_External1))
  004271: line 951 define TIM_MasterSlaveMode_Enable ((uint16_t)0x0080)
  0042a2: line 952 define TIM_MasterSlaveMode_Disable ((uint16_t)0x0000)
  0042d4: line 953 define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) || ((STATE) == TIM_MasterSlaveMode_Disable))
  004345: line 963 define TIM_FLAG_Update ((uint16_t)0x0001)
  00436b: line 964 define TIM_FLAG_CC1 ((uint16_t)0x0002)
  00438e: line 965 define TIM_FLAG_CC2 ((uint16_t)0x0004)
  0043b1: line 966 define TIM_FLAG_CC3 ((uint16_t)0x0008)
  0043d4: line 967 define TIM_FLAG_CC4 ((uint16_t)0x0010)
  0043f7: line 968 define TIM_FLAG_COM ((uint16_t)0x0020)
  00441a: line 969 define TIM_FLAG_Trigger ((uint16_t)0x0040)
  004441: line 970 define TIM_FLAG_Break ((uint16_t)0x0080)
  004466: line 971 define TIM_FLAG_CC1OF ((uint16_t)0x0200)
  00448b: line 972 define TIM_FLAG_CC2OF ((uint16_t)0x0400)
  0044b0: line 973 define TIM_FLAG_CC3OF ((uint16_t)0x0800)
  0044d5: line 974 define TIM_FLAG_CC4OF ((uint16_t)0x1000)
  0044fa: line 975 define IS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update) || ((FLAG) == TIM_FLAG_CC1) || ((FLAG) == TIM_FLAG_CC2) || ((FLAG) == TIM_FLAG_CC3) || ((FLAG) == TIM_FLAG_CC4) || ((FLAG) == TIM_FLAG_COM) || ((FLAG) == TIM_FLAG_Trigger) || ((FLAG) == TIM_FLAG_Break) || ((FLAG) == TIM_FLAG_CC1OF) || ((FLAG) == TIM_FLAG_CC2OF) || ((FLAG) == TIM_FLAG_CC3OF) || ((FLAG) == TIM_FLAG_CC4OF))
  004673: line 989 define IS_TIM_CLEAR_FLAG(TIM_FLAG) ((((TIM_FLAG) & (uint16_t)0xE100) == 0x0000) && ((TIM_FLAG) != 0x0000))
  0046da: line 998 define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF)
  00470c: line 1007 define IS_TIM_EXT_FILTER(EXTFILTER) ((EXTFILTER) <= 0xF)
  004741: line 1016 define TIM_DMABurstLength_1Byte TIM_DMABurstLength_1Transfer
  00477a: line 1017 define TIM_DMABurstLength_2Bytes TIM_DMABurstLength_2Transfers
  0047b5: line 1018 define TIM_DMABurstLength_3Bytes TIM_DMABurstLength_3Transfers
  0047f0: line 1019 define TIM_DMABurstLength_4Bytes TIM_DMABurstLength_4Transfers
  00482b: line 1020 define TIM_DMABurstLength_5Bytes TIM_DMABurstLength_5Transfers
  004866: line 1021 define TIM_DMABurstLength_6Bytes TIM_DMABurstLength_6Transfers
  0048a1: line 1022 define TIM_DMABurstLength_7Bytes TIM_DMABurstLength_7Transfers
  0048dc: line 1023 define TIM_DMABurstLength_8Bytes TIM_DMABurstLength_8Transfers
  004917: line 1024 define TIM_DMABurstLength_9Bytes TIM_DMABurstLength_9Transfers
  004952: line 1025 define TIM_DMABurstLength_10Bytes TIM_DMABurstLength_10Transfers
  00498f: line 1026 define TIM_DMABurstLength_11Bytes TIM_DMABurstLength_11Transfers
  0049cc: line 1027 define TIM_DMABurstLength_12Bytes TIM_DMABurstLength_12Transfers
  004a09: line 1028 define TIM_DMABurstLength_13Bytes TIM_DMABurstLength_13Transfers
  004a46: line 1029 define TIM_DMABurstLength_14Bytes TIM_DMABurstLength_14Transfers
  004a83: line 1030 define TIM_DMABurstLength_15Bytes TIM_DMABurstLength_15Transfers
  004ac0: line 1031 define TIM_DMABurstLength_16Bytes TIM_DMABurstLength_16Transfers
  004afd: line 1032 define TIM_DMABurstLength_17Bytes TIM_DMABurstLength_17Transfers
  004b3a: line 1033 define TIM_DMABurstLength_18Bytes TIM_DMABurstLength_18Transfers
  004b77: end include
  004b78: end of translation unit


** Section #110 '__ARM_grp.stm32f10x_usart.h.2_QZ3000_$YFMF37vfc4_g00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #111 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 612 bytes

  000000: Header:
    size 0x260 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_usart.h
  000038:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007f:   DW_AT_language DW_LANG_C89
  000081:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012d:   DW_AT_macro_info 0x0
  000131:   DW_AT_stmt_list 0x0
  000135:   42  = 0x13 (DW_TAG_structure_type)
  000136:     DW_AT_sibling 0x1d1
  000138:     DW_AT_byte_size 0x10
  000139:     30  = 0xd (DW_TAG_member)
  00013a:       DW_AT_name USART_BaudRate
  000149:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000151:     30  = 0xd (DW_TAG_member)
  000152:       DW_AT_name USART_WordLength
  000163:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000168:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00016b:     30  = 0xd (DW_TAG_member)
  00016c:       DW_AT_name USART_StopBits
  00017b:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000180:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000183:     30  = 0xd (DW_TAG_member)
  000184:       DW_AT_name USART_Parity
  000191:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000196:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000199:     30  = 0xd (DW_TAG_member)
  00019a:       DW_AT_name USART_Mode
  0001a5:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001aa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001ad:     30  = 0xd (DW_TAG_member)
  0001ae:       DW_AT_name USART_HardwareFlowControl
  0001c8:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001cd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001d0:     0  null
  0001d1:   80  = 0x16 (DW_TAG_typedef)
  0001d2:     DW_AT_name USART_InitTypeDef
  0001e4:     DW_AT_type indirect DW_FORM_ref2 0x135
  0001e7:     DW_AT_decl_file 0x1
  0001e8:     DW_AT_decl_line 0x4c
  0001e9:     DW_AT_decl_column 0x3
  0001ea:   42  = 0x13 (DW_TAG_structure_type)
  0001eb:     DW_AT_sibling 0x243
  0001ed:     DW_AT_byte_size 0x8
  0001ee:     30  = 0xd (DW_TAG_member)
  0001ef:       DW_AT_name USART_Clock
  0001fb:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000200:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000203:     30  = 0xd (DW_TAG_member)
  000204:       DW_AT_name USART_CPOL
  00020f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000214:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000217:     30  = 0xd (DW_TAG_member)
  000218:       DW_AT_name USART_CPHA
  000223:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000228:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00022b:     30  = 0xd (DW_TAG_member)
  00022c:       DW_AT_name USART_LastBit
  00023a:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00023f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000242:     0  null
  000243:   80  = 0x16 (DW_TAG_typedef)
  000244:     DW_AT_name USART_ClockInitTypeDef
  00025b:     DW_AT_type indirect DW_FORM_ref2 0x1ea
  00025e:     DW_AT_decl_file 0x1
  00025f:     DW_AT_decl_line 0x61
  000260:     DW_AT_decl_column 0x3
  000261:   0  null
  000262: 0  padding
  000263: 0  padding


** Section #169 '.rel.debug_info' (SHT_REL)
    Size   : 104 bytes (alignment 4)
    Symbol table #136 '.symtab'
    13 relocations applied to section #111 '.debug_info'


** Section #112 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 105
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_usart.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 75 73 61 72 74 2e 68 00 01 00 00
  000063:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000072:  file ""                      : 00
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_usart.h:1.0


** Section #113 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 5444 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_USART_H 
  00001a: include at line 32 - file 2
  00001d: end include
  00001e: line 107 define IS_USART_ALL_PERIPH(PERIPH) (((PERIPH) == USART1) || ((PERIPH) == USART2) || ((PERIPH) == USART3) || ((PERIPH) == UART4) || ((PERIPH) == UART5))
  0000b1: line 113 define IS_USART_123_PERIPH(PERIPH) (((PERIPH) == USART1) || ((PERIPH) == USART2) || ((PERIPH) == USART3))
  000116: line 117 define IS_USART_1234_PERIPH(PERIPH) (((PERIPH) == USART1) || ((PERIPH) == USART2) || ((PERIPH) == USART3) || ((PERIPH) == UART4))
  000193: line 125 define USART_WordLength_8b ((uint16_t)0x0000)
  0001bc: line 126 define USART_WordLength_9b ((uint16_t)0x1000)
  0001e5: line 128 define IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WordLength_8b) || ((LENGTH) == USART_WordLength_9b))
  00024e: line 138 define USART_StopBits_1 ((uint16_t)0x0000)
  000275: line 139 define USART_StopBits_0_5 ((uint16_t)0x1000)
  00029e: line 140 define USART_StopBits_2 ((uint16_t)0x2000)
  0002c5: line 141 define USART_StopBits_1_5 ((uint16_t)0x3000)
  0002ee: line 142 define IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) || ((STOPBITS) == USART_StopBits_0_5) || ((STOPBITS) == USART_StopBits_2) || ((STOPBITS) == USART_StopBits_1_5))
  0003a0: line 154 define USART_Parity_No ((uint16_t)0x0000)
  0003c6: line 155 define USART_Parity_Even ((uint16_t)0x0400)
  0003ee: line 156 define USART_Parity_Odd ((uint16_t)0x0600)
  000415: line 157 define IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) || ((PARITY) == USART_Parity_Even) || ((PARITY) == USART_Parity_Odd))
  000495: line 168 define USART_Mode_Rx ((uint16_t)0x0004)
  0004b9: line 169 define USART_Mode_Tx ((uint16_t)0x0008)
  0004dd: line 170 define IS_USART_MODE(MODE) ((((MODE) & (uint16_t)0xFFF3) == 0x00) && ((MODE) != (uint16_t)0x00))
  00053a: line 178 define USART_HardwareFlowControl_None ((uint16_t)0x0000)
  00056f: line 179 define USART_HardwareFlowControl_RTS ((uint16_t)0x0100)
  0005a3: line 180 define USART_HardwareFlowControl_CTS ((uint16_t)0x0200)
  0005d7: line 181 define USART_HardwareFlowControl_RTS_CTS ((uint16_t)0x0300)
  00060f: line 182 define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == USART_HardwareFlowControl_None) || ((CONTROL) == USART_HardwareFlowControl_RTS) || ((CONTROL) == USART_HardwareFlowControl_CTS) || ((CONTROL) == USART_HardwareFlowControl_RTS_CTS))
  0006fe: line 194 define USART_Clock_Disable ((uint16_t)0x0000)
  000728: line 195 define USART_Clock_Enable ((uint16_t)0x0800)
  000751: line 196 define IS_USART_CLOCK(CLOCK) (((CLOCK) == USART_Clock_Disable) || ((CLOCK) == USART_Clock_Enable))
  0007b0: line 206 define USART_CPOL_Low ((uint16_t)0x0000)
  0007d5: line 207 define USART_CPOL_High ((uint16_t)0x0400)
  0007fb: line 208 define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High))
  00084e: line 218 define USART_CPHA_1Edge ((uint16_t)0x0000)
  000875: line 219 define USART_CPHA_2Edge ((uint16_t)0x0200)
  00089c: line 220 define IS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge))
  0008f2: line 230 define USART_LastBit_Disable ((uint16_t)0x0000)
  00091e: line 231 define USART_LastBit_Enable ((uint16_t)0x0100)
  000949: line 232 define IS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) || ((LASTBIT) == USART_LastBit_Enable))
  0009b4: line 242 define USART_IT_PE ((uint16_t)0x0028)
  0009d6: line 243 define USART_IT_TXE ((uint16_t)0x0727)
  0009f9: line 244 define USART_IT_TC ((uint16_t)0x0626)
  000a1b: line 245 define USART_IT_RXNE ((uint16_t)0x0525)
  000a3f: line 246 define USART_IT_IDLE ((uint16_t)0x0424)
  000a63: line 247 define USART_IT_LBD ((uint16_t)0x0846)
  000a86: line 248 define USART_IT_CTS ((uint16_t)0x096A)
  000aa9: line 249 define USART_IT_ERR ((uint16_t)0x0060)
  000acc: line 250 define USART_IT_ORE ((uint16_t)0x0360)
  000aef: line 251 define USART_IT_NE ((uint16_t)0x0260)
  000b11: line 252 define USART_IT_FE ((uint16_t)0x0160)
  000b33: line 253 define IS_USART_CONFIG_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR))
  000c1c: line 257 define IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || ((IT) == USART_IT_NE) || ((IT) == USART_IT_FE))
  000d34: line 262 define IS_USART_CLEAR_IT(IT) (((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS))
  000db4: line 272 define USART_DMAReq_Tx ((uint16_t)0x0080)
  000dda: line 273 define USART_DMAReq_Rx ((uint16_t)0x0040)
  000e00: line 274 define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFF3F) == 0x00) && ((DMAREQ) != (uint16_t)0x00))
  000e65: line 284 define USART_WakeUp_IdleLine ((uint16_t)0x0000)
  000e91: line 285 define USART_WakeUp_AddressMark ((uint16_t)0x0800)
  000ec0: line 286 define IS_USART_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) || ((WAKEUP) == USART_WakeUp_AddressMark))
  000f2b: line 296 define USART_LINBreakDetectLength_10b ((uint16_t)0x0000)
  000f60: line 297 define USART_LINBreakDetectLength_11b ((uint16_t)0x0020)
  000f95: line 298 define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == USART_LINBreakDetectLength_10b) || ((LENGTH) == USART_LINBreakDetectLength_11b))
  001020: line 309 define USART_IrDAMode_LowPower ((uint16_t)0x0004)
  00104e: line 310 define USART_IrDAMode_Normal ((uint16_t)0x0000)
  00107a: line 311 define IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) || ((MODE) == USART_IrDAMode_Normal))
  0010e1: line 321 define USART_FLAG_CTS ((uint16_t)0x0200)
  001106: line 322 define USART_FLAG_LBD ((uint16_t)0x0100)
  00112b: line 323 define USART_FLAG_TXE ((uint16_t)0x0080)
  001150: line 324 define USART_FLAG_TC ((uint16_t)0x0040)
  001174: line 325 define USART_FLAG_RXNE ((uint16_t)0x0020)
  00119a: line 326 define USART_FLAG_IDLE ((uint16_t)0x0010)
  0011c0: line 327 define USART_FLAG_ORE ((uint16_t)0x0008)
  0011e5: line 328 define USART_FLAG_NE ((uint16_t)0x0004)
  001209: line 329 define USART_FLAG_FE ((uint16_t)0x0002)
  00122d: line 330 define USART_FLAG_PE ((uint16_t)0x0001)
  001251: line 331 define IS_USART_FLAG(FLAG) (((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) || ((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) || ((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) || ((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE))
  001391: line 337 define IS_USART_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFC9F) == 0x00) && ((FLAG) != (uint16_t)0x00))
  0013f4: line 338 define IS_USART_PERIPH_FLAG(PERIPH,USART_FLAG) ((((*(uint32_t*)&(PERIPH)) != UART4_BASE) && ((*(uint32_t*)&(PERIPH)) != UART5_BASE)) || ((USART_FLAG) != USART_FLAG_CTS))
  00149a: line 341 define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 0x0044AA21))
  0014e9: line 342 define IS_USART_ADDRESS(ADDRESS) ((ADDRESS) <= 0xF)
  001519: line 343 define IS_USART_DATA(DATA) ((DATA) <= 0x1FF)
  001542: end include
  001543: end of translation unit


** Section #114 '__ARM_grp.stm32f10x_wwdg.h.2_QK0000_9elZysT0$Z8_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #115 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 312 bytes

  000000: Header:
    size 0x134 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\stm32f10x_wwdg.h
  000037:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007e:   DW_AT_language DW_LANG_C89
  000080:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00012c:   DW_AT_macro_info 0x0
  000130:   DW_AT_stmt_list 0x0
  000134:   0  null
  000135: 0  padding
  000136: 0  padding
  000137: 0  padding


** Section #170 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #115 '.debug_info'


** Section #116 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 120 bytes

  000000: Header:
    length 116 (not including this field)
    version 3
    prologue length 104
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "stm32f10x_wwdg.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 77 77 64 67 2e 68 00 01 00 00
  000062:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000071:  file ""                      : 00
  000072:  DW_LNS_negate_stmt           : 06
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_negate_stmt           : 06
  000075:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\stm32f10x_wwdg.h:1.0 [


** Section #117 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 500 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __STM32F10x_WWDG_H 
  000019: include at line 32 - file 2
  00001c: end include
  00001d: line 58 define WWDG_Prescaler_1 ((uint32_t)0x00000000)
  000047: line 59 define WWDG_Prescaler_2 ((uint32_t)0x00000080)
  000071: line 60 define WWDG_Prescaler_4 ((uint32_t)0x00000100)
  00009b: line 61 define WWDG_Prescaler_8 ((uint32_t)0x00000180)
  0000c5: line 62 define IS_WWDG_PRESCALER(PRESCALER) (((PRESCALER) == WWDG_Prescaler_1) || ((PRESCALER) == WWDG_Prescaler_2) || ((PRESCALER) == WWDG_Prescaler_4) || ((PRESCALER) == WWDG_Prescaler_8))
  000177: line 66 define IS_WWDG_WINDOW_VALUE(VALUE) ((VALUE) <= 0x7F)
  0001a7: line 67 define IS_WWDG_COUNTER(COUNTER) (((COUNTER) >= 0x40) && ((COUNTER) <= 0x7F))
  0001ef: end include
  0001f0: end of translation unit


** Section #118 '__ARM_grp.misc.h.2_s9P000_0Y0j25qV9v1_r20000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #119 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 464 bytes

  000000: Header:
    size 0x1cc bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\FWlib\inc\misc.h
  00002d:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000074:   DW_AT_language DW_LANG_C89
  000076:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  000122:   DW_AT_macro_info 0x0
  000126:   DW_AT_stmt_list 0x0
  00012a:   42  = 0x13 (DW_TAG_structure_type)
  00012b:     DW_AT_sibling 0x1b3
  00012d:     DW_AT_byte_size 0x4
  00012e:     30  = 0xd (DW_TAG_member)
  00012f:       DW_AT_name NVIC_IRQChannel
  00013f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000144:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000147:     30  = 0xd (DW_TAG_member)
  000148:       DW_AT_name NVIC_IRQChannelPreemptionPriority
  00016a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00016f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  000172:     30  = 0xd (DW_TAG_member)
  000173:       DW_AT_name NVIC_IRQChannelSubPriority
  00018e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000193:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000196:     30  = 0xd (DW_TAG_member)
  000197:       DW_AT_name NVIC_IRQChannelCmd
  0001aa:       DW_AT_type indirect DW_FORM_ref_addr 0x661+__ARM_grp..debug_info$stm32f10x.h$.2_0ox100_OYt73G7hOj6_k20000
  0001af:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  0001b2:     0  null
  0001b3:   80  = 0x16 (DW_TAG_typedef)
  0001b4:     DW_AT_name NVIC_InitTypeDef
  0001c5:     DW_AT_type indirect DW_FORM_ref2 0x12a
  0001c8:     DW_AT_decl_file 0x1
  0001c9:     DW_AT_decl_line 0x44
  0001ca:     DW_AT_decl_column 0x3
  0001cb:   0  null
  0001cc: 0  padding
  0001cd: 0  padding
  0001ce: 0  padding
  0001cf: 0  padding


** Section #171 '.rel.debug_info' (SHT_REL)
    Size   : 56 bytes (alignment 4)
    Symbol table #136 '.symtab'
    7 relocations applied to section #119 '.debug_info'


** Section #120 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 108 bytes

  000000: Header:
    length 104 (not including this field)
    version 3
    prologue length 94
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000036:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  00004d:  directory ""                 : 00
  00004e:  file "misc.h": dir 1 time 0x0 length 0: 6d 69 73 63 2e 68 00 01 00 00
  000058:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  000067:  file ""                      : 00
  000068:  DW_LNS_negate_stmt           : 06
  000069:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\FWlib\inc\misc.h:1.0 [


** Section #121 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1244 bytes

  000000: include at line 0 - file 1
  000003: line 25 define __MISC_H 
  00000f: include at line 32 - file 2
  000012: end include
  000013: line 115 define NVIC_VectTab_RAM ((uint32_t)0x20000000)
  00003d: line 116 define NVIC_VectTab_FLASH ((uint32_t)0x08000000)
  000069: line 117 define IS_NVIC_VECTTAB(VECTTAB) (((VECTTAB) == NVIC_VectTab_RAM) || ((VECTTAB) == NVIC_VectTab_FLASH))
  0000cb: line 127 define NVIC_LP_SEVONPEND ((uint8_t)0x10)
  0000ef: line 128 define NVIC_LP_SLEEPDEEP ((uint8_t)0x04)
  000114: line 129 define NVIC_LP_SLEEPONEXIT ((uint8_t)0x02)
  00013b: line 130 define IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || ((LP) == NVIC_LP_SLEEPDEEP) || ((LP) == NVIC_LP_SLEEPONEXIT))
  0001ab: line 141 define NVIC_PriorityGroup_0 ((uint32_t)0x700)
  0001d5: line 143 define NVIC_PriorityGroup_1 ((uint32_t)0x600)
  0001ff: line 145 define NVIC_PriorityGroup_2 ((uint32_t)0x500)
  000229: line 147 define NVIC_PriorityGroup_3 ((uint32_t)0x400)
  000253: line 149 define NVIC_PriorityGroup_4 ((uint32_t)0x300)
  00027d: line 152 define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PriorityGroup_0) || ((GROUP) == NVIC_PriorityGroup_1) || ((GROUP) == NVIC_PriorityGroup_2) || ((GROUP) == NVIC_PriorityGroup_3) || ((GROUP) == NVIC_PriorityGroup_4))
  000356: line 158 define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10)
  000393: line 160 define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10)
  0003c9: line 162 define IS_NVIC_OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF)
  0003fb: line 172 define SysTick_CLKSource_HCLK_Div8 ((uint32_t)0xFFFFFFFB)
  000431: line 173 define SysTick_CLKSource_HCLK ((uint32_t)0x00000004)
  000462: line 174 define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || ((SOURCE) == SysTick_CLKSource_HCLK_Div8))
  0004d7: end include
  0004d8: end of translation unit


** Section #122 '__ARM_grp.stm32f10x_conf.h.2_AM0000_kzfmqOsGt9d_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #123 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 296 bytes

  000000: Header:
    size 0x124 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\stm32f10x_conf.h
  000028:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006f:   DW_AT_language DW_LANG_C89
  000071:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00011d:   DW_AT_macro_info 0x0
  000121:   DW_AT_stmt_list 0x0
  000125:   0  null
  000126: 0  padding
  000127: 0  padding


** Section #172 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #123 '.debug_info'


** Section #124 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 532 bytes

  000000: Header:
    length 528 (not including this field)
    version 3
    prologue length 519
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\User\"      : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 00
  000027:  directory "..\..\Libraries\FWlib\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 46 57 6c 69 62 5c 69 6e 63 5c 00
  000042:  directory ""                 : 00
  000043:  file "stm32f10x_conf.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 63 6f 6e 66 2e 68 00 01 00 00
  000057:  file "stm32f10x_adc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 61 64 63 2e 68 00 02 00 00
  00006a:  file "stm32f10x_bkp.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 62 6b 70 2e 68 00 02 00 00
  00007d:  file "stm32f10x_can.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 63 61 6e 2e 68 00 02 00 00
  000090:  file "stm32f10x_cec.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 63 65 63 2e 68 00 02 00 00
  0000a3:  file "stm32f10x_crc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 63 72 63 2e 68 00 02 00 00
  0000b6:  file "stm32f10x_dac.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 64 61 63 2e 68 00 02 00 00
  0000c9:  file "stm32f10x_dbgmcu.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 64 62 67 6d 63 75 2e 68 00 02 00 00
  0000df:  file "stm32f10x_dma.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 64 6d 61 2e 68 00 02 00 00
  0000f2:  file "stm32f10x_exti.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 65 78 74 69 2e 68 00 02 00 00
  000106:  file "stm32f10x_flash.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 66 6c 61 73 68 2e 68 00 02 00 00
  00011b:  file "stm32f10x_fsmc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 66 73 6d 63 2e 68 00 02 00 00
  00012f:  file "stm32f10x_gpio.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 67 70 69 6f 2e 68 00 02 00 00
  000143:  file "stm32f10x_i2c.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 69 32 63 2e 68 00 02 00 00
  000156:  file "stm32f10x_iwdg.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 69 77 64 67 2e 68 00 02 00 00
  00016a:  file "stm32f10x_pwr.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 70 77 72 2e 68 00 02 00 00
  00017d:  file "stm32f10x_rcc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 72 63 63 2e 68 00 02 00 00
  000190:  file "stm32f10x_rtc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 72 74 63 2e 68 00 02 00 00
  0001a3:  file "stm32f10x_sdio.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 73 64 69 6f 2e 68 00 02 00 00
  0001b7:  file "stm32f10x_spi.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 73 70 69 2e 68 00 02 00 00
  0001ca:  file "stm32f10x_tim.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 74 69 6d 2e 68 00 02 00 00
  0001dd:  file "stm32f10x_usart.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 75 73 61 72 74 2e 68 00 02 00 00
  0001f2:  file "stm32f10x_wwdg.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 5f 77 77 64 67 2e 68 00 02 00 00
  000206:  file "misc.h": dir 2 time 0x0 length 0: 6d 69 73 63 2e 68 00 02 00 00
  000210:  file ""                      : 00
  000211:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\User\stm32f10x_conf.h:1.0


** Section #125 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 152 bytes

  000000: include at line 0 - file 1
  000003: line 24 define __STM32F10x_CONF_H 
  000019: include at line 28 - file 2
  00001c: end include
  00001d: include at line 29 - file 3
  000020: end include
  000021: include at line 30 - file 4
  000024: end include
  000025: include at line 31 - file 5
  000028: end include
  000029: include at line 32 - file 6
  00002c: end include
  00002d: include at line 33 - file 7
  000030: end include
  000031: include at line 34 - file 8
  000034: end include
  000035: include at line 35 - file 9
  000038: end include
  000039: include at line 36 - file 10
  00003c: end include
  00003d: include at line 37 - file 11
  000040: end include
  000041: include at line 38 - file 12
  000044: end include
  000045: include at line 39 - file 13
  000048: end include
  000049: include at line 40 - file 14
  00004c: end include
  00004d: include at line 41 - file 15
  000050: end include
  000051: include at line 42 - file 16
  000054: end include
  000055: include at line 43 - file 17
  000058: end include
  000059: include at line 44 - file 18
  00005c: end include
  00005d: include at line 45 - file 19
  000060: end include
  000061: include at line 46 - file 20
  000064: end include
  000065: include at line 47 - file 21
  000068: end include
  000069: include at line 48 - file 22
  00006c: end include
  00006d: include at line 49 - file 23
  000070: end include
  000071: include at line 50 - file 24
  000074: end include
  000075: line 74 define assert_param(expr) ((void)0)
  000094: end include
  000095: end of translation unit


** Section #126 '__ARM_grp.bsp_led.h.2_od1000_o4llckOiE30_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #127 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 292 bytes

  000000: Header:
    size 0x120 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\Led\bsp_led.h
  000025:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006c:   DW_AT_language DW_LANG_C89
  00006e:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00011a:   DW_AT_macro_info 0x0
  00011e:   DW_AT_stmt_list 0x0
  000122:   0  null
  000123: 0  padding


** Section #173 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #127 '.debug_info'


** Section #128 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 100 bytes

  000000: Header:
    length 96 (not including this field)
    version 3
    prologue length 86
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\User\Led\"  : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 4c 65 64 5c 00
  00002b:  directory "..\..\Libraries\CMSIS\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 00
  000042:  directory ""                 : 00
  000043:  file "bsp_led.h": dir 1 time 0x0 length 0: 62 73 70 5f 6c 65 64 2e 68 00 01 00 00
  000050:  file "stm32f10x.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 31 30 78 2e 68 00 02 00 00
  00005f:  file ""                      : 00
  000060:  DW_LNS_negate_stmt           : 06
  000061:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\User\Led\bsp_led.h:1.0 [


** Section #129 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1508 bytes

  000000: include at line 0 - file 1
  000003: line 2 define __LED_H 
  00000e: include at line 5 - file 2
  000011: end include
  000012: line 10 define LED1_GPIO_PORT GPIOC
  000029: line 11 define LED1_GPIO_CLK RCC_APB2Periph_GPIOC
  00004e: line 12 define LED1_GPIO_PIN GPIO_Pin_7
  000069: line 15 define LED2_GPIO_PORT GPIOB
  000080: line 16 define LED2_GPIO_CLK RCC_APB2Periph_GPIOB
  0000a5: line 17 define LED2_GPIO_PIN GPIO_Pin_0
  0000c0: line 20 define LED3_GPIO_PORT GPIOB
  0000d7: line 21 define LED3_GPIO_CLK RCC_APB2Periph_GPIOB
  0000fc: line 22 define LED3_GPIO_PIN GPIO_Pin_1
  000117: line 29 define ON 0
  00011e: line 30 define OFF 1
  000126: line 33 define LED1(a) if (a) GPIO_SetBits(LED1_GPIO_PORT,LED1_GPIO_PIN); else GPIO_ResetBits(LED1_GPIO_PORT,LED1_GPIO_PIN)
  000195: line 38 define LED2(a) if (a) GPIO_SetBits(LED2_GPIO_PORT,LED2_GPIO_PIN); else GPIO_ResetBits(LED2_GPIO_PORT,LED2_GPIO_PIN)
  000204: line 43 define LED3(a) if (a) GPIO_SetBits(LED3_GPIO_PORT,LED3_GPIO_PIN); else GPIO_ResetBits(LED3_GPIO_PORT,LED3_GPIO_PIN)
  000273: line 50 define digitalHi(p,i) {p->BSRR=i;}
  000291: line 51 define digitalLo(p,i) {p->BRR=i;}
  0002ae: line 52 define digitalToggle(p,i) {p->ODR ^=i;}
  0002d1: line 56 define LED1_TOGGLE digitalToggle(LED1_GPIO_PORT,LED1_GPIO_PIN)
  00030b: line 57 define LED1_OFF digitalHi(LED1_GPIO_PORT,LED1_GPIO_PIN)
  00033e: line 58 define LED1_ON digitalLo(LED1_GPIO_PORT,LED1_GPIO_PIN)
  000370: line 60 define LED2_TOGGLE digitalToggle(LED2_GPIO_PORT,LED2_GPIO_PIN)
  0003aa: line 61 define LED2_OFF digitalHi(LED2_GPIO_PORT,LED2_GPIO_PIN)
  0003dd: line 62 define LED2_ON digitalLo(LED2_GPIO_PORT,LED2_GPIO_PIN)
  00040f: line 64 define LED3_TOGGLE digitalToggle(LED3_GPIO_PORT,LED3_GPIO_PIN)
  000449: line 65 define LED3_OFF digitalHi(LED3_GPIO_PORT,LED3_GPIO_PIN)
  00047c: line 66 define LED3_ON digitalLo(LED3_GPIO_PORT,LED3_GPIO_PIN)
  0004ae: line 71 define LED_RED LED1_ON; LED2_OFF LED3_OFF
  0004d3: line 77 define LED_GREEN LED1_OFF; LED2_ON LED3_OFF
  0004fa: line 83 define LED_BLUE LED1_OFF; LED2_OFF LED3_ON
  000520: line 90 define LED_YELLOW LED1_ON; LED2_ON LED3_OFF
  000547: line 95 define LED_PURPLE LED1_ON; LED2_OFF LED3_ON
  00056e: line 101 define LED_CYAN LED1_OFF; LED2_ON LED3_ON
  000593: line 107 define LED_WHITE LED1_ON; LED2_ON LED3_ON
  0005b8: line 113 define LED_RGBOFF LED1_OFF; LED2_OFF LED3_OFF
  0005e1: end include
  0005e2: end of translation unit


** Section #130 '__ARM_grp.bsp_led.c.2_ou0000_Kj06CgNwaf8_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #131 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 292 bytes

  000000: Header:
    size 0x120 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\Led\bsp_led.c
  000025:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006c:   DW_AT_language DW_LANG_C89
  00006e:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F103-IOT例程\develop\1-固件库例程\MDK编译过程及文件全解\程序\MDK文件详解-GPIO输出—多彩流水灯\Project\RVMDK（uv5）
  00011a:   DW_AT_macro_info 0x0
  00011e:   DW_AT_stmt_list 0x0
  000122:   0  null
  000123: 0  padding


** Section #174 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #136 '.symtab'
    3 relocations applied to section #131 '.debug_info'


** Section #132 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 92 bytes

  000000: Header:
    length 88 (not including this field)
    version 3
    prologue length 76
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\User\Led\"  : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 4c 65 64 5c 00
  00002b:  directory ""                 : 00
  00002c:  file "..\..\User\Led\bsp_led.c": dir 0 time 0x0 length 0: 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 4c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 00 00 00
  000048:  file "bsp_led.h": dir 1 time 0x0 length 0: 62 73 70 5f 6c 65 64 2e 68 00 01 00 00
  000055:  file ""                      : 00
  000056:  DW_LNS_negate_stmt           : 06
  000057:  DW_LNS_negate_stmt           : 06
  000058:  DW_LNS_negate_stmt           : 06
  000059:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\User\Led\bsp_led.c:1.0 [


** Section #133 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 12 bytes

  000000: include at line 0 - file 1
  000003: include at line 18 - file 2
  000006: end include
  000007: end include
  000008: end of translation unit


** Section #134 '__ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000' (SHT_GROUP)
    Size   : 8 bytes (alignment 4)
    Symbol table #136 '.symtab'


** Section #135 '.debug_abbrev' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1444 bytes

  00000000  1: no children: DW_TAG_subrange_type
    000003 DW_AT_upper_bound          DW_FORM_udata
  00000007  2: no children: DW_TAG_subrange_type
  0000000c  3:    children: DW_TAG_array_type
    00000f DW_AT_sibling              DW_FORM_ref_udata
    000011 DW_AT_type                 DW_FORM_indirect
  00000015  4: no children: DW_TAG_base_type
    000018 DW_AT_byte_size            DW_FORM_data1
    00001a DW_AT_encoding             DW_FORM_data1
    00001c DW_AT_name                 DW_FORM_string
  00000020  5:    children: DW_TAG_compile_unit
    000023 DW_AT_name                 DW_FORM_string
    000025 DW_AT_producer             DW_FORM_string
    000027 DW_AT_language             DW_FORM_data2
    000029 DW_AT_comp_dir             DW_FORM_string
    00002b DW_AT_low_pc               DW_FORM_addr
    00002d DW_AT_high_pc              DW_FORM_addr
    00002f DW_AT_stmt_list            DW_FORM_data4
  00000033  6:    children: DW_TAG_compile_unit
    000036 DW_AT_name                 DW_FORM_string
    000038 DW_AT_producer             DW_FORM_string
    00003a DW_AT_language             DW_FORM_data2
    00003c DW_AT_comp_dir             DW_FORM_string
    00003e DW_AT_low_pc               DW_FORM_addr
    000040 DW_AT_high_pc              DW_FORM_addr
  00000044  7:    children: DW_TAG_compile_unit
    000047 DW_AT_name                 DW_FORM_string
    000049 DW_AT_producer             DW_FORM_string
    00004b DW_AT_language             DW_FORM_data2
    00004d DW_AT_comp_dir             DW_FORM_string
    00004f DW_AT_stmt_list            DW_FORM_data4
  00000053  8:    children: DW_TAG_compile_unit
    000056 DW_AT_name                 DW_FORM_string
    000058 DW_AT_producer             DW_FORM_string
    00005a DW_AT_language             DW_FORM_data2
    00005c DW_AT_comp_dir             DW_FORM_string
  00000060  9:    children: DW_TAG_compile_unit
    000063 DW_AT_name                 DW_FORM_string
    000065 DW_AT_producer             DW_FORM_string
    000067 DW_AT_language             DW_FORM_data2
    000069 DW_AT_comp_dir             DW_FORM_string
    00006b DW_AT_macro_info           DW_FORM_data4
    00006d DW_AT_low_pc               DW_FORM_addr
    00006f DW_AT_high_pc              DW_FORM_addr
    000071 DW_AT_stmt_list            DW_FORM_data4
  00000075 10:    children: DW_TAG_compile_unit
    000078 DW_AT_name                 DW_FORM_string
    00007a DW_AT_producer             DW_FORM_string
    00007c DW_AT_language             DW_FORM_data2
    00007e DW_AT_comp_dir             DW_FORM_string
    000080 DW_AT_macro_info           DW_FORM_data4
    000082 DW_AT_stmt_list            DW_FORM_data4
  00000086 11:    children: DW_TAG_compile_unit
    000089 DW_AT_name                 DW_FORM_string
    00008b DW_AT_producer             DW_FORM_string
    00008d DW_AT_language             DW_FORM_data2
    00008f DW_AT_low_pc               DW_FORM_addr
    000091 DW_AT_high_pc              DW_FORM_addr
    000093 DW_AT_stmt_list            DW_FORM_data4
  00000097 12:    children: DW_TAG_compile_unit
    00009a DW_AT_name                 DW_FORM_string
    00009c DW_AT_producer             DW_FORM_string
    00009e DW_AT_language             DW_FORM_data2
    0000a0 DW_AT_low_pc               DW_FORM_addr
    0000a2 DW_AT_high_pc              DW_FORM_addr
  000000a6 13:    children: DW_TAG_compile_unit
    0000a9 DW_AT_name                 DW_FORM_string
    0000ab DW_AT_producer             DW_FORM_string
    0000ad DW_AT_language             DW_FORM_data2
    0000af DW_AT_stmt_list            DW_FORM_data4
  000000b3 14:    children: DW_TAG_compile_unit
    0000b6 DW_AT_name                 DW_FORM_string
    0000b8 DW_AT_producer             DW_FORM_string
    0000ba DW_AT_language             DW_FORM_data2
  000000be 15:    children: DW_TAG_compile_unit
    0000c1 DW_AT_name                 DW_FORM_string
    0000c3 DW_AT_producer             DW_FORM_string
    0000c5 DW_AT_language             DW_FORM_data2
    0000c7 DW_AT_macro_info           DW_FORM_data4
    0000c9 DW_AT_low_pc               DW_FORM_addr
    0000cb DW_AT_high_pc              DW_FORM_addr
    0000cd DW_AT_stmt_list            DW_FORM_data4
  000000d1 16:    children: DW_TAG_compile_unit
    0000d4 DW_AT_name                 DW_FORM_string
    0000d6 DW_AT_producer             DW_FORM_string
    0000d8 DW_AT_language             DW_FORM_data2
    0000da DW_AT_macro_info           DW_FORM_data4
    0000dc DW_AT_stmt_list            DW_FORM_data4
  000000e0 17: no children: DW_TAG_const_type
    0000e3 DW_AT_type                 DW_FORM_indirect
  000000e7 18:    children: DW_TAG_enumeration_type
    0000ea DW_AT_sibling              DW_FORM_ref_udata
    0000ec DW_AT_name                 DW_FORM_string
    0000ee DW_AT_byte_size            DW_FORM_data1
  000000f2 19:    children: DW_TAG_enumeration_type
    0000f5 DW_AT_sibling              DW_FORM_ref_udata
    0000f7 DW_AT_byte_size            DW_FORM_data1
  000000fb 20: no children: DW_TAG_enumerator
    0000fe DW_AT_name                 DW_FORM_string
    000100 DW_AT_const_value          DW_FORM_indirect
  00000104 21: no children: DW_TAG_enumerator
    000107 DW_AT_name                 DW_FORM_string
    000109 DW_AT_const_value          DW_FORM_sdata
  0000010d 22:    children: DW_TAG_lexical_block
    000110 DW_AT_sibling              DW_FORM_ref_udata
    000112 DW_AT_low_pc               DW_FORM_addr
    000114 DW_AT_high_pc              DW_FORM_addr
  00000118 23: no children: DW_TAG_lexical_block
    00011b DW_AT_low_pc               DW_FORM_addr
    00011d DW_AT_high_pc              DW_FORM_addr
  00000121 24:    children: DW_TAG_lexical_block
    000124 DW_AT_sibling              DW_FORM_ref_udata
  00000128 25: no children: DW_TAG_lexical_block
  0000012d 26:    children: DW_TAG_lexical_block
    000130 DW_AT_sibling              DW_FORM_ref_udata
    000132 DW_AT_low_pc               DW_FORM_addr
    000134 DW_AT_high_pc              DW_FORM_addr
    000136 DW_AT_abstract_origin      DW_FORM_ref_addr
  0000013a 27: no children: DW_TAG_lexical_block
    00013d DW_AT_low_pc               DW_FORM_addr
    00013f DW_AT_high_pc              DW_FORM_addr
    000141 DW_AT_abstract_origin      DW_FORM_ref_addr
  00000145 28:    children: DW_TAG_lexical_block
    000148 DW_AT_sibling              DW_FORM_ref_udata
    00014a DW_AT_abstract_origin      DW_FORM_ref_addr
  0000014e 29: no children: DW_TAG_lexical_block
    000151 DW_AT_abstract_origin      DW_FORM_ref_addr
  00000155 30: no children: DW_TAG_member
    000158 DW_AT_name                 DW_FORM_string
    00015a DW_AT_type                 DW_FORM_indirect
    00015c DW_AT_data_member_location DW_FORM_block
  00000160 31: no children: DW_TAG_member
    000163 DW_AT_name                 DW_FORM_string
    000165 DW_AT_type                 DW_FORM_indirect
  00000169 32: no children: DW_TAG_member
    00016c DW_AT_name                 DW_FORM_string
    00016e DW_AT_type                 DW_FORM_indirect
    000170 DW_AT_data_member_location DW_FORM_block
    000172 DW_AT_artificial           DW_FORM_flag
  00000176 33: no children: DW_TAG_member
    000179 DW_AT_name                 DW_FORM_string
    00017b DW_AT_type                 DW_FORM_indirect
    00017d DW_AT_data_member_location DW_FORM_block
    00017f DW_AT_byte_size            DW_FORM_data1
    000181 DW_AT_bit_size             DW_FORM_data1
    000183 DW_AT_bit_offset           DW_FORM_data1
  00000187 34: no children: DW_TAG_pointer_type
    00018a DW_AT_type                 DW_FORM_indirect
  0000018e 35: no children: DW_TAG_restrict_type
    000191 DW_AT_type                 DW_FORM_indirect
  00000195 36: no children: DW_TAG_formal_parameter
    000198 DW_AT_type                 DW_FORM_indirect
    00019a DW_AT_name                 DW_FORM_string
  0000019e 37: no children: DW_TAG_formal_parameter
    0001a1 DW_AT_type                 DW_FORM_indirect
  000001a5 38: no children: DW_TAG_formal_parameter
    0001a8 DW_AT_type                 DW_FORM_indirect
    0001aa DW_AT_location             DW_FORM_block
  000001ae 39: no children: DW_TAG_formal_parameter
    0001b1 DW_AT_type                 DW_FORM_indirect
    0001b3 DW_AT_location             DW_FORM_data4
  000001b7 40: no children: DW_TAG_reference_type
    0001ba DW_AT_type                 DW_FORM_indirect
  000001be 41:    children: DW_TAG_structure_type
    0001c1 DW_AT_sibling              DW_FORM_ref_udata
    0001c3 DW_AT_name                 DW_FORM_string
    0001c5 DW_AT_byte_size            DW_FORM_udata
  000001c9 42:    children: DW_TAG_structure_type
    0001cc DW_AT_sibling              DW_FORM_ref_udata
    0001ce DW_AT_byte_size            DW_FORM_udata
  000001d2 43:    children: DW_TAG_structure_type
    0001d5 DW_AT_sibling              DW_FORM_ref_udata
    0001d7 DW_AT_name                 DW_FORM_string
  000001db 44:    children: DW_TAG_structure_type
  000001e0 45: no children: DW_TAG_structure_type
    0001e3 DW_AT_name                 DW_FORM_string
  000001e7 46: no children: DW_TAG_structure_type
  000001ec 47:    children: DW_TAG_structure_type
    0001ef DW_AT_sibling              DW_FORM_ref_udata
    0001f1 DW_AT_artificial           DW_FORM_flag
    0001f3 DW_AT_name                 DW_FORM_string
    0001f5 DW_AT_byte_size            DW_FORM_udata
  000001f9 48:    children: DW_TAG_structure_type
    0001fc DW_AT_sibling              DW_FORM_ref_udata
    0001fe DW_AT_artificial           DW_FORM_flag
    000200 DW_AT_byte_size            DW_FORM_udata
  00000204 49:    children: DW_TAG_structure_type
    000207 DW_AT_sibling              DW_FORM_ref_udata
    000209 DW_AT_artificial           DW_FORM_flag
    00020b DW_AT_name                 DW_FORM_string
  0000020f 50:    children: DW_TAG_structure_type
    000212 DW_AT_artificial           DW_FORM_flag
  00000216 51: no children: DW_TAG_structure_type
    000219 DW_AT_artificial           DW_FORM_flag
    00021b DW_AT_name                 DW_FORM_string
  0000021f 52: no children: DW_TAG_structure_type
    000222 DW_AT_artificial           DW_FORM_flag
  00000226 53:    children: DW_TAG_subprogram
    000229 DW_AT_sibling              DW_FORM_ref_udata
    00022b DW_AT_decl_file            DW_FORM_udata
    00022d DW_AT_decl_line            DW_FORM_udata
    00022f DW_AT_decl_column          DW_FORM_udata
    000231 DW_AT_name                 DW_FORM_string
    000233 DW_AT_external             DW_FORM_flag
    000235 DW_AT_type                 DW_FORM_indirect
    000237 DW_AT_low_pc               DW_FORM_addr
    000239 DW_AT_high_pc              DW_FORM_addr
  0000023d 54:    children: DW_TAG_subprogram
    000240 DW_AT_sibling              DW_FORM_ref_udata
    000242 DW_AT_decl_file            DW_FORM_udata
    000244 DW_AT_decl_line            DW_FORM_udata
    000246 DW_AT_decl_column          DW_FORM_udata
    000248 DW_AT_name                 DW_FORM_string
    00024a DW_AT_external             DW_FORM_flag
    00024c DW_AT_low_pc               DW_FORM_addr
    00024e DW_AT_high_pc              DW_FORM_addr
  00000252 55:    children: DW_TAG_subprogram
    000255 DW_AT_sibling              DW_FORM_ref_udata
    000257 DW_AT_decl_file            DW_FORM_udata
    000259 DW_AT_decl_line            DW_FORM_udata
    00025b DW_AT_decl_column          DW_FORM_udata
    00025d DW_AT_specification        DW_FORM_indirect
    00025f DW_AT_low_pc               DW_FORM_addr
    000261 DW_AT_high_pc              DW_FORM_addr
  00000265 56:    children: DW_TAG_subprogram
    000268 DW_AT_sibling              DW_FORM_ref_udata
    00026a DW_AT_decl_file            DW_FORM_udata
    00026c DW_AT_decl_line            DW_FORM_udata
    00026e DW_AT_decl_column          DW_FORM_udata
    000270 DW_AT_name                 DW_FORM_string
    000272 DW_AT_external             DW_FORM_flag
    000274 DW_AT_type                 DW_FORM_indirect
    000276 DW_AT_inline               DW_FORM_udata
  0000027a 57:    children: DW_TAG_subprogram
    00027d DW_AT_sibling              DW_FORM_ref_udata
    00027f DW_AT_decl_file            DW_FORM_udata
    000281 DW_AT_decl_line            DW_FORM_udata
    000283 DW_AT_decl_column          DW_FORM_udata
    000285 DW_AT_name                 DW_FORM_string
    000287 DW_AT_external             DW_FORM_flag
    000289 DW_AT_inline               DW_FORM_udata
  0000028d 58:    children: DW_TAG_subprogram
    000290 DW_AT_sibling              DW_FORM_ref_udata
    000292 DW_AT_decl_file            DW_FORM_udata
    000294 DW_AT_decl_line            DW_FORM_udata
    000296 DW_AT_decl_column          DW_FORM_udata
    000298 DW_AT_specification        DW_FORM_indirect
    00029a DW_AT_inline               DW_FORM_udata
  0000029e 59:    children: DW_TAG_subprogram
    0002a1 DW_AT_sibling              DW_FORM_ref_udata
    0002a3 DW_AT_decl_file            DW_FORM_udata
    0002a5 DW_AT_decl_line            DW_FORM_udata
    0002a7 DW_AT_decl_column          DW_FORM_udata
    0002a9 DW_AT_name                 DW_FORM_string
    0002ab DW_AT_external             DW_FORM_flag
    0002ad DW_AT_type                 DW_FORM_indirect
  000002b1 60:    children: DW_TAG_subprogram
    0002b4 DW_AT_sibling              DW_FORM_ref_udata
    0002b6 DW_AT_decl_file            DW_FORM_udata
    0002b8 DW_AT_decl_line            DW_FORM_udata
    0002ba DW_AT_decl_column          DW_FORM_udata
    0002bc DW_AT_name                 DW_FORM_string
    0002be DW_AT_external             DW_FORM_flag
  000002c2 61:    children: DW_TAG_subprogram
    0002c5 DW_AT_sibling              DW_FORM_ref_udata
    0002c7 DW_AT_decl_file            DW_FORM_udata
    0002c9 DW_AT_decl_line            DW_FORM_udata
    0002cb DW_AT_decl_column          DW_FORM_udata
    0002cd DW_AT_specification        DW_FORM_indirect
  000002d1 62:    children: DW_TAG_subprogram
    0002d4 DW_AT_sibling              DW_FORM_ref_udata
    0002d6 DW_AT_decl_file            DW_FORM_udata
    0002d8 DW_AT_decl_line            DW_FORM_udata
    0002da DW_AT_decl_column          DW_FORM_udata
    0002dc DW_AT_name                 DW_FORM_string
    0002de DW_AT_external             DW_FORM_flag
    0002e0 DW_AT_type                 DW_FORM_indirect
    0002e2 DW_AT_low_pc               DW_FORM_addr
    0002e4 DW_AT_high_pc              DW_FORM_addr
    0002e6 DW_AT_frame_base           DW_FORM_data4
  000002ea 63:    children: DW_TAG_subprogram
    0002ed DW_AT_sibling              DW_FORM_ref_udata
    0002ef DW_AT_decl_file            DW_FORM_udata
    0002f1 DW_AT_decl_line            DW_FORM_udata
    0002f3 DW_AT_decl_column          DW_FORM_udata
    0002f5 DW_AT_name                 DW_FORM_string
    0002f7 DW_AT_external             DW_FORM_flag
    0002f9 DW_AT_low_pc               DW_FORM_addr
    0002fb DW_AT_high_pc              DW_FORM_addr
    0002fd DW_AT_frame_base           DW_FORM_data4
  00000301 64:    children: DW_TAG_subprogram
    000304 DW_AT_sibling              DW_FORM_ref_udata
    000306 DW_AT_decl_file            DW_FORM_udata
    000308 DW_AT_decl_line            DW_FORM_udata
    00030a DW_AT_decl_column          DW_FORM_udata
    00030c DW_AT_specification        DW_FORM_indirect
    00030e DW_AT_low_pc               DW_FORM_addr
    000310 DW_AT_high_pc              DW_FORM_addr
    000312 DW_AT_frame_base           DW_FORM_data4
  00000316 65:    children: DW_TAG_subprogram
    000319 DW_AT_sibling              DW_FORM_ref_udata
    00031b DW_AT_decl_file            DW_FORM_udata
    00031d DW_AT_decl_line            DW_FORM_udata
    00031f DW_AT_decl_column          DW_FORM_udata
    000321 DW_AT_name                 DW_FORM_string
    000323 DW_AT_external             DW_FORM_flag
    000325 DW_AT_type                 DW_FORM_indirect
    000327 DW_AT_low_pc               DW_FORM_addr
    000329 DW_AT_high_pc              DW_FORM_addr
    00032b DW_AT_frame_base           DW_FORM_block1
  0000032f 66:    children: DW_TAG_subprogram
    000332 DW_AT_sibling              DW_FORM_ref_udata
    000334 DW_AT_decl_file            DW_FORM_udata
    000336 DW_AT_decl_line            DW_FORM_udata
    000338 DW_AT_decl_column          DW_FORM_udata
    00033a DW_AT_name                 DW_FORM_string
    00033c DW_AT_external             DW_FORM_flag
    00033e DW_AT_low_pc               DW_FORM_addr
    000340 DW_AT_high_pc              DW_FORM_addr
    000342 DW_AT_frame_base           DW_FORM_block1
  00000346 67:    children: DW_TAG_subprogram
    000349 DW_AT_sibling              DW_FORM_ref_udata
    00034b DW_AT_decl_file            DW_FORM_udata
    00034d DW_AT_decl_line            DW_FORM_udata
    00034f DW_AT_decl_column          DW_FORM_udata
    000351 DW_AT_specification        DW_FORM_indirect
    000353 DW_AT_low_pc               DW_FORM_addr
    000355 DW_AT_high_pc              DW_FORM_addr
    000357 DW_AT_frame_base           DW_FORM_block1
  0000035b 68:    children: DW_TAG_inlined_subroutine
    00035e DW_AT_sibling              DW_FORM_ref_udata
    000360 DW_AT_abstract_origin      DW_FORM_ref_addr
    000362 DW_AT_low_pc               DW_FORM_addr
    000364 DW_AT_high_pc              DW_FORM_addr
  00000368 69:    children: DW_TAG_inlined_subroutine
    00036b DW_AT_sibling              DW_FORM_ref_udata
    00036d DW_AT_abstract_origin      DW_FORM_ref_addr
  00000371 70:    children: DW_TAG_inlined_subroutine
    000374 DW_AT_sibling              DW_FORM_ref_udata
    000376 DW_AT_abstract_origin      DW_FORM_ref_addr
    000378 DW_AT_low_pc               DW_FORM_addr
    00037a DW_AT_high_pc              DW_FORM_addr
    00037c DW_AT_call_file            DW_FORM_udata
    00037e DW_AT_call_line            DW_FORM_udata
    000380 DW_AT_call_column          DW_FORM_udata
  00000384 71:    children: DW_TAG_inlined_subroutine
    000387 DW_AT_sibling              DW_FORM_ref_udata
    000389 DW_AT_abstract_origin      DW_FORM_ref_addr
    00038b DW_AT_call_file            DW_FORM_udata
    00038d DW_AT_call_line            DW_FORM_udata
    00038f DW_AT_call_column          DW_FORM_udata
  00000393 72:    children: DW_TAG_subprogram
    000396 DW_AT_sibling              DW_FORM_ref_udata
    000398 DW_AT_abstract_origin      DW_FORM_ref_addr
    00039a DW_AT_low_pc               DW_FORM_addr
    00039c DW_AT_high_pc              DW_FORM_addr
  000003a0 73:    children: DW_TAG_subprogram
    0003a3 DW_AT_sibling              DW_FORM_ref_udata
    0003a5 DW_AT_abstract_origin      DW_FORM_ref_addr
    0003a7 DW_AT_low_pc               DW_FORM_addr
    0003a9 DW_AT_high_pc              DW_FORM_addr
    0003ab DW_AT_frame_base           DW_FORM_data4
  000003af 74:    children: DW_TAG_subprogram
    0003b2 DW_AT_sibling              DW_FORM_ref_udata
    0003b4 DW_AT_abstract_origin      DW_FORM_ref_addr
    0003b6 DW_AT_low_pc               DW_FORM_addr
    0003b8 DW_AT_high_pc              DW_FORM_addr
    0003ba DW_AT_frame_base           DW_FORM_block1
  000003be 75:    children: DW_TAG_subprogram
    0003c1 DW_AT_sibling              DW_FORM_ref_udata
    0003c3 DW_AT_abstract_origin      DW_FORM_ref_addr
  000003c7 76:    children: DW_TAG_subprogram
    0003ca DW_AT_sibling              DW_FORM_ref_udata
    0003cc DW_AT_name                 DW_FORM_string
    0003ce DW_AT_declaration          DW_FORM_flag
    0003d0 DW_AT_artificial           DW_FORM_flag
    0003d2 DW_AT_type                 DW_FORM_indirect
    0003d4 DW_AT_external             DW_FORM_flag
  000003d8 77:    children: DW_TAG_subprogram
    0003db DW_AT_sibling              DW_FORM_ref_udata
    0003dd DW_AT_name                 DW_FORM_string
    0003df DW_AT_declaration          DW_FORM_flag
    0003e1 DW_AT_artificial           DW_FORM_flag
    0003e3 DW_AT_external             DW_FORM_flag
  000003e7 78:    children: DW_TAG_subroutine_type
    0003ea DW_AT_sibling              DW_FORM_ref_udata
    0003ec DW_AT_type                 DW_FORM_indirect
  000003f0 79:    children: DW_TAG_subroutine_type
    0003f3 DW_AT_sibling              DW_FORM_ref_udata
  000003f7 80: no children: DW_TAG_typedef
    0003fa DW_AT_name                 DW_FORM_string
    0003fc DW_AT_type                 DW_FORM_indirect
    0003fe DW_AT_decl_file            DW_FORM_udata
    000400 DW_AT_decl_line            DW_FORM_udata
    000402 DW_AT_decl_column          DW_FORM_udata
  00000406 81: no children: DW_TAG_typedef
    000409 DW_AT_name                 DW_FORM_string
    00040b DW_AT_type                 DW_FORM_indirect
    00040d DW_AT_artificial           DW_FORM_flag
  00000411 82:    children: DW_TAG_union_type
    000414 DW_AT_sibling              DW_FORM_ref_udata
    000416 DW_AT_name                 DW_FORM_string
    000418 DW_AT_byte_size            DW_FORM_udata
  0000041c 83:    children: DW_TAG_union_type
    00041f DW_AT_sibling              DW_FORM_ref_udata
    000421 DW_AT_byte_size            DW_FORM_udata
  00000425 84:    children: DW_TAG_union_type
    000428 DW_AT_sibling              DW_FORM_ref_udata
    00042a DW_AT_name                 DW_FORM_string
  0000042e 85: no children: DW_TAG_union_type
    000431 DW_AT_name                 DW_FORM_string
  00000435 86: no children: DW_TAG_unspecified_parameters
  0000043a 87: no children: DW_TAG_unspecified_parameters
    00043d DW_AT_abstract_origin      DW_FORM_ref_addr
  00000441 88: no children: DW_TAG_variable
    000444 DW_AT_name                 DW_FORM_string
    000446 DW_AT_type                 DW_FORM_indirect
    000448 DW_AT_location             DW_FORM_block
    00044a DW_AT_start_scope          DW_FORM_udata
  0000044e 89: no children: DW_TAG_variable
    000451 DW_AT_name                 DW_FORM_string
    000453 DW_AT_type                 DW_FORM_indirect
    000455 DW_AT_location             DW_FORM_block
  00000459 90: no children: DW_TAG_variable
    00045c DW_AT_name                 DW_FORM_string
    00045e DW_AT_type                 DW_FORM_indirect
    000460 DW_AT_location             DW_FORM_data4
  00000464 91: no children: DW_TAG_variable
    000467 DW_AT_name                 DW_FORM_string
    000469 DW_AT_type                 DW_FORM_indirect
    00046b DW_AT_start_scope          DW_FORM_udata
  0000046f 92: no children: DW_TAG_variable
    000472 DW_AT_name                 DW_FORM_string
    000474 DW_AT_type                 DW_FORM_indirect
  00000478 93: no children: DW_TAG_variable
    00047b DW_AT_name                 DW_FORM_string
    00047d DW_AT_type                 DW_FORM_indirect
    00047f DW_AT_location             DW_FORM_block
    000481 DW_AT_artificial           DW_FORM_flag
  00000485 94: no children: DW_TAG_variable
    000488 DW_AT_name                 DW_FORM_string
    00048a DW_AT_type                 DW_FORM_indirect
    00048c DW_AT_location             DW_FORM_block
    00048e DW_AT_start_scope          DW_FORM_udata
    000490 DW_AT_artificial           DW_FORM_flag
  00000494 95: no children: DW_TAG_variable
    000497 DW_AT_name                 DW_FORM_string
    000499 DW_AT_type                 DW_FORM_indirect
    00049b DW_AT_location             DW_FORM_data4
    00049d DW_AT_artificial           DW_FORM_flag
  000004a1 96: no children: DW_TAG_variable
    0004a4 DW_AT_name                 DW_FORM_string
    0004a6 DW_AT_type                 DW_FORM_indirect
    0004a8 DW_AT_start_scope          DW_FORM_udata
    0004aa DW_AT_artificial           DW_FORM_flag
  000004ae 97: no children: DW_TAG_variable
    0004b1 DW_AT_name                 DW_FORM_string
    0004b3 DW_AT_type                 DW_FORM_indirect
    0004b5 DW_AT_artificial           DW_FORM_flag
  000004b9 98: no children: DW_TAG_variable
    0004bc DW_AT_abstract_origin      DW_FORM_ref_addr
    0004be DW_AT_location             DW_FORM_block
    0004c0 DW_AT_start_scope          DW_FORM_udata
  000004c4 99: no children: DW_TAG_variable
    0004c7 DW_AT_abstract_origin      DW_FORM_ref_addr
    0004c9 DW_AT_location             DW_FORM_data4
  000004cd 100: no children: DW_TAG_variable
    0004d0 DW_AT_abstract_origin      DW_FORM_ref_addr
    0004d2 DW_AT_start_scope          DW_FORM_udata
  000004d6 101: no children: DW_TAG_variable
    0004d9 DW_AT_abstract_origin      DW_FORM_ref_addr
  000004dd 102: no children: DW_TAG_formal_parameter
    0004e0 DW_AT_abstract_origin      DW_FORM_ref_addr
  000004e4 103: no children: DW_TAG_formal_parameter
    0004e7 DW_AT_abstract_origin      DW_FORM_ref_addr
    0004e9 DW_AT_const_value          DW_FORM_indirect
  000004ed 104: no children: DW_TAG_formal_parameter
    0004f0 DW_AT_name                 DW_FORM_string
    0004f2 DW_AT_type                 DW_FORM_indirect
    0004f4 DW_AT_location             DW_FORM_block
  000004f8 105: no children: DW_TAG_formal_parameter
    0004fb DW_AT_name                 DW_FORM_string
    0004fd DW_AT_type                 DW_FORM_indirect
    0004ff DW_AT_location             DW_FORM_data4
  00000503 106: no children: DW_TAG_formal_parameter
    000506 DW_AT_name                 DW_FORM_string
    000508 DW_AT_type                 DW_FORM_indirect
  0000050c 107: no children: DW_TAG_formal_parameter
    00050f DW_AT_name                 DW_FORM_string
    000511 DW_AT_type                 DW_FORM_indirect
    000513 DW_AT_location             DW_FORM_block
    000515 DW_AT_artificial           DW_FORM_flag
  00000519 108: no children: DW_TAG_formal_parameter
    00051c DW_AT_name                 DW_FORM_string
    00051e DW_AT_type                 DW_FORM_indirect
    000520 DW_AT_location             DW_FORM_block
    000522 DW_AT_start_scope          DW_FORM_udata
    000524 DW_AT_artificial           DW_FORM_flag
  00000528 109: no children: DW_TAG_formal_parameter
    00052b DW_AT_name                 DW_FORM_string
    00052d DW_AT_type                 DW_FORM_indirect
    00052f DW_AT_location             DW_FORM_data4
    000531 DW_AT_artificial           DW_FORM_flag
  00000535 110: no children: DW_TAG_formal_parameter
    000538 DW_AT_abstract_origin      DW_FORM_ref_addr
    00053a DW_AT_location             DW_FORM_block
  0000053e 111: no children: DW_TAG_formal_parameter
    000541 DW_AT_abstract_origin      DW_FORM_ref_addr
    000543 DW_AT_location             DW_FORM_data4
  00000547 112: no children: DW_TAG_variable
    00054a DW_AT_name                 DW_FORM_string
    00054c DW_AT_type                 DW_FORM_indirect
    00054e DW_AT_location             DW_FORM_block
    000550 DW_AT_external             DW_FORM_flag
  00000554 113: no children: DW_TAG_variable
    000557 DW_AT_name                 DW_FORM_string
    000559 DW_AT_type                 DW_FORM_indirect
    00055b DW_AT_external             DW_FORM_flag
    00055d DW_AT_declaration          DW_FORM_flag
  00000561 114: no children: DW_TAG_variable
    000564 DW_AT_name                 DW_FORM_string
    000566 DW_AT_type                 DW_FORM_indirect
    000568 DW_AT_const_value          DW_FORM_indirect
    00056a DW_AT_start_scope          DW_FORM_udata
  0000056e 115: no children: DW_TAG_variable
    000571 DW_AT_name                 DW_FORM_string
    000573 DW_AT_type                 DW_FORM_indirect
    000575 DW_AT_const_value          DW_FORM_indirect
  00000579 116: no children: DW_TAG_volatile_type
    00057c DW_AT_type                 DW_FORM_indirect
  00000580 117: no children: DW_TAG_unspecified_type
    000583 DW_AT_name                 DW_FORM_string
  00000587 118: no children: DW_TAG_imported_unit
    00058a DW_AT_import               DW_FORM_ref_addr
  0000058e 119:    children: DW_TAG_compile_unit
    000591 DW_AT_producer             DW_FORM_string
    000593 DW_AT_language             DW_FORM_data2
  00000597 120:    children: DW_TAG_partial_unit
    00059a DW_AT_producer             DW_FORM_string
    00059c DW_AT_language             DW_FORM_data2


** Section #136 '.symtab' (SHT_SYMTAB)
    Size   : 2272 bytes (alignment 4)
    String table #176 '.strtab'
    Last local symbol no. 13


** Section #175 '.shstrtab' (SHT_STRTAB)
    Size   : 1857 bytes


** Section #176 '.strtab' (SHT_STRTAB)
    Size   : 8315 bytes


** Section #177 '.ARM.attributes' (SHT_ARM_ATTRIBUTES)
    Size   : 72 bytes


