<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU1_data_master_agent" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU1_data_master_translator" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_timer_0.v"
   type="VERILOG"
   library="timer_0" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_sw_rst.v"
   type="VERILOG"
   library="sw_rst" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_seven_seg_0.v"
   type="VERILOG"
   library="seven_seg_0" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_ram_0.hex"
   type="HEX"
   library="ram_0" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_ram_0.v"
   type="VERILOG"
   library="ram_0" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_leds.v"
   type="VERILOG"
   library="leds" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_key_1.v"
   type="VERILOG"
   library="key_1" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_buzzer.v"
   type="VERILOG"
   library="buzzer" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1_CPU1.v"
   type="VERILOG"
   library="CPU1" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_conduit_bfm_0004.sv"
   type="SYSTEM_VERILOG"
   library="CPU1_inst_seven_seg_0_bfm" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="CPU1_inst_reset_bfm" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="CPU1_inst_leds_bfm" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="CPU1_inst_key_1_bfm" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="CPU1_inst_clk_bfm" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="CPU1_inst_buzzer_bfm" />
 <file
   path="CPU1/testbench/CPU1_tb/simulation/submodules/CPU1.v"
   type="VERILOG"
   library="CPU1_inst" />
 <file path="CPU1/testbench/CPU1_tb/simulation/CPU1_tb.v" type="VERILOG" />
 <topLevel name="CPU1_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="CPU1_tb.CPU1_inst.ram_0"
   modelPath="CPU1_tb.CPU1_inst.ram_0" />
</simPackage>
