Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jun 19 23:16:40 2023
| Host         : HLS03 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_methodology -file hw_bb_locked_methodology_drc_routed.rpt -pb hw_bb_locked_methodology_drc_routed.pb -rpx hw_bb_locked_methodology_drc_routed.rpx
| Design       : level0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 95
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                                                           | Violations |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| TIMING-3  | Critical Warning | Invalid primary clock on Clock Modifying Block                                                        | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks                                                                 | 1          |
| TIMING-14 | Critical Warning | LUT on the clock tree                                                                                 | 2          |
| TIMING-54 | Critical Warning | Scoped false path, clock group or max delay datapath only constraint between clocks                   | 6          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                                                          | 20         |
| TIMING-9  | Warning          | Unknown CDC Logic                                                                                     | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                                                      | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                                                         | 1          |
| TIMING-24 | Warning          | Overridden Max delay datapath only                                                                    | 1          |
| TIMING-47 | Warning          | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 7          |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects                                                           | 1          |
| CLKC-3    | Advisory         | Clock Buffer has LOC and not CLOCK_REGION                                                             | 30         |
| CLKC-13   | Advisory         | PLLE4 divide could be done by BUFG_GT                                                                 | 1          |
| CLKC-40   | Advisory         | Substitute PLLE4 for MMCME4 check                                                                     | 1          |
| CLKC-56   | Advisory         | MMCME4 with global clock driver has no LOC                                                            | 2          |
| RTGT-1    | Advisory         | RAM retargeting possibility                                                                           | 17         |
| XDCB-6    | Advisory         | Timing constraint pointing to hierarchical pins                                                       | 2          |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-3#1 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock level0_i/ulp/hmss_0/inst/hbm_inst/inst/HBM_REF_CLK_0 is created on the output pin or net level0_i/ulp/hmss_0/inst/hbm_inst/inst/HBM_REF_CLK_0 of a Clock Modifying Block
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks io_clk_pcie_user_00 and dma_ip_axi_aclk_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks io_clk_pcie_user_00] -to [get_clocks dma_ip_axi_aclk_1]
Related violations: <none>

TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Critical Warning
LUT on the clock tree  
The LUT level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_hold_fix has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-54#1 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks io_clk_pcie_user_00 and level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O (see constraint position 243 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks io_clk_pcie_user_00 and pipe_clk_1 (see constraint position 246 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#3 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O and clk_out2_bd_39ab_clkwiz_level0_periph_0_1, dma_ip_axi_aclk_1,
level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q (see constraint position 54 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#4 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O and clk_out2_bd_39ab_clkwiz_level0_periph_0_1, dma_ip_axi_aclk_1,
level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q (see constraint position 53 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#5 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O and io_clk_pcie_user_00 (see constraint position 242 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#6 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks pipe_clk_1 and io_clk_pcie_user_00 (see constraint position 247 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[1]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[1]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/PRE,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/CLR,
level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/CLR
 (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE
 (the first 15 of 80 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/intclk_rrst_n_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/CLR
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/bufg_gt_userclk_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[1]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[2]/CLR
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff1_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_tx_rate_ff_reg[0]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_tx_rate_ff_reg[1]/CLR
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/speed_change_in_progress_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/user_lnk_up_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_lnk_up_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/user_reset_cdc_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_reset_cdc/arststages_ff_reg[0]/PRE,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_reset_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/ltssm_trace_cnt_reg[7]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/ltssm_trace_cnt_reg[8]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_ltssm_st_reg[0]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_ltssm_st_reg[1]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_ltssm_st_reg[2]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_ltssm_st_reg[3]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_ltssm_st_reg[4]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_ltssm_st_reg[5]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_reset_st_reg[0]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_reset_st_reg[1]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_reset_st_reg[2]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_rst_n_sync_reg[0]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_rst_n_sync_reg[1]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_rst_n_sync_reg[2]/CLR,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_rst_n_sync_reg[3]/CLR
 (the first 15 of 31 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on io_perst_n_00[0] relative to clock(s) io_clk_pcie_user_00
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 54 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_bd_39ab_clkwiz_level0_periph_0_1 and level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O overrides a set_max_delay -datapath_only (position 249). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_out2_bd_39ab_clkwiz_level0_periph_0_1 and level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O (see constraint position 54 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks dma_ip_axi_aclk_1 and level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O (see constraint position 54 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O and clk_out2_bd_39ab_clkwiz_level0_periph_0_1 (see constraint position 54 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O and dma_ip_axi_aclk_1 (see constraint position 54 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#5 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O and level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q (see constraint position 54 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#6 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O and level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK (see constraint position 53 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#7 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q and level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O (see constraint position 54 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hierarchical -filter NAME=~level0_i/ulp/*lp_s_irq_cu_00*]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '30' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /mnt/HLSNAS/03.bMXnEl/workspace/final_project/Adaptive_Beamforming/_x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc (Line: 59)
Related violations: <none>

CLKC-3#1 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFGCE cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#2 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFGCE cell level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#3 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFGCE cell level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#4 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFGCE cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#5 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFGCE cell level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#6 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFGCE cell level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#7 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFGCE_DIV cell level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#8 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFGCTRL cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#9 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#10 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#11 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#12 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#13 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#14 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#15 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#16 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#17 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#18 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#19 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#20 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#21 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#22 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#23 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#24 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#25 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#26 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#27 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#28 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#29 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-3#30 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>

CLKC-13#1 Advisory
PLLE4 divide could be done by BUFG_GT  
The PLLE4 cell level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst driven by BUFG_GT cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk uses CLKOUT* output(s) with a DIVIDE value of [1..8] which could be accomplished using a BUFG_GT divide capability. Consider using BUFG_GT(s) to accomplish the desired divide(s).
Related violations: <none>

CLKC-40#1 Advisory
Substitute PLLE4 for MMCME4 check  
The MMCME4 cell level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst has a single input clock whose source driver, IBUFCTRL level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST (in level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I macro), is not optimally located and the MMCM has a configuration which could be accommodated by a PLL.  Consider changing the MMCM to a PLL which could align better with the input clock driver.
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-56#2 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

RTGT-1#1 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#2 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#3 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#4 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#5 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#6 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#7 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#8 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#9 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#10 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#11 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#12 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#13 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#14 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#15 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#16 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
Related violations: <none>

RTGT-1#17 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_0_0,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_10_10,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_11_11,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_12_12,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_13_13,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_14_14,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_15_15,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_1_1,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_2_2,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_3_3,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_4_4,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_5_5,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_6_6
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_7_7
Related violations: <none>

XDCB-6#1 Advisory
Timing constraint pointing to hierarchical pins  
A timing constraint 'set_false_path' has a single -through that points to hierarchical pins (see constraint position '30' in the Timing Constraint window in Vivado IDE). With such constraint, it is recommended to have a DONT_TOUCH or KEEP_HIERARCHY on the hierarchical module to avoid the risk of pin names changing during synthesis.
Current XDC: /mnt/HLSNAS/03.bMXnEl/workspace/final_project/Adaptive_Beamforming/_x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc (Line: 59)
Related violations: <none>

XDCB-6#2 Advisory
Timing constraint pointing to hierarchical pins  
A timing constraint 'set_false_path' has a single -through that points to hierarchical pins (see constraint position '31' in the Timing Constraint window in Vivado IDE). With such constraint, it is recommended to have a DONT_TOUCH or KEEP_HIERARCHY on the hierarchical module to avoid the risk of pin names changing during synthesis.
Current XDC: /mnt/HLSNAS/03.bMXnEl/workspace/final_project/Adaptive_Beamforming/_x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc (Line: 60)
Related violations: <none>


