# ðŸ” FPGA-Based Digital Security System
[![Verilog](https://img.shields.io/badge/Verilog-HDL-blue)](https://en.wikipedia.org/wiki/Verilog)
[![FPGA](https://img.shields.io/badge/FPGA-Xilinx%20Artix--7-red)](https://www.xilinx.com/products/silicon-devices/fpga/artix-7.html)
[![Board](https://img.shields.io/badge/Board-Digilent%20Nexys%20A7-orange)](https://digilent.com/shop/nexys-a7-fpga-trainer-board-recommended-for-ece-curriculum/)
[![Vivado](https://img.shields.io/badge/Tool-Xilinx%20Vivado-green)](https://www.xilinx.com/products/design-tools/vivado.html)

A robust, hardware-accelerated password security system implemented on the **Nexys A7-100T FPGA**.
Unlike software-based microcontrollers, this project utilizes **Parallel Processing** and a custom **Finite State Machine (FSM)** to ensure zero-latency response times and "hardened" security against software vulnerabilities.

---

## ðŸ“Œ Project Overview
This system implements a dynamic digital lock that mimics real-world security protocols. It features a two-digit decimal authentication scheme, a secure password reset protocol, and a hardware "kill switch" for immediate system overrides. The design leverages the **Artix-7 FPGA** to handle concurrent logic operations, ensuring reliable timing for debounce logic and acoustic alarm generation.

---

## âœ¨ Key Features
* **ðŸ”’ Dynamic Reconfigurability:** Users can change their password at runtime without reprogramming the board.
* **ðŸ›¡ï¸ Secure Reset Protocol:** Changing the password requires proving identity by entering the *old* password first.
* **âš¡ Zero-Latency Response:** Uses FPGA combinational logic for instant state transitions.
* **ðŸ”Š Multi-Sensory Feedback:**
    * **Visual:** 7-Segment display for input tracking and LED patterns for state indication.
    * **Auditory:** 1 kHz Buzzer alarm for unauthorized access attempts.
* **ðŸ›‘ Hardware Kill Switch:** A dedicated master switch (`SW[15]`) to instantly reset/override the alarm state.

---

## ðŸ› ï¸ Hardware & Software Requirements
| Component | Specification |
| :--- | :--- |
| **Development Board** | Digilent Nexys A7-100T |
| **FPGA Chip** | Xilinx Artix-7 |
| **Language** | Verilog HDL |
| **IDE** | Xilinx Vivado Design Suite |
| **Clock Frequency** | 100 MHz |

---

## ðŸ“ System Architecture

The design is modular, consisting of three primary sub-modules integrated into a top-level wrapper.

### Block Diagram
```mermaid
graph TD
    CLK[Clock 100MHz] --> FSM
    CLK --> Debounce
    
    subgraph Inputs
    SW[Switches 3:0] --> FSM
    BTN[Push Buttons] --> Debounce
    Debounce -->|Clean Signal| FSM
    end

    subgraph Core Logic
    FSM[Password FSM Controller]
    end

    subgraph Outputs
    FSM -->|State Flags| LED[LED Driver]
    FSM -->|Digit Data| SSD[7-Segment Controller]
    FSM -->|Alarm Signal| Buzz[Buzzer Logic]
    end
```

## Module Descriptions:
* **Debounce Module:** Uses a counter-based filter to remove mechanical noise from button presses, ensuring stable single-cycle pulses.
* **Password FSM (Core):** The "brain" of the system. It manages the states (Idle, Verify, Alarm, Reset) and stores the password in registers.
* **7-Segment Controller:** A time-multiplexed driver that visualizes the user's input in real-time

