INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'louart' on host 'louart-Latitude-5590' (Linux_x86_64 version 4.15.0-54-generic) on Sat Mar 28 17:53:23 CET 2020
INFO: [HLS 200-10] On os Linux Mint 19.2 Tina
INFO: [HLS 200-10] In directory '/home/louart/Documents/these/partie_pratique/experience/c/demodulation_FM'
Sourcing Tcl script '/home/louart/Documents/these/partie_pratique/experience/c/demodulation_FM/demodulation_FM1/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/louart/Documents/these/partie_pratique/experience/c/demodulation_FM/demodulation_FM1'.
INFO: [HLS 200-10] Adding design file 'demodulation_FM.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'FMcapture1.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data6.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'demodulation_FM_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/louart/Documents/these/partie_pratique/experience/c/demodulation_FM/demodulation_FM1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 321 ; free virtual = 2498
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 321 ; free virtual = 2498
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 252 ; free virtual = 2435
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decimation1' into 'demodulationFM' (demodulation_FM.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'demodulation' into 'demodulationFM' (demodulation_FM.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'decimation2' into 'demodulationFM' (demodulation_FM.cpp:326) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 249 ; free virtual = 2433
INFO: [XFORM 203-602] Inlining function 'decimation1' into 'demodulationFM' (demodulation_FM.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'demodulation' into 'demodulationFM' (demodulation_FM.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'decimation2' into 'demodulationFM' (demodulation_FM.cpp:326) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (demodulation_FM.cpp:85:1) in function 'sin_lookup'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (demodulation_FM.cpp:121:1) in function 'cos_lookup'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'shift' (demodulation_FM.cpp:130) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'shift' (demodulation_FM.cpp:130) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 221 ; free virtual = 2408
INFO: [HLS 200-472] Inferring partial write operation for 'ary_r_s.V' (demodulation_FM.cpp:134:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_i_s.V' (demodulation_FM.cpp:135:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_r_s.V' (demodulation_FM.cpp:139:4)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_i_s.V' (demodulation_FM.cpp:140:4)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (demodulation_FM.cpp:39:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (demodulation_FM.cpp:48:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y_I_d.V' (demodulation_FM.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y_Q_d.V' (demodulation_FM.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y_demod_nd.V' (demodulation_FM.cpp:168:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_demod_nd.V' (demodulation_FM.cpp:173:65)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 209 ; free virtual = 2397
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.53 seconds; current allocated memory: 167.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 168.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 168.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 168.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 169.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 169.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 170.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 172.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_s_V' to 'demodulationFM_y_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_Q_s_V' to 'demodulationFM_y_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_fpb_V' to 'demodulationFM_y_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_Q_fpb_V' to 'demodulationFM_y_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_d_V' to 'demodulationFM_y_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_Q_d_V' to 'demodulationFM_y_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_demod_nd_V' to 'demodulationFM_y_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_96ns_65s_96_100_seq_1' to 'demodulationFM_sdibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sdibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 174.541 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.74 MHz
INFO: [RTMG 210-279] Implementing memory 'shift_cos_table_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'shift_sin_table_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_coef_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sdibs_div'
INFO: [RTMG 210-278] Implementing memory 'demodulationFM_y_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'demodulationFM_y_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'demodulationFM_y_hbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 183 ; free virtual = 2383
INFO: [VHDL 208-304] Generating VHDL RTL for demodulationFM.
INFO: [VLOG 209-307] Generating Verilog RTL for demodulationFM.
INFO: [HLS 200-112] Total elapsed time: 48.55 seconds; peak allocated memory: 174.541 MB.
