

================================================================
== Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_238_2'
================================================================
* Date:           Tue Apr 30 21:47:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.537 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_238_2  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./pca.hpp:238]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pcVals_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %pcVals_2"   --->   Operation 5 'read' 'pcVals_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pcVals_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %pcVals_1"   --->   Operation 6 'read' 'pcVals_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pcVals_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %pcVals"   --->   Operation 7 'read' 'pcVals_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln238 = store i2 0, i2 %i" [./pca.hpp:238]   --->   Operation 8 'store' 'store_ln238' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_239_3"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [./pca.hpp:238]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.43ns)   --->   "%icmp_ln238 = icmp_eq  i2 %i_2, i2 3" [./pca.hpp:238]   --->   Operation 11 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.43ns)   --->   "%add_ln238 = add i2 %i_2, i2 1" [./pca.hpp:238]   --->   Operation 12 'add' 'add_ln238' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void %VITIS_LOOP_239_3.split, void %VITIS_LOOP_244_4.exitStub" [./pca.hpp:238]   --->   Operation 13 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i2 %i_2" [./pca.hpp:238]   --->   Operation 14 'zext' 'zext_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln238 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:238]   --->   Operation 15 'specpipeline' 'specpipeline_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln238 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [./pca.hpp:238]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [./pca.hpp:238]   --->   Operation 17 'specloopname' 'specloopname_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.41ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3f64.f64.i2, i2 0, i64 %pcVals_read, i2 1, i64 %pcVals_1_read, i2 2, i64 %pcVals_2_read, i64 <undef>, i2 %i_2" [./pca.hpp:238]   --->   Operation 18 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln238)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%this_m_pcVals_0_addr = getelementptr i64 %this_m_pcVals_0, i64 0, i64 %zext_ln238" [./pca.hpp:241]   --->   Operation 19 'getelementptr' 'this_m_pcVals_0_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%store_ln241 = store i64 %tmp_s, i2 %this_m_pcVals_0_addr" [./pca.hpp:241]   --->   Operation 20 'store' 'store_ln241' <Predicate = (!icmp_ln238)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%this_m_pcVals_1_addr = getelementptr i64 %this_m_pcVals_1, i64 0, i64 %zext_ln238" [./pca.hpp:241]   --->   Operation 21 'getelementptr' 'this_m_pcVals_1_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.71ns)   --->   "%store_ln241 = store i64 %tmp_s, i2 %this_m_pcVals_1_addr" [./pca.hpp:241]   --->   Operation 22 'store' 'store_ln241' <Predicate = (!icmp_ln238)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln238 = store i2 %add_ln238, i2 %i" [./pca.hpp:238]   --->   Operation 23 'store' 'store_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln238 = br void %VITIS_LOOP_239_3" [./pca.hpp:238]   --->   Operation 24 'br' 'br_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln238)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.537ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln238', ./pca.hpp:238) of constant 0 on local variable 'i', ./pca.hpp:238 [10]  (0.387 ns)
	'load' operation 2 bit ('i', ./pca.hpp:238) on local variable 'i', ./pca.hpp:238 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln238', ./pca.hpp:238) [14]  (0.436 ns)
	'store' operation 0 bit ('store_ln241', ./pca.hpp:241) of variable 'tmp_s', ./pca.hpp:238 on array 'this_m_pcVals_0' [24]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
