
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.910824                       # Number of seconds simulated
sim_ticks                                910823807000                       # Number of ticks simulated
final_tick                               910823807000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125270                       # Simulator instruction rate (inst/s)
host_op_rate                                   125270                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              114099095                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692348                       # Number of bytes of host memory used
host_seconds                                  7982.74                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1000000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       652011712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          652050240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    224618816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       224618816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10187683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10188285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3509669                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3509669                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          715848342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             715890642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       246610611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246610611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       246610611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         715848342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            962501254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10188285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3509669                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10188285                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3509669                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              648644288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3405952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               223387968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               652050240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            224618816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  53218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19201                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            617844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            635743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            654083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            667402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            646123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            627466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            632537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            647545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            617549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            628656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           640659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           653202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           627409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           633936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           597094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           607819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            220975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            219984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            224064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            223978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            215706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            211274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            216282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           213784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           216518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           221568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           214960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           218571                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  910823701000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10188285                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3509669                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7852820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1154659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  705155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  422428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 136405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 226464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 281119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 261355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 258314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 253566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 253064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 246375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 228632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 232796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7883003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.621705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.406509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.728374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6094147     77.31%     77.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1224601     15.53%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       205864      2.61%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72021      0.91%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65768      0.83%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        93336      1.18%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12283      0.16%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8565      0.11%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106418      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7883003                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       217609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.573997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.156769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4173.489424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       217605    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-851967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::983040-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        217609                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       217609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.293645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           213135     97.94%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1038      0.48%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2826      1.30%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              467      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              117      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        217609                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 217592521000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            407625027250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                50675335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21469.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40219.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       712.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       245.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    715.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4628292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1114195                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      66493.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     4343443750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     30414280000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    876062502500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    962501254                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             7651510                       # Transaction distribution
system.membus.trans_dist::ReadResp            7651510                       # Transaction distribution
system.membus.trans_dist::Writeback           3509669                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2536775                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2536775                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     23885035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23886239                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        38528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    876630528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           876669056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              876669056                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         44830959500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5653749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        96102474000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.6                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups               144116558                       # Number of BP lookups
system.cpu.branchPred.condPredicted         134000734                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          33664474                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             44704793                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                32492964                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.683401                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4762                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    199260712                       # DTB read hits
system.cpu.dtb.read_misses                    3132733                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                202393445                       # DTB read accesses
system.cpu.dtb.write_hits                    21460702                       # DTB write hits
system.cpu.dtb.write_misses                   1979055                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                23439757                       # DTB write accesses
system.cpu.dtb.data_hits                    220721414                       # DTB hits
system.cpu.dtb.data_misses                    5111788                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                225833202                       # DTB accesses
system.cpu.itb.fetch_hits                    77117018                       # ITB hits
system.cpu.itb.fetch_misses                        35                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                77117053                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   28                       # Number of system calls
system.cpu.numCycles                       1821647615                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken     32519754                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken    111596804                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads    833294856                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites    857627964                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses   1690922820                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads           65                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites           22                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses           87                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards      610313961                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                  225594685                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect     26179222                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect      2373382                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted       28552604                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted          88002512                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     24.497083                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions        778768509                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies             64728                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                     973740114                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                         9232141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      1026839034                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                        794808581                       # Number of cycles cpu stages are processed.
system.cpu.activity                         43.631302                       # Percentage of cycles cpu is active
system.cpu.comLoads                         198093266                       # Number of Load instructions committed
system.cpu.comStores                         21460488                       # Number of Store instructions committed
system.cpu.comBranches                      115232788                       # Number of Branches instructions committed
system.cpu.comNops                            5675682                       # Number of Nop instructions committed
system.cpu.comNonSpec                              28                       # Number of Non-Speculative instructions committed
system.cpu.comInts                          659537639                       # Number of Integer instructions committed
system.cpu.comFloats                               14                       # Number of Floating Point instructions committed
system.cpu.committedInsts                  1000000000                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                    1000000000                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total            1000000000                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.821648                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.821648                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.548954                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.548954                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles               1245566010                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                 576081605                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               31.624207                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles               1297318451                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                 524329164                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               28.783238                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles               1226554799                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                 595092816                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               32.667834                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles               1683515803                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                 138131812                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization                7.582795                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles               1227336965                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                 594310650                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               32.624897                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               177                       # number of replacements
system.cpu.icache.tags.tagsinuse           416.995415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            77116291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               602                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          128100.151163                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   416.995415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.814444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         154234638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        154234638                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     77116291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        77116291                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      77116291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         77116291                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     77116291                       # number of overall hits
system.cpu.icache.overall_hits::total        77116291                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          727                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           727                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          727                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            727                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          727                       # number of overall misses
system.cpu.icache.overall_misses::total           727                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     35981499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35981499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     35981499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35981499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     35981499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35981499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     77117018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     77117018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     77117018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     77117018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     77117018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     77117018                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49493.121045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49493.121045                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49493.121045                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49493.121045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49493.121045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49493.121045                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          125                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          602                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          602                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          602                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     29080251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29080251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     29080251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29080251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     29080251                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29080251                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48306.064784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48306.064784                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48306.064784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48306.064784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48306.064784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48306.064784                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements          10186659                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.849515                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           209163605                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10187683                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.531028                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         188892000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.849515                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         449295191                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        449295191                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    190426521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       190426521                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18737008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18737008                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           40                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     209163529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        209163529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    209163529                       # number of overall hits
system.cpu.dcache.overall_hits::total       209163529                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      7666705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7666705                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2723440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2723440                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     10390145                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10390145                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10390145                       # number of overall misses
system.cpu.dcache.overall_misses::total      10390145                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 451185139500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 451185139500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 228055464750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 228055464750                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       341000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       341000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 679240604250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 679240604250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 679240604250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 679240604250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    198093226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    198093226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21460448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21460448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    219553674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    219553674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    219553674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    219553674                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038703                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.126905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.126905                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.047324                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047324                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.047324                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047324                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58849.941337                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58849.941337                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83738.016901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83738.016901                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        85250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65373.544282                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65373.544282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65373.544282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65373.544282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     61013633                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1570613                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.847019                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          166                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3509669                       # number of writebacks
system.cpu.dcache.writebacks::total           3509669                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        15716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15716                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       186750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       186750                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       202466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       202466                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202466                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7650989                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7650989                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2536690                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2536690                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10187679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10187679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10187679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10187679                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 422447789000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 422447789000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 209881696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 209881696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 632329485000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 632329485000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 632329485000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 632329485000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.038623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.118203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.118203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.046402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.046402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046402                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55214.794976                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55214.794976                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82738.409502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82738.409502                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        81875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62068.061332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62068.061332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62068.061332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62068.061332                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
