# This is a sample constraint on the clocks

# You should constrain the PLL reference clock from the top-level ports
create_clock -name {pll_refclk_i} -period 10.000 [get_ports pll_refclk_i]

# You should constrain the clk_i and pclk_i according to your AXI4 clock and APB clock respectively
# These are generated by osc0 and pll0 in eval_top, thus no constraint is needed.
#create_clock -name {clk_i} -period 5 [get_ports clk_i]
#create_clock -name {pclk_i} -period 10 [get_ports pclk_i]