{
  "creator": "Next Generation Place and Route (Version nextpnr-0.4-63-g16ffd02a)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000000"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:3.1-107.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 3878890 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 3878889 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 838, 838, 838, 1836017711, 1836017711, 1836017711 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3878887 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 3878886 ]
        }
      },
      "cells": {
        "txBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879020 ],
            "CE": [ 3879016 ],
            "Q": [ 3879019 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879017 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879026 ],
            "CE": [ 3879016 ],
            "Q": [ 3879024 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879022 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879033 ],
            "CE": [ 3879016 ],
            "Q": [ 3879031 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879029 ]
          }
        },
        "txByteCounter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879050 ],
            "CE": [ 3879048 ],
            "Q": [ 3878993 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879049 ]
          }
        },
        "txByteCounter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879053 ],
            "CE": [ 3879048 ],
            "Q": [ 3878992 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879052 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879059 ],
            "CE": [ 3879048 ],
            "Q": [ 3878995 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879058 ]
          }
        },
        "txByteCounter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879063 ],
            "CE": [ 3879048 ],
            "Q": [ 3878994 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879062 ]
          }
        },
        "txState_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879183 ],
            "Q": [ 3878900 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879146 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878945 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879524 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878955 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878956 ],
            "CLK": [  ],
            "D": [ 3878962 ],
            "C": [ 3878961 ],
            "B": [ 3878960 ],
            "A": [ 3878959 ]
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878966 ],
            "CLK": [  ],
            "D": [ 3878990 ],
            "C": [ 3878989 ],
            "B": [ 3878988 ],
            "A": [ 3878900 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878966 ],
            "Q": [ 3878968 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [ 3878995 ],
            "C": [ 3878994 ],
            "B": [ 3878993 ],
            "A": [ 3878992 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878966 ],
            "Q": [ 3878971 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [ 3878995 ],
            "C": [ 3878992 ],
            "B": [ 3878994 ],
            "A": [ 3878993 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000110100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878966 ],
            "Q": [ 3878974 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [ 3878995 ],
            "C": [ 3878994 ],
            "B": [ 3878993 ],
            "A": [ 3878992 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878966 ],
            "Q": [ 3878977 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [ 3878994 ],
            "C": [ 3878993 ],
            "B": [ 3878995 ],
            "A": [ 3878992 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0010000000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878966 ],
            "Q": [ 3878980 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [ 3878995 ],
            "C": [ 3878992 ],
            "B": [ 3878993 ],
            "A": [ 3878994 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000110111000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878966 ],
            "Q": [ 3878983 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [ 3878995 ],
            "C": [ 3878994 ],
            "B": [ 3878993 ],
            "A": [ 3878992 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011000100111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878966 ],
            "Q": [ 3878986 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [ 3878995 ],
            "C": [ 3878993 ],
            "B": [ 3878994 ],
            "A": [ 3878992 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879531 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879537 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879495 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879494 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879532 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879536 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879026 ],
            "CLK": [  ],
            "D": [ 3878990 ],
            "C": [ 3878989 ],
            "B": [ 3878988 ],
            "A": [ 3878900 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879033 ],
            "CLK": [  ],
            "D": [ 3878990 ],
            "C": [ 3878989 ],
            "B": [ 3878988 ],
            "A": [ 3878900 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879016 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878989 ],
            "B": [ 3878988 ],
            "A": [ 3878990 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879503 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879020 ],
            "CLK": [  ],
            "D": [ 3878990 ],
            "C": [ 3878989 ],
            "B": [ 3878988 ],
            "A": [ 3878900 ]
          }
        },
        "txByteCounter_DFFRE_Q_1_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879053 ],
            "CLK": [  ],
            "D": [ 3879056 ],
            "C": [ 3878905 ],
            "B": [ 3878903 ],
            "A": [ 3878900 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879059 ],
            "CLK": [  ],
            "D": [ 3879056 ],
            "C": [ 3878905 ],
            "B": [ 3878903 ],
            "A": [ 3878900 ]
          }
        },
        "txByteCounter_DFFRE_Q_3_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879063 ],
            "CLK": [  ],
            "D": [ 3879056 ],
            "C": [ 3878905 ],
            "B": [ 3878903 ],
            "A": [ 3878900 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879519 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879066 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879067 ],
            "CLK": [  ],
            "D": [ 3878903 ],
            "C": [ 3878900 ],
            "B": [ 3878905 ],
            "A": [ 3879070 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879050 ],
            "CLK": [  ],
            "D": [ 3879056 ],
            "C": [ 3878905 ],
            "B": [ 3878903 ],
            "A": [ 3878900 ]
          }
        },
        "txPinRegister_DFFSE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879135 ],
            "CLK": [  ],
            "D": [ 3878905 ],
            "C": [ 3879056 ],
            "B": [ 3878903 ],
            "A": [ 3878900 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111010011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879554 ],
            "CE": [ 3879135 ],
            "Q": [ 3879137 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [ 3879146 ],
            "C": [ 3879144 ],
            "B": [ 3879142 ],
            "A": [ 3879140 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879144 ],
            "CLK": [  ],
            "D": [ 3878900 ],
            "C": [ 3879019 ],
            "B": [ 3879150 ],
            "A": [ 3879149 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879149 ],
            "CLK": [  ],
            "D": [ 3879024 ],
            "C": [ 3879031 ],
            "B": [ 3878977 ],
            "A": [ 3878980 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879150 ],
            "CLK": [  ],
            "D": [ 3879031 ],
            "C": [ 3879024 ],
            "B": [ 3878983 ],
            "A": [ 3878986 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879490 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879154 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879031 ],
            "B": [ 3878971 ],
            "A": [ 3878974 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879155 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879031 ],
            "A": [ 3878968 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879142 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878900 ],
            "B": [ 3879019 ],
            "A": [ 3878903 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879183 ],
            "Q": [ 3878903 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [ 3879161 ],
            "C": [ 3879024 ],
            "B": [ 3879031 ],
            "A": [ 3879142 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878989 ],
            "CLK": [  ],
            "D": [ 3879146 ],
            "C": [ 3879024 ],
            "B": [ 3879031 ],
            "A": [ 3879142 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878988 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879169 ],
            "B": [ 3879167 ],
            "A": [ 3879165 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878990 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879176 ],
            "B": [ 3879174 ],
            "A": [ 3879172 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879183 ],
            "Q": [ 3878905 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879070 ],
            "A": [ 3879179 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879146 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878903 ],
            "B": [ 3878900 ],
            "A": [ 3878905 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001110111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879161 ],
            "CLK": [  ],
            "D": [ 3878905 ],
            "C": [ 3878903 ],
            "B": [ 3878900 ],
            "A": [ 3879070 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101000000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879183 ],
            "CLK": [  ],
            "D": [ 3879188 ],
            "C": [ 3879056 ],
            "B": [ 3879187 ],
            "A": [ 3878905 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878917 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879191 ],
            "A": [ 3879188 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878916 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879194 ],
            "A": [ 3879188 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878942 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879197 ],
            "A": [ 3879188 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878962 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879200 ],
            "A": [ 3879188 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878960 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879203 ],
            "A": [ 3879188 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878913 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879206 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878912 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879208 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_10_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878928 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879210 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_11_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878925 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879212 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_12_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878924 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879214 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_13_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878923 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879216 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_14_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878922 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879218 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_15_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878919 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879220 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_16_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878918 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879222 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_17_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878946 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879224 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_18_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878961 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879226 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_19_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878959 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879229 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878911 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879232 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878937 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879234 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878936 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879236 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878935 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879238 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878934 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879240 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878931 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879242 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878930 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879244 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879084 ],
            "Q": [ 3878929 ],
            "F": [  ],
            "CLK": [ 3878964 ],
            "D": [  ],
            "C": [ 3879246 ],
            "B": [ 3879205 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879205 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878905 ],
            "B": [ 3878900 ],
            "A": [ 3878903 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879327 ],
            "CLK": [  ],
            "D": [ 3879194 ],
            "C": [ 3879197 ],
            "B": [ 3879200 ],
            "A": [ 3879229 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879489 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879461 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879332 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879333 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879329 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT3_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879084 ],
            "CLK": [  ],
            "D": [ 3879443 ],
            "C": [ 3878897 ],
            "B": [ 3879447 ],
            "A": [ 3879445 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879179 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878900 ],
            "B": [ 3878903 ],
            "A": [ 3878905 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879341 ],
            "CLK": [  ],
            "D": [ 3878893 ],
            "C": [ 3878905 ],
            "B": [ 3878903 ],
            "A": [ 3878900 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879169 ],
            "CLK": [  ],
            "D": [ 3879220 ],
            "C": [ 3879222 ],
            "B": [ 3879224 ],
            "A": [ 3879226 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879167 ],
            "CLK": [  ],
            "D": [ 3879212 ],
            "C": [ 3879214 ],
            "B": [ 3879216 ],
            "A": [ 3879218 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879176 ],
            "CLK": [  ],
            "D": [ 3879242 ],
            "C": [ 3879244 ],
            "B": [ 3879246 ],
            "A": [ 3879210 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879174 ],
            "CLK": [  ],
            "D": [ 3879234 ],
            "C": [ 3879236 ],
            "B": [ 3879238 ],
            "A": [ 3879240 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879172 ],
            "CLK": [  ],
            "D": [ 3879325 ],
            "C": [ 3879206 ],
            "B": [ 3879208 ],
            "A": [ 3879232 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879507 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879523 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879360 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879361 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879365 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879366 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879508 ],
            "CLK": [  ],
            "D": [ 3879167 ],
            "C": [ 3879165 ],
            "B": [ 3879176 ],
            "A": [ 3879174 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879373 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879374 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879070 ],
            "CLK": [  ],
            "D": [ 3878995 ],
            "C": [ 3878994 ],
            "B": [ 3878993 ],
            "A": [ 3878992 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879378 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879379 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879475 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879389 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879390 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879474 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879394 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879395 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879456 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879402 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879403 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879470 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879407 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879408 ],
            "CLK": [  ],
            "D": [ 3878941 ],
            "C": [ 3878927 ],
            "B": [ 3878933 ],
            "A": [ 3878910 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT3_I1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879447 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878927 ],
            "B": [ 3878933 ],
            "A": [ 3878910 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879469 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879419 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879420 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879457 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879424 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879425 ],
            "CLK": [  ],
            "D": [ 3879165 ],
            "C": [ 3879176 ],
            "B": [ 3879174 ],
            "A": [ 3879172 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879518 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT3_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879445 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878915 ],
            "B": [ 3878921 ],
            "A": [ 3878941 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879432 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879433 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879462 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879437 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879438 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879414 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878903 ],
            "A": [ 3878900 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879443 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879414 ],
            "A": [ 3878905 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879512 ],
            "SEL": [ 3879172 ],
            "I1": [ 3879516 ],
            "I0": [ 3879515 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879383 ],
            "SEL": [ 3878915 ],
            "I1": [ 3879387 ],
            "I0": [ 3879386 ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879554 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879354 ],
            "SEL": [ 3878915 ],
            "I1": [ 3879358 ],
            "I0": [ 3879357 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879500 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879508 ],
            "I0": [ 3879507 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878944 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879554 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879056 ],
            "SEL": [ 3879341 ],
            "I1": [ 3879481 ],
            "I0": [ 3879480 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879348 ],
            "SEL": [ 3879414 ],
            "I1": [ 3879413 ],
            "I0": [ 3879412 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879188 ],
            "SEL": [ 3878905 ],
            "I1": [ 3879349 ],
            "I0": [ 3879348 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879554 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879451 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879467 ],
            "I0": [ 3879466 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879516 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879524 ],
            "I0": [ 3879523 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879515 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879519 ],
            "I0": [ 3879518 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879499 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879503 ],
            "I0": [ 3879502 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879487 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879495 ],
            "I0": [ 3879494 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879486 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879490 ],
            "I0": [ 3879489 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879467 ],
            "SEL": [ 3879167 ],
            "I1": [ 3879475 ],
            "I0": [ 3879474 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879466 ],
            "SEL": [ 3879167 ],
            "I1": [ 3879470 ],
            "I0": [ 3879469 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879454 ],
            "SEL": [ 3879167 ],
            "I1": [ 3879462 ],
            "I0": [ 3879461 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879453 ],
            "SEL": [ 3879167 ],
            "I1": [ 3879457 ],
            "I0": [ 3879456 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879430 ],
            "SEL": [ 3879167 ],
            "I1": [ 3879438 ],
            "I0": [ 3879437 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879417 ],
            "SEL": [ 3879167 ],
            "I1": [ 3879425 ],
            "I0": [ 3879424 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879429 ],
            "SEL": [ 3879167 ],
            "I1": [ 3879433 ],
            "I0": [ 3879432 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879349 ],
            "SEL": [ 3879414 ],
            "I1": [ 3879451 ],
            "I0": [ 3879450 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879481 ],
            "SEL": [ 3879179 ],
            "I1": [ 3879513 ],
            "I0": [ 3879512 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879187 ],
            "SEL": [ 3878897 ],
            "I1": [ 3879352 ],
            "I0": [ 3879351 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879513 ],
            "SEL": [ 3879172 ],
            "I1": [ 3879529 ],
            "I0": [ 3879528 ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:8.11-8.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878964 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879412 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879417 ],
            "I0": [ 3879416 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879450 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879454 ],
            "I0": [ 3879453 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879484 ],
            "SEL": [ 3879172 ],
            "I1": [ 3879500 ],
            "I0": [ 3879499 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879413 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879430 ],
            "I0": [ 3879429 ]
          }
        },
        "btn1_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:12.11-12.15"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878893 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879483 ],
            "SEL": [ 3879172 ],
            "I1": [ 3879487 ],
            "I0": [ 3879486 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879352 ],
            "SEL": [ 3878893 ],
            "I1": [ 3879384 ],
            "I0": [ 3879383 ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879554 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879351 ],
            "SEL": [ 3878893 ],
            "I1": [ 3879355 ],
            "I0": [ 3879354 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879528 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879532 ],
            "I0": [ 3879531 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878941 ],
            "SEL": [ 3878942 ],
            "I1": [ 3878940 ],
            "I0": [ 3878939 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879384 ],
            "SEL": [ 3878915 ],
            "I1": [ 3879400 ],
            "I0": [ 3879399 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879554 ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878940 ],
            "SEL": [ 3878946 ],
            "I1": [ 3878956 ],
            "I0": [ 3878955 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879165 ],
            "SEL": [ 3879203 ],
            "I1": [ 3879330 ],
            "I0": [ 3879334 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879355 ],
            "SEL": [ 3878915 ],
            "I1": [ 3879371 ],
            "I0": [ 3879370 ]
          }
        },
        "uart_tx_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBA",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:10.12-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879137 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879480 ],
            "SEL": [ 3879179 ],
            "I1": [ 3879484 ],
            "I0": [ 3879483 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878939 ],
            "SEL": [ 3878946 ],
            "I1": [ 3878945 ],
            "I0": [ 3878944 ]
          }
        },
        "uart_rx_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:9.11-9.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3879541 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879416 ],
            "SEL": [ 3879167 ],
            "I1": [ 3879420 ],
            "I0": [ 3879419 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879330 ],
            "SEL": [ 3879191 ],
            "I1": [ 3879327 ],
            "I0": [ 3879329 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879140 ],
            "SEL": [ 3879024 ],
            "I1": [ 3879155 ],
            "I0": [ 3879154 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879048 ],
            "SEL": [ 3879056 ],
            "I1": [ 3879067 ],
            "I0": [ 3879066 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879529 ],
            "SEL": [ 3879169 ],
            "I1": [ 3879537 ],
            "I0": [ 3879536 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879400 ],
            "SEL": [ 3878921 ],
            "I1": [ 3879408 ],
            "I0": [ 3879407 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879399 ],
            "SEL": [ 3878921 ],
            "I1": [ 3879403 ],
            "I0": [ 3879402 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879387 ],
            "SEL": [ 3878921 ],
            "I1": [ 3879395 ],
            "I0": [ 3879394 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879386 ],
            "SEL": [ 3878921 ],
            "I1": [ 3879390 ],
            "I0": [ 3879389 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879502 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879371 ],
            "SEL": [ 3878921 ],
            "I1": [ 3879379 ],
            "I0": [ 3879378 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878933 ],
            "CLK": [  ],
            "D": [ 3878937 ],
            "C": [ 3878936 ],
            "B": [ 3878935 ],
            "A": [ 3878934 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879370 ],
            "SEL": [ 3878921 ],
            "I1": [ 3879374 ],
            "I0": [ 3879373 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878927 ],
            "CLK": [  ],
            "D": [ 3878931 ],
            "C": [ 3878930 ],
            "B": [ 3878929 ],
            "A": [ 3878928 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878921 ],
            "CLK": [  ],
            "D": [ 3878925 ],
            "C": [ 3878924 ],
            "B": [ 3878923 ],
            "A": [ 3878922 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879029 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3879031 ],
            "A": [ 3879556 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879022 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3879024 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879358 ],
            "SEL": [ 3878921 ],
            "I1": [ 3879366 ],
            "I0": [ 3879365 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879357 ],
            "SEL": [ 3878921 ],
            "I1": [ 3879361 ],
            "I0": [ 3879360 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879334 ],
            "SEL": [ 3879191 ],
            "I1": [ 3879333 ],
            "I0": [ 3879332 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879017 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3879019 ],
            "A": [ 3879554 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879556 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878915 ],
            "CLK": [  ],
            "D": [ 3878919 ],
            "C": [ 3878918 ],
            "B": [ 3878917 ],
            "A": [ 3878916 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879062 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878994 ],
            "A": [ 3879556 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878910 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878913 ],
            "B": [ 3878912 ],
            "A": [ 3878911 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878897 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878905 ],
            "B": [ 3878903 ],
            "A": [ 3878900 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879058 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878995 ],
            "A": [ 3879554 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879052 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878992 ],
            "A": [ 3879554 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3879556 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879049 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878993 ],
            "A": [ 3879554 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879556 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879229 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878959 ],
            "A": [ 3879556 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879203 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878960 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879200 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878962 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879197 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878942 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879191 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878917 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879220 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878919 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879216 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878923 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879212 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878925 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879246 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878929 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879226 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878961 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879224 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878946 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879194 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878916 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879222 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878918 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879218 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878922 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879214 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878924 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879210 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878928 ],
            "A": [ 3879554 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879244 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878930 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879242 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878931 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879240 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878934 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879238 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878935 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879236 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878936 ],
            "A": [ 3879554 ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879554 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879234 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878937 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879232 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878911 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879208 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878912 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879206 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3878913 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879325 ],
            "CLK": [  ],
            "D": [ 3879556 ],
            "C": [ 3879556 ],
            "B": [ 3879554 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_5_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879556 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3879556 ]
          }
        }
      },
      "netnames": {
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF1;;1;R11C8_I1MUX3;R11C8_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879450 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF5;;1;R11C8_I0MUX3;R11C8_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879447 ] ,
          "attributes": {
            "ROUTING": "R12C8_F6;;1;R12C8_S13;R12C8_F6_S130;1;R12C8_B3;R12C8_S130_B3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879445 ] ,
          "attributes": {
            "ROUTING": "R12C7_F7;;1;R12C7_EW10;R12C7_F7_EW10;1;R12C8_A3;R12C8_E111_A3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879443 ] ,
          "attributes": {
            "ROUTING": "R12C8_F7;;1;R12C8_W13;R12C8_F7_W130;1;R12C8_D3;R12C8_W130_D3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879438 ] ,
          "attributes": {
            "ROUTING": "R11C9_F1;;1;R11C9_I1MUX0;R11C9_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879437 ] ,
          "attributes": {
            "ROUTING": "R11C9_F0;;1;R11C9_I0MUX0;R11C9_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879433 ] ,
          "attributes": {
            "ROUTING": "R11C9_F3;;1;R11C9_I1MUX2;R11C9_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879432 ] ,
          "attributes": {
            "ROUTING": "R11C9_F2;;1;R11C9_I0MUX2;R11C9_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879430 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF0;;1;R11C9_I1MUX1;R11C9_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879429 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF2;;1;R11C9_I0MUX1;R11C9_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879425 ] ,
          "attributes": {
            "ROUTING": "R11C9_F5;;1;R11C9_I1MUX4;R11C9_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879424 ] ,
          "attributes": {
            "ROUTING": "R11C9_F4;;1;R11C9_I0MUX4;R11C9_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879420 ] ,
          "attributes": {
            "ROUTING": "R11C9_F7;;1;R11C9_I1MUX6;R11C9_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879419 ] ,
          "attributes": {
            "ROUTING": "R11C9_F6;;1;R11C9_I0MUX6;R11C9_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879417 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF4;;1;R11C9_I1MUX5;R11C9_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879416 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF6;;1;R11C9_I0MUX5;R11C9_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 3879414 ] ,
          "attributes": {
            "ROUTING": "R11C9_X04;R11C9_S251_X04;1;R11C9_SEL3;R11C9_X04_SEL3;1;R12C9_W25;R12C9_S252_W250;1;R12C8_X08;R12C8_W251_X08;1;R12C8_B7;R12C8_X08_B7;1;R15C8_F6;;1;R15C8_N13;R15C8_F6_N130;1;R14C8_N83;R14C8_N131_N830;1;R10C8_E25;R10C8_N834_E250;1;R10C9_S25;R10C9_E251_S250;1;R11C9_W25;R11C9_S251_W250;1;R11C8_X04;R11C8_W251_X04;1;R11C8_SEL3;R11C8_X04_SEL3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879413 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF1;;1;R11C9_I1MUX3;R11C9_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879412 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF5;;1;R11C9_I0MUX3;R11C9_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879408 ] ,
          "attributes": {
            "ROUTING": "R12C5_F1;;1;R12C5_I1MUX0;R12C5_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879407 ] ,
          "attributes": {
            "ROUTING": "R12C5_F0;;1;R12C5_I0MUX0;R12C5_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879403 ] ,
          "attributes": {
            "ROUTING": "R12C5_F3;;1;R12C5_I1MUX2;R12C5_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879402 ] ,
          "attributes": {
            "ROUTING": "R12C5_F2;;1;R12C5_I0MUX2;R12C5_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879400 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF0;;1;R12C5_I1MUX1;R12C5_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879399 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF2;;1;R12C5_I0MUX1;R12C5_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879395 ] ,
          "attributes": {
            "ROUTING": "R12C5_F5;;1;R12C5_I1MUX4;R12C5_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879394 ] ,
          "attributes": {
            "ROUTING": "R12C5_F4;;1;R12C5_I0MUX4;R12C5_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879390 ] ,
          "attributes": {
            "ROUTING": "R12C5_F7;;1;R12C5_I1MUX6;R12C5_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879389 ] ,
          "attributes": {
            "ROUTING": "R12C5_F6;;1;R12C5_I0MUX6;R12C5_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879387 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF4;;1;R12C5_I1MUX5;R12C5_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879386 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF6;;1;R12C5_I0MUX5;R12C5_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879384 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF1;;1;R12C5_I1MUX3;R12C5_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879383 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF5;;1;R12C5_I0MUX3;R12C5_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879379 ] ,
          "attributes": {
            "ROUTING": "R12C6_F1;;1;R12C6_I1MUX0;R12C6_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879378 ] ,
          "attributes": {
            "ROUTING": "R12C6_F0;;1;R12C6_I0MUX0;R12C6_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879374 ] ,
          "attributes": {
            "ROUTING": "R12C6_F3;;1;R12C6_I1MUX2;R12C6_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879373 ] ,
          "attributes": {
            "ROUTING": "R12C6_F2;;1;R12C6_I0MUX2;R12C6_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879371 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF0;;1;R12C6_I1MUX1;R12C6_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879370 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF2;;1;R12C6_I0MUX1;R12C6_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879366 ] ,
          "attributes": {
            "ROUTING": "R12C6_F5;;1;R12C6_I1MUX4;R12C6_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879365 ] ,
          "attributes": {
            "ROUTING": "R12C6_F4;;1;R12C6_I0MUX4;R12C6_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879361 ] ,
          "attributes": {
            "ROUTING": "R12C6_F7;;1;R12C6_I1MUX6;R12C6_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879360 ] ,
          "attributes": {
            "ROUTING": "R12C6_F6;;1;R12C6_I0MUX6;R12C6_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879358 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF4;;1;R12C6_I1MUX5;R12C6_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879357 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF6;;1;R12C6_I0MUX5;R12C6_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879355 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF1;;1;R12C6_I1MUX3;R12C6_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879354 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF5;;1;R12C6_I0MUX3;R12C6_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879352 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF3;;1;R12C5_I1MUX7;R12C5_OF3_DUMMY_I1MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879351 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF3;;1;R12C5_I0MUX7;R12C5_OF3_DUMMY_I0MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3879349 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF3;;1;R11C8_I1MUX7;R11C8_OF3_DUMMY_I1MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3879348 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF3;;1;R11C8_I0MUX7;R11C8_OF3_DUMMY_I0MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 3879341 ] ,
          "attributes": {
            "ROUTING": "R13C6_SN10;R13C6_F7_SN10;1;R12C6_N25;R12C6_N111_N250;1;R11C6_X04;R11C6_N251_X04;1;R11C6_SEL7;R11C6_X04_SEL7;1;R13C6_F7;;1;R13C6_EW20;R13C6_F7_EW20;1;R13C7_N22;R13C7_E121_N220;1;R12C7_E22;R12C7_N221_E220;1;R12C9_N22;R12C9_E222_N220;1;R11C9_W22;R11C9_N221_W220;1;R11C8_S22;R11C8_W221_S220;1;R12C8_C7;R12C8_S221_C7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3879334 ] ,
          "attributes": {
            "ROUTING": "R12C7_OF2;;1;R12C7_I0MUX1;R12C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3879333 ] ,
          "attributes": {
            "ROUTING": "R12C7_F3;;1;R12C7_I1MUX2;R12C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3879332 ] ,
          "attributes": {
            "ROUTING": "R12C7_F2;;1;R12C7_I0MUX2;R12C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3879330 ] ,
          "attributes": {
            "ROUTING": "R12C7_OF0;;1;R12C7_I1MUX1;R12C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3879329 ] ,
          "attributes": {
            "ROUTING": "R12C7_F0;;1;R12C7_I0MUX0;R12C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3879327 ] ,
          "attributes": {
            "ROUTING": "R12C7_F1;;1;R12C7_I1MUX0;R12C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879325 ] ,
          "attributes": {
            "ROUTING": "R13C10_F2;;1;R13C10_D7;R13C10_F2_D7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879324 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879321 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879318 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879315 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879312 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879309 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879307 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879301 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879298 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879295 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879292 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879289 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879286 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879283 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879280 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879278 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879274 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879272 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879268 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879266 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879263 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879261 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879258 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879255 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879252 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879250 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879246 ] ,
          "attributes": {
            "ROUTING": "R13C8_N25;R13C8_S130_N250;1;R13C8_B7;R13C8_N250_B7;1;R14C8_C1;R14C8_W230_C1;1;R13C8_F4;;1;R13C8_S13;R13C8_F4_S130;1;R14C8_W23;R14C8_S131_W230;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879244 ] ,
          "attributes": {
            "ROUTING": "R12C8_E23;R12C8_N131_E230;1;R12C8_C5;R12C8_E230_C5;1;R13C8_F5;;1;R13C8_N13;R13C8_F5_N130;1;R13C8_C7;R13C8_N130_C7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879242 ] ,
          "attributes": {
            "ROUTING": "R13C9_W13;R13C9_F0_W130;1;R13C9_N27;R13C9_W130_N270;1;R12C9_X04;R12C9_N271_X04;1;R12C9_C0;R12C9_X04_C0;1;R13C9_F0;;1;R13C9_EW20;R13C9_F0_EW20;1;R13C8_D7;R13C8_W121_D7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879240 ] ,
          "attributes": {
            "ROUTING": "R13C9_SN20;R13C9_F1_SN20;1;R12C9_C3;R12C9_N121_C3;1;R13C9_F1;;1;R13C9_X06;R13C9_F1_X06;1;R13C9_A7;R13C9_X06_A7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879238 ] ,
          "attributes": {
            "ROUTING": "R13C9_N13;R13C9_F2_N130;1;R12C9_N23;R12C9_N131_N230;1;R12C9_C2;R12C9_N230_C2;1;R13C9_F2;;1;R13C9_X05;R13C9_F2_X05;1;R13C9_B7;R13C9_X05_B7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879236 ] ,
          "attributes": {
            "ROUTING": "R13C9_E13;R13C9_F3_E130;1;R13C9_N26;R13C9_E130_N260;1;R12C9_C1;R12C9_N261_C1;1;R13C9_F3;;1;R13C9_E10;R13C9_F3_E100;1;R13C9_E22;R13C9_E100_E220;1;R13C9_C7;R13C9_E220_C7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879234 ] ,
          "attributes": {
            "ROUTING": "R13C9_N25;R13C9_S130_N250;1;R12C9_X06;R12C9_N251_X06;1;R12C9_C4;R12C9_X06_C4;1;R13C9_F4;;1;R13C9_S13;R13C9_F4_S130;1;R13C9_D7;R13C9_S130_D7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879232 ] ,
          "attributes": {
            "ROUTING": "R13C9_E25;R13C9_F5_E250;1;R13C10_X08;R13C10_E251_X08;1;R13C10_C5;R13C10_X08_C5;1;R13C9_F5;;1;R13C9_EW10;R13C9_F5_EW10;1;R13C10_A7;R13C10_E111_A7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879229 ] ,
          "attributes": {
            "ROUTING": "R13C6_N10;R13C6_F1_N100;1;R12C6_E20;R12C6_N101_E200;1;R12C7_N20;R12C7_E201_N200;1;R12C7_A1;R12C7_N200_A1;1;R14C6_X08;R14C6_S211_X08;1;R14C6_C5;R14C6_X08_C5;1;R13C6_S21;R13C6_F1_S210;1;R13C6_F1;;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879226 ] ,
          "attributes": {
            "ROUTING": "R15C6_E23;R15C6_S232_E230;1;R15C7_N23;R15C7_E231_N230;1;R14C7_A6;R14C7_N231_A6;1;R13C6_F3;;1;R13C6_S23;R13C6_F3_S230;1;R14C6_X02;R14C6_S231_X02;1;R14C6_C3;R14C6_X02_C3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879224 ] ,
          "attributes": {
            "ROUTING": "R14C6_E26;R14C6_S121_E260;1;R14C7_X07;R14C7_E261_X07;1;R14C7_B6;R14C7_X07_B6;1;R13C6_F5;;1;R13C6_SN20;R13C6_F5_SN20;1;R14C6_W22;R14C6_S121_W220;1;R14C6_C2;R14C6_W220_C2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879222 ] ,
          "attributes": {
            "ROUTING": "R14C7_C6;R14C7_X08_C6;1;R13C7_F3;;1;R13C7_S10;R13C7_F3_S100;1;R13C7_S21;R13C7_S100_S210;1;R14C7_X08;R14C7_S211_X08;1;R14C7_C5;R14C7_X08_C5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879220 ] ,
          "attributes": {
            "ROUTING": "R14C7_D6;R14C7_S241_D6;1;R13C7_F4;;1;R13C7_S24;R13C7_F4_S240;1;R14C7_C0;R14C7_S241_C0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879218 ] ,
          "attributes": {
            "ROUTING": "R13C7_E25;R13C7_F5_E250;1;R13C8_A6;R13C8_E251_A6;1;R13C7_F5;;1;R13C7_S25;R13C7_F5_S250;1;R14C7_E25;R14C7_S251_E250;1;R14C9_X04;R14C9_E252_X04;1;R14C9_C1;R14C9_X04_C1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879216 ] ,
          "attributes": {
            "ROUTING": "R13C8_X05;R13C8_F0_X05;1;R13C8_B6;R13C8_X05_B6;1;R13C8_F0;;1;R13C8_E13;R13C8_F0_E130;1;R13C8_S26;R13C8_E130_S260;1;R14C8_C2;R14C8_S261_C2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879214 ] ,
          "attributes": {
            "ROUTING": "R13C8_W10;R13C8_F1_W100;1;R13C8_S23;R13C8_W100_S230;1;R13C8_C6;R13C8_S230_C6;1;R13C8_F1;;1;R13C8_W13;R13C8_F1_W130;1;R13C8_S27;R13C8_W130_S270;1;R14C8_X06;R14C8_S271_X06;1;R14C8_C4;R14C8_X06_C4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879212 ] ,
          "attributes": {
            "ROUTING": "R13C8_D6;R13C8_F2_D6;1;R13C8_F2;;1;R13C8_SN20;R13C8_F2_SN20;1;R14C8_W22;R14C8_S121_W220;1;R14C8_C3;R14C8_W220_C3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879210 ] ,
          "attributes": {
            "ROUTING": "R13C8_E10;R13C8_F3_E100;1;R13C8_S22;R13C8_E100_S220;1;R14C8_C5;R14C8_S221_C5;1;R13C8_F3;;1;R13C8_X06;R13C8_F3_X06;1;R13C8_A7;R13C8_X06_A7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879208 ] ,
          "attributes": {
            "ROUTING": "R13C10_S13;R13C10_F0_S130;1;R14C10_C5;R14C10_S131_C5;1;R13C10_F0;;1;R13C10_X05;R13C10_F0_X05;1;R13C10_B7;R13C10_X05_B7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879206 ] ,
          "attributes": {
            "ROUTING": "R13C10_E23;R13C10_W100_E230;1;R13C10_C4;R13C10_E230_C4;1;R13C10_F1;;1;R13C10_W10;R13C10_F1_W100;1;R13C10_S23;R13C10_W100_S230;1;R13C10_C7;R13C10_S230_C7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879205 ] ,
          "attributes": {
            "ROUTING": "R12C8_X03;R12C8_N262_X03;1;R12C8_B5;R12C8_X03_B5;1;R14C8_B3;R14C8_S130_B3;1;R14C8_B5;R14C8_W100_B5;1;R14C8_S13;R14C8_F6_S130;1;R14C8_W25;R14C8_S130_W250;1;R14C8_B1;R14C8_W250_B1;1;R14C9_B1;R14C9_E231_B1;1;R14C7_S24;R14C7_W101_S240;1;R14C7_B0;R14C7_S240_B0;1;R14C7_N24;R14C7_W101_N240;1;R14C7_B5;R14C7_N240_B5;1;R14C8_E23;R14C8_W100_E230;1;R14C10_B5;R14C10_E232_B5;1;R14C8_B4;R14C8_W100_B4;1;R14C8_B2;R14C8_S130_B2;1;R14C6_B2;R14C6_X03_B2;1;R14C6_B5;R14C6_X03_B5;1;R14C8_W10;R14C8_F6_W100;1;R14C7_W24;R14C7_W101_W240;1;R14C6_X03;R14C6_W241_X03;1;R14C6_B3;R14C6_X03_B3;1;R12C9_B2;R12C9_X03_B2;1;R13C10_B4;R13C10_X03_B4;1;R12C9_B3;R12C9_X03_B3;1;R12C9_X03;R12C9_E261_X03;1;R12C9_B4;R12C9_X03_B4;1;R12C9_B0;R12C9_X07_B0;1;R12C8_E26;R12C8_N262_E260;1;R12C9_X07;R12C9_E261_X07;1;R12C9_B1;R12C9_X07_B1;1;R14C8_F6;;1;R14C8_N26;R14C8_F6_N260;1;R13C8_E26;R13C8_N261_E260;1;R13C10_X03;R13C10_E262_X03;1;R13C10_B5;R13C10_X03_B5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[5]": {
          "hide_name": 0,
          "bits": [ 3879203 ] ,
          "attributes": {
            "ROUTING": "R13C6_W10;R13C6_F2_W100;1;R13C6_E23;R13C6_W100_E230;1;R13C7_N23;R13C7_E231_N230;1;R12C7_X02;R12C7_N231_X02;1;R12C7_SEL1;R12C7_X02_SEL1;1;R13C6_F2;;1;R13C6_E22;R13C6_F2_E220;1;R13C8_N22;R13C8_E222_N220;1;R12C8_X07;R12C8_N221_X07;1;R12C8_B0;R12C8_X07_B0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879200 ] ,
          "attributes": {
            "ROUTING": "R12C7_X08;R12C7_E251_X08;1;R12C7_B4;R12C7_X08_B4;1;R13C6_F4;;1;R13C6_S13;R13C6_F4_S130;1;R13C6_N25;R13C6_S130_N250;1;R12C6_E25;R12C6_N251_E250;1;R12C7_X04;R12C7_E251_X04;1;R12C7_B1;R12C7_X04_B1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879197 ] ,
          "attributes": {
            "ROUTING": "R12C7_E23;R12C7_N131_E230;1;R12C8_B4;R12C8_E231_B4;1;R13C7_F0;;1;R13C7_N13;R13C7_F0_N130;1;R12C7_W23;R12C7_N131_W230;1;R12C7_C1;R12C7_W230_C1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879194 ] ,
          "attributes": {
            "ROUTING": "R12C7_B5;R12C7_N271_B5;1;R13C7_F1;;1;R13C7_W13;R13C7_F1_W130;1;R13C7_N27;R13C7_W130_N270;1;R12C7_E27;R12C7_N271_E270;1;R12C7_D1;R12C7_E270_D1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879191 ] ,
          "attributes": {
            "ROUTING": "R12C7_SEL0;R12C7_X05_SEL0;1;R13C8_N23;R13C8_E131_N230;1;R12C8_B1;R12C8_N231_B1;1;R13C7_F2;;1;R13C7_N26;R13C7_E130_N260;1;R12C7_X05;R12C7_N261_X05;1;R13C7_E13;R13C7_F2_E130;1;R12C7_SEL2;R12C7_X05_SEL2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879188 ] ,
          "attributes": {
            "ROUTING": "R12C6_S26;R12C6_W262_S260;1;R13C6_D6;R13C6_S261_D6;1;R11C8_W13;R11C8_OF7_W130;1;R11C7_S23;R11C7_W131_S230;1;R12C7_A5;R12C7_S231_A5;1;R12C8_A0;R12C8_S271_A0;1;R11C8_S27;R11C8_OF7_S270;1;R12C8_A1;R12C8_S271_A1;1;R11C8_SN20;R11C8_OF7_SN20;1;R12C8_W26;R12C8_S121_W260;1;R12C7_X07;R12C7_W261_X07;1;R12C7_A4;R12C7_X07_A4;1;R11C8_OF7;;1;R11C8_S26;R11C8_E130_S260;1;R12C8_X05;R12C8_S261_X05;1;R11C8_E13;R11C8_OF7_E130;1;R12C8_A4;R12C8_X05_A4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879187 ] ,
          "attributes": {
            "ROUTING": "R12C5_OF7;;1;R12C5_E27;R12C5_OF7_E270;1;R12C6_S27;R12C6_E271_S270;1;R13C6_B6;R13C6_S271_B6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879183 ] ,
          "attributes": {
            "ROUTING": "R15C6_X07;R15C6_S242_X07;1;R15C6_CE2;R15C6_X07_CE2;1;R13C6_F6;;1;R13C6_N13;R13C6_F6_N130;1;R13C6_S24;R13C6_N130_S240;1;R14C6_X05;R14C6_S241_X05;1;R14C6_CE0;R14C6_X05_CE0;1"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 3879179 ] ,
          "attributes": {
            "ROUTING": "R14C6_N82;R14C6_S100_N820;1;R10C6_E24;R10C6_N824_E240;1;R10C7_S24;R10C7_E241_S240;1;R11C7_W24;R11C7_S241_W240;1;R11C5_S24;R11C5_W242_S240;1;R12C5_E24;R12C5_S241_E240;1;R12C6_N24;R12C6_E241_N240;1;R11C6_SEL3;R11C6_N241_SEL3;1;R14C7_N21;R14C7_E211_N210;1;R12C7_N24;R12C7_N212_N240;1;R11C7_SEL3;R11C7_N241_SEL3;1;R14C6_F6;;1;R14C6_S10;R14C6_F6_S100;1;R14C6_E21;R14C6_S100_E210;1;R14C6_A0;R14C6_E210_A0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879470 ] ,
          "attributes": {
            "ROUTING": "R11C8_F3;;1;R11C8_I1MUX2;R11C8_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 3879176 ] ,
          "attributes": {
            "ROUTING": "R11C8_N22;R11C8_N272_N220;1;R10C8_W22;R10C8_N221_W220;1;R10C7_S22;R10C7_W221_S220;1;R11C7_X07;R11C7_S221_X07;1;R11C7_B1;R11C7_X07_B1;1;R13C7_X06;R13C7_S271_X06;1;R13C7_C6;R13C7_X06_C6;1;R12C8_W27;R12C8_N271_W270;1;R12C7_S27;R12C7_W271_S270;1;R13C8_F7;;1;R13C8_N27;R13C8_F7_N270;1;R11C8_E27;R11C8_N272_E270;1;R11C9_X08;R11C9_E271_X08;1;R11C9_C5;R11C9_X08_C5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 3879174 ] ,
          "attributes": {
            "ROUTING": "R12C9_W20;R12C9_N101_W200;1;R12C7_W21;R12C7_W202_W210;1;R12C6_S21;R12C6_W211_S210;1;R13C6_E21;R13C6_S211_E210;1;R13C7_B6;R13C7_E211_B6;1;R11C7_N20;R11C7_W202_N200;1;R11C9_W20;R11C9_N201_W200;1;R11C7_A1;R11C7_N200_A1;1;R13C9_F7;;1;R13C9_N10;R13C9_F7_N100;1;R12C9_N20;R12C9_N101_N200;1;R11C9_X01;R11C9_N201_X01;1;R11C9_B5;R11C9_X01_B5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 3879172 ] ,
          "attributes": {
            "ROUTING": "R11C6_X02;R11C6_N272_X02;1;R11C6_SEL5;R11C6_X02_SEL5;1;R11C7_SEL5;R11C7_X04_SEL5;1;R13C6_N27;R13C6_W272_N270;1;R11C6_E27;R11C6_N272_E270;1;R11C7_X04;R11C7_E271_X04;1;R13C10_W27;R13C10_F7_W270;1;R13C8_W27;R13C8_W272_W270;1;R13C7_A6;R13C7_W271_A6;1;R11C7_X01;R11C7_W201_X01;1;R11C7_SEL1;R11C7_X01_SEL1;1;R11C8_W20;R11C8_W252_W200;1;R11C6_X01;R11C6_W202_X01;1;R11C6_SEL1;R11C6_X01_SEL1;1;R13C10_F7;;1;R13C10_SN10;R13C10_F7_SN10;1;R12C10_N25;R12C10_N111_N250;1;R11C10_W25;R11C10_N251_W250;1;R11C9_A5;R11C9_W251_A5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3879169 ] ,
          "attributes": {
            "ROUTING": "R11C7_SEL6;R11C7_X08_SEL6;1;R11C9_SEL1;R11C9_X02_SEL1;1;R11C6_SEL2;R11C6_X06_SEL2;1;R11C7_SEL0;R11C7_X08_SEL0;1;R11C9_X02;R11C9_E212_X02;1;R11C9_SEL5;R11C9_X02_SEL5;1;R11C6_SEL4;R11C6_X06_SEL4;1;R11C7_SEL4;R11C7_X08_SEL4;1;R11C8_SEL1;R11C8_X02_SEL1;1;R11C7_E21;R11C7_N212_E210;1;R11C8_X02;R11C8_E211_X02;1;R11C8_SEL5;R11C8_X02_SEL5;1;R11C6_S21;R11C6_W211_S210;1;R12C6_E21;R12C6_S211_E210;1;R12C7_X06;R12C7_E211_X06;1;R12C7_C6;R12C7_X06_C6;1;R11C6_SEL6;R11C6_X06_SEL6;1;R11C7_X08;R11C7_N212_X08;1;R11C7_SEL2;R11C7_X08_SEL2;1;R14C7_F6;;1;R14C7_SN10;R14C7_F6_SN10;1;R13C7_N21;R13C7_N111_N210;1;R11C7_W21;R11C7_N212_W210;1;R11C6_X06;R11C6_W211_X06;1;R11C6_SEL0;R11C6_X06_SEL0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3879167 ] ,
          "attributes": {
            "ROUTING": "R11C8_SEL0;R11C8_X08_SEL0;1;R11C9_SEL2;R11C9_X06_SEL2;1;R11C8_SEL4;R11C8_X08_SEL4;1;R11C9_SEL4;R11C9_X06_SEL4;1;R11C8_SEL2;R11C8_X08_SEL2;1;R11C8_W21;R11C8_N211_W210;1;R11C7_X06;R11C7_W211_X06;1;R11C7_D1;R11C7_X06_D1;1;R11C9_SEL0;R11C9_X06_SEL0;1;R11C8_X08;R11C8_N211_X08;1;R11C8_SEL6;R11C8_X08_SEL6;1;R12C8_W25;R12C8_N111_W250;1;R12C7_N25;R12C7_W251_N250;1;R12C7_B6;R12C7_N250_B6;1;R13C8_F6;;1;R13C8_SN10;R13C8_F6_SN10;1;R12C8_N21;R12C8_N111_N210;1;R11C8_E21;R11C8_N211_E210;1;R11C9_X06;R11C9_E211_X06;1;R11C9_SEL6;R11C9_X06_SEL6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3879165 ] ,
          "attributes": {
            "ROUTING": "R12C7_S21;R12C7_OF1_S210;1;R12C7_A6;R12C7_S210_A6;1;R12C7_N21;R12C7_OF1_N210;1;R11C7_X02;R11C7_N211_X02;1;R11C7_C1;R11C7_X02_C1;1;R12C7_OF1;;1;R12C7_E10;R12C7_OF1_E100;1;R12C8_E24;R12C8_E101_E240;1;R12C9_N24;R12C9_E241_N240;1;R11C9_D5;R11C9_N241_D5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879161 ] ,
          "attributes": {
            "ROUTING": "R15C6_F2;;1;R15C6_D4;R15C6_F2_D4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879469 ] ,
          "attributes": {
            "ROUTING": "R11C8_F2;;1;R11C8_I0MUX2;R11C8_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879155 ] ,
          "attributes": {
            "ROUTING": "R15C4_F1;;1;R15C4_I1MUX0;R15C4_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879154 ] ,
          "attributes": {
            "ROUTING": "R15C4_F0;;1;R15C4_I0MUX0;R15C4_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879150 ] ,
          "attributes": {
            "ROUTING": "R15C4_F7;;1;R15C4_E10;R15C4_F7_E100;1;R15C5_E24;R15C5_E101_E240;1;R15C5_B6;R15C5_E240_B6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879149 ] ,
          "attributes": {
            "ROUTING": "R15C4_F6;;1;R15C4_EW20;R15C4_F6_EW20;1;R15C5_W82;R15C5_E121_W820;1;R15C4_E24;R15C4_E828_E240;1;R15C5_X03;R15C5_E241_X03;1;R15C5_A6;R15C5_X03_A6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879146 ] ,
          "attributes": {
            "ROUTING": "R15C6_S27;R15C6_E131_S270;1;R15C6_D3;R15C6_S270_D3;1;R15C5_E13;R15C5_F7_E130;1;R15C5_N26;R15C5_E130_N260;1;R15C5_D5;R15C5_N260_D5;1;R15C5_F7;;1;R15C5_E10;R15C5_F7_E100;1;R15C6_S20;R15C6_E101_S200;1;R15C6_A5;R15C6_S200_A5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:0.0-0.0|/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:51.5-105.12|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879144 ] ,
          "attributes": {
            "ROUTING": "R15C5_F6;;1;R15C5_C5;R15C5_F6_C5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879142 ] ,
          "attributes": {
            "ROUTING": "R15C6_A3;R15C6_F7_A3;1;R15C6_A4;R15C6_F7_A4;1;R15C6_F7;;1;R15C6_EW10;R15C6_F7_EW10;1;R15C5_B5;R15C5_W111_B5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879140 ] ,
          "attributes": {
            "ROUTING": "R15C4_OF0;;1;R15C4_E20;R15C4_OF0_E200;1;R15C5_S20;R15C5_E201_S200;1;R15C5_A5;R15C5_S200_A5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister": {
          "hide_name": 0,
          "bits": [ 3879137 ] ,
          "attributes": {
            "ROUTING": "R15C5_Q5;;1;R15C5_SN20;R15C5_Q5_SN20;1;R16C5_W82;R16C5_S121_W820;1;R16C1_S24;R16C1_W824_S240;1;R18C1_E24;R18C1_S242_E240;1;R18C2_S24;R18C2_E241_S240;1;R20C2_S82;R20C2_S242_S820;1;R28C2_S10;R28C2_S828_S100;1;R29C2_S24;R29C2_S101_S240;1;R29C2_X03;R29C2_N241_X03;1;R29C2_A0;R29C2_X03_A0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:20.5-20.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879467 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF0;;1;R11C8_I1MUX1;R11C8_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879135 ] ,
          "attributes": {
            "ROUTING": "R15C5_F0;;1;R15C5_S13;R15C5_F0_S130;1;R16C5_W27;R16C5_S131_W270;1;R16C4_N27;R16C4_W271_N270;1;R15C4_E27;R15C4_N271_E270;1;R15C5_CE2;R15C5_E271_CE2;1"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879523 ] ,
          "attributes": {
            "ROUTING": "R11C6_F4;;1;R11C6_I0MUX4;R11C6_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879519 ] ,
          "attributes": {
            "ROUTING": "R11C6_F7;;1;R11C6_I1MUX6;R11C6_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879518 ] ,
          "attributes": {
            "ROUTING": "R11C6_F6;;1;R11C6_I0MUX6;R11C6_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879516 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF4;;1;R11C6_I1MUX5;R11C6_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879515 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF6;;1;R11C6_I0MUX5;R11C6_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879513 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF1;;1;R11C6_I1MUX3;R11C6_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879512 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF5;;1;R11C6_I0MUX3;R11C6_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879507 ] ,
          "attributes": {
            "ROUTING": "R11C7_F0;;1;R11C7_I0MUX0;R11C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879483 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF5;;1;R11C7_I0MUX3;R11C7_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879503 ] ,
          "attributes": {
            "ROUTING": "R11C7_F3;;1;R11C7_I1MUX2;R11C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3879481 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF3;;1;R11C6_I1MUX7;R11C6_OF3_DUMMY_I1MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879502 ] ,
          "attributes": {
            "ROUTING": "R11C7_F2;;1;R11C7_I0MUX2;R11C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879508 ] ,
          "attributes": {
            "ROUTING": "R11C7_F1;;1;R11C7_I1MUX0;R11C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3879480 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF3;;1;R11C6_I0MUX7;R11C6_OF3_DUMMY_I0MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879475 ] ,
          "attributes": {
            "ROUTING": "R11C8_F1;;1;R11C8_I1MUX0;R11C8_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879474 ] ,
          "attributes": {
            "ROUTING": "R11C8_F0;;1;R11C8_I0MUX0;R11C8_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879500 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF0;;1;R11C7_I1MUX1;R11C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879499 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF2;;1;R11C7_I0MUX1;R11C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879495 ] ,
          "attributes": {
            "ROUTING": "R11C7_F5;;1;R11C7_I1MUX4;R11C7_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879494 ] ,
          "attributes": {
            "ROUTING": "R11C7_F4;;1;R11C7_I0MUX4;R11C7_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879490 ] ,
          "attributes": {
            "ROUTING": "R11C7_F7;;1;R11C7_I1MUX6;R11C7_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879489 ] ,
          "attributes": {
            "ROUTING": "R11C7_F6;;1;R11C7_I0MUX6;R11C7_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879487 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF4;;1;R11C7_I1MUX5;R11C7_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879486 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF6;;1;R11C7_I0MUX5;R11C7_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879484 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF1;;1;R11C7_I1MUX3;R11C7_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT3_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3879084 ] ,
          "attributes": {
            "ROUTING": "R14C9_E20;R14C9_S201_E200;1;R14C10_N20;R14C10_E201_N200;1;R13C10_X07;R13C10_N201_X07;1;R13C10_CE2;R13C10_X07_CE2;1;R14C6_CE1;R14C6_X06_CE1;1;R12C8_E21;R12C8_S100_E210;1;R12C9_CE1;R12C9_E211_CE1;1;R14C7_CE2;R14C7_X06_CE2;1;R12C9_CE2;R12C9_N211_CE2;1;R14C7_X06;R14C7_N251_X06;1;R14C7_CE0;R14C7_X06_CE0;1;R14C8_CE2;R14C8_X07_CE2;1;R12C8_CE2;R12C8_W211_CE2;1;R15C9_W20;R15C9_S202_W200;1;R15C8_N20;R15C8_W201_N200;1;R14C8_X07;R14C8_N201_X07;1;R14C8_CE1;R14C8_X07_CE1;1;R12C9_CE0;R12C9_N211_CE0;1;R13C10_S20;R13C10_E202_S200;1;R14C10_X07;R14C10_S201_X07;1;R14C10_CE2;R14C10_X07_CE2;1;R13C8_W24;R13C8_S101_W240;1;R13C6_W25;R13C6_W242_W250;1;R13C5_S25;R13C5_W251_S250;1;R14C5_E25;R14C5_S251_E250;1;R14C6_S25;R14C6_E251_S250;1;R15C6_E25;R15C6_S251_E250;1;R15C7_N25;R15C7_E251_N250;1;R14C7_W25;R14C7_N251_W250;1;R14C5_N25;R14C5_W252_N250;1;R13C5_E25;R13C5_N251_E250;1;R13C6_S25;R13C6_E251_S250;1;R14C6_X06;R14C6_S251_X06;1;R14C6_CE2;R14C6_X06_CE2;1;R12C8_W21;R12C8_S100_W210;1;R12C7_CE2;R12C7_W211_CE2;1;R13C8_E20;R13C8_S101_E200;1;R13C9_S20;R13C9_E201_S200;1;R14C9_X07;R14C9_S201_X07;1;R14C9_CE0;R14C9_X07_CE0;1;R13C8_E21;R13C8_S211_E210;1;R13C9_N21;R13C9_E211_N210;1;R12C9_W21;R12C9_N211_W210;1;R12C8_CE0;R12C8_W211_CE0;1;R12C8_F3;;1;R12C8_S10;R12C8_F3_S100;1;R12C8_S21;R12C8_S100_S210;1;R14C8_CE0;R14C8_S212_CE0;1"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879080 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879077 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879074 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879073 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879070 ] ,
          "attributes": {
            "ROUTING": "R13C5_A7;R13C5_N121_A7;1;R14C5_E10;R14C5_F6_E100;1;R14C6_S24;R14C6_E101_S240;1;R14C6_B0;R14C6_S240_B0;1;R14C5_F6;;1;R14C5_SN20;R14C5_F6_SN20;1;R15C5_E22;R15C5_S121_E220;1;R15C6_X05;R15C6_E221_X05;1;R15C6_A2;R15C6_X05_A2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879067 ] ,
          "attributes": {
            "ROUTING": "R13C5_F7;;1;R13C5_I1MUX6;R13C5_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879066 ] ,
          "attributes": {
            "ROUTING": "R13C5_F6;;1;R13C5_I0MUX6;R13C5_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_3_RESET": {
          "hide_name": 0,
          "bits": [ 3879063 ] ,
          "attributes": {
            "ROUTING": "R14C5_F7;;1;R14C5_X08;R14C5_F7_X08;1;R14C5_LSR1;R14C5_X08_LSR1;1"
          }
        },
        "txByteCounter_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879062 ] ,
          "attributes": {
            "ROUTING": "R14C4_F1;;1;R14C4_E21;R14C4_F1_E210;1;R14C5_N21;R14C5_E211_N210;1;R14C5_A3;R14C5_N210_A3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3879059 ] ,
          "attributes": {
            "ROUTING": "R13C5_F4;;1;R13C5_S13;R13C5_F4_S130;1;R13C5_W25;R13C5_S130_W250;1;R13C4_X08;R13C4_W251_X08;1;R13C4_LSR2;R13C4_X08_LSR2;1"
          }
        },
        "txByteCounter_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879058 ] ,
          "attributes": {
            "ROUTING": "R14C4_F2;;1;R14C4_SN20;R14C4_F2_SN20;1;R13C4_A4;R13C4_N121_A4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879056 ] ,
          "attributes": {
            "ROUTING": "R13C5_D5;R13C5_W270_D5;1;R14C5_D5;R14C5_X04_D5;1;R15C5_X02;R15C5_S272_X02;1;R15C5_C0;R15C5_X02_C0;1;R13C5_W27;R13C5_E828_W270;1;R13C5_D4;R13C5_W270_D4;1;R13C5_S27;R13C5_W271_S270;1;R13C4_W82;R13C4_W272_W820;1;R13C6_X06;R13C6_S272_X06;1;R13C6_C6;R13C6_X06_C6;1;R13C5_X08;R13C5_W271_X08;1;R13C5_SEL6;R13C5_X08_SEL6;1;R11C6_OF7;;1;R11C6_S27;R11C6_OF7_S270;1;R13C6_W27;R13C6_S272_W270;1;R14C5_X04;R14C5_S271_X04;1;R14C5_D7;R14C5_X04_D7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3879053 ] ,
          "attributes": {
            "ROUTING": "R14C5_F5;;1;R14C5_W83;R14C5_F5_W830;1;R14C4_E26;R14C4_E838_E260;1;R14C5_X07;R14C5_E261_X07;1;R14C5_LSR0;R14C5_X07_LSR0;1"
          }
        },
        "txByteCounter_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879052 ] ,
          "attributes": {
            "ROUTING": "R14C4_F3;;1;R14C4_N13;R14C4_F3_N130;1;R14C4_E24;R14C4_N130_E240;1;R14C5_X03;R14C5_E241_X03;1;R14C5_A1;R14C5_X03_A1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879050 ] ,
          "attributes": {
            "ROUTING": "R13C5_F5;;1;R13C5_W10;R13C5_F5_W100;1;R13C4_W80;R13C4_W101_W800;1;R13C5_W20;R13C5_E808_W200;1;R13C4_X05;R13C4_W201_X05;1;R13C4_LSR0;R13C4_X05_LSR0;1"
          }
        },
        "txByteCounter_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879049 ] ,
          "attributes": {
            "ROUTING": "R14C4_F4;;1;R14C4_N24;R14C4_F4_N240;1;R13C4_X03;R13C4_N241_X03;1;R13C4_A0;R13C4_X03_A0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879048 ] ,
          "attributes": {
            "ROUTING": "R13C4_CE0;R13C4_X07_CE0;1;R14C5_CE1;R14C5_E271_CE1;1;R13C5_W26;R13C5_OF6_W260;1;R13C4_X07;R13C4_W261_X07;1;R13C4_CE2;R13C4_X07_CE2;1;R13C5_OF6;;1;R13C5_SN20;R13C5_OF6_SN20;1;R14C5_W82;R14C5_S121_W820;1;R14C4_E27;R14C4_E828_E270;1;R14C5_CE0;R14C5_E271_CE0;1"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879043 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3879556 ] ,
          "attributes": {
            "ROUTING": "R13C10_D0;R13C10_E270_D0;1;R13C6_D2;R13C6_E260_D2;1;R14C4_C0;R14C4_N220_C0;1;R13C7_D3;R13C7_S270_D3;1;R13C8_C0;R13C8_X01_C0;1;R13C8_D1;R13C8_X08_D1;1;R14C4_C2;R14C4_W220_C2;1;R15C8_E27;R15C8_VCC_E270;1;R15C8_D1;R15C8_E270_D1;1;R13C7_C0;R13C7_X04_C0;1;R13C7_D1;R13C7_E270_D1;1;R13C9_D5;R13C9_X04_D5;1;R1C1_S22;R1C1_VCC_S220;1;R1C1_C4;R1C1_S220_C4;1;R13C7_D4;R13C7_X04_D4;1;R15C8_C0;R15C8_N220_C0;1;R13C7_E27;R13C7_VCC_E270;1;R13C7_D0;R13C7_E270_D0;1;R13C10_E26;R13C10_VCC_E260;1;R13C10_D2;R13C10_E260_D2;1;R13C10_E27;R13C10_VCC_E270;1;R13C10_D1;R13C10_E270_D1;1;R15C8_C2;R15C8_X01_C2;1;R13C8_D5;R13C8_N260_D5;1;R13C8_D4;R13C8_N260_D4;1;R15C8_A1;R15C8_X01_A1;1;R15C8_D2;R15C8_S270_D2;1;R14C4_D3;R14C4_X08_D3;1;R13C6_C4;R13C6_S220_C4;1;R13C8_C4;R13C8_X08_C4;1;R13C6_D4;R13C6_X07_D4;1;R13C9_C3;R13C9_X04_C3;1;R13C9_C1;R13C9_X04_C1;1;R13C7_C1;R13C7_X04_C1;1;R14C4_D2;R14C4_X08_D2;1;R14C4_D1;R14C4_X08_D1;1;R15C8_N22;R15C8_VCC_N220;1;R15C8_C1;R15C8_N220_C1;1;R13C7_C2;R13C7_X04_C2;1;R13C7_X04;R13C7_VCC_X04;1;R13C7_C3;R13C7_X04_C3;1;R13C8_C2;R13C8_W220_C2;1;R14C4_X08;R14C4_VCC_X08;1;R14C4_C4;R14C4_X08_C4;1;R13C8_D2;R13C8_X08_D2;1;R13C6_S26;R13C6_VCC_S260;1;R13C6_D1;R13C6_S260_D1;1;R13C6_E26;R13C6_VCC_E260;1;R13C6_D3;R13C6_E260_D3;1;R13C7_S27;R13C7_VCC_S270;1;R13C7_D2;R13C7_S270_D2;1;R13C9_D0;R13C9_E270_D0;1;R13C8_D0;R13C8_X08_D0;1;R13C8_W22;R13C8_VCC_W220;1;R13C8_C3;R13C8_W220_C3;1;R14C4_W22;R14C4_VCC_W220;1;R14C4_C3;R14C4_W220_C3;1;R13C6_C0;R13C6_N220_C0;1;R15C8_D3;R15C8_S270_D3;1;R15C8_S27;R15C8_VCC_S270;1;R13C6_A1;R13C6_W271_A1;1;R13C8_X01;R13C8_W221_X01;1;R13C8_C1;R13C8_X01_C1;1;R13C8_C5;R13C8_X08_C5;1;R14C4_N20;R14C4_VCC_N200;1;R14C4_A1;R14C4_N200_A1;1;R13C7_C5;R13C7_S220_C5;1;R13C9_D4;R13C9_X04_D4;1;R13C8_X08;R13C8_VCC_X08;1;R13C8_D3;R13C8_X08_D3;1;R13C6_X04;R13C6_VCC_X04;1;R13C9_X03;R13C9_VCC_X03;1;R13C9_D2;R13C9_X03_D2;1;R13C9_C5;R13C9_S220_C5;1;R13C9_D3;R13C9_X03_D3;1;R13C9_X04;R13C9_VCC_X04;1;R13C9_C0;R13C9_X04_C0;1;R14C4_X07;R14C4_VCC_X07;1;R14C4_D4;R14C4_X07_D4;1;R13C6_N22;R13C6_VCC_N220;1;R13C6_C1;R13C6_N220_C1;1;R13C10_W22;R13C10_VCC_W220;1;R13C10_C2;R13C10_W220_C2;1;R13C8_N26;R13C8_VCC_N260;1;R13C9_S22;R13C9_VCC_S220;1;R13C9_C4;R13C9_S220_C4;1;R13C6_C2;R13C6_X04_C2;1;R13C6_C3;R13C6_X04_C3;1;R13C9_W22;R13C9_VCC_W220;1;R13C9_C2;R13C9_W220_C2;1;R13C7_W27;R13C7_VCC_W270;1;R13C7_D5;R13C7_W270_D5;1;R14C4_N22;R14C4_VCC_N220;1;R14C4_C1;R14C4_N220_C1;1;R13C9_E27;R13C9_VCC_E270;1;R13C9_D1;R13C9_E270_D1;1;R14C8_S22;R14C8_VCC_S220;1;R15C8_X01;R15C8_S221_X01;1;R15C8_C3;R15C8_X01_C3;1;R13C10_C1;R13C10_N220_C1;1;R13C6_X07;R13C6_VCC_X07;1;R13C6_D5;R13C6_X07_D5;1;R13C7_S22;R13C7_VCC_S220;1;R13C7_C4;R13C7_S220_C4;1;R13C10_N22;R13C10_VCC_N220;1;R13C10_C0;R13C10_N220_C0;1;VCC;;1;R13C6_S22;R13C6_VCC_S220;1;R13C6_C5;R13C6_S220_C5;1"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879039 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879038 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3879033 ] ,
          "attributes": {
            "ROUTING": "R15C7_F7;;1;R15C7_X08;R15C7_F7_X08;1;R15C7_LSR2;R15C7_X08_LSR2;1"
          }
        },
        "txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3879031 ] ,
          "attributes": {
            "ROUTING": "R15C6_B3;R15C6_W240_B3;1;R15C4_X04;R15C4_W271_X04;1;R15C4_B1;R15C4_X04_B1;1;R15C5_W27;R15C5_E828_W270;1;R15C4_N27;R15C4_W271_N270;1;R15C4_D7;R15C4_N270_D7;1;R15C7_E23;R15C7_W100_E230;1;R15C8_B1;R15C8_E231_B1;1;R15C4_C0;R15C4_W242_C0;1;R15C4_W82;R15C4_W242_W820;1;R15C4_C6;R15C4_W242_C6;1;R15C7_Q5;;1;R15C7_W10;R15C7_Q5_W100;1;R15C6_W24;R15C6_W101_W240;1;R15C7_W23;R15C7_W100_W230;1;R15C6_B4;R15C6_W231_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879029 ] ,
          "attributes": {
            "ROUTING": "R15C8_F1;;1;R15C8_W13;R15C8_F1_W130;1;R15C7_A5;R15C7_W131_A5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3879026 ] ,
          "attributes": {
            "ROUTING": "R15C7_F6;;1;R15C7_E26;R15C7_F6_E260;1;R15C8_X07;R15C8_E261_X07;1;R15C8_LSR2;R15C8_X07_LSR2;1"
          }
        },
        "txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3879024 ] ,
          "attributes": {
            "ROUTING": "R16C4_W23;R16C4_S231_W230;1;R16C3_N23;R16C3_W231_N230;1;R15C3_E23;R15C3_N231_E230;1;R15C4_X06;R15C4_E231_X06;1;R15C4_SEL0;R15C4_X06_SEL0;1;R15C6_X01;R15C6_W222_X01;1;R15C6_C3;R15C6_X01_C3;1;R15C8_X04;R15C8_Q5_X04;1;R15C8_B2;R15C8_X04_B2;1;R15C6_S22;R15C6_W222_S220;1;R15C6_C4;R15C6_S220_C4;1;R15C4_D6;R15C4_E101_D6;1;R15C8_Q5;;1;R15C8_E10;R15C8_Q5_E100;1;R15C8_W22;R15C8_E100_W220;1;R15C6_W81;R15C6_W222_W810;1;R15C3_E10;R15C3_E818_E100;1;R15C4_W80;R15C4_E101_W800;1;R15C5_W13;R15C5_E808_W130;1;R15C4_S23;R15C4_W131_S230;1;R15C4_C7;R15C4_S230_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879022 ] ,
          "attributes": {
            "ROUTING": "R15C8_F2;;1;R15C8_X05;R15C8_F2_X05;1;R15C8_A5;R15C8_X05_A5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879020 ] ,
          "attributes": {
            "ROUTING": "R15C6_F6;;1;R15C6_E26;R15C6_F6_E260;1;R15C7_X07;R15C7_E261_X07;1;R15C7_LSR1;R15C7_X07_LSR1;1"
          }
        },
        "txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3879019 ] ,
          "attributes": {
            "ROUTING": "R15C6_W25;R15C6_W111_W250;1;R15C5_X08;R15C5_W251_X08;1;R15C5_C6;R15C5_X08_C6;1;R15C8_S25;R15C8_E111_S250;1;R15C8_B3;R15C8_S250_B3;1;R15C7_Q3;;1;R15C7_EW10;R15C7_Q3_EW10;1;R15C6_B7;R15C6_W111_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879017 ] ,
          "attributes": {
            "ROUTING": "R15C8_F3;;1;R15C8_S13;R15C8_F3_S130;1;R15C8_W25;R15C8_S130_W250;1;R15C7_A3;R15C7_W251_A3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879016 ] ,
          "attributes": {
            "ROUTING": "R15C8_CE2;R15C8_E272_CE2;1;R15C7_CE2;R15C7_E271_CE2;1;R15C6_F1;;1;R15C6_W13;R15C6_F1_W130;1;R15C6_E27;R15C6_W130_E270;1;R15C7_CE1;R15C7_E271_CE1;1"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879529 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF0;;1;R11C6_I1MUX1;R11C6_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879531 ] ,
          "attributes": {
            "ROUTING": "R11C6_F2;;1;R11C6_I0MUX2;R11C6_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879532 ] ,
          "attributes": {
            "ROUTING": "R11C6_F3;;1;R11C6_I1MUX2;R11C6_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879536 ] ,
          "attributes": {
            "ROUTING": "R11C6_F0;;1;R11C6_I0MUX0;R11C6_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879537 ] ,
          "attributes": {
            "ROUTING": "R11C6_F1;;1;R11C6_I1MUX0;R11C6_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879528 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF2;;1;R11C6_I0MUX1;R11C6_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878995 ] ,
          "attributes": {
            "ROUTING": "R15C4_E23;R15C4_S231_E230;1;R15C6_N23;R15C6_E232_N230;1;R14C6_W23;R14C6_N231_W230;1;R14C4_W80;R14C4_W232_W800;1;R14C5_S20;R14C5_E808_S200;1;R15C5_D2;R15C5_S201_D2;1;R15C4_X02;R15C4_S231_X02;1;R15C4_D4;R15C4_X02_D4;1;R13C4_S13;R13C4_Q4_S130;1;R14C4_W83;R14C4_S131_W830;1;R14C5_W26;R14C5_E838_W260;1;R14C4_X03;R14C4_W261_X03;1;R14C4_B2;R14C4_X03_B2;1;R15C4_B2;R15C4_S231_B2;1;R14C4_S23;R14C4_S131_S230;1;R15C3_X03;R15C3_S242_X03;1;R15C3_D3;R15C3_X03_D3;1;R13C4_W24;R13C4_Q4_W240;1;R13C3_S24;R13C3_W241_S240;1;R15C3_D5;R15C3_S242_D5;1;R13C4_Q4;;1;R15C4_D5;R15C4_X02_D5;1;R14C5_D6;R14C5_W260_D6;1;R15C4_D3;R15C4_X08_D3;1;R15C4_X08;R15C4_S231_X08;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:22.11-22.24"
          }
        },
        "txByteCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878994 ] ,
          "attributes": {
            "ROUTING": "R14C5_S10;R14C5_Q3_S100;1;R15C5_C2;R15C5_S101_C2;1;R15C5_W21;R15C5_S111_W210;1;R14C5_N13;R14C5_Q3_N130;1;R14C5_C6;R14C5_N130_C6;1;R15C4_D2;R15C4_S221_D2;1;R15C4_C3;R15C4_S261_C3;1;R14C4_S26;R14C4_W121_S260;1;R15C4_X05;R15C4_S261_X05;1;R15C4_A4;R15C4_X05_A4;1;R14C5_SN10;R14C5_Q3_SN10;1;R15C4_B5;R15C4_W211_B5;1;R14C4_W82;R14C4_W121_W820;1;R14C5_W27;R14C5_E828_W270;1;R14C4_X04;R14C4_W271_X04;1;R14C4_B1;R14C4_X04_B1;1;R15C3_X05;R15C3_W221_X05;1;R15C3_C5;R15C3_X05_C5;1;R14C5_Q3;;1;R14C5_EW20;R14C5_Q3_EW20;1;R14C4_S22;R14C4_W121_S220;1;R15C4_W22;R15C4_S221_W220;1;R15C3_X01;R15C3_W221_X01;1;R15C3_B3;R15C3_X01_B3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:22.11-22.24"
          }
        },
        "txByteCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878993 ] ,
          "attributes": {
            "ROUTING": "R14C5_S25;R14C5_E251_S250;1;R15C5_X04;R15C5_S251_X04;1;R15C5_B2;R15C5_X04_B2;1;R15C4_N23;R15C4_W100_N230;1;R15C4_C2;R15C4_N230_C2;1;R15C3_N24;R15C3_E824_N240;1;R14C3_E24;R14C3_N241_E240;1;R14C5_S24;R14C5_E242_S240;1;R15C5_W24;R15C5_S241_W240;1;R15C4_C5;R15C4_W241_C5;1;R15C4_B4;R15C4_S271_B4;1;R14C4_S21;R14C4_S111_S210;1;R15C4_B3;R15C4_S211_B3;1;R14C4_S27;R14C4_W131_S270;1;R15C4_W27;R15C4_S271_W270;1;R15C2_W82;R15C2_W272_W820;1;R14C4_E25;R14C4_S111_E250;1;R14C4_B4;R14C4_E250_B4;1;R15C3_A3;R15C3_S251_A3;1;R15C5_W83;R15C5_E252_W830;1;R15C3_E25;R15C3_S251_E250;1;R15C4_W10;R15C4_E838_W100;1;R14C4_W25;R14C4_S111_W250;1;R14C3_S25;R14C3_W251_S250;1;R15C3_B5;R15C3_S251_B5;1;R13C4_Q0;;1;R13C4_SN10;R13C4_Q0_SN10;1;R14C4_W81;R14C4_S111_W810;1;R14C5_W13;R14C5_E818_W130;1;R14C5_B6;R14C5_W130_B6;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:22.11-22.24"
          }
        },
        "txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878992 ] ,
          "attributes": {
            "ROUTING": "R15C5_E20;R15C5_N201_E200;1;R15C5_A2;R15C5_E200_A2;1;R16C4_E20;R16C4_S202_E200;1;R16C5_N20;R16C5_E201_N200;1;R15C5_W20;R15C5_N201_W200;1;R15C4_S20;R15C4_W201_S200;1;R15C4_A5;R15C4_S200_A5;1;R16C5_W26;R16C5_S262_W260;1;R16C4_N26;R16C4_W261_N260;1;R14C4_W26;R14C4_N262_W260;1;R14C3_S26;R14C3_W261_S260;1;R15C3_E26;R15C3_S261_E260;1;R15C4_C4;R15C4_E261_C4;1;R14C3_E26;R14C3_N261_E260;1;R14C5_S26;R14C5_E262_S260;1;R14C5_W20;R14C5_N100_W200;1;R14C4_S20;R14C4_W201_S200;1;R15C4_A2;R15C4_S251_A2;1;R15C3_N26;R15C3_E834_N260;1;R14C5_N10;R14C5_Q1_N100;1;R15C2_W83;R15C2_W252_W830;1;R15C4_A3;R15C4_S251_A3;1;R14C5_X06;R14C5_Q1_X06;1;R14C5_A6;R14C5_X06_A6;1;R14C4_B3;R14C4_W111_B3;1;R15C3_X04;R15C3_W251_X04;1;R15C3_C3;R15C3_X04_C3;1;R14C5_Q1;;1;R14C5_EW10;R14C5_Q1_EW10;1;R14C4_S25;R14C4_W111_S250;1;R15C4_W25;R15C4_S251_W250;1;R15C3_A5;R15C3_W251_A5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:22.11-22.24"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878990 ] ,
          "attributes": {
            "ROUTING": "R16C7_W23;R16C7_S232_W230;1;R16C6_N23;R16C6_W231_N230;1;R15C6_X08;R15C6_N231_X08;1;R15C6_D0;R15C6_X08_D0;1;R15C7_D6;R15C7_X02_D6;1;R15C6_D6;R15C6_X02_D6;1;R14C7_S23;R14C7_S131_S230;1;R15C7_X02;R15C7_S231_X02;1;R15C7_D7;R15C7_X02_D7;1;R13C7_F6;;1;R13C7_S13;R13C7_F6_S130;1;R14C7_W23;R14C7_S131_W230;1;R14C6_S23;R14C6_W231_S230;1;R15C6_X02;R15C6_S231_X02;1;R15C6_A1;R15C6_X02_A1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878989 ] ,
          "attributes": {
            "ROUTING": "R15C6_C0;R15C6_E100_C0;1;R15C6_C1;R15C6_E100_C1;1;R15C7_C7;R15C7_X05_C7;1;R15C6_E10;R15C6_F3_E100;1;R15C6_E22;R15C6_E100_E220;1;R15C7_X05;R15C7_E221_X05;1;R15C7_C6;R15C7_X05_C6;1;R15C6_F3;;1;R15C6_C6;R15C6_E220_C6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878988 ] ,
          "attributes": {
            "ROUTING": "R15C6_B1;R15C6_E231_B1;1;R15C7_B6;R15C7_W231_B6;1;R12C7_S80;R12C7_W100_S800;1;R16C7_E23;R16C7_S804_E230;1;R16C8_N23;R16C8_E231_N230;1;R15C8_W23;R15C8_N231_W230;1;R15C7_B7;R15C7_W231_B7;1;R15C6_B6;R15C6_E231_B6;1;R12C7_F6;;1;R12C7_W10;R12C7_F6_W100;1;R12C6_S80;R12C6_W101_S800;1;R16C6_W23;R16C6_S804_W230;1;R16C5_N23;R16C5_W231_N230;1;R15C5_E23;R15C5_N231_E230;1;R15C6_B0;R15C6_E231_B0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 3878986 ] ,
          "attributes": {
            "ROUTING": "R15C4_Q5;;1;R15C4_E13;R15C4_Q5_E130;1;R15C4_A7;R15C4_E130_A7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879466 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF2;;1;R11C8_I0MUX1;R11C8_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 3878983 ] ,
          "attributes": {
            "ROUTING": "R15C4_Q3;;1;R15C4_S13;R15C4_Q3_S130;1;R15C4_N25;R15C4_S130_N250;1;R15C4_B7;R15C4_N250_B7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879462 ] ,
          "attributes": {
            "ROUTING": "R11C8_F5;;1;R11C8_I1MUX4;R11C8_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 3878980 ] ,
          "attributes": {
            "ROUTING": "R15C4_Q4;;1;R15C4_S10;R15C4_Q4_S100;1;R15C4_S21;R15C4_S100_S210;1;R15C4_A6;R15C4_S210_A6;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879461 ] ,
          "attributes": {
            "ROUTING": "R11C8_F4;;1;R11C8_I0MUX4;R11C8_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 3878977 ] ,
          "attributes": {
            "ROUTING": "R15C4_Q2;;1;R15C4_W13;R15C4_Q2_W130;1;R15C4_B6;R15C4_W130_B6;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879457 ] ,
          "attributes": {
            "ROUTING": "R11C8_F7;;1;R11C8_I1MUX6;R11C8_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 3878974 ] ,
          "attributes": {
            "ROUTING": "R15C5_Q2;;1;R15C5_W10;R15C5_Q2_W100;1;R15C4_N20;R15C4_W101_N200;1;R15C4_A0;R15C4_N200_A0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879456 ] ,
          "attributes": {
            "ROUTING": "R11C8_F6;;1;R11C8_I0MUX6;R11C8_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 3878971 ] ,
          "attributes": {
            "ROUTING": "R15C3_Q3;;1;R15C3_N13;R15C3_Q3_N130;1;R15C3_E24;R15C3_N130_E240;1;R15C4_S24;R15C4_E241_S240;1;R15C4_B0;R15C4_S240_B0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879454 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF4;;1;R11C8_I1MUX5;R11C8_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 3878968 ] ,
          "attributes": {
            "ROUTING": "R15C3_Q5;;1;R15C3_W13;R15C3_Q5_W130;1;R15C3_E27;R15C3_W130_E270;1;R15C4_A1;R15C4_E271_A1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879453 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF6;;1;R11C8_I0MUX5;R11C8_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataOut_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878966 ] ,
          "attributes": {
            "ROUTING": "R15C3_CE2;R15C3_X07_CE2;1;R15C3_X07;R15C3_W262_X07;1;R15C3_CE1;R15C3_X07_CE1;1;R15C6_W10;R15C6_F0_W100;1;R15C6_W23;R15C6_W100_W230;1;R15C5_X06;R15C5_W231_X06;1;R15C5_CE1;R15C5_X06_CE1;1;R15C4_CE2;R15C4_X07_CE2;1;R15C6_F0;;1;R15C6_EW20;R15C6_F0_EW20;1;R15C5_W26;R15C5_W121_W260;1;R15C4_X07;R15C4_W261_X07;1;R15C4_CE1;R15C4_X07_CE1;1"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3878964 ] ,
          "attributes": {
            "ROUTING": "R13C10_X02;R13C10_S212_X02;1;R13C10_CLK2;R13C10_X02_CLK2;1;R15C5_CLK1;R15C5_S242_CLK1;1;R12C9_CLK0;R12C9_X01_CLK0;1;R12C8_CLK0;R12C8_X02_CLK0;1;R14C7_CLK2;R14C7_X02_CLK2;1;R14C6_CLK0;R14C6_E241_CLK0;1;R14C9_N20;R14C9_E201_N200;1;R12C9_N21;R12C9_N202_N210;1;R11C9_W21;R11C9_N211_W210;1;R11C8_S21;R11C8_W211_S210;1;R12C8_X02;R12C8_S211_X02;1;R12C8_CLK2;R12C8_X02_CLK2;1;R14C8_CLK0;R14C8_X01_CLK0;1;R14C6_CLK1;R14C6_E241_CLK1;1;R11C8_S83;R11C8_S262_S830;1;R15C8_W26;R15C8_S834_W260;1;R15C7_N26;R15C7_W261_N260;1;R14C7_E26;R14C7_N261_E260;1;R14C8_S26;R14C8_E261_S260;1;R15C8_X03;R15C8_S261_X03;1;R15C8_CLK2;R15C8_X03_CLK2;1;R15C4_CLK2;R15C4_X01_CLK2;1;R16C8_N83;R16C8_S262_N830;1;R12C8_E25;R12C8_N834_E250;1;R12C9_S25;R12C9_E251_S250;1;R14C9_W25;R14C9_S252_W250;1;R14C8_X04;R14C8_W251_X04;1;R14C8_CLK1;R14C8_X04_CLK1;1;R14C5_E24;R14C5_S241_E240;1;R12C9_CLK1;R12C9_X01_CLK1;1;R15C5_S25;R15C5_S242_S250;1;R16C5_E25;R16C5_S251_E250;1;R16C6_N25;R16C6_E251_N250;1;R15C6_X04;R15C6_N251_X04;1;R15C6_CLK2;R15C6_X04_CLK2;1;R9C8_S26;R9C8_E121_S260;1;R15C7_X03;R15C7_W261_X03;1;R15C7_CLK1;R15C7_X03_CLK1;1;R15C3_CLK2;R15C3_X02_CLK2;1;R15C5_CLK2;R15C5_S242_CLK2;1;R14C6_CLK2;R14C6_E241_CLK2;1;R13C4_CLK2;R13C4_X01_CLK2;1;R14C8_X01;R14C8_S201_X01;1;R14C8_CLK2;R14C8_X01_CLK2;1;R2C11_GT00;R2C11_SPINE9_GT00;1;R9C11_GBO0;R9C11_GT00_GBO0;1;R9C10_EW10;R9C10_GB10_EW10;1;R9C9_S21;R9C9_W111_S210;1;R11C9_E21;R11C9_S212_E210;1;R11C10_S21;R11C10_E211_S210;1;R13C10_S21;R13C10_S212_S210;1;R14C10_X02;R14C10_S211_X02;1;R14C10_CLK2;R14C10_X02_CLK2;1;R12C8_E20;R12C8_S201_E200;1;R12C9_X01;R12C9_E201_X01;1;R12C9_CLK2;R12C9_X01_CLK2;1;R14C5_CLK1;R14C5_S241_CLK1;1;R9C6_EW10;R9C6_GB10_EW10;1;R9C5_S21;R9C5_W111_S210;1;R11C5_S21;R11C5_S212_S210;1;R13C5_S24;R13C5_S212_S240;1;R14C5_CLK0;R14C5_S241_CLK0;1;R15C7_X04;R15C7_S232_X04;1;R15C7_CLK2;R15C7_X04_CLK2;1;R15C4_N22;R15C4_W221_N220;1;R13C4_X01;R13C4_N222_X01;1;R13C4_CLK0;R13C4_X01_CLK0;1;R12C7_X01;R12C7_S221_X01;1;R12C7_CLK2;R12C7_X01_CLK2;1;R9C9_EW10;R9C9_GB10_EW10;1;R9C8_S25;R9C8_W111_S250;1;R11C8_S20;R11C8_S252_S200;1;R13C8_S20;R13C8_S202_S200;1;R14C8_E20;R14C8_S201_E200;1;R14C9_X01;R14C9_E201_X01;1;R14C9_CLK0;R14C9_X01_CLK0;1;R15C4_W81;R15C4_S814_W810;1;R15C5_W22;R15C5_E818_W220;1;R15C4_X01;R15C4_W221_X01;1;R15C4_CLK1;R15C4_X01_CLK1;1;R2C7_GT00;R2C7_SPINE9_GT00;1;R9C7_GBO0;R9C7_GT00_GBO0;1;R9C7_EW20;R9C7_GB10_EW20;1;R9C6_S22;R9C6_W121_S220;1;R11C6_E22;R11C6_S222_E220;1;R11C7_S22;R11C7_E221_S220;1;R13C7_S23;R13C7_S222_S230;1;R14C7_X02;R14C7_S231_X02;1;R14C7_CLK0;R14C7_X02_CLK0;1;R17C47_F6;;1;R10C27_SPINE9;R10C27_UNK128_SPINE9;1;R2C3_GT00;R2C3_SPINE9_GT00;1;R9C3_GBO0;R9C3_GT00_GBO0;1;R9C3_EW20;R9C3_GB10_EW20;1;R9C4_S22;R9C4_E121_S220;1;R11C4_S81;R11C4_S222_S810;1;R15C4_W21;R15C4_S814_W210;1;R15C3_X02;R15C3_W211_X02;1;R15C3_CLK1;R15C3_X02_CLK1;1"
          }
        },
        "uart_rx_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3879541 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878962 ] ,
          "attributes": {
            "ROUTING": "R13C6_W23;R13C6_S231_W230;1;R13C5_X06;R13C5_W231_X06;1;R13C5_D1;R13C5_X06_D1;1;R12C7_Q4;;1;R12C7_W13;R12C7_Q4_W130;1;R12C6_S23;R12C6_W131_S230;1;R13C6_X08;R13C6_S231_X08;1;R13C6_B4;R13C6_X08_B4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878961 ] ,
          "attributes": {
            "ROUTING": "R12C6_W23;R12C6_N232_W230;1;R12C5_S23;R12C5_W231_S230;1;R13C5_X02;R13C5_S231_X02;1;R13C5_C1;R13C5_X02_C1;1;R14C6_Q3;;1;R14C6_N23;R14C6_Q3_N230;1;R13C6_B3;R13C6_N231_B3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878960 ] ,
          "attributes": {
            "ROUTING": "R13C6_W26;R13C6_W262_W260;1;R13C4_W83;R13C4_W262_W830;1;R13C5_E13;R13C5_E838_E130;1;R13C5_W81;R13C5_E130_W810;1;R13C4_E21;R13C4_E818_E210;1;R13C5_B1;R13C5_E211_B1;1;R12C8_Q0;;1;R12C8_SN20;R12C8_Q0_SN20;1;R13C8_W26;R13C8_S121_W260;1;R13C6_X03;R13C6_W262_X03;1;R13C6_B2;R13C6_X03_B2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878959 ] ,
          "attributes": {
            "ROUTING": "R13C6_W83;R13C6_N131_W830;1;R13C3_E25;R13C3_E838_E250;1;R13C5_A1;R13C5_E252_A1;1;R14C6_Q5;;1;R14C6_N13;R14C6_Q5_N130;1;R13C6_B1;R13C6_N131_B1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878956 ] ,
          "attributes": {
            "ROUTING": "R13C5_F1;;1;R13C5_I1MUX0;R13C5_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878955 ] ,
          "attributes": {
            "ROUTING": "R13C5_F0;;1;R13C5_I0MUX0;R13C5_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3879554 ] ,
          "attributes": {
            "ROUTING": "R14C4_A3;R14C4_N210_A3;1;R14C4_W21;R14C4_VSS_W210;1;R14C4_A4;R14C4_W210_A4;1;R13C10_N21;R13C10_VSS_N210;1;R13C10_A2;R13C10_N210_A2;1;R13C8_A2;R13C8_N210_A2;1;R13C7_A0;R13C7_E210_A0;1;R13C10_S25;R13C10_VSS_S250;1;R13C10_B2;R13C10_S250_B2;1;R15C8_A2;R15C8_X02_A2;1;R13C7_A3;R13C7_X02_A3;1;R13C9_A5;R13C9_W210_A5;1;R14C4_N21;R14C4_VSS_N210;1;R14C4_A2;R14C4_N210_A2;1;R15C7_E21;R15C7_VSS_E210;1;R15C8_X02;R15C8_E211_X02;1;R15C8_A3;R15C8_X02_A3;1;R21C1_W27;R21C1_VSS_W270;1;R21C1_X08;R21C1_E271_X08;1;R21C1_D1;R21C1_X08_D1;1;R13C7_X02;R13C7_W211_X02;1;R13C7_A2;R13C7_X02_A2;1;R13C9_W21;R13C9_VSS_W210;1;R13C9_A4;R13C9_W210_A4;1;R13C8_A0;R13C8_S271_A0;1;R13C7_E21;R13C7_VSS_E210;1;R13C7_A1;R13C7_E210_A1;1;R13C6_A3;R13C6_N210_A3;1;R13C9_A2;R13C9_X02_A2;1;R13C10_A1;R13C10_E210_A1;1;R13C8_A4;R13C8_W210_A4;1;R12C8_S27;R12C8_VSS_S270;1;R13C8_A1;R13C8_S271_A1;1;R13C9_A1;R13C9_E210_A1;1;R25C1_E27;R25C1_VSS_E270;1;R25C1_D1;R25C1_E270_D1;1;R15C1_W21;R15C1_VSS_W210;1;R15C1_X02;R15C1_E211_X02;1;R15C1_A0;R15C1_X02_A0;1;R13C10_E21;R13C10_VSS_E210;1;R13C10_A0;R13C10_E210_A0;1;R26C1_S26;R26C1_VSS_S260;1;R26C1_D1;R26C1_S260_D1;1;R13C6_A4;R13C6_W210_A4;1;R14C9_N23;R14C9_VSS_N230;1;R13C9_X02;R13C9_N231_X02;1;R13C9_A3;R13C9_X02_A3;1;R13C6_N21;R13C6_VSS_N210;1;R13C6_A2;R13C6_N210_A2;1;R13C6_W21;R13C6_VSS_W210;1;R13C6_A5;R13C6_W210_A5;1;R13C7_A5;R13C7_W210_A5;1;R16C1_E27;R16C1_VSS_E270;1;R16C1_D1;R16C1_E270_D1;1;R13C7_W21;R13C7_VSS_W210;1;R13C7_A4;R13C7_W210_A4;1;R22C1_W21;R22C1_VSS_W210;1;R22C1_X06;R22C1_E211_X06;1;R22C1_D1;R22C1_X06_D1;1;R13C8_W21;R13C8_VSS_W210;1;R13C8_A5;R13C8_W210_A5;1;R13C8_N21;R13C8_VSS_N210;1;R13C8_A3;R13C8_N210_A3;1;R13C9_E21;R13C9_VSS_E210;1;R13C9_A0;R13C9_E210_A0;1;VSS;;1;R15C6_W21;R15C6_VSS_W210;1;R15C5_LSR2;R15C5_W211_LSR2;1"
          }
        },
        "txCounter[4]": {
          "hide_name": 0,
          "bits": [ 3878946 ] ,
          "attributes": {
            "ROUTING": "R13C5_SEL0;R13C5_E261_SEL0;1;R13C6_W80;R13C6_N101_W800;1;R13C3_E23;R13C3_E808_E230;1;R13C5_W80;R13C5_E232_W800;1;R13C4_W13;R13C4_E808_W130;1;R13C4_E27;R13C4_W130_E270;1;R13C6_W82;R13C6_E272_W820;1;R13C3_E24;R13C3_E828_E240;1;R13C5_W82;R13C5_E242_W820;1;R13C4_E13;R13C4_E828_E130;1;R13C4_E26;R13C4_E130_E260;1;R13C5_SEL2;R13C5_E261_SEL2;1;R14C6_Q2;;1;R14C6_N10;R14C6_Q2_N100;1;R13C6_B5;R13C6_N101_B5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878945 ] ,
          "attributes": {
            "ROUTING": "R13C5_F3;;1;R13C5_I1MUX2;R13C5_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878944 ] ,
          "attributes": {
            "ROUTING": "R13C5_F2;;1;R13C5_I0MUX2;R13C5_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter[5]": {
          "hide_name": 0,
          "bits": [ 3878942 ] ,
          "attributes": {
            "ROUTING": "R12C7_S22;R12C7_W221_S220;1;R13C7_X07;R13C7_S221_X07;1;R13C7_B0;R13C7_X07_B0;1;R13C5_SEL1;R13C5_X01_SEL1;1;R12C8_Q4;;1;R12C8_E10;R12C8_Q4_E100;1;R12C8_W22;R12C8_E100_W220;1;R12C5_S22;R12C5_W221_S220;1;R12C6_W22;R12C6_W222_W220;1;R13C5_X01;R13C5_S221_X01;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 3878941 ] ,
          "attributes": {
            "ROUTING": "R13C5_SN10;R13C5_OF1_SN10;1;R12C5_W81;R12C5_N111_W810;1;R12C4_E21;R12C4_E818_E210;1;R12C5_X06;R12C5_E211_X06;1;R12C5_D1;R12C5_X06_D1;1;R13C5_OF1;;1;R13C5_E21;R13C5_OF1_E210;1;R13C7_E24;R13C7_E212_E240;1;R13C8_N24;R13C8_E241_N240;1;R12C8_W24;R12C8_N241_W240;1;R12C7_X03;R12C7_W241_X03;1;R12C7_A7;R12C7_X03_A7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878940 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF0;;1;R13C5_I1MUX1;R13C5_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878939 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF2;;1;R13C5_I0MUX1;R13C5_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txCounter[21]": {
          "hide_name": 0,
          "bits": [ 3878937 ] ,
          "attributes": {
            "ROUTING": "R12C9_S13;R12C9_Q4_S130;1;R12C9_D6;R12C9_S130_D6;1;R12C9_Q4;;1;R12C9_SN20;R12C9_Q4_SN20;1;R13C9_B4;R13C9_S121_B4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[20]": {
          "hide_name": 0,
          "bits": [ 3878936 ] ,
          "attributes": {
            "ROUTING": "R12C9_N13;R12C9_Q1_N130;1;R12C9_C6;R12C9_N130_C6;1;R12C9_Q1;;1;R12C9_S21;R12C9_Q1_S210;1;R13C9_B3;R13C9_S211_B3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[19]": {
          "hide_name": 0,
          "bits": [ 3878935 ] ,
          "attributes": {
            "ROUTING": "R12C9_W13;R12C9_Q2_W130;1;R12C9_B6;R12C9_W130_B6;1;R12C9_Q2;;1;R12C9_N10;R12C9_Q2_N100;1;R12C9_S20;R12C9_N100_S200;1;R13C9_X01;R13C9_S201_X01;1;R13C9_B2;R13C9_X01_B2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[18]": {
          "hide_name": 0,
          "bits": [ 3878934 ] ,
          "attributes": {
            "ROUTING": "R12C9_E13;R12C9_Q3_E130;1;R12C9_A6;R12C9_E130_A6;1;R12C9_Q3;;1;R12C9_S10;R12C9_Q3_S100;1;R13C9_S24;R13C9_S101_S240;1;R13C9_B1;R13C9_S240_B1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3878933 ] ,
          "attributes": {
            "ROUTING": "R12C8_B6;R12C8_W111_B6;1;R12C9_F6;;1;R12C9_EW10;R12C9_F6_EW10;1;R12C8_W81;R12C8_W111_W810;1;R12C4_N22;R12C4_W814_N220;1;R11C4_E22;R11C4_N221_E220;1;R11C5_S22;R11C5_E221_S220;1;R12C5_X07;R12C5_S221_X07;1;R12C5_B1;R12C5_X07_B1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[17]": {
          "hide_name": 0,
          "bits": [ 3878931 ] ,
          "attributes": {
            "ROUTING": "R12C9_EW20;R12C9_Q0_EW20;1;R12C8_D2;R12C8_W121_D2;1;R12C9_Q0;;1;R12C9_SN10;R12C9_Q0_SN10;1;R13C9_B0;R13C9_S111_B0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[16]": {
          "hide_name": 0,
          "bits": [ 3878930 ] ,
          "attributes": {
            "ROUTING": "R12C8_X04;R12C8_Q5_X04;1;R12C8_C2;R12C8_X04_C2;1;R12C8_Q5;;1;R12C8_S25;R12C8_Q5_S250;1;R13C8_B5;R13C8_S251_B5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[15]": {
          "hide_name": 0,
          "bits": [ 3878929 ] ,
          "attributes": {
            "ROUTING": "R13C8_N20;R13C8_N101_N200;1;R12C8_X01;R12C8_N201_X01;1;R12C8_B2;R12C8_X01_B2;1;R14C8_Q1;;1;R14C8_N10;R14C8_Q1_N100;1;R13C8_B4;R13C8_N101_B4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[14]": {
          "hide_name": 0,
          "bits": [ 3878928 ] ,
          "attributes": {
            "ROUTING": "R12C8_A2;R12C8_N252_A2;1;R14C8_Q5;;1;R14C8_N25;R14C8_Q5_N250;1;R13C8_X04;R13C8_N251_X04;1;R13C8_B3;R13C8_X04_B3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 3878927 ] ,
          "attributes": {
            "ROUTING": "R12C8_S23;R12C8_W100_S230;1;R12C8_C6;R12C8_S230_C6;1;R12C8_F2;;1;R12C8_W10;R12C8_F2_W100;1;R12C7_W24;R12C7_W101_W240;1;R12C5_C1;R12C5_W242_C1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[13]": {
          "hide_name": 0,
          "bits": [ 3878925 ] ,
          "attributes": {
            "ROUTING": "R14C8_X02;R14C8_Q3_X02;1;R14C8_D7;R14C8_X02_D7;1;R14C8_Q3;;1;R14C8_N13;R14C8_Q3_N130;1;R13C8_B2;R13C8_N131_B2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[12]": {
          "hide_name": 0,
          "bits": [ 3878924 ] ,
          "attributes": {
            "ROUTING": "R14C8_N22;R14C8_E100_N220;1;R13C8_X07;R13C8_N221_X07;1;R13C8_B1;R13C8_X07_B1;1;R14C8_Q4;;1;R14C8_E10;R14C8_Q4_E100;1;R14C8_E22;R14C8_E100_E220;1;R14C8_C7;R14C8_E220_C7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[11]": {
          "hide_name": 0,
          "bits": [ 3878923 ] ,
          "attributes": {
            "ROUTING": "R14C8_W13;R14C8_Q2_W130;1;R14C8_B7;R14C8_W130_B7;1;R14C8_Q2;;1;R14C8_S10;R14C8_Q2_S100;1;R14C8_N21;R14C8_S100_N210;1;R13C8_B0;R13C8_N211_B0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[10]": {
          "hide_name": 0,
          "bits": [ 3878922 ] ,
          "attributes": {
            "ROUTING": "R14C9_W21;R14C9_Q1_W210;1;R14C8_S21;R14C8_W211_S210;1;R14C8_A7;R14C8_S210_A7;1;R14C9_Q1;;1;R14C9_N13;R14C9_Q1_N130;1;R13C9_W23;R13C9_N131_W230;1;R13C7_B5;R13C7_W232_B5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[4]": {
          "hide_name": 0,
          "bits": [ 3878921 ] ,
          "attributes": {
            "ROUTING": "R12C5_X08;R12C5_W252_X08;1;R12C5_SEL0;R12C5_X08_SEL0;1;R12C7_W25;R12C7_N251_W250;1;R12C6_X08;R12C6_W251_X08;1;R12C6_SEL4;R12C6_X08_SEL4;1;R13C8_W25;R13C8_N111_W250;1;R13C7_N25;R13C7_W251_N250;1;R12C7_B7;R12C7_N251_B7;1;R12C6_SEL6;R12C6_X05_SEL6;1;R12C5_SEL4;R12C5_X05_SEL4;1;R12C5_SEL6;R12C5_X05_SEL6;1;R12C6_SEL0;R12C6_X05_SEL0;1;R12C6_X05;R12C6_E222_X05;1;R12C6_SEL2;R12C6_X05_SEL2;1;R14C8_F7;;1;R14C8_SN10;R14C8_F7_SN10;1;R13C8_W81;R13C8_N111_W810;1;R13C4_N22;R13C4_W814_N220;1;R12C4_E22;R12C4_N221_E220;1;R12C5_X05;R12C5_E221_X05;1;R12C5_SEL2;R12C5_X05_SEL2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[9]": {
          "hide_name": 0,
          "bits": [ 3878919 ] ,
          "attributes": {
            "ROUTING": "R14C7_SN20;R14C7_Q0_SN20;1;R13C7_W26;R13C7_N121_W260;1;R13C7_D7;R13C7_W260_D7;1;R14C7_Q0;;1;R14C7_S13;R14C7_Q0_S130;1;R14C7_N25;R14C7_S130_N250;1;R13C7_B4;R13C7_N251_B4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[8]": {
          "hide_name": 0,
          "bits": [ 3878918 ] ,
          "attributes": {
            "ROUTING": "R14C7_W10;R14C7_Q5_W100;1;R14C7_N23;R14C7_W100_N230;1;R13C7_X08;R13C7_N231_X08;1;R13C7_C7;R13C7_X08_C7;1;R14C7_Q5;;1;R14C7_N13;R14C7_Q5_N130;1;R13C7_B3;R13C7_N131_B3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[7]": {
          "hide_name": 0,
          "bits": [ 3878917 ] ,
          "attributes": {
            "ROUTING": "R13C7_X05;R13C7_W201_X05;1;R13C7_B7;R13C7_X05_B7;1;R12C8_Q1;;1;R12C8_N10;R12C8_Q1_N100;1;R12C8_S20;R12C8_N100_S200;1;R13C8_W20;R13C8_S201_W200;1;R13C7_X01;R13C7_W201_X01;1;R13C7_B2;R13C7_X01_B2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[6]": {
          "hide_name": 0,
          "bits": [ 3878916 ] ,
          "attributes": {
            "ROUTING": "R12C7_E13;R12C7_Q5_E130;1;R12C7_S26;R12C7_E130_S260;1;R13C7_X03;R13C7_S261_X03;1;R13C7_A7;R13C7_X03_A7;1;R12C7_Q5;;1;R12C7_S25;R12C7_Q5_S250;1;R13C7_W25;R13C7_S251_W250;1;R13C7_B1;R13C7_W250_B1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[5]": {
          "hide_name": 0,
          "bits": [ 3878915 ] ,
          "attributes": {
            "ROUTING": "R12C5_SEL1;R12C5_X01_SEL1;1;R13C7_SN10;R13C7_F7_SN10;1;R12C7_C7;R12C7_N111_C7;1;R12C6_W20;R12C6_N201_W200;1;R12C5_X01;R12C5_W201_X01;1;R12C5_SEL5;R12C5_X01_SEL5;1;R12C6_SEL1;R12C6_X01_SEL1;1;R13C7_F7;;1;R13C7_W10;R13C7_F7_W100;1;R13C6_N20;R13C6_W101_N200;1;R12C6_X01;R12C6_N201_X01;1;R12C6_SEL5;R12C6_X01_SEL5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[24]": {
          "hide_name": 0,
          "bits": [ 3878913 ] ,
          "attributes": {
            "ROUTING": "R13C10_N13;R13C10_Q4_N130;1;R13C10_C6;R13C10_N130_C6;1;R13C10_Q4;;1;R13C10_S24;R13C10_Q4_S240;1;R13C10_B1;R13C10_S240_B1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[23]": {
          "hide_name": 0,
          "bits": [ 3878912 ] ,
          "attributes": {
            "ROUTING": "R13C10_B6;R13C10_N251_B6;1;R14C10_Q5;;1;R14C10_N25;R14C10_Q5_N250;1;R13C10_X04;R13C10_N251_X04;1;R13C10_B0;R13C10_X04_B0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[22]": {
          "hide_name": 0,
          "bits": [ 3878911 ] ,
          "attributes": {
            "ROUTING": "R13C10_E13;R13C10_Q5_E130;1;R13C10_A6;R13C10_E130_A6;1;R13C10_Q5;;1;R13C10_W25;R13C10_Q5_W250;1;R13C9_X08;R13C9_W251_X08;1;R13C9_B5;R13C9_X08_B5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 3878910 ] ,
          "attributes": {
            "ROUTING": "R12C7_W27;R12C7_N272_W270;1;R12C5_A1;R12C5_W272_A1;1;R11C7_E27;R11C7_N271_E270;1;R11C9_S27;R11C9_E272_S270;1;R12C9_W27;R12C9_S271_W270;1;R12C8_A6;R12C8_W271_A6;1;R13C10_F6;;1;R13C10_W13;R13C10_F6_W130;1;R14C9_W27;R14C9_S271_W270;1;R14C7_N27;R14C7_W272_N270;1;R13C9_S27;R13C9_W131_S270;1;R12C7_N27;R12C7_N272_N270;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState[2]": {
          "hide_name": 0,
          "bits": [ 3878905 ] ,
          "attributes": {
            "ROUTING": "R14C8_N24;R14C8_E241_N240;1;R12C8_N24;R12C8_N242_N240;1;R11C8_X03;R11C8_N241_X03;1;R11C8_SEL7;R11C8_X03_SEL7;1;R13C5_C5;R13C5_S220_C5;1;R15C5_D0;R15C5_W221_D0;1;R14C5_N27;R14C5_W131_N270;1;R13C5_B7;R13C5_N271_B7;1;R14C5_S23;R14C5_W131_S230;1;R14C5_C7;R14C5_S230_C7;1;R13C6_A6;R13C6_X01_A6;1;R13C5_S22;R13C5_W221_S220;1;R14C8_N27;R14C8_E272_N270;1;R12C8_X06;R12C8_N272_X06;1;R12C8_A7;R12C8_X06_A7;1;R13C6_C7;R13C6_N221_C7;1;R13C6_W22;R13C6_N221_W220;1;R13C5_C4;R13C5_S220_C4;1;R13C6_X01;R13C6_N221_X01;1;R15C5_N22;R15C5_W221_N220;1;R14C6_N22;R14C6_E100_N220;1;R14C5_C5;R14C5_N221_C5;1;R14C6_X01;R14C6_Q0_X01;1;R14C6_A6;R14C6_X01_A6;1;R14C6_S27;R14C6_W130_S270;1;R15C6_X06;R15C6_S271_X06;1;R15C6_D2;R15C6_X06_D2;1;R14C6_W13;R14C6_Q0_W130;1;R14C6_E27;R14C6_W130_E270;1;R14C7_X04;R14C7_E271_X04;1;R14C7_C2;R14C7_X04_C2;1;R14C7_E24;R14C7_E101_E240;1;R14C8_C6;R14C8_E241_C6;1;R14C6_Q0;;1;R14C6_E10;R14C6_Q0_E100;1;R14C6_S22;R14C6_E100_S220;1;R15C6_W22;R15C6_S221_W220;1;R15C5_X01;R15C5_W221_X01;1;R15C5_A7;R15C5_X01_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txState[0]": {
          "hide_name": 0,
          "bits": [ 3878903 ] ,
          "attributes": {
            "ROUTING": "R12C5_S82;R12C5_N242_S820;1;R16C5_E27;R16C5_S824_E270;1;R16C6_N27;R16C6_E271_N270;1;R15C6_W27;R15C6_N271_W270;1;R15C5_N27;R15C5_W271_N270;1;R14C5_B7;R14C5_N271_B7;1;R13C6_E24;R13C6_N242_E240;1;R13C6_B7;R13C6_E240_B7;1;R14C8_X03;R14C8_E242_X03;1;R14C8_A6;R14C8_X03_A6;1;R14C6_W24;R14C6_N241_W240;1;R13C5_X04;R13C5_N252_X04;1;R13C5_D7;R13C5_X04_D7;1;R15C4_W83;R15C4_W262_W830;1;R15C5_N25;R15C5_E838_N250;1;R13C5_B4;R13C5_N252_B4;1;R14C6_W26;R14C6_N121_W260;1;R14C5_N26;R14C5_W261_N260;1;R13C5_X03;R13C5_N261_X03;1;R13C5_B5;R13C5_X03_B5;1;R15C8_X08;R15C8_E271_X08;1;R15C7_E27;R15C7_E131_E270;1;R15C8_B6;R15C8_X08_B6;1;R15C5_X07;R15C5_W261_X07;1;R15C5_B0;R15C5_X07_B0;1;R15C6_C2;R15C6_E130_C2;1;R15C6_A7;R15C6_E130_A7;1;R15C6_E13;R15C6_Q4_E130;1;R15C6_W26;R15C6_E130_W260;1;R15C5_C7;R15C5_W261_C7;1;R15C6_N24;R15C6_Q4_N240;1;R14C6_E24;R14C6_N241_E240;1;R14C6_B6;R14C6_E240_B6;1;R14C7_X01;R14C7_E221_X01;1;R14C7_B2;R14C7_X01_B2;1;R15C6_Q4;;1;R15C6_SN20;R15C6_Q4_SN20;1;R14C6_E22;R14C6_N121_E220;1;R14C5_N24;R14C5_W241_N240;1;R14C5_B5;R14C5_N240_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878900 ] ,
          "attributes": {
            "ROUTING": "R14C6_W27;R14C6_N131_W270;1;R14C5_A7;R14C5_W271_A7;1;R14C5_N20;R14C5_W201_N200;1;R13C5_X07;R13C5_N201_X07;1;R13C5_A5;R13C5_X07_A5;1;R15C6_A6;R15C6_W200_A6;1;R15C6_N13;R15C6_Q5_N130;1;R15C6_C7;R15C6_N130_C7;1;R13C5_C7;R13C5_X05_C7;1;R13C6_A7;R13C6_W200_A7;1;R14C8_E21;R14C8_E202_E210;1;R14C9_S21;R14C9_E211_S210;1;R15C9_W21;R15C9_S211_W210;1;R15C8_N21;R15C8_W211_N210;1;R14C8_X08;R14C8_N211_X08;1;R14C8_B6;R14C8_X08_B6;1;R16C9_W20;R16C9_S201_W200;1;R16C8_N20;R16C8_W201_N200;1;R15C8_W20;R15C8_N201_W200;1;R15C8_A6;R15C8_W200_A6;1;R14C6_W20;R14C6_N101_W200;1;R14C5_X05;R14C5_W201_X05;1;R14C5_A5;R14C5_X05_A5;1;R15C5_N20;R15C5_W201_N200;1;R15C5_A0;R15C5_N200_A0;1;R15C6_E20;R15C6_N100_E200;1;R15C7_X01;R15C7_E201_X01;1;R15C7_A7;R15C7_X01_A7;1;R14C6_N20;R14C6_N101_N200;1;R13C6_W20;R13C6_N201_W200;1;R13C5_S20;R13C5_W201_S200;1;R13C5_A4;R13C5_S200_A4;1;R15C6_A0;R15C6_N100_A0;1;R15C7_A6;R15C7_X01_A6;1;R13C5_X05;R13C5_W201_X05;1;R15C6_S25;R15C6_Q5_S250;1;R15C6_B2;R15C6_S250_B2;1;R15C5_D6;R15C5_W201_D6;1;R15C6_N20;R15C6_N100_N200;1;R14C6_C6;R14C6_N201_C6;1;R15C6_W20;R15C6_N100_W200;1;R15C5_X05;R15C5_W201_X05;1;R15C5_B7;R15C5_X05_B7;1;R14C7_X05;R14C7_E201_X05;1;R14C7_A2;R14C7_X05_A2;1;R15C6_Q5;;1;R15C6_N10;R15C6_Q5_N100;1;R14C6_E20;R14C6_N101_E200;1;R15C8_E20;R15C8_E202_E200;1;R15C9_S20;R15C9_E201_S200;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[7]": {
          "hide_name": 0,
          "bits": [ 3878897 ] ,
          "attributes": {
            "ROUTING": "R14C6_N26;R14C6_W261_N260;1;R12C6_W26;R12C6_N262_W260;1;R12C5_X03;R12C5_W261_X03;1;R12C5_SEL7;R12C5_X03_SEL7;1;R14C8_A5;R14C8_X05_A5;1;R14C8_X05;R14C8_E201_X05;1;R14C8_A2;R14C8_X05_A2;1;R12C8_C3;R12C8_E241_C3;1;R14C7_N10;R14C7_F2_N100;1;R14C7_A0;R14C7_N100_A0;1;R14C7_E10;R14C7_F2_E100;1;R14C7_A5;R14C7_E100_A5;1;R12C9_A4;R12C9_N231_A4;1;R12C9_A0;R12C9_X02_A0;1;R14C8_A1;R14C8_N200_A1;1;R14C8_S20;R14C8_E101_S200;1;R14C7_W26;R14C7_E130_W260;1;R14C6_X07;R14C6_W261_X07;1;R14C6_A3;R14C6_X07_A3;1;R14C8_A4;R14C8_S200_A4;1;R13C7_N24;R13C7_N101_N240;1;R12C7_E24;R12C7_N241_E240;1;R14C8_A3;R14C8_X05_A3;1;R14C8_N20;R14C8_E101_N200;1;R14C7_E20;R14C7_N100_E200;1;R14C9_A1;R14C9_E271_A1;1;R12C8_A5;R12C8_N232_A5;1;R14C8_E27;R14C8_E131_E270;1;R14C10_A5;R14C10_E272_A5;1;R14C6_A2;R14C6_X07_A2;1;R12C9_A3;R12C9_X02_A3;1;R12C9_X02;R12C9_N231_X02;1;R12C9_A2;R12C9_N272_A2;1;R13C9_N23;R13C9_E231_N230;1;R13C10_A5;R13C10_X06_A5;1;R14C6_A5;R14C6_X07_A5;1;R12C9_A1;R12C9_X02_A1;1;R14C9_N27;R14C9_E271_N270;1;R14C7_F2;;1;R14C7_E13;R14C7_F2_E130;1;R14C8_N23;R14C8_E131_N230;1;R13C8_E23;R13C8_N231_E230;1;R13C10_X06;R13C10_E232_X06;1;R13C10_A4;R13C10_X06_A4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[6]": {
          "hide_name": 0,
          "bits": [ 3878893 ] ,
          "attributes": {
            "ROUTING": "R13C6_N23;R13C6_W231_N230;1;R12C6_X02;R12C6_N231_X02;1;R12C6_SEL3;R12C6_X02_SEL3;1;R13C5_N23;R13C5_W232_N230;1;R12C5_X02;R12C5_N231_X02;1;R12C5_SEL3;R12C5_X02_SEL3;1;R1C2_F6;;1;R1C2_E13;R1C2_F6_E130;1;R1C3_N83;R1C3_E131_N830;1;R8C3_S80;R8C3_S838_S800;1;R12C3_E80;R12C3_S804_E800;1;R12C7_S23;R12C7_E804_S230;1;R13C7_W23;R13C7_S231_W230;1;R13C6_X02;R13C6_W231_X02;1;R13C6_D7;R13C6_X02_D7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879524 ] ,
          "attributes": {
            "ROUTING": "R11C6_F5;;1;R11C6_I1MUX4;R11C6_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        }
      }
    }
  }
}
