$comment
	File created using the following command:
		vcd file g03_lab4.msim.vcd -direction
$end
$date
	Fri Nov 17 20:35:16 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module g03_lab4_vlg_vec_tst $end
$var reg 6 ! play [5:0] $end
$var reg 6 " top [5:0] $end
$var wire 1 # legal $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + inst1|Mod0|auto_generated|divider|divider|op_2~2_combout $end
$var wire 1 , inst1|Mod0|auto_generated|divider|divider|op_3~2_combout $end
$var wire 1 - inst1|Mod0|auto_generated|divider|divider|op_3~8_combout $end
$var wire 1 . inst1|Mod0|auto_generated|divider|divider|op_4~0_combout $end
$var wire 1 / inst1|Mod0|auto_generated|divider|divider|op_4~6_combout $end
$var wire 1 0 inst1|Add1~6_combout $end
$var wire 1 1 inst1|Add1~9 $end
$var wire 1 2 inst1|Add1~10_combout $end
$var wire 1 3 inst1|Mod0|auto_generated|divider|divider|StageOut[21]~32_combout $end
$var wire 1 4 inst1|Mod0|auto_generated|divider|divider|StageOut[20]~34_combout $end
$var wire 1 5 inst1|Mod0|auto_generated|divider|divider|StageOut[19]~37_combout $end
$var wire 1 6 inst1|Mod0|auto_generated|divider|divider|StageOut[18]~39_combout $end
$var wire 1 7 inst1|Mod0|auto_generated|divider|divider|StageOut[24]~42_combout $end
$var wire 1 8 inst1|Mod0|auto_generated|divider|divider|StageOut[28]~44_combout $end
$var wire 1 9 inst1|Mod0|auto_generated|divider|divider|StageOut[33]~46_combout $end
$var wire 1 : inst1|Add0~0_combout $end
$var wire 1 ; inst1|play_card~2_combout $end
$var wire 1 < inst1|play_card~5_combout $end
$var wire 1 = inst1|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout $end
$var wire 1 > inst1|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout $end
$var wire 1 ? inst1|Mod0|auto_generated|divider|divider|op_2~1 $end
$var wire 1 @ inst1|Mod0|auto_generated|divider|divider|op_2~3 $end
$var wire 1 A inst1|Mod0|auto_generated|divider|divider|op_2~5 $end
$var wire 1 B inst1|Mod0|auto_generated|divider|divider|op_2~6_combout $end
$var wire 1 C inst1|Mod0|auto_generated|divider|divider|op_2~7 $end
$var wire 1 D inst1|Mod0|auto_generated|divider|divider|op_2~8_combout $end
$var wire 1 E inst1|Mod0|auto_generated|divider|divider|StageOut[21]~33_combout $end
$var wire 1 F inst1|Mod0|auto_generated|divider|divider|op_2~4_combout $end
$var wire 1 G inst1|Mod0|auto_generated|divider|divider|StageOut[20]~35_combout $end
$var wire 1 H inst1|Mod0|auto_generated|divider|divider|StageOut[19]~36_combout $end
$var wire 1 I inst1|Mod0|auto_generated|divider|divider|StageOut[18]~38_combout $end
$var wire 1 J inst1|Mod0|auto_generated|divider|divider|op_3~1 $end
$var wire 1 K inst1|Mod0|auto_generated|divider|divider|op_3~3 $end
$var wire 1 L inst1|Mod0|auto_generated|divider|divider|op_3~5 $end
$var wire 1 M inst1|Mod0|auto_generated|divider|divider|op_3~7 $end
$var wire 1 N inst1|Mod0|auto_generated|divider|divider|op_3~9 $end
$var wire 1 O inst1|Mod0|auto_generated|divider|divider|op_3~10_combout $end
$var wire 1 P inst1|Mod0|auto_generated|divider|divider|op_3~0_combout $end
$var wire 1 Q inst1|Mod0|auto_generated|divider|divider|StageOut[24]~43_combout $end
$var wire 1 R inst1|Mod0|auto_generated|divider|divider|op_4~1 $end
$var wire 1 S inst1|Mod0|auto_generated|divider|divider|op_4~2_combout $end
$var wire 1 T inst1|Mod0|auto_generated|divider|divider|StageOut[28]~54_combout $end
$var wire 1 U inst1|Mod0|auto_generated|divider|divider|op_3~6_combout $end
$var wire 1 V inst1|Mod0|auto_generated|divider|divider|StageOut[27]~45_combout $end
$var wire 1 W inst1|Mod0|auto_generated|divider|divider|op_3~4_combout $end
$var wire 1 X inst1|Mod0|auto_generated|divider|divider|StageOut[26]~40_combout $end
$var wire 1 Y inst1|Mod0|auto_generated|divider|divider|op_2~0_combout $end
$var wire 1 Z inst1|Mod0|auto_generated|divider|divider|StageOut[25]~53_combout $end
$var wire 1 [ inst1|Mod0|auto_generated|divider|divider|op_4~3 $end
$var wire 1 \ inst1|Mod0|auto_generated|divider|divider|op_4~5 $end
$var wire 1 ] inst1|Mod0|auto_generated|divider|divider|op_4~7 $end
$var wire 1 ^ inst1|Mod0|auto_generated|divider|divider|op_4~9 $end
$var wire 1 _ inst1|Mod0|auto_generated|divider|divider|op_4~11 $end
$var wire 1 ` inst1|Mod0|auto_generated|divider|divider|op_4~12_combout $end
$var wire 1 a inst1|Mod0|auto_generated|divider|divider|StageOut[31]~48_combout $end
$var wire 1 b inst1|Mod0|auto_generated|divider|divider|op_4~8_combout $end
$var wire 1 c inst1|Mod0|auto_generated|divider|divider|StageOut[34]~51_combout $end
$var wire 1 d inst1|Mod0|auto_generated|divider|divider|StageOut[25]~41_combout $end
$var wire 1 e inst1|Mod0|auto_generated|divider|divider|op_4~4_combout $end
$var wire 1 f inst1|Mod0|auto_generated|divider|divider|StageOut[32]~49_combout $end
$var wire 1 g inst1|LessThan0~0_combout $end
$var wire 1 h inst1|Mod0|auto_generated|divider|divider|op_4~10_combout $end
$var wire 1 i inst1|Mod0|auto_generated|divider|divider|StageOut[35]~50_combout $end
$var wire 1 j inst1|LessThan0~1_combout $end
$var wire 1 k inst1|Mod0|auto_generated|divider|divider|StageOut[30]~47_combout $end
$var wire 1 l inst1|play_card~3_combout $end
$var wire 1 m inst1|Add1~1_cout $end
$var wire 1 n inst1|Add1~2_combout $end
$var wire 1 o inst1|Add1~3 $end
$var wire 1 p inst1|Add1~4_combout $end
$var wire 1 q inst1|Add1~5 $end
$var wire 1 r inst1|Add1~7 $end
$var wire 1 s inst1|Add1~8_combout $end
$var wire 1 t inst1|rule~0_combout $end
$var wire 1 u inst1|rule~1_combout $end
$var wire 1 v inst1|play_card~4_combout $end
$var wire 1 w inst1|rule:play_card[1]~0_combout $end
$var wire 1 x inst1|rule:sum[0]~1_cout $end
$var wire 1 y inst1|rule:sum[1]~1 $end
$var wire 1 z inst1|rule:sum[2]~0_combout $end
$var wire 1 { inst1|rule:sum[1]~0_combout $end
$var wire 1 | inst1|rule:play_card[3]~0_combout $end
$var wire 1 } inst1|rule:sum[2]~1 $end
$var wire 1 ~ inst1|rule:sum[3]~1 $end
$var wire 1 !! inst1|rule:sum[4]~0_combout $end
$var wire 1 "! inst1|LessThan2~0_combout $end
$var wire 1 #! inst1|rule:sum[4]~1 $end
$var wire 1 $! inst1|rule:sum[5]~0_combout $end
$var wire 1 %! inst1|rule:sum[3]~0_combout $end
$var wire 1 &! inst1|LessThan2~1_combout $end
$var wire 1 '! top~combout [5] $end
$var wire 1 (! top~combout [4] $end
$var wire 1 )! top~combout [3] $end
$var wire 1 *! top~combout [2] $end
$var wire 1 +! top~combout [1] $end
$var wire 1 ,! top~combout [0] $end
$var wire 1 -! play~combout [5] $end
$var wire 1 .! play~combout [4] $end
$var wire 1 /! play~combout [3] $end
$var wire 1 0! play~combout [2] $end
$var wire 1 1! play~combout [1] $end
$var wire 1 2! play~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 !
b1100 "
0#
x$
0%
1&
x'
1(
1)
1*
1+
0,
1-
1.
1/
00
01
02
03
04
05
06
07
08
19
1:
1;
1<
1=
0>
1?
0@
0A
0B
1C
1D
0E
1F
0G
1H
1I
0J
0K
1L
1M
0N
1O
1P
0Q
0R
1S
0T
1U
0V
0W
0X
0Y
1Z
1[
0\
1]
0^
1_
1`
0a
1b
0c
0d
1e
1f
1g
1h
0i
1j
0k
0l
0m
1n
1o
1p
0q
0r
1s
0t
0u
1v
1w
0x
1y
1z
1{
1|
0}
0~
1!!
1"!
0#!
0$!
0%!
1&!
0,!
0+!
1*!
1)!
0(!
0'!
02!
01!
10!
1/!
0.!
0-!
$end
#1000000
