<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Elevator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Elevator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ram_usage_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testBench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testBench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testBench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testBench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testBench.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testBench_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testBench_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testBench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1547997933" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1547997932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548077793" xil_pn:in_ck="-36508854091633435" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1548077793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../submited/Implementation of Phase 1 Code/RAM.vhd"/>
      <outfile xil_pn:name="E1.v"/>
      <outfile xil_pn:name="Elevator.v"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="ram_usage.v"/>
      <outfile xil_pn:name="testBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1548075590" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7462218083049900823" xil_pn:start_ts="1548075590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548075590" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6577559311655135025" xil_pn:start_ts="1548075590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547997933" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-244550656658909010" xil_pn:start_ts="1547997933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548077793" xil_pn:in_ck="-36508854091633435" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1548077793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../submited/Implementation of Phase 1 Code/RAM.vhd"/>
      <outfile xil_pn:name="E1.v"/>
      <outfile xil_pn:name="Elevator.v"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="ram_usage.v"/>
      <outfile xil_pn:name="testBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1548077797" xil_pn:in_ck="-36508854091633435" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6570630452733464662" xil_pn:start_ts="1548077793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="testBench_beh.prj"/>
      <outfile xil_pn:name="testBench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1548077797" xil_pn:in_ck="-8339085278934253661" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5363063440148299891" xil_pn:start_ts="1548077797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="testBench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1548075560" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1548075560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548075560" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4282956363612044081" xil_pn:start_ts="1548075560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548075560" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-244550656658909010" xil_pn:start_ts="1548075560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548075560" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1548075560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548075560" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7462218083049900823" xil_pn:start_ts="1548075560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548075560" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1548075560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548075560" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8758210655293504632" xil_pn:start_ts="1548075560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548075570" xil_pn:in_ck="-36508854091633435" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="3704980989072021422" xil_pn:start_ts="1548075560">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="testBench.lso"/>
      <outfile xil_pn:name="testBench.prj"/>
      <outfile xil_pn:name="testBench.syr"/>
      <outfile xil_pn:name="testBench.xst"/>
      <outfile xil_pn:name="testBench_vhdl.prj"/>
      <outfile xil_pn:name="testBench_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1548075570" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119187416963120318" xil_pn:start_ts="1548075570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
