

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Thu Apr  3 14:10:22 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ atax                            |  Timing|  -0.09|     2009|  1.004e+04|         -|     2010|     -|        no|     -|  80 (~0%)|  21525 (~0%)|  18688 (1%)|    -|
    | + atax_Pipeline_VITIS_LOOP_46_1  |       -|   0.00|     1066|  5.330e+03|         -|     1066|     -|        no|     -|         -|   3440 (~0%)|  3534 (~0%)|    -|
    |  o VITIS_LOOP_46_1               |      II|   3.65|     1064|  5.320e+03|        42|       33|    32|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_5_1   |       -|   0.67|      229|  1.145e+03|         -|      229|     -|        no|     -|  70 (~0%)|   9222 (~0%)|  6229 (~0%)|    -|
    |  o VITIS_LOOP_5_1                |      II|   3.65|      227|  1.135e+03|       166|        2|    32|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_18_1  |  Timing|  -0.09|      663|  3.315e+03|         -|      663|     -|        no|     -|         -|   3801 (~0%)|  3141 (~0%)|    -|
    |  o VITIS_LOOP_18_1               |      II|   3.65|      661|  3.305e+03|       166|       16|    32|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_59_3  |       -|   0.00|       35|    175.000|         -|       35|     -|        no|     -|         -|     47 (~0%)|   115 (~0%)|    -|
    |  o VITIS_LOOP_59_3               |       -|   3.65|       33|    165.000|         3|        1|    32|       yes|     -|         -|            -|           -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control_r | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control_r | x_1      | 0x1c   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control_r | x_2      | 0x20   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control_r | y_out_1  | 0x28   | 32    | W      | Data signal of y_out             |                                                                      |
| s_axi_control_r | y_out_2  | 0x2c   | 32    | W      | Data signal of y_out             |                                                                      |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
| x        | inout     | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+-----------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                           |
+----------+-----------------+-----------+----------+-----------------------------------+
| A        | m_axi_gmem      | interface |          |                                   |
| A        | s_axi_control_r | register  | offset   | name=A_1 offset=0x10 range=32     |
| A        | s_axi_control_r | register  | offset   | name=A_2 offset=0x14 range=32     |
| x        | m_axi_gmem      | interface |          |                                   |
| x        | s_axi_control_r | register  | offset   | name=x_1 offset=0x1c range=32     |
| x        | s_axi_control_r | register  | offset   | name=x_2 offset=0x20 range=32     |
| y_out    | m_axi_gmem      | interface |          |                                   |
| y_out    | s_axi_control_r | register  | offset   | name=y_out_1 offset=0x28 range=32 |
| y_out    | s_axi_control_r | register  | offset   | name=y_out_2 offset=0x2c range=32 |
+----------+-----------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                                                                           |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| m_axi_gmem   | VITIS_LOOP_59_3 | write     | 32     | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:59:22 |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                 | Resolution | Location                                                                           |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| m_axi_gmem   | y_out    | VITIS_LOOP_59_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:59:22 |
| m_axi_gmem   | A        | VITIS_LOOP_46_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:46:19 |
| m_axi_gmem   | x        | VITIS_LOOP_46_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:46:19 |
| m_axi_gmem   |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:46:19 |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+-------------+------+---------+---------+
| + atax                                | 80  |        |             |      |         |         |
|  + atax_Pipeline_VITIS_LOOP_46_1      | 0   |        |             |      |         |         |
|    add_ln46_fu_1012_p2                | -   |        | add_ln46    | add  | fabric  | 0       |
|    add_ln48_fu_992_p2                 | -   |        | add_ln48    | add  | fabric  | 0       |
|    add_ln50_fu_1037_p2                | -   |        | add_ln50    | add  | fabric  | 0       |
|    add_ln50_1_fu_1066_p2              | -   |        | add_ln50_1  | add  | fabric  | 0       |
|    add_ln50_2_fu_1090_p2              | -   |        | add_ln50_2  | add  | fabric  | 0       |
|    add_ln50_3_fu_1114_p2              | -   |        | add_ln50_3  | add  | fabric  | 0       |
|    add_ln50_4_fu_1138_p2              | -   |        | add_ln50_4  | add  | fabric  | 0       |
|    add_ln50_5_fu_1162_p2              | -   |        | add_ln50_5  | add  | fabric  | 0       |
|    add_ln50_6_fu_1186_p2              | -   |        | add_ln50_6  | add  | fabric  | 0       |
|    add_ln50_7_fu_1210_p2              | -   |        | add_ln50_7  | add  | fabric  | 0       |
|    add_ln50_8_fu_1256_p2              | -   |        | add_ln50_8  | add  | fabric  | 0       |
|    add_ln50_9_fu_1303_p2              | -   |        | add_ln50_9  | add  | fabric  | 0       |
|    add_ln50_10_fu_1331_p2             | -   |        | add_ln50_10 | add  | fabric  | 0       |
|    add_ln50_11_fu_1359_p2             | -   |        | add_ln50_11 | add  | fabric  | 0       |
|    add_ln50_12_fu_1387_p2             | -   |        | add_ln50_12 | add  | fabric  | 0       |
|    add_ln50_13_fu_1415_p2             | -   |        | add_ln50_13 | add  | fabric  | 0       |
|    add_ln50_14_fu_1443_p2             | -   |        | add_ln50_14 | add  | fabric  | 0       |
|    add_ln50_15_fu_1471_p2             | -   |        | add_ln50_15 | add  | fabric  | 0       |
|    add_ln50_16_fu_1499_p2             | -   |        | add_ln50_16 | add  | fabric  | 0       |
|    add_ln50_17_fu_1544_p2             | -   |        | add_ln50_17 | add  | fabric  | 0       |
|    add_ln50_18_fu_1572_p2             | -   |        | add_ln50_18 | add  | fabric  | 0       |
|    add_ln50_19_fu_1600_p2             | -   |        | add_ln50_19 | add  | fabric  | 0       |
|    add_ln50_20_fu_1628_p2             | -   |        | add_ln50_20 | add  | fabric  | 0       |
|    add_ln50_21_fu_1656_p2             | -   |        | add_ln50_21 | add  | fabric  | 0       |
|    add_ln50_22_fu_1684_p2             | -   |        | add_ln50_22 | add  | fabric  | 0       |
|    add_ln50_23_fu_1712_p2             | -   |        | add_ln50_23 | add  | fabric  | 0       |
|    add_ln50_24_fu_1740_p2             | -   |        | add_ln50_24 | add  | fabric  | 0       |
|    add_ln50_25_fu_1785_p2             | -   |        | add_ln50_25 | add  | fabric  | 0       |
|    add_ln50_26_fu_1813_p2             | -   |        | add_ln50_26 | add  | fabric  | 0       |
|    add_ln50_27_fu_1841_p2             | -   |        | add_ln50_27 | add  | fabric  | 0       |
|    add_ln50_28_fu_1869_p2             | -   |        | add_ln50_28 | add  | fabric  | 0       |
|    add_ln50_29_fu_1897_p2             | -   |        | add_ln50_29 | add  | fabric  | 0       |
|    add_ln50_30_fu_1934_p2             | -   |        | add_ln50_30 | add  | fabric  | 0       |
|    add_ln50_31_fu_1949_p2             | -   |        | add_ln50_31 | add  | fabric  | 0       |
|  + atax_Pipeline_VITIS_LOOP_5_1       | 70  |        |             |      |         |         |
|    add_ln5_fu_987_p2                  | -   |        | add_ln5     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U38  | 3   |        | mul_i_2     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U39  | 3   |        | mul_i_3     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U40  | 3   |        | mul_i_4     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U22 | 2   |        | sum_4       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U41  | 3   |        | mul_i_5     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U22 | 2   |        | sum_5       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U42  | 3   |        | mul_i_6     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U23 | 2   |        | sum_6       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U43  | 3   |        | mul_i_7     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U23 | 2   |        | sum_7       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U44  | 3   |        | mul_i_8     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U24 | 2   |        | sum_8       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U45  | 3   |        | mul_i_9     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U24 | 2   |        | sum_9       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U46  | 3   |        | mul_i_s     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U25 | 2   |        | sum_10      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U47  | 3   |        | mul_i_10    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U25 | 2   |        | sum_11      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U48  | 3   |        | mul_i_11    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U26 | 2   |        | sum_12      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U49  | 3   |        | mul_i_12    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U26 | 2   |        | sum_13      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U50  | 3   |        | mul_i_13    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U27 | 2   |        | sum_14      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U51  | 3   |        | mul_i_14    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U27 | 2   |        | sum_15      | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U28 | 2   |        | sum_16      | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U28 | 2   |        | sum_17      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U38  | 3   |        | mul_i_17    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U29 | 2   |        | sum_18      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U39  | 3   |        | mul_i_18    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U29 | 2   |        | sum_19      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U40  | 3   |        | mul_i_19    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U30 | 2   |        | sum_20      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U41  | 3   |        | mul_i_20    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U30 | 2   |        | sum_21      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U42  | 3   |        | mul_i_21    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U31 | 2   |        | sum_22      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U43  | 3   |        | mul_i_22    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U31 | 2   |        | sum_23      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U44  | 3   |        | mul_i_23    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U32 | 2   |        | sum_24      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U45  | 3   |        | mul_i_24    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U32 | 2   |        | sum_25      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U46  | 3   |        | mul_i_25    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U33 | 2   |        | sum_26      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U47  | 3   |        | mul_i_26    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U33 | 2   |        | sum_27      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U48  | 3   |        | mul_i_27    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U34 | 2   |        | sum_28      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U49  | 3   |        | mul_i_28    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U34 | 2   |        | sum_29      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U50  | 3   |        | mul_i_29    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U35 | 2   |        | sum_30      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U51  | 3   |        | mul_i_30    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U35 | 2   |        | sum_31      | fadd | fulldsp | 4       |
|  + atax_Pipeline_VITIS_LOOP_18_1      | 0   |        |             |      |         |         |
|    add_ln18_fu_2759_p2                | -   |        | add_ln18    | add  | fabric  | 0       |
|  + atax_Pipeline_VITIS_LOOP_59_3      | 0   |        |             |      |         |         |
|    add_ln59_fu_212_p2                 | -   |        | add_ln59    | add  | fabric  | 0       |
+---------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+---------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+-------------------+------+------+--------+---------------+---------+------+---------+
| + atax            | 0    | 0    |        |               |         |      |         |
|   buff_A_U        | -    | -    |        | buff_A        | ram_s2p | auto | 1       |
|   buff_A_8_U      | -    | -    |        | buff_A_8      | ram_s2p | auto | 1       |
|   buff_A_9_U      | -    | -    |        | buff_A_9      | ram_s2p | auto | 1       |
|   buff_A_10_U     | -    | -    |        | buff_A_10     | ram_s2p | auto | 1       |
|   buff_A_11_U     | -    | -    |        | buff_A_11     | ram_s2p | auto | 1       |
|   buff_A_12_U     | -    | -    |        | buff_A_12     | ram_s2p | auto | 1       |
|   buff_A_13_U     | -    | -    |        | buff_A_13     | ram_s2p | auto | 1       |
|   buff_A_14_U     | -    | -    |        | buff_A_14     | ram_s2p | auto | 1       |
|   buff_x_U        | -    | -    |        | buff_x        | ram_s2p | auto | 1       |
|   buff_x_8_U      | -    | -    |        | buff_x_8      | ram_s2p | auto | 1       |
|   buff_x_9_U      | -    | -    |        | buff_x_9      | ram_s2p | auto | 1       |
|   buff_x_10_U     | -    | -    |        | buff_x_10     | ram_s2p | auto | 1       |
|   buff_x_11_U     | -    | -    |        | buff_x_11     | ram_s2p | auto | 1       |
|   buff_x_12_U     | -    | -    |        | buff_x_12     | ram_s2p | auto | 1       |
|   buff_x_13_U     | -    | -    |        | buff_x_13     | ram_s2p | auto | 1       |
|   buff_x_14_U     | -    | -    |        | buff_x_14     | ram_s2p | auto | 1       |
|   buff_y_out_U    | -    | -    |        | buff_y_out    | ram_1p  | auto | 1       |
|   buff_y_out_8_U  | -    | -    |        | buff_y_out_8  | ram_1p  | auto | 1       |
|   buff_y_out_9_U  | -    | -    |        | buff_y_out_9  | ram_1p  | auto | 1       |
|   buff_y_out_10_U | -    | -    |        | buff_y_out_10 | ram_1p  | auto | 1       |
|   buff_y_out_11_U | -    | -    |        | buff_y_out_11 | ram_1p  | auto | 1       |
|   buff_y_out_12_U | -    | -    |        | buff_y_out_12 | ram_1p  | auto | 1       |
|   buff_y_out_13_U | -    | -    |        | buff_y_out_13 | ram_1p  | auto | 1       |
|   buff_y_out_14_U | -    | -    |        | buff_y_out_14 | ram_1p  | auto | 1       |
|   tmp1_U          | -    | -    |        | tmp1          | ram_s2p | auto | 1       |
|   tmp1_1_U        | -    | -    |        | tmp1_1        | ram_s2p | auto | 1       |
|   tmp1_2_U        | -    | -    |        | tmp1_2        | ram_s2p | auto | 1       |
|   tmp1_3_U        | -    | -    |        | tmp1_3        | ram_s2p | auto | 1       |
|   tmp1_4_U        | -    | -    |        | tmp1_4        | ram_s2p | auto | 1       |
|   tmp1_5_U        | -    | -    |        | tmp1_5        | ram_s2p | auto | 1       |
|   tmp1_6_U        | -    | -    |        | tmp1_6        | ram_s2p | auto | 1       |
|   tmp1_7_U        | -    | -    |        | tmp1_7        | ram_s2p | auto | 1       |
+-------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+--------------------------------------------------+
| Type            | Options                                   | Location                                         |
+-----------------+-------------------------------------------+--------------------------------------------------+
| inline          |                                           | ../atax/generate/atax.cpp:4 in compute_tmp1      |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:6 in compute_tmp1      |
| unroll          | factor=8                                  | ../atax/generate/atax.cpp:9 in compute_tmp1      |
| inline          |                                           | ../atax/generate/atax.cpp:17 in compute_y_out    |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:19 in compute_y_out    |
| unroll          | factor=8                                  | ../atax/generate/atax.cpp:22 in compute_y_out    |
| interface       | m_axi port=A offset=slave bundle=gmem     | ../atax/generate/atax.cpp:30 in atax, A          |
| interface       | m_axi port=x offset=slave bundle=gmem     | ../atax/generate/atax.cpp:31 in atax, x          |
| interface       | m_axi port=y_out offset=slave bundle=gmem | ../atax/generate/atax.cpp:32 in atax, y_out      |
| interface       | s_axilite port=return bundle=control      | ../atax/generate/atax.cpp:33 in atax, return     |
| array_partition | variable=buff_A cyclic factor=8 dim=2     | ../atax/generate/atax.cpp:36 in atax, buff_A     |
| array_partition | variable=buff_x cyclic factor=8           | ../atax/generate/atax.cpp:38 in atax, buff_x     |
| array_partition | variable=buff_y_out cyclic factor=8       | ../atax/generate/atax.cpp:40 in atax, buff_y_out |
| array_partition | variable=tmp1 cyclic factor=8             | ../atax/generate/atax.cpp:42 in atax, tmp1       |
| loop_merge      |                                           | ../atax/generate/atax.cpp:45 in atax             |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:47 in atax             |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:60 in atax             |
+-----------------+-------------------------------------------+--------------------------------------------------+


