// RISCV pipeline timing simulator

#include "pipe.h"
#include "shell.h"
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <assert.h>

/* global pipeline state */
//CPU_State CURRENT_STATE;

Pipe_Reg_IFtoDE Reg_IFtoDE;
Pipe_Reg_DEtoEX Reg_DEtoEX;
Pipe_Reg_EXtoMEM Reg_EXtoMEM;
Pipe_Reg_MEMtoWB Reg_MEMtoWB;

//instruction decoded

  uint32_t opcode;
  uint32_t rd;
  uint32_t rs1;
  uint32_t rs2;
  uint32_t funct3;
  uint32_t funct7;


void pipe_init()
{
  memset(&CURRENT_STATE, 0, sizeof(CPU_State));
  CURRENT_STATE.PC = 0x00000000;
}

void pipe_cycle()
{
  pipe_stage_wb();
  pipe_stage_mem();
  pipe_stage_execute();
  pipe_stage_decode();
  pipe_stage_fetch();
}

void pipe_stage_wb()
{
    // Check if there's a register to update
    if (Reg_MEMtoWB.rd != 0) {  // Assume that rd==0 is not written back (follwing RISC-V conventions)
        if (Reg_MEMtoWB.memRead) {
            // If the instruction was load, write the data into rd
            CURRENT_STATE.REGS[Reg_MEMtoWB.rd] = Reg_MEMtoWB.memData;
        } else {
            // Else write ALU result into rd
            CURRENT_STATE.REGS[Reg_MEMtoWB.rd] = Reg_MEMtoWB.aluResult;
        }
    }

    // If a branch was taken, update PC
    if (Reg_MEMtoWB.branchTaken) {
        CURRENT_STATE.PC = Reg_MEMtoWB.branchTarget;
    }
}

void pipe_stage_mem()
{
    // Initialize the next pipeline register
    memset(&Reg_MEMtoWB, 0, sizeof(Pipe_Reg_MEMtoWB));

    // Handle memory operations
    if (Reg_EXtoMEM.memRead) {
        // Perform memory read
        Reg_MEMtoWB.memData = mem_read_32(Reg_EXtoMEM.memAddress);
    }
    if (Reg_EXtoMEM.memWrite) {
        // Perform memory write
        mem_write_32(Reg_EXtoMEM.memAddress, Reg_EXtoMEM.storeData);
    }

    // Pass data to the next stage
    Reg_MEMtoWB.aluResult = Reg_EXtoMEM.aluResult;
    Reg_MEMtoWB.rd = Reg_EXtoMEM.rd;

    // Pass control signals
    Reg_MEMtoWB.branchTaken = Reg_EXtoMEM.branchTaken;
    Reg_MEMtoWB.branchTarget = Reg_EXtoMEM.branchTarget;
}

void pipe_stage_execute()
{
    // Translate variables for ease of implementation
    uint32_t opcode = Reg_DEtoEX.opcode;
    uint32_t rd = Reg_DEtoEX.rd;
    uint32_t rs1 = Reg_DEtoEX.rs1;
    uint32_t rs2 = Reg_DEtoEX.rs2;
    uint32_t funct3 = Reg_DEtoEX.funct3;
    uint32_t funct7 = Reg_DEtoEX.funct7;
    int32_t imm = Reg_DEtoEX.imm;

    // Swtich to determine and execute type of instruction based on opcode
    switch (opcode) {
        case 0x33: // R-type instructions
            // ADD
            NEXT_STATE.REGS[rd] = CURRENT_STATE.REGS[rs1] + CURRENT_STATE.REGS[rs2]; // Adds rs1 and rs2, stores in rd
            break;

        case 0x13: // I-type instructions
            if (funct3 == 0x0) {
                // ADDI
                NEXT_STATE.REGS[rd] = CURRENT_STATE.REGS[rs1] + imm; // Add immediate to rs1 and store in rd
            } else if (funct3 == 0x02) {
                // LW
                Reg_EXtoMEM.memAddress = CURRENT_STATE.REGS[rs1] + imm; // Calculate load address
                Reg_EXtoMEM.memRead = true;  // Indicate that mem should perform a read operation
            }
            break;

        case 0x23: // S-type instructions
            // SW
            Reg_EXtoMEM.memAddress = CURRENT_STATE.REGS[rs1] + imm;
            Reg_EXtoMEM.storeData = CURRENT_STATE.REGS[rs2];
            Reg_EXtoMEM.memWrite = true;  // Indicate that mem should perform a write operation
            break;

        case 0x63: // SB-type instructions
            // BLT
            if (funct3 == 0x4) {  // 'blt' uses funct3 == 0x4
                if (CURRENT_STATE.REGS[rs1] < CURRENT_STATE.REGS[rs2]) {
                    NEXT_STATE.PC = CURRENT_STATE.PC + imm;  // Update PC if the branch is taken
                }
            }
            break;

        case 0x17: // U-type instructions
            // AUIPC
            NEXT_STATE.REGS[rd] = (CURRENT_STATE.PC + imm) << 12; // Add immediate to current state and shift left by 12 bits
            break;
    }
}

void pipe_stage_decode()
{
    // Decodes fields based on order: opcode, destination register, funct3, rs1, rs2, and funct7
    opcode = Reg_IFtoDE.instr & 0x7F;          // Get opcode
    rd = (Reg_IFtoDE.instr >> 7) & 0x1F;       // Get destination register
    funct3 = (Reg_IFtoDE.instr >> 12) & 0x7;   // Get funct3 field
    rs1 = (Reg_IFtoDE.instr >> 15) & 0x1F;     // Get first source register
    rs2 = (Reg_IFtoDE.instr >> 20) & 0x1F;     // Get second source register
    funct7 = (Reg_IFtoDE.instr >> 25) & 0x7F;  // Get funct7 (for R-type instructions)

    // Switch to decode immediate value based on opcode
    switch (opcode) {
        case 0x13:  // I-type instructions
            Reg_DEtoEX.imm = (int32_t)Reg_IFtoDE.instr >> 20; // Sign extend the immediate
            break;
        case 0x23:  // S-type instructions
            Reg_DEtoEX.imm = ((Reg_IFtoDE.instr >> 7) & 0x1F) | ((Reg_IFtoDE.instr >> 25) << 5); // Assemble immediate value for store (bits 4:0, 11:5)
            Reg_DEtoEX.imm = ((int32_t)Reg_DEtoEX.imm << 20) >> 20; // Sign extend the immediate
            break;
        case 0x63:  // SB-type instructions
            Reg_DEtoEX.imm = ((Reg_IFtoDE.instr >> 7) & 0x1E) | ((Reg_IFtoDE.instr >> 25) << 5) | ((Reg_IFtoDE.instr & 0x80) << 4) | ((Reg_IFtoDE.instr >> 31) << 11); // Assemble immediate value for branch (bits 11, 4:1, 10:5, 12)
            Reg_DEtoEX.imm = ((int32_t)Reg_DEtoEX.imm << 20) >> 20; // Sign extend the immediate
            break;
        case 0x17:  // U-type instructions
            Reg_DEtoEX.imm = (Reg_IFtoDE.instr & 0xFFFFF000) >> 12; // Get 20-bit upper immediate with leading zeroes
            break;
    }
}

void pipe_stage_fetch()
{
  Reg_IFtoDE.instr = mem_read_32(CURRENT_STATE.PC); 
  CURRENT_STATE.PC = CURRENT_STATE.PC+4; // increment PC
}
