$date
	Mon Jul 17 07:10:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q2_tb $end
$var wire 1 ! s_a $end
$var wire 1 " cao $end
$var reg 1 # a0 $end
$var reg 1 $ a1 $end
$var reg 2 % b0 [1:0] $end
$var reg 2 & b1 [1:0] $end
$var reg 1 ' cai $end
$var reg 1 ( cbi $end
$scope module uut1 $end
$var wire 1 # a0 $end
$var wire 1 $ a1 $end
$var wire 1 ' ci $end
$var wire 1 ! sum $end
$var wire 1 " co $end
$scope begin genblk1 $end
$scope module adder1 $end
$var wire 1 # a0 $end
$var wire 1 $ a1 $end
$var wire 1 ' ci $end
$var reg 1 " co $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
b1 &
b0 %
0$
0#
0"
0!
$end
#10
1!
1(
b1 %
1#
#20
1"
0!
0(
b11 &
b11 %
1'
1$
0#
#30
