{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574703408264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574703408274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 02:36:48 2019 " "Processing started: Tue Nov 26 02:36:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574703408274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703408274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703408274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574703409306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574703409306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/verilog/clock_divider.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/chatter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/chatter.v" { { "Info" "ISGN_ENTITY_NAME" "1 chatter " "Found entity 1: chatter" {  } { { "src/verilog/chatter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "src/verilog/REGISTERS.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "src/verilog/PC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/sp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/sp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_DECODER " "Found entity 1: INSTRUCTION_DECODER" {  } { { "src/verilog/INSTRUCTION_DECODER.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/verilog/ALU.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_A " "Found entity 1: REGISTER_A" {  } { { "src/verilog/REGISTER_A.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_B " "Found entity 1: REGISTER_B" {  } { { "src/verilog/REGISTER_B.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/srm2b256slmx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/srm2b256slmx.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_SRM2B256SLMX " "Found entity 1: LOGIC_SRM2B256SLMX" {  } { { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/4030.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/4030.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_4030 " "Found entity 1: LOGIC_4030" {  } { { "src/verilog/logic/4030.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "4053.v(21) " "Verilog HDL warning at 4053.v(21): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/4053.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574703422201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/4053.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/4053.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_4053 " "Found entity 1: LOGIC_4053" {  } { { "src/verilog/logic/4053.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc08.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc08.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC08 " "Found entity 1: LOGIC_74HC08" {  } { { "src/verilog/logic/74HC08.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC32 " "Found entity 1: LOGIC_74HC32" {  } { { "src/verilog/logic/74HC32.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74ac125.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74ac125.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74AC125 " "Found entity 1: LOGIC_74AC125" {  } { { "src/verilog/logic/74AC125.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74AC125.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc138.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc138.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC138 " "Found entity 1: LOGIC_74HC138" {  } { { "src/verilog/logic/74HC138.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc161.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc161.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC161 " "Found entity 1: LOGIC_74HC161" {  } { { "src/verilog/logic/74HC161.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc191.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc191.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC191 " "Found entity 1: LOGIC_74HC191" {  } { { "src/verilog/logic/74HC191.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc221.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc221.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC221 " "Found entity 1: LOGIC_74HC221" {  } { { "src/verilog/logic/74HC221.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(15) " "Verilog HDL warning at 74HC245.v(15): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574703422301 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(16) " "Verilog HDL warning at 74HC245.v(16): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574703422301 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(17) " "Verilog HDL warning at 74HC245.v(17): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574703422301 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(18) " "Verilog HDL warning at 74HC245.v(18): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574703422301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc245.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc245.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC245 " "Found entity 1: LOGIC_74HC245" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc257.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc257.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC257 " "Found entity 1: LOGIC_74HC257" {  } { { "src/verilog/logic/74HC257.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC257.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc259.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc259.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC259 " "Found entity 1: LOGIC_74HC259" {  } { { "src/verilog/logic/74HC259.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc283.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc283.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC283 " "Found entity 1: LOGIC_74HC283" {  } { { "src/verilog/logic/74HC283.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC283.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc373.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc373.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC373 " "Found entity 1: LOGIC_74HC373" {  } { { "src/verilog/logic/74HC373.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC373.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/ip/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/ip/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574703422357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574703422489 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "nIRD_OUT U_REGISTERS top.v(88) " "Port \"nIRD_OUT\" on instance \"U_REGISTERS\" at top.v(88) has multiple connections" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 88 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1574703422493 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "nIRU_OUT U_REGISTERS top.v(88) " "Port \"nIRU_OUT\" on instance \"U_REGISTERS\" at top.v(88) has multiple connections" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 88 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1574703422493 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574703422493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/output_files/top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422557 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574703422677 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 26 02:37:02 2019 " "Processing ended: Tue Nov 26 02:37:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574703422677 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574703422677 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574703422677 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574703422677 ""}
