

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Fri Oct 17 21:58:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  5.001 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |       49|     1072|  0.245 us|  5.361 us|   50|  1073|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sz_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %sz" [test_store_stream_to_master.cpp:28]   --->   Operation 14 'read' 'sz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i64 %sz_read" [test_store_stream_to_master.cpp:28]   --->   Operation 15 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.56ns)   --->   "%icmp_ln22 = icmp_ne  i2 %trunc_ln28, i2 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 16 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %sz_read, i32 2, i32 33" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 17 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %icmp_ln22" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 18 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.23ns)   --->   "%nBlks = add i32 %trunc_ln1, i32 %zext_ln22" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 19 'add' 'nBlks' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 20 [1/2] (2.23ns)   --->   "%nBlks = add i32 %trunc_ln1, i32 %zext_ln22" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32]   --->   Operation 20 'add' 'nBlks' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %nBlks, i32 31" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 21 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %nBlks, i32 5, i32 31" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 22 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %nBlks" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 23 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 24 [2/2] (2.23ns)   --->   "%sub_ln23 = sub i32 0, i32 %nBlks" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 24 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 25 [1/2] (2.23ns)   --->   "%sub_ln23 = sub i32 0, i32 %nBlks" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 25 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln23, i32 5, i32 31" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 26 'partselect' 'tmp' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %sub_ln23" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 27 'trunc' 'trunc_ln43_1' <Predicate = (tmp_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 28 [1/1] (2.40ns)   --->   "%sub_ln23_1 = sub i27 0, i27 %tmp" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 28 'sub' 'sub_ln23_1' <Predicate = (tmp_3)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i5 %trunc_ln43_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 29 'zext' 'zext_ln43' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (1.78ns)   --->   "%sub_ln43 = sub i6 0, i6 %zext_ln43" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 30 'sub' 'sub_ln43' <Predicate = (tmp_3)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 31 [1/1] (0.80ns)   --->   "%nBurst = select i1 %tmp_3, i27 %sub_ln23_1, i27 %tmp_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 31 'select' 'nBurst' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i27 %nBurst" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 32 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (2.40ns)   --->   "%icmp_ln28 = icmp_sgt  i27 %tmp_1, i27 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 33 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i27 %nBurst" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 34 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i5 %trunc_ln43" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 35 'zext' 'zext_ln43_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (1.18ns)   --->   "%select_ln43_1 = select i1 %tmp_3, i6 %sub_ln43, i6 %zext_ln43_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 36 'select' 'select_ln43_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.40>
ST_8 : Operation 37 [1/1] (2.40ns)   --->   "%empty = icmp_sgt  i27 %nBurst, i27 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 37 'icmp' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.76>
ST_9 : Operation 38 [1/1] (0.76ns)   --->   "%empty_17 = select i1 %empty, i26 %trunc_ln23, i26 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32]   --->   Operation 38 'select' 'empty_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.21>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i26.i4, i26 %empty_17, i4 0" [test_store_stream_to_master.cpp:28]   --->   Operation 39 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [2/2] (2.21ns)   --->   "%call_ln28 = call void @dut_Pipeline_burst_loop_inner_loop, i30 %tmp_2, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [test_store_stream_to_master.cpp:28]   --->   Operation 40 'call' 'call_ln28' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 3.79>
ST_11 : Operation 41 [1/2] (3.79ns)   --->   "%call_ln28 = call void @dut_Pipeline_burst_loop_inner_loop, i30 %tmp_2, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [test_store_stream_to_master.cpp:28]   --->   Operation 41 'call' 'call_ln28' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%cnt_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln28_1, i5 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 42 'bitconcatenate' 'cnt_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.96ns)   --->   "%select_ln43 = select i1 %icmp_ln28, i9 %cnt_1, i9 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 43 'select' 'select_ln43' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.41>
ST_12 : Operation 44 [2/2] (3.41ns)   --->   "%call_ln43 = call void @dut_Pipeline_residual_loop, i9 %select_ln43, i6 %select_ln43_1, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 44 'call' 'call_ln43' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 5.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln28 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [test_store_stream_to_master.cpp:28]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_s_V_data_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_s_V_keep_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_s_V_strb_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_s_V_last_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mm, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mm"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sz"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sz, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln28 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 0, i1 %in_s_V_last_V, i1 0, i1 0, void @empty_4" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32]   --->   Operation 55 'specaxissidechannel' 'specaxissidechannel_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/2] (5.00ns)   --->   "%call_ln43 = call void @dut_Pipeline_residual_loop, i9 %select_ln43, i6 %select_ln43_1, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32]   --->   Operation 56 'call' 'call_ln43' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [test_store_stream_to_master.cpp:33]   --->   Operation 57 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 1.565ns
The critical path consists of the following:
	wire read operation ('sz_read', test_store_stream_to_master.cpp:28) on port 'sz' (test_store_stream_to_master.cpp:28) [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32) [19]  (1.565 ns)

 <State 2>: 2.236ns
The critical path consists of the following:
	'add' operation 32 bit ('nBlks', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32) [22]  (2.236 ns)

 <State 3>: 2.236ns
The critical path consists of the following:
	'add' operation 32 bit ('nBlks', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22->test_store_stream_to_master.cpp:32) [22]  (2.236 ns)

 <State 4>: 2.236ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln23', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32) [24]  (2.236 ns)

 <State 5>: 2.236ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln23', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32) [24]  (2.236 ns)

 <State 6>: 2.404ns
The critical path consists of the following:
	'sub' operation 27 bit ('sub_ln23_1', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32) [26]  (2.404 ns)

 <State 7>: 2.404ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln28', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28->test_store_stream_to_master.cpp:32) [30]  (2.404 ns)

 <State 8>: 2.404ns
The critical path consists of the following:
	'icmp' operation 1 bit ('empty', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32) [32]  (2.404 ns)

 <State 9>: 0.766ns
The critical path consists of the following:
	'select' operation 26 bit ('empty_17', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23->test_store_stream_to_master.cpp:32) [33]  (0.766 ns)

 <State 10>: 2.211ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln28', test_store_stream_to_master.cpp:28) to 'dut_Pipeline_burst_loop_inner_loop' [35]  (2.211 ns)

 <State 11>: 3.799ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln28', test_store_stream_to_master.cpp:28) to 'dut_Pipeline_burst_loop_inner_loop' [35]  (3.799 ns)

 <State 12>: 3.413ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln43', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32) to 'dut_Pipeline_residual_loop' [45]  (3.413 ns)

 <State 13>: 5.001ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln43', T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:43->test_store_stream_to_master.cpp:32) to 'dut_Pipeline_residual_loop' [45]  (5.001 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
