#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 21 03:15:52 2023
# Process ID: 18032
# Current directory: C:/Users/User/Desktop/corg_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6924 C:\Users\User\Desktop\corg_1\corg_1.xpr
# Log file: C:/Users/User/Desktop/corg_1/vivado.log
# Journal file: C:/Users/User/Desktop/corg_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/corg_1/corg_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 657.621 ; gain = 45.375
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project1Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project1Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 701.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project1Test_behav xil_defaultlib.Project1Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.Project1Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project1Test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/xsim.dir/Project1Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 21 03:20:52 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 701.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project1Test_behav -key {Behavioral:sim_1:Functional:Project1Test} -tclbatch {Project1Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project1Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

 Our POTATO OVERLORDS HAS COME
p2a: inp:   x, out:   x
p2b: inp:   x, o1:   x, o2:   x
p2c: inp:   x, oA:   x, oB:   x
p3: inp_A:   x, inp_B:   x, outALU:   x
IR[7-0]:   x
Input Values:
Operation: 0
Register File: O1Sel: 0, O2Sel: 0, FunSel: 0, RSel: 15, TSel: 15
ALU FunSel:  0
Addres Register File: OutASel: 0, OutBSel: 0, FunSel: 0, Regsel: 15
Instruction Register: LH: 1, Enable: 1, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Output Values:
Register File: AOut:   0, BOut:   0
ALUOut:   0, ALUOutFlag:  0, ALUOutFlags: Z:0, C:0, N:0, O:0,
Address Register File: AOut:   0, BOut (Address):   0
Memory Out:   z
Instruction Register: IROut:     0
MuxAOut:   x, MuxBOut:   x, MuxCOut:   x

 Our POTATO OVERLORDS HAS COME
p2a: inp:   0, out:   z
p2b: inp:   x, o1:   0, o2:   0
p2c: inp:   x, oA:   0, oB:   0
p3: inp_A:   x, inp_B:   0, outALU:   0
IR[7-0]:   0
Input Values:
Operation: 1
Register File: O1Sel: 4, O2Sel: 5, FunSel: 1, RSel: 12, TSel:  0
ALU FunSel:  3
Addres Register File: OutASel: 3, OutBSel: 3, FunSel: 3, Regsel: 15
Instruction Register: LH: 0, Enable: 0, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 1, MuxCSel: 1

Output Values:
Register File: AOut:   0, BOut:   0
ALUOut:   x, ALUOutFlag:  X, ALUOutFlags: Z:x, C:0, N:x, O:0,
Address Register File: AOut:   0, BOut (Address):   0
Memory Out:   z
Instruction Register: IROut:     0
MuxAOut:   0, MuxBOut:   0, MuxCOut:   0

 Our POTATO OVERLORDS HAS COME
p2a: inp:   x, out:   z
p2b: inp:   0, o1:   0, o2:   0
p2c: inp:   0, oA:   0, oB:   0
p3: inp_A:   0, inp_B:   0, outALU:   x
IR[7-0]:   0
Input Values:
Operation: 1
Register File: O1Sel: 4, O2Sel: 6, FunSel: 1, RSel: 10, TSel:  0
ALU FunSel: 12
Addres Register File: OutASel: 3, OutBSel: 3, FunSel: 3, Regsel: 15
Instruction Register: LH: 0, Enable: 0, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Output Values:
Register File: AOut:   0, BOut:   0
ALUOut: 255, ALUOutFlag: 10, ALUOutFlags: Z:1, C:0, N:1, O:0,
Address Register File: AOut:   0, BOut (Address):   0
Memory Out:   z
Instruction Register: IROut:     0
MuxAOut:   0, MuxBOut:   z, MuxCOut:   0

 Our POTATO OVERLORDS HAS COME
p2a: inp: 255, out:   z
p2b: inp:   0, o1:   0, o2:   0
p2c: inp:   z, oA:   0, oB:   0
p3: inp_A:   0, inp_B:   0, outALU: 255
IR[7-0]:   0
Input Values:
Operation: 1
Register File: O1Sel: 4, O2Sel: 6, FunSel: 1, RSel: 10, TSel:  0
ALU FunSel: 12
Addres Register File: OutASel: 3, OutBSel: 3, FunSel: 3, Regsel: 15
Instruction Register: LH: 0, Enable: 0, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Output Values:
Register File: AOut:   0, BOut:   0
ALUOut:   0, ALUOutFlag:  8, ALUOutFlags: Z:1, C:0, N:0, O:0,
Address Register File: AOut:   0, BOut (Address):   1
Memory Out:   z
Instruction Register: IROut:     0
MuxAOut:   0, MuxBOut:   0, MuxCOut:   0
            4 tests completed.
$finish called at time : 35 ns : File "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" Line 451
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 701.371 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project1Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 701.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 712.660 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 21 03:22:15 2023...
