# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise_11.srcs/sources_1/new/divider.vhd" \
"../../../../exercise_11.srcs/sim_1/new/divider_test.vhd" \

# Do not sort compile order
nosort
