// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fiFFNTT_out_copy (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        inplace_buf_address0,
        inplace_buf_ce0,
        inplace_buf_q0,
        inplace_buf_address1,
        inplace_buf_ce1,
        inplace_buf_q1,
        out_buf,
        mode,
        inverse
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [63:0] m_axi_gmem0_WDATA;
output  [7:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [63:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
output  [9:0] inplace_buf_address0;
output   inplace_buf_ce0;
input  [63:0] inplace_buf_q0;
output  [9:0] inplace_buf_address1;
output   inplace_buf_ce1;
input  [63:0] inplace_buf_q1;
input  [63:0] out_buf;
input  [0:0] mode;
input  [0:0] inverse;

reg ap_idle;
reg m_axi_gmem0_AWVALID;
reg[63:0] m_axi_gmem0_AWADDR;
reg m_axi_gmem0_WVALID;
reg[63:0] m_axi_gmem0_WDATA;
reg[7:0] m_axi_gmem0_WSTRB;
reg m_axi_gmem0_BREADY;
reg inplace_buf_ce0;
reg inplace_buf_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_predicate_op61_writereq_state9;
reg    ap_predicate_op65_writereq_state9;
reg    ap_block_state9_io;
wire    ap_block_state10_pp0_stage0_iter9;
reg    ap_predicate_op81_write_state10;
reg    ap_predicate_op83_write_state10;
reg    ap_block_state10_io;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
reg    ap_predicate_op97_writeresp_state15;
reg    ap_predicate_op99_writeresp_state15;
reg    ap_block_state15_pp0_stage0_iter14;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln46_fu_218_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem0_blk_n_AW;
wire    ap_block_pp0_stage0;
reg    gmem0_blk_n_W;
reg    gmem0_blk_n_B;
reg   [60:0] reg_206;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] trunc_ln56_fu_235_p1;
reg   [9:0] trunc_ln56_reg_398;
reg   [9:0] trunc_ln56_reg_398_pp0_iter1_reg;
reg   [9:0] trunc_ln56_reg_398_pp0_iter2_reg;
reg   [9:0] trunc_ln56_reg_398_pp0_iter3_reg;
reg   [9:0] trunc_ln56_reg_398_pp0_iter4_reg;
reg   [9:0] trunc_ln56_reg_398_pp0_iter5_reg;
reg   [9:0] trunc_ln56_reg_398_pp0_iter6_reg;
reg   [9:0] inplace_buf_addr_reg_403;
reg   [9:0] inplace_buf_addr_reg_403_pp0_iter1_reg;
reg   [9:0] inplace_buf_addr_reg_403_pp0_iter2_reg;
reg   [9:0] inplace_buf_addr_reg_403_pp0_iter3_reg;
reg   [9:0] inplace_buf_addr_reg_403_pp0_iter4_reg;
reg   [9:0] inplace_buf_addr_reg_403_pp0_iter5_reg;
reg   [9:0] inplace_buf_addr_reg_403_pp0_iter6_reg;
wire   [15:0] trunc_ln56_1_fu_244_p1;
reg   [15:0] trunc_ln56_1_reg_409;
reg   [15:0] trunc_ln56_1_reg_409_pp0_iter2_reg;
reg   [15:0] trunc_ln56_1_reg_409_pp0_iter3_reg;
reg   [15:0] trunc_ln56_1_reg_409_pp0_iter4_reg;
reg   [15:0] trunc_ln56_1_reg_409_pp0_iter5_reg;
reg   [15:0] trunc_ln56_1_reg_409_pp0_iter6_reg;
reg   [15:0] trunc_ln56_1_reg_409_pp0_iter7_reg;
reg   [15:0] trunc_ln56_1_reg_409_pp0_iter8_reg;
wire   [15:0] grp_monty_mul_fu_187_ap_return;
reg   [15:0] tmp3_reg_421;
wire   [63:0] select_ln55_fu_358_p3;
reg   [63:0] select_ln55_reg_438;
wire   [15:0] grp_monty_mul_fu_187_x;
reg    grp_monty_mul_fu_187_ap_ce;
reg    ap_predicate_op41_call_state2;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
reg    ap_block_state15_pp0_stage0_iter14_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp41;
wire   [63:0] zext_ln46_fu_230_p1;
wire  signed [63:0] sext_ln59_fu_261_p1;
wire  signed [63:0] sext_ln57_fu_272_p1;
wire  signed [63:0] sext_ln52_fu_283_p1;
wire   [63:0] zext_ln59_fu_365_p1;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] zext_ln57_fu_369_p1;
reg   [10:0] j_fu_100;
wire   [10:0] add_ln46_fu_224_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_j_1;
wire   [63:0] zext_ln56_fu_256_p1;
wire   [63:0] grp_fu_192_p2;
wire   [12:0] shl_ln_fu_249_p3;
wire   [10:0] exponent_fu_294_p4;
wire   [11:0] zext_ln298_fu_304_p1;
wire   [11:0] exponent_1_fu_308_p2;
wire   [0:0] tmp_fu_320_p3;
wire   [10:0] add_ln298_fu_314_p2;
wire   [0:0] tmp_1_fu_328_p3;
wire   [10:0] select_ln301_fu_336_p3;
wire   [51:0] trunc_ln304_fu_344_p1;
wire   [63:0] value_fu_348_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiFFNTT_monty_mul grp_monty_mul_fu_187(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(grp_monty_mul_fu_187_x),
    .ap_return(grp_monty_mul_fu_187_ap_return),
    .ap_ce(grp_monty_mul_fu_187_ap_ce)
);

fiFFNTT_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter13_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_218_p2 == 1'd0))) begin
            j_fu_100 <= add_ln46_fu_224_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_100 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        inplace_buf_addr_reg_403_pp0_iter2_reg <= inplace_buf_addr_reg_403_pp0_iter1_reg;
        inplace_buf_addr_reg_403_pp0_iter3_reg <= inplace_buf_addr_reg_403_pp0_iter2_reg;
        inplace_buf_addr_reg_403_pp0_iter4_reg <= inplace_buf_addr_reg_403_pp0_iter3_reg;
        inplace_buf_addr_reg_403_pp0_iter5_reg <= inplace_buf_addr_reg_403_pp0_iter4_reg;
        inplace_buf_addr_reg_403_pp0_iter6_reg <= inplace_buf_addr_reg_403_pp0_iter5_reg;
        trunc_ln56_1_reg_409_pp0_iter2_reg <= trunc_ln56_1_reg_409;
        trunc_ln56_1_reg_409_pp0_iter3_reg <= trunc_ln56_1_reg_409_pp0_iter2_reg;
        trunc_ln56_1_reg_409_pp0_iter4_reg <= trunc_ln56_1_reg_409_pp0_iter3_reg;
        trunc_ln56_1_reg_409_pp0_iter5_reg <= trunc_ln56_1_reg_409_pp0_iter4_reg;
        trunc_ln56_1_reg_409_pp0_iter6_reg <= trunc_ln56_1_reg_409_pp0_iter5_reg;
        trunc_ln56_1_reg_409_pp0_iter7_reg <= trunc_ln56_1_reg_409_pp0_iter6_reg;
        trunc_ln56_1_reg_409_pp0_iter8_reg <= trunc_ln56_1_reg_409_pp0_iter7_reg;
        trunc_ln56_reg_398_pp0_iter2_reg <= trunc_ln56_reg_398_pp0_iter1_reg;
        trunc_ln56_reg_398_pp0_iter3_reg <= trunc_ln56_reg_398_pp0_iter2_reg;
        trunc_ln56_reg_398_pp0_iter4_reg <= trunc_ln56_reg_398_pp0_iter3_reg;
        trunc_ln56_reg_398_pp0_iter5_reg <= trunc_ln56_reg_398_pp0_iter4_reg;
        trunc_ln56_reg_398_pp0_iter6_reg <= trunc_ln56_reg_398_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        inplace_buf_addr_reg_403_pp0_iter1_reg <= inplace_buf_addr_reg_403;
        trunc_ln56_reg_398_pp0_iter1_reg <= trunc_ln56_reg_398;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln46_fu_218_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inplace_buf_addr_reg_403 <= zext_ln46_fu_230_p1;
        trunc_ln56_reg_398 <= trunc_ln56_fu_235_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (mode == 1'd1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (inverse == 1'd1) & (mode == 1'd0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (inverse == 1'd0) & (mode == 1'd0)))) begin
        reg_206 <= {{grp_fu_192_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (mode == 1'd1))) begin
        select_ln55_reg_438 <= select_ln55_fu_358_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (inverse == 1'd1) & (mode == 1'd0))) begin
        tmp3_reg_421 <= grp_monty_mul_fu_187_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (mode == 1'd0))) begin
        trunc_ln56_1_reg_409 <= trunc_ln56_1_fu_244_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln46_fu_218_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter13_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_100;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (mode == 1'd1)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op65_writereq_state9 == 1'b1)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op61_writereq_state9 == 1'b1)))) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op99_writeresp_state15 == 1'b1)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op97_writeresp_state15 == 1'b1)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (mode == 1'd1)))) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op83_write_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op81_write_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (mode == 1'd1)))) begin
        gmem0_blk_n_W = m_axi_gmem0_WREADY;
    end else begin
        gmem0_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp41))) begin
        grp_monty_mul_fu_187_ap_ce = 1'b1;
    end else begin
        grp_monty_mul_fu_187_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inplace_buf_ce0 = 1'b1;
    end else begin
        inplace_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inplace_buf_ce1 = 1'b1;
    end else begin
        inplace_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((mode == 1'd1)) begin
            m_axi_gmem0_AWADDR = sext_ln52_fu_283_p1;
        end else if ((ap_predicate_op65_writereq_state9 == 1'b1)) begin
            m_axi_gmem0_AWADDR = sext_ln57_fu_272_p1;
        end else if ((ap_predicate_op61_writereq_state9 == 1'b1)) begin
            m_axi_gmem0_AWADDR = sext_ln59_fu_261_p1;
        end else begin
            m_axi_gmem0_AWADDR = 'bx;
        end
    end else begin
        m_axi_gmem0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (mode == 1'd1)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op65_writereq_state9 == 1'b1)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op61_writereq_state9 == 1'b1)))) begin
        m_axi_gmem0_AWVALID = 1'b1;
    end else begin
        m_axi_gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op99_writeresp_state15 == 1'b1)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op97_writeresp_state15 == 1'b1)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (mode == 1'd1)))) begin
        m_axi_gmem0_BREADY = 1'b1;
    end else begin
        m_axi_gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((mode == 1'd1)) begin
            m_axi_gmem0_WDATA = select_ln55_reg_438;
        end else if ((ap_predicate_op83_write_state10 == 1'b1)) begin
            m_axi_gmem0_WDATA = zext_ln57_fu_369_p1;
        end else if ((ap_predicate_op81_write_state10 == 1'b1)) begin
            m_axi_gmem0_WDATA = zext_ln59_fu_365_p1;
        end else begin
            m_axi_gmem0_WDATA = 'bx;
        end
    end else begin
        m_axi_gmem0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (mode == 1'd1))) begin
        m_axi_gmem0_WSTRB = 8'd255;
    end else if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op83_write_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op81_write_state10 == 1'b1)))) begin
        m_axi_gmem0_WSTRB = 8'd3;
    end else begin
        m_axi_gmem0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op83_write_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op81_write_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (mode == 1'd1)))) begin
        m_axi_gmem0_WVALID = 1'b1;
    end else begin
        m_axi_gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln298_fu_314_p2 = ($signed(exponent_fu_294_p4) + $signed(11'd2039));

assign add_ln46_fu_224_p2 = (ap_sig_allocacmp_j_1 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (((ap_predicate_op99_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((ap_predicate_op97_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((mode == 1'd1) & (m_axi_gmem0_BVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter14 == 1'b1) & (((ap_predicate_op99_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((ap_predicate_op97_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((mode == 1'd1) & (m_axi_gmem0_BVALID == 1'b0)))) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_io)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp41 = (((ap_enable_reg_pp0_iter14 == 1'b1) & (((ap_predicate_op99_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((ap_predicate_op97_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((mode == 1'd1) & (m_axi_gmem0_BVALID == 1'b0)))) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_io)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter14 == 1'b1) & (((ap_predicate_op99_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((ap_predicate_op97_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((mode == 1'd1) & (m_axi_gmem0_BVALID == 1'b0)))) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_io)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_io)));
end

always @ (*) begin
    ap_block_state10_io = (((m_axi_gmem0_WREADY == 1'b0) & (ap_predicate_op83_write_state10 == 1'b1)) | ((m_axi_gmem0_WREADY == 1'b0) & (ap_predicate_op81_write_state10 == 1'b1)) | ((m_axi_gmem0_WREADY == 1'b0) & (mode == 1'd1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter14 = (((ap_predicate_op99_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((ap_predicate_op97_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((mode == 1'd1) & (m_axi_gmem0_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter14_ignore_call0 = (((ap_predicate_op99_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((ap_predicate_op97_writeresp_state15 == 1'b1) & (m_axi_gmem0_BVALID == 1'b0)) | ((mode == 1'd1) & (m_axi_gmem0_BVALID == 1'b0)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = (((m_axi_gmem0_AWREADY == 1'b0) & (mode == 1'd1)) | ((m_axi_gmem0_AWREADY == 1'b0) & (ap_predicate_op65_writereq_state9 == 1'b1)) | ((m_axi_gmem0_AWREADY == 1'b0) & (ap_predicate_op61_writereq_state9 == 1'b1)));
end

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op41_call_state2 = ((inverse == 1'd1) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op61_writereq_state9 = ((inverse == 1'd0) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op65_writereq_state9 = ((inverse == 1'd1) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_write_state10 = ((inverse == 1'd0) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op83_write_state10 = ((inverse == 1'd1) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_writeresp_state15 = ((inverse == 1'd0) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_writeresp_state15 = ((inverse == 1'd1) & (mode == 1'd0));
end

assign exponent_1_fu_308_p2 = ($signed(zext_ln298_fu_304_p1) + $signed(12'd4087));

assign exponent_fu_294_p4 = {{inplace_buf_q0[62:52]}};

assign grp_fu_192_p2 = (zext_ln56_fu_256_p1 + out_buf);

assign grp_monty_mul_fu_187_x = inplace_buf_q1[15:0];

assign icmp_ln46_fu_218_p2 = ((ap_sig_allocacmp_j_1 == 11'd1024) ? 1'b1 : 1'b0);

assign inplace_buf_address0 = inplace_buf_addr_reg_403_pp0_iter6_reg;

assign inplace_buf_address1 = zext_ln46_fu_230_p1;

assign m_axi_gmem0_ARADDR = 64'd0;

assign m_axi_gmem0_ARBURST = 2'd0;

assign m_axi_gmem0_ARCACHE = 4'd0;

assign m_axi_gmem0_ARID = 1'd0;

assign m_axi_gmem0_ARLEN = 32'd0;

assign m_axi_gmem0_ARLOCK = 2'd0;

assign m_axi_gmem0_ARPROT = 3'd0;

assign m_axi_gmem0_ARQOS = 4'd0;

assign m_axi_gmem0_ARREGION = 4'd0;

assign m_axi_gmem0_ARSIZE = 3'd0;

assign m_axi_gmem0_ARUSER = 1'd0;

assign m_axi_gmem0_ARVALID = 1'b0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd1;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_RREADY = 1'b0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WUSER = 1'd0;

assign select_ln301_fu_336_p3 = ((tmp_fu_320_p3[0:0] == 1'b1) ? 11'd0 : add_ln298_fu_314_p2);

assign select_ln55_fu_358_p3 = ((inverse[0:0] == 1'b1) ? value_fu_348_p4 : inplace_buf_q0);

assign sext_ln52_fu_283_p1 = $signed(reg_206);

assign sext_ln57_fu_272_p1 = $signed(reg_206);

assign sext_ln59_fu_261_p1 = $signed(reg_206);

assign shl_ln_fu_249_p3 = {{trunc_ln56_reg_398_pp0_iter6_reg}, {3'd0}};

assign tmp_1_fu_328_p3 = inplace_buf_q0[32'd63];

assign tmp_fu_320_p3 = exponent_1_fu_308_p2[32'd11];

assign trunc_ln304_fu_344_p1 = inplace_buf_q0[51:0];

assign trunc_ln56_1_fu_244_p1 = inplace_buf_q1[15:0];

assign trunc_ln56_fu_235_p1 = ap_sig_allocacmp_j_1[9:0];

assign value_fu_348_p4 = {{{tmp_1_fu_328_p3}, {select_ln301_fu_336_p3}}, {trunc_ln304_fu_344_p1}};

assign zext_ln298_fu_304_p1 = exponent_fu_294_p4;

assign zext_ln46_fu_230_p1 = ap_sig_allocacmp_j_1;

assign zext_ln56_fu_256_p1 = shl_ln_fu_249_p3;

assign zext_ln57_fu_369_p1 = tmp3_reg_421;

assign zext_ln59_fu_365_p1 = trunc_ln56_1_reg_409_pp0_iter8_reg;

endmodule //fiFFNTT_out_copy
