// Generated by CIRCT 42e53322a
module bsg_wormhole_router_decoder_dor_2_2_1(	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:2:3
  input  [4:0] target_cord_i,	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:2:55
               my_cord_i,	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:2:79
  output [4:0] req_o	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:2:100
);

  wire       N3;	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:23:11
  wire       N2;	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:22:11
  wire       _GEN;	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:15:10
  wire       _GEN_0;	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:11:10
  wire [1:0] _GEN_1 = {_GEN, 1'h0} | {1'h0, _GEN_0};	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:3:14, :6:10, :7:10, :8:10, :11:10, :15:10
  assign _GEN_0 = target_cord_i[1:0] == my_cord_i[1:0];	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:9:10, :10:10, :11:10
  wire       _GEN_2 = target_cord_i[1:0] < my_cord_i[1:0];	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:9:10, :10:10, :12:10
  assign _GEN = target_cord_i[4:2] == my_cord_i[4:2];	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:13:10, :14:10, :15:10
  wire       _GEN_3 = target_cord_i[4:2] < my_cord_i[4:2];	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:13:10, :14:10, :16:11
  assign N2 = ~(_GEN_1[1]);	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:8:10, :21:11, :22:11
  assign N3 = ~_GEN_3;	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:16:11, :23:11
  assign req_o =
    {N2 & N3, _GEN_3, _GEN_1[1] & ~(_GEN_1[0]) & ~_GEN_2, _GEN_1[1] & _GEN_2, &_GEN_1};	// /tmp/tmp.8ndIUkXPPx/11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.cleaned.mlir:8:10, :12:10, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:5
endmodule

