digraph "CFG for '_Z14float4toUchar4P15HIP_vector_typeIfLj4EEPS_IhLj4EEii' function" {
	label="CFG for '_Z14float4toUchar4P15HIP_vector_typeIfLj4EEPS_IhLj4EEii' function";

	Node0x4afc2e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 2, !range !4, !invariant.load !5\l  %16 = zext i16 %15 to i32\l  %17 = mul i32 %12, %16\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %20 = add i32 %17, %19\l  %21 = mul i32 %20, %2\l  %22 = add i32 %11, %18\l  %23 = add i32 %22, %21\l  %24 = sext i32 %23 to i64\l  %25 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %24, i32 0, i32 0, i32 0, i64 0\l  %26 = load float, float addrspace(1)* %25, align 16, !amdgpu.noclobber !5\l  %27 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %24, i32 0, i32 0, i32 0, i64 1\l  %28 = load float, float addrspace(1)* %27, align 4, !amdgpu.noclobber !5\l  %29 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %24, i32 0, i32 0, i32 0, i64 2\l  %30 = load float, float addrspace(1)* %29, align 8, !amdgpu.noclobber !5\l  %31 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %24, i32 0, i32 0, i32 0, i64 3\l  %32 = load float, float addrspace(1)* %31, align 4, !amdgpu.noclobber !5\l  %33 = fptoui float %26 to i8\l  %34 = fptoui float %28 to i8\l  %35 = fptoui float %30 to i8\l  %36 = fptoui float %32 to i8\l  %37 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %1, i64 %24, i32 0, i32 0, i32 0, i64\l... 0\l  store i8 %33, i8 addrspace(1)* %37, align 4\l  %38 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %1, i64 %24, i32 0, i32 0, i32 0, i64\l... 1\l  store i8 %34, i8 addrspace(1)* %38, align 1\l  %39 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %1, i64 %24, i32 0, i32 0, i32 0, i64\l... 2\l  store i8 %35, i8 addrspace(1)* %39, align 2\l  %40 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %1, i64 %24, i32 0, i32 0, i32 0, i64\l... 3\l  store i8 %36, i8 addrspace(1)* %40, align 1\l  ret void\l}"];
}
