13:04:15 DEBUG : Logs will be stored at '/home/grzegorz/git/Workbench/FPGA/vitis/IDE.log'.
13:04:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/Workbench/FPGA/vitis/temp_xsdb_launch_script.tcl
13:04:17 INFO  : Registering command handlers for Vitis TCF services
13:04:20 INFO  : Platform repository initialization has completed.
13:04:21 INFO  : XSCT server has started successfully.
13:04:22 INFO  : plnx-install-location is set to ''
13:04:22 INFO  : Successfully done setting XSCT server connection channel  
13:04:22 INFO  : Successfully done query RDI_DATADIR 
13:04:22 INFO  : Successfully done setting workspace for the tool. 
13:06:31 INFO  : Result from executing command 'getProjects': uart_test1
13:06:31 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
13:06:40 INFO  : Result from executing command 'getProjects': uart_test1
13:06:40 INFO  : Result from executing command 'getPlatforms': uart_test1|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test1/export/uart_test1/uart_test1.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
13:07:34 INFO  : Checking for BSP changes to sync application flags for project 'uart_test1_app'...
13:08:26 INFO  : Checking for BSP changes to sync application flags for project 'uart_test1_app'...
13:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:34 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
13:08:34 INFO  : 'jtag frequency' command is executed.
13:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
13:08:36 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app/_ide/bitstream/design_1_wrapper.bit"
13:08:36 INFO  : Context for processor 'microblaze_0' is selected.
13:08:36 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test1/export/uart_test1/hw/design_1_wrapper.xsa'.
13:08:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:08:36 INFO  : Context for processor 'microblaze_0' is selected.
13:08:36 INFO  : System reset is completed.
13:08:39 INFO  : 'after 3000' command is executed.
13:08:39 INFO  : Context for processor 'microblaze_0' is selected.
13:08:39 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app/Debug/uart_test1_app.elf' is downloaded to processor 'microblaze_0'.
13:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test1/export/uart_test1/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app/Debug/uart_test1_app.elf
----------------End of Script----------------

13:08:39 INFO  : Context for processor 'microblaze_0' is selected.
13:08:39 INFO  : 'con' command is executed.
13:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:08:39 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app_system/_ide/scripts/debugger_uart_test1_app-default.tcl'
13:09:17 INFO  : Disconnected from the channel tcfchan#2.
13:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:34 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
13:09:34 INFO  : 'jtag frequency' command is executed.
13:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
13:09:36 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app/_ide/bitstream/design_1_wrapper.bit"
13:09:36 INFO  : Context for processor 'microblaze_0' is selected.
13:09:36 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test1/export/uart_test1/hw/design_1_wrapper.xsa'.
13:09:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:09:36 INFO  : Context for processor 'microblaze_0' is selected.
13:09:36 INFO  : System reset is completed.
13:09:39 INFO  : 'after 3000' command is executed.
13:09:39 INFO  : Context for processor 'microblaze_0' is selected.
13:09:39 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app/Debug/uart_test1_app.elf' is downloaded to processor 'microblaze_0'.
13:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test1/export/uart_test1/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app/Debug/uart_test1_app.elf
----------------End of Script----------------

13:09:39 INFO  : Context for processor 'microblaze_0' is selected.
13:09:39 INFO  : 'con' command is executed.
13:09:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:09:39 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test1_app_system/_ide/scripts/debugger_uart_test1_app-default_1.tcl'
13:10:01 INFO  : Disconnected from the channel tcfchan#3.
13:48:41 DEBUG : Logs will be stored at '/home/grzegorz/git/Workbench/FPGA/vitis/IDE.log'.
13:48:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/Workbench/FPGA/vitis/temp_xsdb_launch_script.tcl
13:48:45 INFO  : XSCT server has started successfully.
13:48:45 INFO  : plnx-install-location is set to ''
13:48:45 INFO  : Successfully done setting XSCT server connection channel  
13:48:45 INFO  : Successfully done setting workspace for the tool. 
13:48:47 INFO  : Successfully done query RDI_DATADIR 
13:48:47 INFO  : Registering command handlers for Vitis TCF services
13:48:48 INFO  : Platform repository initialization has completed.
15:56:07 INFO  : Result from executing command 'getProjects': uart_test2
15:56:07 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:56:19 INFO  : Result from executing command 'getProjects': uart_test2
15:56:19 INFO  : Result from executing command 'getPlatforms': uart_test2|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/uart_test2.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:57:38 INFO  : Checking for BSP changes to sync application flags for project 'uart_test2_app'...
15:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:57 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
15:57:57 INFO  : 'jtag frequency' command is executed.
15:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
15:57:59 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit"
15:57:59 INFO  : Context for processor 'microblaze_0' is selected.
15:57:59 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa'.
15:57:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:57:59 INFO  : Context for processor 'microblaze_0' is selected.
15:57:59 INFO  : System reset is completed.
15:58:02 INFO  : 'after 3000' command is executed.
15:58:02 INFO  : Context for processor 'microblaze_0' is selected.
15:58:02 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf' is downloaded to processor 'microblaze_0'.
15:58:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf
----------------End of Script----------------

15:58:02 INFO  : Context for processor 'microblaze_0' is selected.
15:58:03 INFO  : 'con' command is executed.
15:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:58:03 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app_system/_ide/scripts/debugger_uart_test2_app-default.tcl'
15:58:24 INFO  : Disconnected from the channel tcfchan#2.
15:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:30 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
15:58:30 INFO  : 'jtag frequency' command is executed.
15:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
15:58:33 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit"
15:58:33 INFO  : Context for processor 'microblaze_0' is selected.
15:58:33 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa'.
15:58:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:58:33 INFO  : Context for processor 'microblaze_0' is selected.
15:58:33 INFO  : System reset is completed.
15:58:36 INFO  : 'after 3000' command is executed.
15:58:36 INFO  : Context for processor 'microblaze_0' is selected.
15:58:36 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf' is downloaded to processor 'microblaze_0'.
15:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf
----------------End of Script----------------

15:58:36 INFO  : Context for processor 'microblaze_0' is selected.
15:58:36 INFO  : 'con' command is executed.
15:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:58:36 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app_system/_ide/scripts/debugger_uart_test2_app-default_1.tcl'
15:59:11 INFO  : Disconnected from the channel tcfchan#3.
16:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:31 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:01:31 INFO  : 'jtag frequency' command is executed.
16:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:01:34 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit"
16:01:34 INFO  : Context for processor 'microblaze_0' is selected.
16:01:34 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa'.
16:01:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:01:34 INFO  : Context for processor 'microblaze_0' is selected.
16:01:34 INFO  : System reset is completed.
16:01:37 INFO  : 'after 3000' command is executed.
16:01:37 INFO  : Context for processor 'microblaze_0' is selected.
16:01:37 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf' is downloaded to processor 'microblaze_0'.
16:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf
----------------End of Script----------------

16:01:37 INFO  : Context for processor 'microblaze_0' is selected.
16:01:37 INFO  : 'con' command is executed.
16:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:01:37 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app_system/_ide/scripts/debugger_uart_test2_app-default.tcl'
16:01:47 INFO  : Checking for BSP changes to sync application flags for project 'uart_test2_app'...
16:01:56 INFO  : Disconnected from the channel tcfchan#4.
16:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:02:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:02:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:15 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:02:15 INFO  : 'jtag frequency' command is executed.
16:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:02:18 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit"
16:02:18 INFO  : Context for processor 'microblaze_0' is selected.
16:02:18 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa'.
16:02:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:02:18 INFO  : Context for processor 'microblaze_0' is selected.
16:02:18 INFO  : System reset is completed.
16:02:21 INFO  : 'after 3000' command is executed.
16:02:21 INFO  : Context for processor 'microblaze_0' is selected.
16:02:21 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf' is downloaded to processor 'microblaze_0'.
16:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf
----------------End of Script----------------

16:02:21 INFO  : Context for processor 'microblaze_0' is selected.
16:02:21 INFO  : 'con' command is executed.
16:02:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:02:21 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app_system/_ide/scripts/debugger_uart_test2_app-default.tcl'
16:02:33 INFO  : Disconnected from the channel tcfchan#5.
16:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:56 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:02:56 INFO  : 'jtag frequency' command is executed.
16:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:02:59 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit"
16:02:59 INFO  : Context for processor 'microblaze_0' is selected.
16:02:59 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa'.
16:02:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:02:59 INFO  : Context for processor 'microblaze_0' is selected.
16:02:59 INFO  : System reset is completed.
16:03:02 INFO  : 'after 3000' command is executed.
16:03:02 INFO  : Context for processor 'microblaze_0' is selected.
16:03:02 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf' is downloaded to processor 'microblaze_0'.
16:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf
----------------End of Script----------------

16:03:02 INFO  : Context for processor 'microblaze_0' is selected.
16:03:02 INFO  : 'con' command is executed.
16:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:03:02 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app_system/_ide/scripts/debugger_uart_test2_app-default.tcl'
16:03:16 INFO  : Disconnected from the channel tcfchan#6.
16:03:21 INFO  : Checking for BSP changes to sync application flags for project 'uart_test2_app'...
16:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:29 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:03:29 INFO  : 'jtag frequency' command is executed.
16:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:03:31 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit"
16:03:32 INFO  : Context for processor 'microblaze_0' is selected.
16:03:32 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa'.
16:03:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:03:32 INFO  : Context for processor 'microblaze_0' is selected.
16:03:32 INFO  : System reset is completed.
16:03:35 INFO  : 'after 3000' command is executed.
16:03:35 INFO  : Context for processor 'microblaze_0' is selected.
16:03:35 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf' is downloaded to processor 'microblaze_0'.
16:03:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/hw/design_2_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app/Debug/uart_test2_app.elf
----------------End of Script----------------

16:03:35 INFO  : Context for processor 'microblaze_0' is selected.
16:03:35 INFO  : 'con' command is executed.
16:03:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:03:35 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2_app_system/_ide/scripts/debugger_uart_test2_app-default.tcl'
16:03:38 INFO  : Disconnected from the channel tcfchan#7.
16:04:43 DEBUG : Logs will be stored at '/home/grzegorz/git/Workbench/FPGA/vitis/IDE.log'.
16:04:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/Workbench/FPGA/vitis/temp_xsdb_launch_script.tcl
16:04:47 INFO  : XSCT server has started successfully.
16:04:47 INFO  : plnx-install-location is set to ''
16:04:47 INFO  : Successfully done setting XSCT server connection channel  
16:04:47 INFO  : Successfully done query RDI_DATADIR 
16:04:47 INFO  : Successfully done setting workspace for the tool. 
16:04:47 INFO  : Registering command handlers for Vitis TCF services
16:04:48 INFO  : Platform repository initialization has completed.
17:43:45 INFO  : Result from executing command 'getProjects': uart_test3
17:43:45 INFO  : Result from executing command 'getPlatforms': uart_test2|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/uart_test2.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
17:43:57 INFO  : Result from executing command 'getProjects': uart_test3
17:43:57 INFO  : Result from executing command 'getPlatforms': uart_test2|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/uart_test2.xpfm;uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
17:45:04 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
17:45:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:24 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:45:24 INFO  : 'jtag frequency' command is executed.
17:45:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:45:27 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
17:45:27 INFO  : Context for processor 'microblaze_0' is selected.
17:45:27 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
17:45:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:45:27 INFO  : Context for processor 'microblaze_0' is selected.
17:45:27 INFO  : System reset is completed.
17:45:30 INFO  : 'after 3000' command is executed.
17:45:30 INFO  : Context for processor 'microblaze_0' is selected.
17:45:30 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
17:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

17:45:30 INFO  : Context for processor 'microblaze_0' is selected.
17:45:30 INFO  : 'con' command is executed.
17:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:45:30 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
17:53:28 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
17:53:42 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:05:27 INFO  : Successfully removed platform .
18:05:27 INFO  : Platform 'uart_test3' is added to custom repositories.
18:05:36 INFO  : Result from executing command 'removePlatformRepo': 
18:05:43 INFO  : Result from executing command 'getProjects': uart_test3
18:05:43 INFO  : Result from executing command 'getPlatforms': uart_test2|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test2/export/uart_test2/uart_test2.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
18:05:55 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:06:27 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:07:03 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:07:17 INFO  : Disconnected from the channel tcfchan#2.
18:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:18 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:07:18 INFO  : 'jtag frequency' command is executed.
18:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:07:21 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:07:21 INFO  : Context for processor 'microblaze_0' is selected.
18:07:21 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:07:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:07:21 INFO  : Context for processor 'microblaze_0' is selected.
18:07:21 INFO  : System reset is completed.
18:07:24 INFO  : 'after 3000' command is executed.
18:07:24 INFO  : Context for processor 'microblaze_0' is selected.
18:07:24 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:07:24 INFO  : Context for processor 'microblaze_0' is selected.
18:07:24 INFO  : 'con' command is executed.
18:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:07:24 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:08:05 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:08:12 INFO  : Disconnected from the channel tcfchan#5.
18:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:08:22 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:34 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:08:34 INFO  : 'jtag frequency' command is executed.
18:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:08:37 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:08:37 INFO  : Context for processor 'microblaze_0' is selected.
18:08:37 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:08:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:08:37 INFO  : Context for processor 'microblaze_0' is selected.
18:08:37 INFO  : System reset is completed.
18:08:40 INFO  : 'after 3000' command is executed.
18:08:40 INFO  : Context for processor 'microblaze_0' is selected.
18:08:40 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:08:40 INFO  : Context for processor 'microblaze_0' is selected.
18:08:40 INFO  : 'con' command is executed.
18:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:08:40 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:09:48 INFO  : Disconnected from the channel tcfchan#6.
18:10:00 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:07 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:10:07 INFO  : 'jtag frequency' command is executed.
18:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:10:09 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:10:09 INFO  : Context for processor 'microblaze_0' is selected.
18:10:09 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:10:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:10:09 INFO  : Context for processor 'microblaze_0' is selected.
18:10:09 INFO  : System reset is completed.
18:10:12 INFO  : 'after 3000' command is executed.
18:10:12 INFO  : Context for processor 'microblaze_0' is selected.
18:10:12 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:10:12 INFO  : Context for processor 'microblaze_0' is selected.
18:10:12 INFO  : 'con' command is executed.
18:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:10:12 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:10:34 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:10:44 INFO  : Disconnected from the channel tcfchan#7.
18:11:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:04 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:11:04 INFO  : 'jtag frequency' command is executed.
18:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:11:06 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:11:06 INFO  : Context for processor 'microblaze_0' is selected.
18:11:06 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:11:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:11:06 INFO  : Context for processor 'microblaze_0' is selected.
18:11:06 INFO  : System reset is completed.
18:11:09 INFO  : 'after 3000' command is executed.
18:11:10 INFO  : Context for processor 'microblaze_0' is selected.
18:11:10 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:11:10 INFO  : Context for processor 'microblaze_0' is selected.
18:11:10 INFO  : 'con' command is executed.
18:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:11:10 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:11:48 INFO  : Disconnected from the channel tcfchan#8.
18:11:53 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:00 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:12:00 INFO  : 'jtag frequency' command is executed.
18:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:12:03 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:12:03 INFO  : Context for processor 'microblaze_0' is selected.
18:12:03 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:12:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:12:03 INFO  : Context for processor 'microblaze_0' is selected.
18:12:03 INFO  : System reset is completed.
18:12:06 INFO  : 'after 3000' command is executed.
18:12:06 INFO  : Context for processor 'microblaze_0' is selected.
18:12:06 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:12:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:12:06 INFO  : Context for processor 'microblaze_0' is selected.
18:12:06 INFO  : 'con' command is executed.
18:12:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:12:06 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:16:16 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:16:28 INFO  : Disconnected from the channel tcfchan#9.
18:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:29 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:16:29 INFO  : 'jtag frequency' command is executed.
18:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:16:32 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:16:32 INFO  : Context for processor 'microblaze_0' is selected.
18:16:32 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:16:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:16:32 INFO  : Context for processor 'microblaze_0' is selected.
18:16:32 INFO  : System reset is completed.
18:16:35 INFO  : 'after 3000' command is executed.
18:16:35 INFO  : Context for processor 'microblaze_0' is selected.
18:16:35 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:16:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:16:35 INFO  : Context for processor 'microblaze_0' is selected.
18:16:35 INFO  : 'con' command is executed.
18:16:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:16:35 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:16:57 INFO  : Disconnected from the channel tcfchan#10.
18:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:17:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:13 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:17:13 INFO  : 'jtag frequency' command is executed.
18:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:17:16 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:17:16 INFO  : Context for processor 'microblaze_0' is selected.
18:17:16 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:17:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:17:16 INFO  : Context for processor 'microblaze_0' is selected.
18:17:16 INFO  : System reset is completed.
18:17:19 INFO  : 'after 3000' command is executed.
18:17:19 INFO  : Context for processor 'microblaze_0' is selected.
18:17:19 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:17:19 INFO  : Context for processor 'microblaze_0' is selected.
18:17:19 INFO  : 'con' command is executed.
18:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:17:19 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:22:53 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:23:00 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:23:11 INFO  : Disconnected from the channel tcfchan#11.
18:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:23:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:26 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:23:26 INFO  : 'jtag frequency' command is executed.
18:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:23:28 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:23:28 INFO  : Context for processor 'microblaze_0' is selected.
18:23:28 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:23:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:23:28 INFO  : Context for processor 'microblaze_0' is selected.
18:23:28 INFO  : System reset is completed.
18:23:31 INFO  : 'after 3000' command is executed.
18:23:31 INFO  : Context for processor 'microblaze_0' is selected.
18:23:31 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:23:31 INFO  : Context for processor 'microblaze_0' is selected.
18:23:31 INFO  : 'con' command is executed.
18:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:23:31 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:23:42 INFO  : Disconnected from the channel tcfchan#12.
18:24:21 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:32 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:24:32 INFO  : 'jtag frequency' command is executed.
18:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:24:34 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:24:35 INFO  : Context for processor 'microblaze_0' is selected.
18:24:35 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:24:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:24:35 INFO  : Context for processor 'microblaze_0' is selected.
18:24:35 INFO  : System reset is completed.
18:24:38 INFO  : 'after 3000' command is executed.
18:24:38 INFO  : Context for processor 'microblaze_0' is selected.
18:24:38 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:24:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:24:38 INFO  : Context for processor 'microblaze_0' is selected.
18:24:38 INFO  : 'con' command is executed.
18:24:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:24:38 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:25:06 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:25:12 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
18:25:20 INFO  : Disconnected from the channel tcfchan#13.
18:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:28 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:25:28 INFO  : 'jtag frequency' command is executed.
18:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:25:30 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit"
18:25:30 INFO  : Context for processor 'microblaze_0' is selected.
18:25:30 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa'.
18:25:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:25:31 INFO  : Context for processor 'microblaze_0' is selected.
18:25:31 INFO  : System reset is completed.
18:25:34 INFO  : 'after 3000' command is executed.
18:25:34 INFO  : Context for processor 'microblaze_0' is selected.
18:25:34 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf' is downloaded to processor 'microblaze_0'.
18:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/hw/design_3_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app/Debug/uart_test3_app.elf
----------------End of Script----------------

18:25:34 INFO  : Context for processor 'microblaze_0' is selected.
18:25:34 INFO  : 'con' command is executed.
18:25:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:25:34 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3_app_system/_ide/scripts/debugger_uart_test3_app-default.tcl'
18:43:58 INFO  : Disconnected from the channel tcfchan#14.
21:25:28 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
21:26:42 INFO  : Result from executing command 'removePlatformRepo': 
21:26:49 INFO  : Result from executing command 'getProjects': uart_test3
21:26:49 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
21:26:53 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
21:28:08 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
21:33:18 INFO  : Checking for BSP changes to sync application flags for project 'uart_test3_app'...
14:41:46 DEBUG : Logs will be stored at '/home/grzegorz/git/Workbench/FPGA/vitis/IDE.log'.
14:41:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/Workbench/FPGA/vitis/temp_xsdb_launch_script.tcl
14:41:50 INFO  : XSCT server has started successfully.
14:41:50 INFO  : plnx-install-location is set to ''
14:41:50 INFO  : Successfully done setting XSCT server connection channel  
14:41:50 INFO  : Successfully done setting workspace for the tool. 
14:41:51 INFO  : Registering command handlers for Vitis TCF services
14:41:52 INFO  : Successfully done query RDI_DATADIR 
14:41:52 INFO  : Platform repository initialization has completed.
14:42:53 INFO  : Result from executing command 'getProjects': ads8681_platform
14:42:53 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
14:43:02 INFO  : Result from executing command 'getProjects': ads8681_platform
14:43:02 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
14:45:30 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:48:06 INFO  : Result from executing command 'removePlatformRepo': 
14:53:48 INFO  : Result from executing command 'getProjects': ads8681_platform
14:53:48 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
14:53:59 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:54:46 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:56:06 INFO  : Result from executing command 'removePlatformRepo': 
14:58:23 INFO  : Result from executing command 'getProjects': ads8681_platform
14:58:23 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
14:58:34 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:59:25 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:01:02 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:01:26 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:02:19 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:12:52 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:14:46 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:16:36 INFO  : Result from executing command 'removePlatformRepo': 
15:16:48 INFO  : Result from executing command 'getProjects': ads8681_platform
15:16:48 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:16:52 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:19:25 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:19:53 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:19:59 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:20:58 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:26:41 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:27:19 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:27:34 INFO  : Result from executing command 'removePlatformRepo': 
15:28:03 INFO  : Result from executing command 'getProjects': ads8681_platform
15:28:03 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:28:07 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:28:17 INFO  : Result from executing command 'removePlatformRepo': 
15:28:29 INFO  : Result from executing command 'getProjects': ads8681_platform
15:28:29 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:28:33 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:29:23 INFO  : Result from executing command 'removePlatformRepo': 
15:30:25 INFO  : Result from executing command 'getProjects': ads8681_platform
15:30:25 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:30:29 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:43:05 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:45:14 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:45:37 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:56:56 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:57:15 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:57:43 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:58:18 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:58:42 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:58:47 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:12:19 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:12:58 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:26:53 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:27:35 INFO  : 'jtag frequency' command is executed.
16:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:27:37 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:27:37 INFO  : Context for processor 'microblaze_0' is selected.
16:27:37 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:27:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:27:37 INFO  : Context for processor 'microblaze_0' is selected.
16:27:37 INFO  : System reset is completed.
16:27:40 INFO  : 'after 3000' command is executed.
16:27:40 INFO  : Context for processor 'microblaze_0' is selected.
16:27:40 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:27:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:27:40 INFO  : Context for processor 'microblaze_0' is selected.
16:27:40 INFO  : 'con' command is executed.
16:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:27:40 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:28:07 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:28:13 INFO  : Disconnected from the channel tcfchan#14.
16:28:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:28:23 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:27 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:28:27 INFO  : 'jtag frequency' command is executed.
16:28:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:28:30 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:28:30 INFO  : Context for processor 'microblaze_0' is selected.
16:28:30 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:28:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:28:30 INFO  : Context for processor 'microblaze_0' is selected.
16:28:30 INFO  : System reset is completed.
16:28:33 INFO  : 'after 3000' command is executed.
16:28:33 INFO  : Context for processor 'microblaze_0' is selected.
16:28:33 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:28:33 INFO  : Context for processor 'microblaze_0' is selected.
16:28:33 INFO  : 'con' command is executed.
16:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:28:33 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:28:56 INFO  : Disconnected from the channel tcfchan#15.
16:33:32 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:56 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:33:56 INFO  : 'jtag frequency' command is executed.
16:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:33:58 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:33:58 INFO  : Context for processor 'microblaze_0' is selected.
16:33:58 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:33:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:33:58 INFO  : Context for processor 'microblaze_0' is selected.
16:33:58 INFO  : System reset is completed.
16:34:01 INFO  : 'after 3000' command is executed.
16:34:01 INFO  : Context for processor 'microblaze_0' is selected.
16:34:01 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:34:01 INFO  : Context for processor 'microblaze_0' is selected.
16:34:01 INFO  : 'con' command is executed.
16:34:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:34:01 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:34:34 INFO  : Disconnected from the channel tcfchan#16.
16:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:34:44 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:50 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:34:50 INFO  : 'jtag frequency' command is executed.
16:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:34:53 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:34:53 INFO  : Context for processor 'microblaze_0' is selected.
16:34:53 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:34:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:34:53 INFO  : Context for processor 'microblaze_0' is selected.
16:34:53 INFO  : System reset is completed.
16:34:56 INFO  : 'after 3000' command is executed.
16:34:56 INFO  : Context for processor 'microblaze_0' is selected.
16:34:56 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:34:56 INFO  : Context for processor 'microblaze_0' is selected.
16:34:56 INFO  : 'con' command is executed.
16:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:34:56 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:35:36 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:35:45 INFO  : Disconnected from the channel tcfchan#17.
16:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:52 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:35:52 INFO  : 'jtag frequency' command is executed.
16:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:35:54 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:35:54 INFO  : Context for processor 'microblaze_0' is selected.
16:35:54 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:35:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:35:54 INFO  : Context for processor 'microblaze_0' is selected.
16:35:54 INFO  : System reset is completed.
16:35:57 INFO  : 'after 3000' command is executed.
16:35:57 INFO  : Context for processor 'microblaze_0' is selected.
16:35:57 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:35:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:35:57 INFO  : Context for processor 'microblaze_0' is selected.
16:35:57 INFO  : 'con' command is executed.
16:35:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:35:57 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:36:21 INFO  : Disconnected from the channel tcfchan#18.
16:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:22 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:36:22 INFO  : 'jtag frequency' command is executed.
16:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:36:24 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:36:24 INFO  : Context for processor 'microblaze_0' is selected.
16:36:24 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:36:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:36:24 INFO  : Context for processor 'microblaze_0' is selected.
16:36:24 INFO  : System reset is completed.
16:36:27 INFO  : 'after 3000' command is executed.
16:36:27 INFO  : Context for processor 'microblaze_0' is selected.
16:36:27 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:36:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:36:28 INFO  : Context for processor 'microblaze_0' is selected.
16:36:28 INFO  : 'con' command is executed.
16:36:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:36:28 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:37:03 INFO  : Disconnected from the channel tcfchan#19.
16:37:15 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:28 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:37:28 INFO  : 'jtag frequency' command is executed.
16:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:37:30 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:37:30 INFO  : Context for processor 'microblaze_0' is selected.
16:37:30 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:37:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:37:30 INFO  : Context for processor 'microblaze_0' is selected.
16:37:30 INFO  : System reset is completed.
16:37:33 INFO  : 'after 3000' command is executed.
16:37:33 INFO  : Context for processor 'microblaze_0' is selected.
16:37:33 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:37:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:37:33 INFO  : Context for processor 'microblaze_0' is selected.
16:37:33 INFO  : 'con' command is executed.
16:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:37:33 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:38:25 INFO  : Disconnected from the channel tcfchan#20.
16:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:33 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:38:33 INFO  : 'jtag frequency' command is executed.
16:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:38:36 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:38:36 INFO  : Context for processor 'microblaze_0' is selected.
16:38:36 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:38:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:38:36 INFO  : Context for processor 'microblaze_0' is selected.
16:38:36 INFO  : System reset is completed.
16:38:39 INFO  : 'after 3000' command is executed.
16:38:39 INFO  : Context for processor 'microblaze_0' is selected.
16:38:39 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:38:39 INFO  : Context for processor 'microblaze_0' is selected.
16:38:39 INFO  : 'con' command is executed.
16:38:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:38:39 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:39:38 INFO  : Disconnected from the channel tcfchan#21.
16:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:41 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:39:41 INFO  : 'jtag frequency' command is executed.
16:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:39:44 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:39:44 INFO  : Context for processor 'microblaze_0' is selected.
16:39:44 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:39:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:39:44 INFO  : Context for processor 'microblaze_0' is selected.
16:39:44 INFO  : System reset is completed.
16:39:47 INFO  : 'after 3000' command is executed.
16:39:47 INFO  : Context for processor 'microblaze_0' is selected.
16:39:47 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:39:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:39:47 INFO  : Context for processor 'microblaze_0' is selected.
16:39:47 INFO  : 'con' command is executed.
16:39:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:39:47 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:40:48 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:40:56 INFO  : Disconnected from the channel tcfchan#22.
16:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:57 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:40:57 INFO  : 'jtag frequency' command is executed.
16:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:41:00 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:41:00 INFO  : Context for processor 'microblaze_0' is selected.
16:41:00 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:41:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:41:00 INFO  : Context for processor 'microblaze_0' is selected.
16:41:00 INFO  : System reset is completed.
16:41:03 INFO  : 'after 3000' command is executed.
16:41:03 INFO  : Context for processor 'microblaze_0' is selected.
16:41:03 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:41:03 INFO  : Context for processor 'microblaze_0' is selected.
16:41:03 INFO  : 'con' command is executed.
16:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:41:03 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:49:30 INFO  : Disconnected from the channel tcfchan#23.
16:49:47 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:50:11 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:50:31 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:50:40 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:52:24 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:54:25 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:36 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:54:36 INFO  : 'jtag frequency' command is executed.
16:54:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:54:38 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:54:39 INFO  : Context for processor 'microblaze_0' is selected.
16:54:39 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:54:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:54:39 INFO  : Context for processor 'microblaze_0' is selected.
16:54:39 INFO  : System reset is completed.
16:54:42 INFO  : 'after 3000' command is executed.
16:54:42 INFO  : Context for processor 'microblaze_0' is selected.
16:54:42 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:54:42 INFO  : Context for processor 'microblaze_0' is selected.
16:54:42 INFO  : 'con' command is executed.
16:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:54:42 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:56:18 INFO  : Disconnected from the channel tcfchan#24.
16:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:56:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:36 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:56:36 INFO  : 'jtag frequency' command is executed.
16:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:56:38 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:56:38 INFO  : Context for processor 'microblaze_0' is selected.
16:56:38 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:56:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:56:38 INFO  : Context for processor 'microblaze_0' is selected.
16:56:38 INFO  : System reset is completed.
16:56:41 INFO  : 'after 3000' command is executed.
16:56:41 INFO  : Context for processor 'microblaze_0' is selected.
16:56:42 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:56:42 INFO  : Context for processor 'microblaze_0' is selected.
16:56:42 INFO  : 'con' command is executed.
16:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:56:42 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:02:12 INFO  : Disconnected from the channel tcfchan#25.
17:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:27 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:02:27 INFO  : 'jtag frequency' command is executed.
17:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:02:29 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:02:29 INFO  : Context for processor 'microblaze_0' is selected.
17:02:29 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:02:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:02:30 INFO  : Context for processor 'microblaze_0' is selected.
17:02:30 INFO  : System reset is completed.
17:02:33 INFO  : 'after 3000' command is executed.
17:02:33 INFO  : Context for processor 'microblaze_0' is selected.
17:02:33 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:02:33 INFO  : Context for processor 'microblaze_0' is selected.
17:02:33 INFO  : 'con' command is executed.
17:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:02:33 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:04:39 INFO  : Disconnected from the channel tcfchan#26.
17:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:48 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:04:48 INFO  : 'jtag frequency' command is executed.
17:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:04:50 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:04:50 INFO  : Context for processor 'microblaze_0' is selected.
17:04:50 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:04:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:04:50 INFO  : Context for processor 'microblaze_0' is selected.
17:04:50 INFO  : System reset is completed.
17:04:53 INFO  : 'after 3000' command is executed.
17:04:54 INFO  : Context for processor 'microblaze_0' is selected.
17:04:54 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:04:54 INFO  : Context for processor 'microblaze_0' is selected.
17:04:54 INFO  : 'con' command is executed.
17:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:04:54 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:05:21 INFO  : Disconnected from the channel tcfchan#27.
17:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:24 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:05:24 INFO  : 'jtag frequency' command is executed.
17:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:05:26 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:05:26 INFO  : Context for processor 'microblaze_0' is selected.
17:05:26 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:05:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:05:26 INFO  : Context for processor 'microblaze_0' is selected.
17:05:26 INFO  : System reset is completed.
17:05:29 INFO  : 'after 3000' command is executed.
17:05:29 INFO  : Context for processor 'microblaze_0' is selected.
17:05:29 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:05:30 INFO  : Context for processor 'microblaze_0' is selected.
17:05:30 INFO  : 'con' command is executed.
17:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:05:30 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:08:25 INFO  : Disconnected from the channel tcfchan#28.
17:08:33 INFO  : Result from executing command 'removePlatformRepo': 
17:08:41 INFO  : Result from executing command 'getProjects': ads8681_platform
17:08:41 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
17:08:45 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:58 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:08:58 INFO  : 'jtag frequency' command is executed.
17:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:09:01 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:09:01 INFO  : Context for processor 'microblaze_0' is selected.
17:09:01 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:09:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:09:01 INFO  : Context for processor 'microblaze_0' is selected.
17:09:01 INFO  : System reset is completed.
17:09:04 INFO  : 'after 3000' command is executed.
17:09:04 INFO  : Context for processor 'microblaze_0' is selected.
17:09:04 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:09:04 INFO  : Context for processor 'microblaze_0' is selected.
17:09:04 INFO  : 'con' command is executed.
17:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:09:04 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:11:32 INFO  : Disconnected from the channel tcfchan#31.
17:11:42 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:47 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:11:47 INFO  : 'jtag frequency' command is executed.
17:11:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:11:49 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:11:50 INFO  : Context for processor 'microblaze_0' is selected.
17:11:50 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:11:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:11:50 INFO  : Context for processor 'microblaze_0' is selected.
17:11:50 INFO  : System reset is completed.
17:11:53 INFO  : 'after 3000' command is executed.
17:11:53 INFO  : Context for processor 'microblaze_0' is selected.
17:11:53 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:11:53 INFO  : Context for processor 'microblaze_0' is selected.
17:11:53 INFO  : 'con' command is executed.
17:11:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:11:53 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:14:02 INFO  : Disconnected from the channel tcfchan#32.
17:14:11 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:23 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:14:23 INFO  : 'jtag frequency' command is executed.
17:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:14:26 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:14:26 INFO  : Context for processor 'microblaze_0' is selected.
17:14:26 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:14:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:14:26 INFO  : Context for processor 'microblaze_0' is selected.
17:14:26 INFO  : System reset is completed.
17:14:29 INFO  : 'after 3000' command is executed.
17:14:29 INFO  : Context for processor 'microblaze_0' is selected.
17:14:29 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:14:29 INFO  : Context for processor 'microblaze_0' is selected.
17:14:29 INFO  : 'con' command is executed.
17:14:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:14:29 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:15:29 INFO  : Disconnected from the channel tcfchan#33.
17:15:33 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:36 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:15:36 INFO  : 'jtag frequency' command is executed.
17:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:15:38 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:15:39 INFO  : Context for processor 'microblaze_0' is selected.
17:15:39 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:15:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:15:39 INFO  : Context for processor 'microblaze_0' is selected.
17:15:39 INFO  : System reset is completed.
17:15:42 INFO  : 'after 3000' command is executed.
17:15:42 INFO  : Context for processor 'microblaze_0' is selected.
17:15:42 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:15:42 INFO  : Context for processor 'microblaze_0' is selected.
17:15:42 INFO  : 'con' command is executed.
17:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:15:42 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:17:32 INFO  : Disconnected from the channel tcfchan#34.
17:17:49 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:53 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:17:53 INFO  : 'jtag frequency' command is executed.
17:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:17:55 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:17:55 INFO  : Context for processor 'microblaze_0' is selected.
17:17:55 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:17:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:17:55 INFO  : Context for processor 'microblaze_0' is selected.
17:17:55 INFO  : System reset is completed.
17:17:58 INFO  : 'after 3000' command is executed.
17:17:58 INFO  : Context for processor 'microblaze_0' is selected.
17:17:59 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:17:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:17:59 INFO  : Context for processor 'microblaze_0' is selected.
17:17:59 INFO  : 'con' command is executed.
17:17:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:17:59 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:18:51 INFO  : Disconnected from the channel tcfchan#35.
17:19:43 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:19:46 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:19:49 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:19:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:54 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:19:54 INFO  : 'jtag frequency' command is executed.
17:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:19:56 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:19:56 INFO  : Context for processor 'microblaze_0' is selected.
17:19:56 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:19:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:19:56 INFO  : Context for processor 'microblaze_0' is selected.
17:19:56 INFO  : System reset is completed.
17:19:59 INFO  : 'after 3000' command is executed.
17:19:59 INFO  : Context for processor 'microblaze_0' is selected.
17:20:00 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:20:00 INFO  : Context for processor 'microblaze_0' is selected.
17:20:00 INFO  : 'con' command is executed.
17:20:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:20:00 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:21:58 INFO  : Disconnected from the channel tcfchan#36.
17:32:40 INFO  : Result from executing command 'removePlatformRepo': 
17:32:51 INFO  : Result from executing command 'getProjects': ads8681_platform
17:32:51 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
17:32:59 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:33:09 INFO  : Result from executing command 'removePlatformRepo': 
17:33:19 INFO  : Result from executing command 'getProjects': ads8681_platform
17:33:19 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
17:33:22 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:30 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:33:30 INFO  : 'jtag frequency' command is executed.
17:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:33:32 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:33:32 INFO  : Context for processor 'microblaze_0' is selected.
17:33:32 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:33:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:33:32 INFO  : Context for processor 'microblaze_0' is selected.
17:33:32 INFO  : System reset is completed.
17:33:35 INFO  : 'after 3000' command is executed.
17:33:35 INFO  : Context for processor 'microblaze_0' is selected.
17:33:36 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:33:36 INFO  : Context for processor 'microblaze_0' is selected.
17:33:36 INFO  : 'con' command is executed.
17:33:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:33:36 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:37:23 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:37:33 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:37:41 INFO  : Result from executing command 'removePlatformRepo': 
17:37:51 INFO  : Result from executing command 'getProjects': ads8681_platform
17:37:51 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
17:37:55 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:38:27 INFO  : Disconnected from the channel tcfchan#41.
17:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:29 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:38:29 INFO  : 'jtag frequency' command is executed.
17:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:38:31 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:38:31 INFO  : Context for processor 'microblaze_0' is selected.
17:38:31 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:38:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:38:31 INFO  : Context for processor 'microblaze_0' is selected.
17:38:31 INFO  : System reset is completed.
17:38:34 INFO  : 'after 3000' command is executed.
17:38:34 INFO  : Context for processor 'microblaze_0' is selected.
17:38:34 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:38:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:38:34 INFO  : Context for processor 'microblaze_0' is selected.
17:38:34 INFO  : 'con' command is executed.
17:38:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:38:34 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:40:12 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:40:15 INFO  : Disconnected from the channel tcfchan#44.
17:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:19 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:40:19 INFO  : 'jtag frequency' command is executed.
17:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:40:21 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:40:21 INFO  : Context for processor 'microblaze_0' is selected.
17:40:21 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:40:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:40:21 INFO  : Context for processor 'microblaze_0' is selected.
17:40:21 INFO  : System reset is completed.
17:40:24 INFO  : 'after 3000' command is executed.
17:40:24 INFO  : Context for processor 'microblaze_0' is selected.
17:40:24 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:40:24 INFO  : Context for processor 'microblaze_0' is selected.
17:40:24 INFO  : 'con' command is executed.
17:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:40:24 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:41:08 INFO  : Disconnected from the channel tcfchan#45.
17:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:11 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:41:11 INFO  : 'jtag frequency' command is executed.
17:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:41:13 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:41:13 INFO  : Context for processor 'microblaze_0' is selected.
17:41:13 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:41:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:41:13 INFO  : Context for processor 'microblaze_0' is selected.
17:41:13 INFO  : System reset is completed.
17:41:16 INFO  : 'after 3000' command is executed.
17:41:16 INFO  : Context for processor 'microblaze_0' is selected.
17:41:16 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:41:16 INFO  : Context for processor 'microblaze_0' is selected.
17:41:17 INFO  : 'con' command is executed.
17:41:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:41:17 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:42:47 INFO  : Disconnected from the channel tcfchan#46.
17:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:08 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:43:08 INFO  : 'jtag frequency' command is executed.
17:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:43:11 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:43:11 INFO  : Context for processor 'microblaze_0' is selected.
17:43:11 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:43:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:43:11 INFO  : Context for processor 'microblaze_0' is selected.
17:43:11 INFO  : System reset is completed.
17:43:14 INFO  : 'after 3000' command is executed.
17:43:14 INFO  : Context for processor 'microblaze_0' is selected.
17:43:14 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:43:14 INFO  : Context for processor 'microblaze_0' is selected.
17:43:14 INFO  : 'con' command is executed.
17:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:43:14 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:44:49 INFO  : Disconnected from the channel tcfchan#47.
18:06:06 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:06:40 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:47 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:06:47 INFO  : 'jtag frequency' command is executed.
18:06:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:06:49 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:06:49 INFO  : Context for processor 'microblaze_0' is selected.
18:06:50 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:06:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:06:50 INFO  : Context for processor 'microblaze_0' is selected.
18:06:50 INFO  : System reset is completed.
18:06:53 INFO  : 'after 3000' command is executed.
18:06:53 INFO  : Context for processor 'microblaze_0' is selected.
18:06:53 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:06:53 INFO  : Context for processor 'microblaze_0' is selected.
18:06:53 INFO  : 'con' command is executed.
18:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:06:53 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:07:34 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:07:48 INFO  : Disconnected from the channel tcfchan#48.
18:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:07:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:03 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:08:03 INFO  : 'jtag frequency' command is executed.
18:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:08:05 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:08:05 INFO  : Context for processor 'microblaze_0' is selected.
18:08:05 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:08:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:08:05 INFO  : Context for processor 'microblaze_0' is selected.
18:08:05 INFO  : System reset is completed.
18:08:08 INFO  : 'after 3000' command is executed.
18:08:08 INFO  : Context for processor 'microblaze_0' is selected.
18:08:08 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:08:08 INFO  : Context for processor 'microblaze_0' is selected.
18:08:08 INFO  : 'con' command is executed.
18:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:08:08 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:08:33 INFO  : Disconnected from the channel tcfchan#49.
18:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:37 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:08:37 INFO  : 'jtag frequency' command is executed.
18:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:08:39 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:08:39 INFO  : Context for processor 'microblaze_0' is selected.
18:08:39 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:08:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:08:39 INFO  : Context for processor 'microblaze_0' is selected.
18:08:39 INFO  : System reset is completed.
18:08:42 INFO  : 'after 3000' command is executed.
18:08:42 INFO  : Context for processor 'microblaze_0' is selected.
18:08:42 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:08:42 INFO  : Context for processor 'microblaze_0' is selected.
18:08:42 INFO  : 'con' command is executed.
18:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:08:42 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:10:16 INFO  : Disconnected from the channel tcfchan#50.
18:10:24 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:10:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:27 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:10:27 INFO  : 'jtag frequency' command is executed.
18:10:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:10:30 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:10:30 INFO  : Context for processor 'microblaze_0' is selected.
18:10:30 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:10:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:10:30 INFO  : Context for processor 'microblaze_0' is selected.
18:10:30 INFO  : System reset is completed.
18:10:33 INFO  : 'after 3000' command is executed.
18:10:33 INFO  : Context for processor 'microblaze_0' is selected.
18:10:33 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:10:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:10:33 INFO  : Context for processor 'microblaze_0' is selected.
18:10:33 INFO  : 'con' command is executed.
18:10:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:10:33 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:12:33 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:12:37 INFO  : Disconnected from the channel tcfchan#51.
18:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:41 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:12:41 INFO  : 'jtag frequency' command is executed.
18:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:12:43 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:12:43 INFO  : Context for processor 'microblaze_0' is selected.
18:12:43 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:12:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:12:43 INFO  : Context for processor 'microblaze_0' is selected.
18:12:43 INFO  : System reset is completed.
18:12:46 INFO  : 'after 3000' command is executed.
18:12:46 INFO  : Context for processor 'microblaze_0' is selected.
18:12:46 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:12:46 INFO  : Context for processor 'microblaze_0' is selected.
18:12:47 INFO  : 'con' command is executed.
18:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:12:47 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:31:21 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:31:30 INFO  : Disconnected from the channel tcfchan#52.
18:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:31:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:47 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:31:47 INFO  : 'jtag frequency' command is executed.
18:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:31:49 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:31:49 INFO  : Context for processor 'microblaze_0' is selected.
18:31:49 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:31:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:31:49 INFO  : Context for processor 'microblaze_0' is selected.
18:31:49 INFO  : System reset is completed.
18:31:52 INFO  : 'after 3000' command is executed.
18:31:52 INFO  : Context for processor 'microblaze_0' is selected.
18:31:52 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:31:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:31:52 INFO  : Context for processor 'microblaze_0' is selected.
18:31:52 INFO  : 'con' command is executed.
18:31:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:31:52 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:32:59 INFO  : Disconnected from the channel tcfchan#53.
18:33:30 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:34:52 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:35:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:00 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:35:00 INFO  : 'jtag frequency' command is executed.
18:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:35:03 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:35:03 INFO  : Context for processor 'microblaze_0' is selected.
18:35:03 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:35:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:35:03 INFO  : Context for processor 'microblaze_0' is selected.
18:35:03 INFO  : System reset is completed.
18:35:06 INFO  : 'after 3000' command is executed.
18:35:06 INFO  : Context for processor 'microblaze_0' is selected.
18:35:06 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:35:06 INFO  : Context for processor 'microblaze_0' is selected.
18:35:06 INFO  : 'con' command is executed.
18:35:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:35:06 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:45:00 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:45:34 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:45:54 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:46:03 INFO  : Disconnected from the channel tcfchan#54.
18:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:04 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:46:04 INFO  : 'jtag frequency' command is executed.
18:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:46:06 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:46:06 INFO  : Context for processor 'microblaze_0' is selected.
18:46:06 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:46:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:46:06 INFO  : Context for processor 'microblaze_0' is selected.
18:46:06 INFO  : System reset is completed.
18:46:09 INFO  : 'after 3000' command is executed.
18:46:10 INFO  : Context for processor 'microblaze_0' is selected.
18:46:10 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:46:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:46:10 INFO  : Context for processor 'microblaze_0' is selected.
18:46:10 INFO  : 'con' command is executed.
18:46:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:46:10 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:49:04 INFO  : Disconnected from the channel tcfchan#55.
18:49:43 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:49:56 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:50:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:11 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:50:11 INFO  : 'jtag frequency' command is executed.
18:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:50:14 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:50:14 INFO  : Context for processor 'microblaze_0' is selected.
18:50:14 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:50:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:50:14 INFO  : Context for processor 'microblaze_0' is selected.
18:50:14 INFO  : System reset is completed.
18:50:17 INFO  : 'after 3000' command is executed.
18:50:17 INFO  : Context for processor 'microblaze_0' is selected.
18:50:17 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:50:17 INFO  : Context for processor 'microblaze_0' is selected.
18:50:17 INFO  : 'con' command is executed.
18:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:50:17 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:50:45 INFO  : Disconnected from the channel tcfchan#56.
18:52:46 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:59 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:52:59 INFO  : 'jtag frequency' command is executed.
18:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:53:02 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:53:02 INFO  : Context for processor 'microblaze_0' is selected.
18:53:02 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:53:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:53:02 INFO  : Context for processor 'microblaze_0' is selected.
18:53:02 INFO  : System reset is completed.
18:53:05 INFO  : 'after 3000' command is executed.
18:53:05 INFO  : Context for processor 'microblaze_0' is selected.
18:53:05 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:53:05 INFO  : Context for processor 'microblaze_0' is selected.
18:53:05 INFO  : 'con' command is executed.
18:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:53:05 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
18:56:04 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
18:56:08 INFO  : Disconnected from the channel tcfchan#57.
18:56:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:56:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:24 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
18:56:24 INFO  : 'jtag frequency' command is executed.
18:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
18:56:26 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
18:56:26 INFO  : Context for processor 'microblaze_0' is selected.
18:56:26 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
18:56:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:56:26 INFO  : Context for processor 'microblaze_0' is selected.
18:56:26 INFO  : System reset is completed.
18:56:29 INFO  : 'after 3000' command is executed.
18:56:29 INFO  : Context for processor 'microblaze_0' is selected.
18:56:30 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
18:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

18:56:30 INFO  : Context for processor 'microblaze_0' is selected.
18:56:30 INFO  : 'con' command is executed.
18:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:56:30 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:12:52 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:13:13 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:13:20 INFO  : Disconnected from the channel tcfchan#58.
19:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:13:30 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:13:35 INFO  : 'jtag frequency' command is executed.
19:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:13:38 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:13:38 INFO  : Context for processor 'microblaze_0' is selected.
19:13:38 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:13:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:13:38 INFO  : Context for processor 'microblaze_0' is selected.
19:13:38 INFO  : System reset is completed.
19:13:41 INFO  : 'after 3000' command is executed.
19:13:41 INFO  : Context for processor 'microblaze_0' is selected.
19:13:41 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:13:41 INFO  : Context for processor 'microblaze_0' is selected.
19:13:41 INFO  : 'con' command is executed.
19:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:13:41 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:15:55 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:16:01 INFO  : Disconnected from the channel tcfchan#59.
19:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:16:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:15 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:16:15 INFO  : 'jtag frequency' command is executed.
19:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:16:17 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:16:17 INFO  : Context for processor 'microblaze_0' is selected.
19:16:17 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:16:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:16:17 INFO  : Context for processor 'microblaze_0' is selected.
19:16:17 INFO  : System reset is completed.
19:16:21 INFO  : 'after 3000' command is executed.
19:16:21 INFO  : Context for processor 'microblaze_0' is selected.
19:16:21 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:16:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:16:21 INFO  : Context for processor 'microblaze_0' is selected.
19:16:21 INFO  : 'con' command is executed.
19:16:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:16:21 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:21:29 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:21:34 INFO  : Disconnected from the channel tcfchan#60.
19:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:21:44 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:48 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:21:48 INFO  : 'jtag frequency' command is executed.
19:21:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:21:50 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:21:51 INFO  : Context for processor 'microblaze_0' is selected.
19:21:51 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:21:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:21:51 INFO  : Context for processor 'microblaze_0' is selected.
19:21:51 INFO  : System reset is completed.
19:21:54 INFO  : 'after 3000' command is executed.
19:21:54 INFO  : Context for processor 'microblaze_0' is selected.
19:21:54 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:21:54 INFO  : Context for processor 'microblaze_0' is selected.
19:21:54 INFO  : 'con' command is executed.
19:21:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:21:54 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:23:40 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:23:48 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:23:52 INFO  : Disconnected from the channel tcfchan#61.
19:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:24:02 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:06 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:24:06 INFO  : 'jtag frequency' command is executed.
19:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:24:09 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:24:09 INFO  : Context for processor 'microblaze_0' is selected.
19:24:09 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:24:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:24:09 INFO  : Context for processor 'microblaze_0' is selected.
19:24:09 INFO  : System reset is completed.
19:24:12 INFO  : 'after 3000' command is executed.
19:24:12 INFO  : Context for processor 'microblaze_0' is selected.
19:24:12 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:24:12 INFO  : Context for processor 'microblaze_0' is selected.
19:24:12 INFO  : 'con' command is executed.
19:24:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:24:12 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:24:27 INFO  : Disconnected from the channel tcfchan#62.
19:24:51 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:55 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:24:55 INFO  : 'jtag frequency' command is executed.
19:24:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:24:57 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:24:57 INFO  : Context for processor 'microblaze_0' is selected.
19:24:57 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:24:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:24:57 INFO  : Context for processor 'microblaze_0' is selected.
19:24:57 INFO  : System reset is completed.
19:25:00 INFO  : 'after 3000' command is executed.
19:25:00 INFO  : Context for processor 'microblaze_0' is selected.
19:25:00 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:25:00 INFO  : Context for processor 'microblaze_0' is selected.
19:25:00 INFO  : 'con' command is executed.
19:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:25:00 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:30:54 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:31:10 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:31:15 INFO  : Disconnected from the channel tcfchan#63.
19:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:19 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:31:19 INFO  : 'jtag frequency' command is executed.
19:31:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:31:21 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:31:21 INFO  : Context for processor 'microblaze_0' is selected.
19:31:21 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:31:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:31:21 INFO  : Context for processor 'microblaze_0' is selected.
19:31:21 INFO  : System reset is completed.
19:31:24 INFO  : 'after 3000' command is executed.
19:31:24 INFO  : Context for processor 'microblaze_0' is selected.
19:31:24 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:31:24 INFO  : Context for processor 'microblaze_0' is selected.
19:31:24 INFO  : 'con' command is executed.
19:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:31:24 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:32:46 INFO  : Disconnected from the channel tcfchan#64.
19:33:35 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:33:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:40 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:33:40 INFO  : 'jtag frequency' command is executed.
19:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:33:42 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:33:43 INFO  : Context for processor 'microblaze_0' is selected.
19:33:43 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:33:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:33:43 INFO  : Context for processor 'microblaze_0' is selected.
19:33:43 INFO  : System reset is completed.
19:33:46 INFO  : 'after 3000' command is executed.
19:33:46 INFO  : Context for processor 'microblaze_0' is selected.
19:33:46 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:33:46 INFO  : Context for processor 'microblaze_0' is selected.
19:33:46 INFO  : 'con' command is executed.
19:33:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:33:46 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:34:34 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:34:40 INFO  : Disconnected from the channel tcfchan#65.
19:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:34:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:54 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:34:54 INFO  : 'jtag frequency' command is executed.
19:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:34:57 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:34:57 INFO  : Context for processor 'microblaze_0' is selected.
19:34:57 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:34:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:34:57 INFO  : Context for processor 'microblaze_0' is selected.
19:34:57 INFO  : System reset is completed.
19:35:00 INFO  : 'after 3000' command is executed.
19:35:00 INFO  : Context for processor 'microblaze_0' is selected.
19:35:00 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:35:00 INFO  : Context for processor 'microblaze_0' is selected.
19:35:00 INFO  : 'con' command is executed.
19:35:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:35:00 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:35:44 INFO  : Disconnected from the channel tcfchan#66.
19:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:56 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:35:56 INFO  : 'jtag frequency' command is executed.
19:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:35:58 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:35:58 INFO  : Context for processor 'microblaze_0' is selected.
19:35:58 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:35:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:35:58 INFO  : Context for processor 'microblaze_0' is selected.
19:35:58 INFO  : System reset is completed.
19:36:01 INFO  : 'after 3000' command is executed.
19:36:01 INFO  : Context for processor 'microblaze_0' is selected.
19:36:02 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:36:02 INFO  : Context for processor 'microblaze_0' is selected.
19:36:02 INFO  : 'con' command is executed.
19:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:36:02 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:36:55 INFO  : Disconnected from the channel tcfchan#67.
19:36:57 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:05 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:37:05 INFO  : 'jtag frequency' command is executed.
19:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:37:07 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:37:07 INFO  : Context for processor 'microblaze_0' is selected.
19:37:07 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:37:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:37:07 INFO  : Context for processor 'microblaze_0' is selected.
19:37:07 INFO  : System reset is completed.
19:37:10 INFO  : 'after 3000' command is executed.
19:37:10 INFO  : Context for processor 'microblaze_0' is selected.
19:37:10 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:37:10 INFO  : Context for processor 'microblaze_0' is selected.
19:37:10 INFO  : 'con' command is executed.
19:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:37:10 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:38:37 INFO  : Disconnected from the channel tcfchan#68.
19:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:38:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:52 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:38:52 INFO  : 'jtag frequency' command is executed.
19:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:38:54 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:38:54 INFO  : Context for processor 'microblaze_0' is selected.
19:38:54 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:38:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:38:54 INFO  : Context for processor 'microblaze_0' is selected.
19:38:54 INFO  : System reset is completed.
19:38:57 INFO  : 'after 3000' command is executed.
19:38:57 INFO  : Context for processor 'microblaze_0' is selected.
19:38:58 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:38:58 INFO  : Context for processor 'microblaze_0' is selected.
19:38:58 INFO  : 'con' command is executed.
19:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:38:58 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:44:24 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:44:31 INFO  : Disconnected from the channel tcfchan#69.
19:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:44:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:44:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:48 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:44:48 INFO  : 'jtag frequency' command is executed.
19:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:44:50 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:44:50 INFO  : Context for processor 'microblaze_0' is selected.
19:44:50 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:44:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:44:51 INFO  : Context for processor 'microblaze_0' is selected.
19:44:51 INFO  : System reset is completed.
19:44:54 INFO  : 'after 3000' command is executed.
19:44:54 INFO  : Context for processor 'microblaze_0' is selected.
19:44:54 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:44:54 INFO  : Context for processor 'microblaze_0' is selected.
19:44:54 INFO  : 'con' command is executed.
19:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:44:54 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:46:50 INFO  : Disconnected from the channel tcfchan#70.
19:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:21 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:47:21 INFO  : 'jtag frequency' command is executed.
19:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:47:24 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:47:24 INFO  : Context for processor 'microblaze_0' is selected.
19:47:24 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:47:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:47:24 INFO  : Context for processor 'microblaze_0' is selected.
19:47:24 INFO  : System reset is completed.
19:47:27 INFO  : 'after 3000' command is executed.
19:47:27 INFO  : Context for processor 'microblaze_0' is selected.
19:47:27 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:47:27 INFO  : Context for processor 'microblaze_0' is selected.
19:47:27 INFO  : 'con' command is executed.
19:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:47:27 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:59:01 INFO  : Disconnected from the channel tcfchan#71.
19:59:04 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:08 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:59:08 INFO  : 'jtag frequency' command is executed.
19:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:59:10 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:59:10 INFO  : Context for processor 'microblaze_0' is selected.
19:59:10 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:59:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:59:10 INFO  : Context for processor 'microblaze_0' is selected.
19:59:10 INFO  : System reset is completed.
19:59:13 INFO  : 'after 3000' command is executed.
19:59:13 INFO  : Context for processor 'microblaze_0' is selected.
19:59:13 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:59:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:59:13 INFO  : Context for processor 'microblaze_0' is selected.
19:59:13 INFO  : 'con' command is executed.
19:59:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:59:13 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:59:42 INFO  : Disconnected from the channel tcfchan#72.
19:59:45 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:52 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:59:52 INFO  : 'jtag frequency' command is executed.
19:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:59:54 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:59:54 INFO  : Context for processor 'microblaze_0' is selected.
19:59:54 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:59:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:59:54 INFO  : Context for processor 'microblaze_0' is selected.
19:59:54 INFO  : System reset is completed.
19:59:57 INFO  : 'after 3000' command is executed.
19:59:57 INFO  : Context for processor 'microblaze_0' is selected.
19:59:57 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:59:57 INFO  : Context for processor 'microblaze_0' is selected.
19:59:57 INFO  : 'con' command is executed.
19:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:59:57 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:04:02 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:04:10 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:04:16 INFO  : Disconnected from the channel tcfchan#73.
20:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:22 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:04:22 INFO  : 'jtag frequency' command is executed.
20:04:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:04:24 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:04:24 INFO  : Context for processor 'microblaze_0' is selected.
20:04:24 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:04:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:04:24 INFO  : Context for processor 'microblaze_0' is selected.
20:04:24 INFO  : System reset is completed.
20:04:27 INFO  : 'after 3000' command is executed.
20:04:27 INFO  : Context for processor 'microblaze_0' is selected.
20:04:27 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:04:27 INFO  : Context for processor 'microblaze_0' is selected.
20:04:27 INFO  : 'con' command is executed.
20:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:04:27 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:05:19 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:05:29 INFO  : Disconnected from the channel tcfchan#74.
20:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:36 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:05:36 INFO  : 'jtag frequency' command is executed.
20:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:05:38 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:05:39 INFO  : Context for processor 'microblaze_0' is selected.
20:05:39 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:05:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:05:39 INFO  : Context for processor 'microblaze_0' is selected.
20:05:39 INFO  : System reset is completed.
20:05:42 INFO  : 'after 3000' command is executed.
20:05:42 INFO  : Context for processor 'microblaze_0' is selected.
20:05:42 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:05:42 INFO  : Context for processor 'microblaze_0' is selected.
20:05:42 INFO  : 'con' command is executed.
20:05:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:05:42 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:08:29 INFO  : Disconnected from the channel tcfchan#75.
20:08:32 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:36 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:08:36 INFO  : 'jtag frequency' command is executed.
20:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:08:38 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:08:38 INFO  : Context for processor 'microblaze_0' is selected.
20:08:39 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:08:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:08:39 INFO  : Context for processor 'microblaze_0' is selected.
20:08:39 INFO  : System reset is completed.
20:08:42 INFO  : 'after 3000' command is executed.
20:08:42 INFO  : Context for processor 'microblaze_0' is selected.
20:08:42 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:08:42 INFO  : Context for processor 'microblaze_0' is selected.
20:08:42 INFO  : 'con' command is executed.
20:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:08:42 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:15:13 INFO  : Disconnected from the channel tcfchan#76.
20:15:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:18 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:15:18 INFO  : 'jtag frequency' command is executed.
20:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:15:20 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:15:21 INFO  : Context for processor 'microblaze_0' is selected.
20:15:21 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:15:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:15:21 INFO  : Context for processor 'microblaze_0' is selected.
20:15:21 INFO  : System reset is completed.
20:15:24 INFO  : 'after 3000' command is executed.
20:15:24 INFO  : Context for processor 'microblaze_0' is selected.
20:15:24 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:15:24 INFO  : Context for processor 'microblaze_0' is selected.
20:15:24 INFO  : 'con' command is executed.
20:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:15:24 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:16:02 INFO  : Disconnected from the channel tcfchan#77.
20:16:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:07 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:16:07 INFO  : 'jtag frequency' command is executed.
20:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:16:09 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:16:09 INFO  : Context for processor 'microblaze_0' is selected.
20:16:09 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:16:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:16:09 INFO  : Context for processor 'microblaze_0' is selected.
20:16:09 INFO  : System reset is completed.
20:16:12 INFO  : 'after 3000' command is executed.
20:16:13 INFO  : Context for processor 'microblaze_0' is selected.
20:16:13 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:16:13 INFO  : Context for processor 'microblaze_0' is selected.
20:16:13 INFO  : 'con' command is executed.
20:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:16:13 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:20:30 INFO  : Disconnected from the channel tcfchan#78.
20:20:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:20:35 INFO  : 'jtag frequency' command is executed.
20:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:20:38 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:20:38 INFO  : Context for processor 'microblaze_0' is selected.
20:20:38 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:20:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:20:38 INFO  : Context for processor 'microblaze_0' is selected.
20:20:38 INFO  : System reset is completed.
20:20:41 INFO  : 'after 3000' command is executed.
20:20:41 INFO  : Context for processor 'microblaze_0' is selected.
20:20:41 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:20:41 INFO  : Context for processor 'microblaze_0' is selected.
20:20:41 INFO  : 'con' command is executed.
20:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:20:41 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:20:59 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:21:04 INFO  : Disconnected from the channel tcfchan#79.
20:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:09 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:21:09 INFO  : 'jtag frequency' command is executed.
20:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:21:11 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:21:11 INFO  : Context for processor 'microblaze_0' is selected.
20:21:11 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:21:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:21:11 INFO  : Context for processor 'microblaze_0' is selected.
20:21:11 INFO  : System reset is completed.
20:21:14 INFO  : 'after 3000' command is executed.
20:21:14 INFO  : Context for processor 'microblaze_0' is selected.
20:21:14 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:21:14 INFO  : Context for processor 'microblaze_0' is selected.
20:21:14 INFO  : 'con' command is executed.
20:21:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:21:14 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:21:41 INFO  : Disconnected from the channel tcfchan#80.
20:21:44 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:48 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:21:48 INFO  : 'jtag frequency' command is executed.
20:21:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:21:50 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:21:50 INFO  : Context for processor 'microblaze_0' is selected.
20:21:50 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:21:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:21:50 INFO  : Context for processor 'microblaze_0' is selected.
20:21:50 INFO  : System reset is completed.
20:21:53 INFO  : 'after 3000' command is executed.
20:21:53 INFO  : Context for processor 'microblaze_0' is selected.
20:21:53 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:21:53 INFO  : Context for processor 'microblaze_0' is selected.
20:21:53 INFO  : 'con' command is executed.
20:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:21:53 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:25:41 INFO  : Disconnected from the channel tcfchan#81.
20:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:47 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:25:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:55 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:25:55 INFO  : 'jtag frequency' command is executed.
20:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:25:57 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:25:58 INFO  : Context for processor 'microblaze_0' is selected.
20:25:58 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:25:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:25:58 INFO  : Context for processor 'microblaze_0' is selected.
20:25:58 INFO  : System reset is completed.
20:26:01 INFO  : 'after 3000' command is executed.
20:26:01 INFO  : Context for processor 'microblaze_0' is selected.
20:26:01 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:26:01 INFO  : Context for processor 'microblaze_0' is selected.
20:26:01 INFO  : 'con' command is executed.
20:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:26:01 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:26:28 INFO  : Disconnected from the channel tcfchan#82.
20:26:31 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:26:35 INFO  : 'jtag frequency' command is executed.
20:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:26:37 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:26:37 INFO  : Context for processor 'microblaze_0' is selected.
20:26:37 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:26:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:26:37 INFO  : Context for processor 'microblaze_0' is selected.
20:26:37 INFO  : System reset is completed.
20:26:40 INFO  : 'after 3000' command is executed.
20:26:40 INFO  : Context for processor 'microblaze_0' is selected.
20:26:41 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:26:41 INFO  : Context for processor 'microblaze_0' is selected.
20:26:41 INFO  : 'con' command is executed.
20:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:26:41 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:27:06 INFO  : Disconnected from the channel tcfchan#83.
20:27:29 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:27:35 INFO  : 'jtag frequency' command is executed.
20:27:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:27:38 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:27:38 INFO  : Context for processor 'microblaze_0' is selected.
20:27:38 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:27:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:27:38 INFO  : Context for processor 'microblaze_0' is selected.
20:27:38 INFO  : System reset is completed.
20:27:41 INFO  : 'after 3000' command is executed.
20:27:41 INFO  : Context for processor 'microblaze_0' is selected.
20:27:41 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:27:41 INFO  : Context for processor 'microblaze_0' is selected.
20:27:41 INFO  : 'con' command is executed.
20:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:27:41 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:29:00 INFO  : Disconnected from the channel tcfchan#84.
21:28:56 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:29:14 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:29:35 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:29:41 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:30:05 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:30:14 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:38:38 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:40:03 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:40:41 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:42:21 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:43:17 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:47:40 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:52:48 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:54:04 INFO  : Result from executing command 'removePlatformRepo': 
21:54:13 INFO  : Result from executing command 'getProjects': ads8681_platform
21:54:13 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
21:54:17 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:56:56 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:58:08 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:02:47 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:20:58 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:22:05 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:22:50 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:32:23 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:32:39 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:32:54 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:33:43 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:35:05 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:48:22 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:50:36 INFO  : Result from executing command 'removePlatformRepo': 
22:50:45 INFO  : Result from executing command 'getProjects': ads8681_platform
22:50:45 INFO  : Result from executing command 'getPlatforms': uart_test3|/home/grzegorz/git/Workbench/FPGA/vitis/uart_test3/export/uart_test3/uart_test3.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
22:50:49 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:51:44 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:53:10 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:53:30 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:54:09 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:58:09 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:58:17 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:01:05 INFO  : Result from executing command 'removePlatformRepo': 
23:01:11 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
14:42:53 DEBUG : Logs will be stored at '/home/grzegorz/git/Workbench/FPGA/vitis/IDE.log'.
14:42:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/Workbench/FPGA/vitis/temp_xsdb_launch_script.tcl
14:42:57 INFO  : XSCT server has started successfully.
14:42:57 INFO  : plnx-install-location is set to ''
14:42:57 INFO  : Successfully done setting XSCT server connection channel  
14:42:57 INFO  : Successfully done setting workspace for the tool. 
14:42:59 INFO  : Registering command handlers for Vitis TCF services
14:42:59 INFO  : Platform repository initialization has completed.
14:43:00 INFO  : Successfully done query RDI_DATADIR 
15:21:16 INFO  : Result from executing command 'getProjects': ads8681_platform
15:21:16 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:21:20 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:22:18 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:22:27 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:22:46 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:22:59 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:23:05 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:23:19 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:23:30 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:25:04 INFO  : Result from executing command 'removePlatformRepo': 
15:25:13 INFO  : Result from executing command 'getProjects': ads8681_platform
15:25:13 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:25:17 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:26:59 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:44:27 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:46:33 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:47:05 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:47:42 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:47:56 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:48:28 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:48:46 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:50:37 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:56:01 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:56:14 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:20 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
15:56:20 INFO  : 'jtag frequency' command is executed.
15:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
15:56:22 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
15:56:22 INFO  : Context for processor 'microblaze_0' is selected.
15:56:22 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
15:56:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:56:22 INFO  : Context for processor 'microblaze_0' is selected.
15:56:22 INFO  : System reset is completed.
15:56:25 INFO  : 'after 3000' command is executed.
15:56:25 INFO  : Context for processor 'microblaze_0' is selected.
15:56:26 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
15:56:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

15:56:26 INFO  : Context for processor 'microblaze_0' is selected.
15:56:26 INFO  : 'con' command is executed.
15:56:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:56:26 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
15:57:24 INFO  : Disconnected from the channel tcfchan#4.
15:57:29 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:57:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:33 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
15:57:33 INFO  : 'jtag frequency' command is executed.
15:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
15:57:35 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
15:57:35 INFO  : Context for processor 'microblaze_0' is selected.
15:57:35 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
15:57:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:57:36 INFO  : Context for processor 'microblaze_0' is selected.
15:57:36 INFO  : System reset is completed.
15:57:39 INFO  : 'after 3000' command is executed.
15:57:39 INFO  : Context for processor 'microblaze_0' is selected.
15:57:39 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
15:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

15:57:39 INFO  : Context for processor 'microblaze_0' is selected.
15:57:39 INFO  : 'con' command is executed.
15:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:57:39 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
15:59:12 INFO  : Disconnected from the channel tcfchan#5.
15:59:21 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:00:37 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:02:00 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:02:11 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:31 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:02:31 INFO  : 'jtag frequency' command is executed.
16:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:02:34 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:02:34 INFO  : Context for processor 'microblaze_0' is selected.
16:02:34 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:02:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:02:34 INFO  : Context for processor 'microblaze_0' is selected.
16:02:34 INFO  : System reset is completed.
16:02:37 INFO  : 'after 3000' command is executed.
16:02:37 INFO  : Context for processor 'microblaze_0' is selected.
16:02:37 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:02:37 INFO  : Context for processor 'microblaze_0' is selected.
16:02:38 INFO  : 'con' command is executed.
16:02:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:02:38 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
16:04:11 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:04:23 INFO  : Disconnected from the channel tcfchan#6.
16:04:28 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
16:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:33 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
16:04:33 INFO  : 'jtag frequency' command is executed.
16:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
16:04:35 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
16:04:35 INFO  : Context for processor 'microblaze_0' is selected.
16:04:35 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
16:04:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:04:35 INFO  : Context for processor 'microblaze_0' is selected.
16:04:35 INFO  : System reset is completed.
16:04:38 INFO  : 'after 3000' command is executed.
16:04:38 INFO  : Context for processor 'microblaze_0' is selected.
16:04:39 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
16:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

16:04:39 INFO  : Context for processor 'microblaze_0' is selected.
16:04:39 INFO  : 'con' command is executed.
16:04:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:04:39 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:07:27 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:07:36 INFO  : Disconnected from the channel tcfchan#7.
17:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:07:46 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:51 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:07:51 INFO  : 'jtag frequency' command is executed.
17:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:07:53 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:07:53 INFO  : Context for processor 'microblaze_0' is selected.
17:07:53 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:07:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:07:53 INFO  : Context for processor 'microblaze_0' is selected.
17:07:53 INFO  : System reset is completed.
17:07:56 INFO  : 'after 3000' command is executed.
17:07:56 INFO  : Context for processor 'microblaze_0' is selected.
17:07:57 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:07:57 INFO  : Context for processor 'microblaze_0' is selected.
17:07:57 INFO  : 'con' command is executed.
17:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:07:57 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:08:40 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:08:47 INFO  : Disconnected from the channel tcfchan#8.
17:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:54 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:08:54 INFO  : 'jtag frequency' command is executed.
17:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:08:56 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:08:56 INFO  : Context for processor 'microblaze_0' is selected.
17:08:56 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:08:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:08:56 INFO  : Context for processor 'microblaze_0' is selected.
17:08:56 INFO  : System reset is completed.
17:08:59 INFO  : 'after 3000' command is executed.
17:08:59 INFO  : Context for processor 'microblaze_0' is selected.
17:09:00 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:09:00 INFO  : Context for processor 'microblaze_0' is selected.
17:09:00 INFO  : 'con' command is executed.
17:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:09:00 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:09:18 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:09:24 INFO  : Disconnected from the channel tcfchan#9.
17:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:09:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:03 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:10:03 INFO  : 'jtag frequency' command is executed.
17:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:10:06 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:10:06 INFO  : Context for processor 'microblaze_0' is selected.
17:10:06 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:10:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:10:06 INFO  : Context for processor 'microblaze_0' is selected.
17:10:06 INFO  : System reset is completed.
17:10:09 INFO  : 'after 3000' command is executed.
17:10:09 INFO  : Context for processor 'microblaze_0' is selected.
17:10:09 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:10:09 INFO  : Context for processor 'microblaze_0' is selected.
17:10:09 INFO  : 'con' command is executed.
17:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:10:09 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:10:49 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:10:57 INFO  : Disconnected from the channel tcfchan#10.
17:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:11:07 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:11 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:11:11 INFO  : 'jtag frequency' command is executed.
17:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:11:13 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:11:14 INFO  : Context for processor 'microblaze_0' is selected.
17:11:14 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:11:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:11:14 INFO  : Context for processor 'microblaze_0' is selected.
17:11:14 INFO  : System reset is completed.
17:11:17 INFO  : 'after 3000' command is executed.
17:11:17 INFO  : Context for processor 'microblaze_0' is selected.
17:11:17 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:11:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:11:17 INFO  : Context for processor 'microblaze_0' is selected.
17:11:17 INFO  : 'con' command is executed.
17:11:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:11:17 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:11:38 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:11:43 INFO  : Disconnected from the channel tcfchan#11.
17:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:11:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:59 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:11:59 INFO  : 'jtag frequency' command is executed.
17:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:12:01 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:12:01 INFO  : Context for processor 'microblaze_0' is selected.
17:12:01 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:12:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:12:01 INFO  : Context for processor 'microblaze_0' is selected.
17:12:01 INFO  : System reset is completed.
17:12:04 INFO  : 'after 3000' command is executed.
17:12:04 INFO  : Context for processor 'microblaze_0' is selected.
17:12:05 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:12:05 INFO  : Context for processor 'microblaze_0' is selected.
17:12:05 INFO  : 'con' command is executed.
17:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:12:05 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:12:39 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:12:45 INFO  : Disconnected from the channel tcfchan#12.
17:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:46 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:12:46 INFO  : 'jtag frequency' command is executed.
17:12:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:12:48 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:12:49 INFO  : Context for processor 'microblaze_0' is selected.
17:12:49 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:12:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:12:49 INFO  : Context for processor 'microblaze_0' is selected.
17:12:49 INFO  : System reset is completed.
17:12:52 INFO  : 'after 3000' command is executed.
17:12:52 INFO  : Context for processor 'microblaze_0' is selected.
17:12:52 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:12:52 INFO  : Context for processor 'microblaze_0' is selected.
17:12:52 INFO  : 'con' command is executed.
17:12:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:12:52 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:13:50 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:14:01 INFO  : Disconnected from the channel tcfchan#13.
17:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:14:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:15 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:14:15 INFO  : 'jtag frequency' command is executed.
17:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:14:17 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:14:17 INFO  : Context for processor 'microblaze_0' is selected.
17:14:18 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:14:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:14:18 INFO  : Context for processor 'microblaze_0' is selected.
17:14:18 INFO  : System reset is completed.
17:14:21 INFO  : 'after 3000' command is executed.
17:14:21 INFO  : Context for processor 'microblaze_0' is selected.
17:14:21 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:14:21 INFO  : Context for processor 'microblaze_0' is selected.
17:14:21 INFO  : 'con' command is executed.
17:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:14:21 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
17:16:09 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:16:49 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:17:49 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:19:19 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:19:35 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:19:43 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:20:54 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
17:21:07 INFO  : Disconnected from the channel tcfchan#14.
17:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:21:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:23 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
17:21:23 INFO  : 'jtag frequency' command is executed.
17:21:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
17:21:25 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
17:21:25 INFO  : Context for processor 'microblaze_0' is selected.
17:21:25 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
17:21:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:21:25 INFO  : Context for processor 'microblaze_0' is selected.
17:21:25 INFO  : System reset is completed.
17:21:28 INFO  : 'after 3000' command is executed.
17:21:28 INFO  : Context for processor 'microblaze_0' is selected.
17:21:28 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
17:21:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

17:21:28 INFO  : Context for processor 'microblaze_0' is selected.
17:21:28 INFO  : 'con' command is executed.
17:21:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:21:28 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:30:39 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:33:15 INFO  : Disconnected from the channel tcfchan#15.
23:33:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:16 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:33:16 INFO  : 'jtag frequency' command is executed.
23:33:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:33:19 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:33:19 INFO  : Context for processor 'microblaze_0' is selected.
23:33:19 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:33:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:33:19 INFO  : Context for processor 'microblaze_0' is selected.
23:33:19 INFO  : System reset is completed.
23:33:22 INFO  : 'after 3000' command is executed.
23:33:22 INFO  : Context for processor 'microblaze_0' is selected.
23:33:22 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:33:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:33:22 INFO  : Context for processor 'microblaze_0' is selected.
23:33:22 INFO  : 'con' command is executed.
23:33:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:33:22 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:34:56 INFO  : Disconnected from the channel tcfchan#16.
23:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:35:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:11 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:35:11 INFO  : 'jtag frequency' command is executed.
23:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:35:13 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:35:13 INFO  : Context for processor 'microblaze_0' is selected.
23:35:13 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:35:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:35:13 INFO  : Context for processor 'microblaze_0' is selected.
23:35:13 INFO  : System reset is completed.
23:35:16 INFO  : 'after 3000' command is executed.
23:35:16 INFO  : Context for processor 'microblaze_0' is selected.
23:35:17 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:35:17 INFO  : Context for processor 'microblaze_0' is selected.
23:35:17 INFO  : 'con' command is executed.
23:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:35:17 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:37:00 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:37:05 INFO  : Disconnected from the channel tcfchan#17.
23:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:06 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:37:06 INFO  : 'jtag frequency' command is executed.
23:37:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:37:08 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:37:09 INFO  : Context for processor 'microblaze_0' is selected.
23:37:09 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:37:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:37:09 INFO  : Context for processor 'microblaze_0' is selected.
23:37:09 INFO  : System reset is completed.
23:37:12 INFO  : 'after 3000' command is executed.
23:37:12 INFO  : Context for processor 'microblaze_0' is selected.
23:37:12 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:37:12 INFO  : Context for processor 'microblaze_0' is selected.
23:37:12 INFO  : 'con' command is executed.
23:37:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:37:12 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:38:51 INFO  : Disconnected from the channel tcfchan#18.
23:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:53 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:38:53 INFO  : 'jtag frequency' command is executed.
23:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:38:55 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:38:55 INFO  : Context for processor 'microblaze_0' is selected.
23:38:55 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:38:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:38:55 INFO  : Context for processor 'microblaze_0' is selected.
23:38:55 INFO  : System reset is completed.
23:38:58 INFO  : 'after 3000' command is executed.
23:38:58 INFO  : Context for processor 'microblaze_0' is selected.
23:38:59 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:38:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:38:59 INFO  : Context for processor 'microblaze_0' is selected.
23:38:59 INFO  : 'con' command is executed.
23:38:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:38:59 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:42:06 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:42:14 INFO  : Disconnected from the channel tcfchan#19.
23:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:15 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:42:15 INFO  : 'jtag frequency' command is executed.
23:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:42:17 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:42:17 INFO  : Context for processor 'microblaze_0' is selected.
23:42:17 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:42:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:42:17 INFO  : Context for processor 'microblaze_0' is selected.
23:42:17 INFO  : System reset is completed.
23:42:20 INFO  : 'after 3000' command is executed.
23:42:20 INFO  : Context for processor 'microblaze_0' is selected.
23:42:21 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:42:21 INFO  : Context for processor 'microblaze_0' is selected.
23:42:21 INFO  : 'con' command is executed.
23:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:42:21 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:43:14 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:45:09 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:45:22 INFO  : Disconnected from the channel tcfchan#20.
23:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:45:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:45:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:38 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:45:38 INFO  : 'jtag frequency' command is executed.
23:45:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:45:41 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:45:41 INFO  : Context for processor 'microblaze_0' is selected.
23:45:41 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:45:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:45:41 INFO  : Context for processor 'microblaze_0' is selected.
23:45:41 INFO  : System reset is completed.
23:45:44 INFO  : 'after 3000' command is executed.
23:45:44 INFO  : Context for processor 'microblaze_0' is selected.
23:45:44 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:45:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:45:44 INFO  : Context for processor 'microblaze_0' is selected.
23:45:44 INFO  : 'con' command is executed.
23:45:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:45:44 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:46:43 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:47:36 INFO  : Disconnected from the channel tcfchan#21.
23:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:47:46 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:52 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:47:52 INFO  : 'jtag frequency' command is executed.
23:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:47:54 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:47:54 INFO  : Context for processor 'microblaze_0' is selected.
23:47:54 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:47:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:47:55 INFO  : Context for processor 'microblaze_0' is selected.
23:47:55 INFO  : System reset is completed.
23:47:58 INFO  : 'after 3000' command is executed.
23:47:58 INFO  : Context for processor 'microblaze_0' is selected.
23:47:58 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:47:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:47:58 INFO  : Context for processor 'microblaze_0' is selected.
23:47:58 INFO  : 'con' command is executed.
23:47:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:47:58 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:50:51 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:50:57 INFO  : Disconnected from the channel tcfchan#22.
23:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:58 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:50:58 INFO  : 'jtag frequency' command is executed.
23:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:51:00 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:51:00 INFO  : Context for processor 'microblaze_0' is selected.
23:51:00 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:51:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:51:00 INFO  : Context for processor 'microblaze_0' is selected.
23:51:00 INFO  : System reset is completed.
23:51:03 INFO  : 'after 3000' command is executed.
23:51:03 INFO  : Context for processor 'microblaze_0' is selected.
23:51:04 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:51:04 INFO  : Context for processor 'microblaze_0' is selected.
23:51:04 INFO  : 'con' command is executed.
23:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:51:04 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
00:02:18 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
00:02:26 INFO  : Disconnected from the channel tcfchan#23.
00:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:28 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
00:02:28 INFO  : 'jtag frequency' command is executed.
00:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
00:02:30 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
00:02:30 INFO  : Context for processor 'microblaze_0' is selected.
00:02:30 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
00:02:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:02:30 INFO  : Context for processor 'microblaze_0' is selected.
00:02:30 INFO  : System reset is completed.
00:02:33 INFO  : 'after 3000' command is executed.
00:02:33 INFO  : Context for processor 'microblaze_0' is selected.
00:02:34 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
00:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

00:02:34 INFO  : Context for processor 'microblaze_0' is selected.
00:02:34 INFO  : 'con' command is executed.
00:02:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:02:34 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
00:05:39 INFO  : Disconnected from the channel tcfchan#24.
00:06:02 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
00:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:08 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
00:06:08 INFO  : 'jtag frequency' command is executed.
00:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
00:06:10 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
00:06:10 INFO  : Context for processor 'microblaze_0' is selected.
00:06:10 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
00:06:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:06:10 INFO  : Context for processor 'microblaze_0' is selected.
00:06:10 INFO  : System reset is completed.
00:06:13 INFO  : 'after 3000' command is executed.
00:06:13 INFO  : Context for processor 'microblaze_0' is selected.
00:06:14 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
00:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

00:06:14 INFO  : Context for processor 'microblaze_0' is selected.
00:06:14 INFO  : 'con' command is executed.
00:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:06:14 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
00:10:37 INFO  : Disconnected from the channel tcfchan#25.
00:14:29 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
00:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:37 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
00:14:37 INFO  : 'jtag frequency' command is executed.
00:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
00:14:39 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
00:14:39 INFO  : Context for processor 'microblaze_0' is selected.
00:14:39 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
00:14:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:14:39 INFO  : Context for processor 'microblaze_0' is selected.
00:14:39 INFO  : System reset is completed.
00:14:42 INFO  : 'after 3000' command is executed.
00:14:42 INFO  : Context for processor 'microblaze_0' is selected.
00:14:42 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
00:14:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

00:14:43 INFO  : Context for processor 'microblaze_0' is selected.
00:14:43 INFO  : 'con' command is executed.
00:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:14:43 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
00:18:21 INFO  : Disconnected from the channel tcfchan#26.
00:19:03 DEBUG : Logs will be stored at '/home/grzegorz/git/Workbench/FPGA/vitis/IDE.log'.
00:19:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/Workbench/FPGA/vitis/temp_xsdb_launch_script.tcl
00:19:07 INFO  : XSCT server has started successfully.
00:19:07 INFO  : plnx-install-location is set to ''
00:19:07 INFO  : Successfully done setting XSCT server connection channel  
00:19:07 INFO  : Successfully done setting workspace for the tool. 
00:19:08 INFO  : Successfully done query RDI_DATADIR 
00:19:08 INFO  : Registering command handlers for Vitis TCF services
00:19:09 INFO  : Platform repository initialization has completed.
00:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:19 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
00:19:19 INFO  : 'jtag frequency' command is executed.
00:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
00:19:21 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
00:19:21 INFO  : Context for processor 'microblaze_0' is selected.
00:19:21 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
00:19:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:19:21 INFO  : Context for processor 'microblaze_0' is selected.
00:19:21 INFO  : System reset is completed.
00:19:24 INFO  : 'after 3000' command is executed.
00:19:24 INFO  : Context for processor 'microblaze_0' is selected.
00:19:25 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
00:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

00:19:25 INFO  : Context for processor 'microblaze_0' is selected.
00:19:25 INFO  : 'con' command is executed.
00:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:19:25 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
01:11:31 INFO  : Result from executing command 'removePlatformRepo': 
01:11:36 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
01:12:33 INFO  : Disconnected from the channel tcfchan#1.
13:02:27 DEBUG : Logs will be stored at '/home/grzegorz/git/Workbench/FPGA/vitis/IDE.log'.
13:02:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/Workbench/FPGA/vitis/temp_xsdb_launch_script.tcl
13:02:32 INFO  : XSCT server has started successfully.
13:02:32 INFO  : plnx-install-location is set to ''
13:02:32 INFO  : Successfully done setting XSCT server connection channel  
13:02:32 INFO  : Successfully done setting workspace for the tool. 
13:02:34 INFO  : Registering command handlers for Vitis TCF services
13:02:34 INFO  : Successfully done query RDI_DATADIR 
13:02:34 INFO  : Platform repository initialization has completed.
14:06:49 INFO  : Result from executing command 'getProjects': ads8681_platform
14:06:49 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
14:06:53 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:14:46 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:14:53 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:49:46 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:51:14 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:51:34 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:53:17 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:54:22 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
14:58:44 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:20:04 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:20:12 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:20:34 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:20:49 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:21:21 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:51:27 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:02:19 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:04:00 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:04:17 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:04:40 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:05:06 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:50 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:05:50 INFO  : 'jtag frequency' command is executed.
19:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:05:52 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:05:53 INFO  : Context for processor 'microblaze_0' is selected.
19:05:53 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:05:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:05:53 INFO  : Context for processor 'microblaze_0' is selected.
19:05:53 INFO  : System reset is completed.
19:05:56 INFO  : 'after 3000' command is executed.
19:05:56 INFO  : Context for processor 'microblaze_0' is selected.
19:05:56 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:05:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:05:56 INFO  : Context for processor 'microblaze_0' is selected.
19:05:56 INFO  : 'con' command is executed.
19:05:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:05:56 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:08:40 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:08:54 INFO  : Disconnected from the channel tcfchan#2.
19:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:09:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:11 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:09:11 INFO  : 'jtag frequency' command is executed.
19:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:09:13 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:09:13 INFO  : Context for processor 'microblaze_0' is selected.
19:09:13 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:09:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:09:14 INFO  : Context for processor 'microblaze_0' is selected.
19:09:14 INFO  : System reset is completed.
19:09:17 INFO  : 'after 3000' command is executed.
19:09:17 INFO  : Context for processor 'microblaze_0' is selected.
19:09:17 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:09:17 INFO  : Context for processor 'microblaze_0' is selected.
19:09:17 INFO  : 'con' command is executed.
19:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:09:17 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:23:58 INFO  : Disconnected from the channel tcfchan#3.
19:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:03 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:24:03 INFO  : 'jtag frequency' command is executed.
19:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:24:05 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:24:05 INFO  : Context for processor 'microblaze_0' is selected.
19:24:05 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:24:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:24:05 INFO  : Context for processor 'microblaze_0' is selected.
19:24:05 INFO  : System reset is completed.
19:24:08 INFO  : 'after 3000' command is executed.
19:24:08 INFO  : Context for processor 'microblaze_0' is selected.
19:24:09 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:24:09 INFO  : Context for processor 'microblaze_0' is selected.
19:24:09 INFO  : 'con' command is executed.
19:24:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:24:09 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:24:56 INFO  : Disconnected from the channel tcfchan#4.
19:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:52 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:31:52 INFO  : 'jtag frequency' command is executed.
19:31:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:31:54 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:31:54 INFO  : Context for processor 'microblaze_0' is selected.
19:31:54 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:31:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:31:54 INFO  : Context for processor 'microblaze_0' is selected.
19:31:54 INFO  : System reset is completed.
19:31:57 INFO  : 'after 3000' command is executed.
19:31:57 INFO  : Context for processor 'microblaze_0' is selected.
19:31:58 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:31:58 INFO  : Context for processor 'microblaze_0' is selected.
19:31:58 INFO  : 'con' command is executed.
19:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:31:58 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:39:49 INFO  : Disconnected from the channel tcfchan#5.
19:39:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:57 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:39:57 INFO  : 'jtag frequency' command is executed.
19:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:39:59 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:39:59 INFO  : Context for processor 'microblaze_0' is selected.
19:39:59 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:39:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:39:59 INFO  : Context for processor 'microblaze_0' is selected.
19:39:59 INFO  : System reset is completed.
19:40:02 INFO  : 'after 3000' command is executed.
19:40:02 INFO  : Context for processor 'microblaze_0' is selected.
19:40:02 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:40:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:40:02 INFO  : Context for processor 'microblaze_0' is selected.
19:40:02 INFO  : 'con' command is executed.
19:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:40:02 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:50:41 INFO  : Disconnected from the channel tcfchan#6.
19:51:19 INFO  : Result from executing command 'removePlatformRepo': 
19:51:28 INFO  : Result from executing command 'getProjects': ads8681_platform
19:51:28 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
19:52:02 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
19:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:09 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
19:52:09 INFO  : 'jtag frequency' command is executed.
19:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
19:52:11 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
19:52:11 INFO  : Context for processor 'microblaze_0' is selected.
19:52:11 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
19:52:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:52:11 INFO  : Context for processor 'microblaze_0' is selected.
19:52:11 INFO  : System reset is completed.
19:52:14 INFO  : 'after 3000' command is executed.
19:52:14 INFO  : Context for processor 'microblaze_0' is selected.
19:52:15 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
19:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

19:52:15 INFO  : Context for processor 'microblaze_0' is selected.
19:52:15 INFO  : 'con' command is executed.
19:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:52:15 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
19:53:34 INFO  : Disconnected from the channel tcfchan#9.
19:54:20 INFO  : Result from executing command 'removePlatformRepo': 
20:00:19 INFO  : Result from executing command 'getProjects': ads8681_platform
20:00:19 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:00:36 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:00:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:45 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:00:45 INFO  : 'jtag frequency' command is executed.
20:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:00:48 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:00:48 INFO  : Context for processor 'microblaze_0' is selected.
20:00:48 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:00:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:00:48 INFO  : Context for processor 'microblaze_0' is selected.
20:00:48 INFO  : System reset is completed.
20:00:51 INFO  : 'after 3000' command is executed.
20:00:51 INFO  : Context for processor 'microblaze_0' is selected.
20:00:51 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:00:51 INFO  : Context for processor 'microblaze_0' is selected.
20:00:51 INFO  : 'con' command is executed.
20:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:00:51 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:09:24 INFO  : Disconnected from the channel tcfchan#12.
20:09:35 INFO  : Result from executing command 'removePlatformRepo': 
20:09:40 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
20:09:52 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
20:12:56 INFO  : Result from executing command 'getProjects': ads8681_platform
20:12:56 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:13:12 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:13:24 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:38 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:13:38 INFO  : 'jtag frequency' command is executed.
20:13:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:13:41 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:13:41 INFO  : Context for processor 'microblaze_0' is selected.
20:13:41 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:13:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:13:41 INFO  : Context for processor 'microblaze_0' is selected.
20:13:41 INFO  : System reset is completed.
20:13:44 INFO  : 'after 3000' command is executed.
20:13:44 INFO  : Context for processor 'microblaze_0' is selected.
20:13:44 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:13:44 INFO  : Context for processor 'microblaze_0' is selected.
20:13:44 INFO  : 'con' command is executed.
20:13:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:13:44 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:14:16 INFO  : Disconnected from the channel tcfchan#17.
22:06:59 INFO  : Result from executing command 'removePlatformRepo': 
22:07:18 INFO  : Result from executing command 'getProjects': ads8681_platform
22:07:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
22:08:03 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:09:24 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
22:09:44 INFO  : Result from executing command 'getProjects': ads8681_platform
22:09:44 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
22:12:33 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:12:34 INFO  : Updating application flags with new BSP settings...
22:12:34 INFO  : Successfully updated application flags for project ads8681.
22:12:36 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:12:36 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
22:12:36 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
22:12:36 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
22:19:51 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:58 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
22:19:58 INFO  : 'jtag frequency' command is executed.
22:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
22:20:00 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
22:20:00 INFO  : Context for processor 'microblaze_0' is selected.
22:20:00 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
22:20:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:20:00 INFO  : Context for processor 'microblaze_0' is selected.
22:20:00 INFO  : System reset is completed.
22:20:03 INFO  : 'after 3000' command is executed.
22:20:03 INFO  : Context for processor 'microblaze_0' is selected.
22:20:04 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
22:20:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

22:20:04 INFO  : Context for processor 'microblaze_0' is selected.
22:20:04 INFO  : 'con' command is executed.
22:20:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:20:04 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
22:20:23 INFO  : Disconnected from the channel tcfchan#21.
22:20:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:24 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
22:20:24 INFO  : 'jtag frequency' command is executed.
22:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
22:20:26 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
22:20:26 INFO  : Context for processor 'microblaze_0' is selected.
22:20:26 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
22:20:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:20:27 INFO  : Context for processor 'microblaze_0' is selected.
22:20:27 INFO  : System reset is completed.
22:20:28 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:20:30 INFO  : 'after 3000' command is executed.
22:20:30 INFO  : Context for processor 'microblaze_0' is selected.
22:20:30 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
22:20:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

22:20:30 INFO  : Context for processor 'microblaze_0' is selected.
22:20:30 INFO  : 'con' command is executed.
22:20:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:20:30 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
22:20:39 INFO  : Disconnected from the channel tcfchan#22.
22:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:40 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
22:20:40 INFO  : 'jtag frequency' command is executed.
22:20:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
22:20:43 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
22:20:43 INFO  : Context for processor 'microblaze_0' is selected.
22:20:43 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
22:20:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:20:43 INFO  : Context for processor 'microblaze_0' is selected.
22:20:43 INFO  : System reset is completed.
22:20:46 INFO  : 'after 3000' command is executed.
22:20:46 INFO  : Context for processor 'microblaze_0' is selected.
22:20:46 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
22:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

22:20:46 INFO  : Context for processor 'microblaze_0' is selected.
22:20:46 INFO  : 'con' command is executed.
22:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:20:46 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
22:21:44 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:21:50 INFO  : Disconnected from the channel tcfchan#23.
22:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:22:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:07 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
22:22:07 INFO  : 'jtag frequency' command is executed.
22:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
22:22:09 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
22:22:09 INFO  : Context for processor 'microblaze_0' is selected.
22:22:09 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
22:22:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:22:10 INFO  : Context for processor 'microblaze_0' is selected.
22:22:10 INFO  : System reset is completed.
22:22:13 INFO  : 'after 3000' command is executed.
22:22:13 INFO  : Context for processor 'microblaze_0' is selected.
22:22:13 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
22:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

22:22:13 INFO  : Context for processor 'microblaze_0' is selected.
22:22:13 INFO  : 'con' command is executed.
22:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:22:13 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
22:32:30 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
22:32:47 INFO  : Result from executing command 'getProjects': ads8681_platform
22:32:47 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
22:32:56 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:32:58 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:32:58 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
22:32:58 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
22:32:58 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
22:33:02 INFO  : Disconnected from the channel tcfchan#24.
22:33:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:04 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
22:33:04 INFO  : 'jtag frequency' command is executed.
22:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
22:33:06 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
22:33:06 INFO  : Context for processor 'microblaze_0' is selected.
22:33:06 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
22:33:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:33:06 INFO  : Context for processor 'microblaze_0' is selected.
22:33:06 INFO  : System reset is completed.
22:33:09 INFO  : 'after 3000' command is executed.
22:33:09 INFO  : Context for processor 'microblaze_0' is selected.
22:33:09 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
22:33:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

22:33:09 INFO  : Context for processor 'microblaze_0' is selected.
22:33:09 INFO  : 'con' command is executed.
22:33:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:33:09 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
22:41:37 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
22:41:48 INFO  : Result from executing command 'getProjects': ads8681_platform
22:41:48 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
22:41:57 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:41:58 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:41:58 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
22:41:58 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
22:41:58 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
22:42:03 INFO  : Disconnected from the channel tcfchan#26.
22:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:05 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
22:42:05 INFO  : 'jtag frequency' command is executed.
22:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
22:42:07 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
22:42:07 INFO  : Context for processor 'microblaze_0' is selected.
22:42:07 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
22:42:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:42:07 INFO  : Context for processor 'microblaze_0' is selected.
22:42:07 INFO  : System reset is completed.
22:42:10 INFO  : 'after 3000' command is executed.
22:42:10 INFO  : Context for processor 'microblaze_0' is selected.
22:42:11 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
22:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

22:42:11 INFO  : Context for processor 'microblaze_0' is selected.
22:42:11 INFO  : 'con' command is executed.
22:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:42:11 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
22:47:35 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:47:38 INFO  : Disconnected from the channel tcfchan#28.
22:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:40 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
22:47:40 INFO  : 'jtag frequency' command is executed.
22:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
22:47:42 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
22:47:42 INFO  : Context for processor 'microblaze_0' is selected.
22:47:42 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
22:47:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:47:42 INFO  : Context for processor 'microblaze_0' is selected.
22:47:42 INFO  : System reset is completed.
22:47:45 INFO  : 'after 3000' command is executed.
22:47:45 INFO  : Context for processor 'microblaze_0' is selected.
22:47:45 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
22:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

22:47:45 INFO  : Context for processor 'microblaze_0' is selected.
22:47:46 INFO  : 'con' command is executed.
22:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:47:46 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
22:49:30 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:49:34 INFO  : Disconnected from the channel tcfchan#29.
22:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:49:45 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:48 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
22:49:48 INFO  : 'jtag frequency' command is executed.
22:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
22:49:50 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
22:49:50 INFO  : Context for processor 'microblaze_0' is selected.
22:49:50 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
22:49:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:49:50 INFO  : Context for processor 'microblaze_0' is selected.
22:49:50 INFO  : System reset is completed.
22:49:53 INFO  : 'after 3000' command is executed.
22:49:53 INFO  : Context for processor 'microblaze_0' is selected.
22:49:54 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
22:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

22:49:54 INFO  : Context for processor 'microblaze_0' is selected.
22:49:54 INFO  : 'con' command is executed.
22:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:49:54 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
22:56:06 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:56:17 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
22:56:22 INFO  : Disconnected from the channel tcfchan#30.
22:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:56:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:43 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
22:56:43 INFO  : 'jtag frequency' command is executed.
22:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
22:56:46 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
22:56:46 INFO  : Context for processor 'microblaze_0' is selected.
22:56:46 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
22:56:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:56:46 INFO  : Context for processor 'microblaze_0' is selected.
22:56:46 INFO  : System reset is completed.
22:56:49 INFO  : 'after 3000' command is executed.
22:56:49 INFO  : Context for processor 'microblaze_0' is selected.
22:56:49 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
22:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

22:56:49 INFO  : Context for processor 'microblaze_0' is selected.
22:56:49 INFO  : 'con' command is executed.
22:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:56:49 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:03:35 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:03:40 INFO  : Disconnected from the channel tcfchan#31.
23:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:03:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:55 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:03:55 INFO  : 'jtag frequency' command is executed.
23:03:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:03:58 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:03:58 INFO  : Context for processor 'microblaze_0' is selected.
23:03:58 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:03:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:03:58 INFO  : Context for processor 'microblaze_0' is selected.
23:03:58 INFO  : System reset is completed.
23:04:01 INFO  : 'after 3000' command is executed.
23:04:01 INFO  : Context for processor 'microblaze_0' is selected.
23:04:01 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:04:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:04:01 INFO  : Context for processor 'microblaze_0' is selected.
23:04:01 INFO  : 'con' command is executed.
23:04:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:04:01 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:08:24 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:08:33 INFO  : Disconnected from the channel tcfchan#32.
23:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:08:35 INFO  : 'jtag frequency' command is executed.
23:08:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:08:37 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:08:37 INFO  : Context for processor 'microblaze_0' is selected.
23:08:37 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:08:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:08:37 INFO  : Context for processor 'microblaze_0' is selected.
23:08:37 INFO  : System reset is completed.
23:08:40 INFO  : 'after 3000' command is executed.
23:08:40 INFO  : Context for processor 'microblaze_0' is selected.
23:08:41 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:08:41 INFO  : Context for processor 'microblaze_0' is selected.
23:08:41 INFO  : 'con' command is executed.
23:08:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:08:41 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:10:04 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:10:08 INFO  : Disconnected from the channel tcfchan#33.
23:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:09 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:10:09 INFO  : 'jtag frequency' command is executed.
23:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:10:12 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:10:12 INFO  : Context for processor 'microblaze_0' is selected.
23:10:12 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:10:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:10:12 INFO  : Context for processor 'microblaze_0' is selected.
23:10:12 INFO  : System reset is completed.
23:10:15 INFO  : 'after 3000' command is executed.
23:10:15 INFO  : Context for processor 'microblaze_0' is selected.
23:10:15 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:10:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:10:15 INFO  : Context for processor 'microblaze_0' is selected.
23:10:15 INFO  : 'con' command is executed.
23:10:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:10:15 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:15:04 INFO  : Disconnected from the channel tcfchan#34.
23:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:06 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:15:06 INFO  : 'jtag frequency' command is executed.
23:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:15:08 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:15:08 INFO  : Context for processor 'microblaze_0' is selected.
23:15:08 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:15:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:15:08 INFO  : Context for processor 'microblaze_0' is selected.
23:15:08 INFO  : System reset is completed.
23:15:11 INFO  : 'after 3000' command is executed.
23:15:11 INFO  : Context for processor 'microblaze_0' is selected.
23:15:12 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:15:12 INFO  : Context for processor 'microblaze_0' is selected.
23:15:12 INFO  : 'con' command is executed.
23:15:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:15:12 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:15:45 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:15:49 INFO  : Disconnected from the channel tcfchan#35.
23:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:51 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:15:51 INFO  : 'jtag frequency' command is executed.
23:15:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:15:53 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:15:53 INFO  : Context for processor 'microblaze_0' is selected.
23:15:53 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:15:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:15:53 INFO  : Context for processor 'microblaze_0' is selected.
23:15:53 INFO  : System reset is completed.
23:15:56 INFO  : 'after 3000' command is executed.
23:15:56 INFO  : Context for processor 'microblaze_0' is selected.
23:15:56 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:15:56 INFO  : Context for processor 'microblaze_0' is selected.
23:15:56 INFO  : 'con' command is executed.
23:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:15:56 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:16:26 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:16:30 INFO  : Disconnected from the channel tcfchan#36.
23:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:32 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:16:32 INFO  : 'jtag frequency' command is executed.
23:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:16:34 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:16:34 INFO  : Context for processor 'microblaze_0' is selected.
23:16:34 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:16:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:16:34 INFO  : Context for processor 'microblaze_0' is selected.
23:16:34 INFO  : System reset is completed.
23:16:37 INFO  : 'after 3000' command is executed.
23:16:37 INFO  : Context for processor 'microblaze_0' is selected.
23:16:37 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:16:37 INFO  : Context for processor 'microblaze_0' is selected.
23:16:37 INFO  : 'con' command is executed.
23:16:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:16:37 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:21:53 INFO  : Disconnected from the channel tcfchan#37.
23:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:54 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:21:54 INFO  : 'jtag frequency' command is executed.
23:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:21:56 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:21:56 INFO  : Context for processor 'microblaze_0' is selected.
23:21:56 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:21:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:21:56 INFO  : Context for processor 'microblaze_0' is selected.
23:21:56 INFO  : System reset is completed.
23:21:59 INFO  : 'after 3000' command is executed.
23:21:59 INFO  : Context for processor 'microblaze_0' is selected.
23:22:00 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:22:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:22:00 INFO  : Context for processor 'microblaze_0' is selected.
23:22:00 INFO  : 'con' command is executed.
23:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:22:00 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:24:23 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:24:54 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:25:18 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:25:23 INFO  : Disconnected from the channel tcfchan#38.
23:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:24 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:25:24 INFO  : 'jtag frequency' command is executed.
23:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:25:27 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:25:27 INFO  : Context for processor 'microblaze_0' is selected.
23:25:27 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:25:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:25:27 INFO  : Context for processor 'microblaze_0' is selected.
23:25:27 INFO  : System reset is completed.
23:25:30 INFO  : 'after 3000' command is executed.
23:25:30 INFO  : Context for processor 'microblaze_0' is selected.
23:25:30 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:25:30 INFO  : Context for processor 'microblaze_0' is selected.
23:25:30 INFO  : 'con' command is executed.
23:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:25:30 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:26:21 INFO  : Disconnected from the channel tcfchan#39.
23:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:22 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:26:22 INFO  : 'jtag frequency' command is executed.
23:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:26:24 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:26:24 INFO  : Context for processor 'microblaze_0' is selected.
23:26:24 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:26:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:26:25 INFO  : Context for processor 'microblaze_0' is selected.
23:26:25 INFO  : System reset is completed.
23:26:28 INFO  : 'after 3000' command is executed.
23:26:28 INFO  : Context for processor 'microblaze_0' is selected.
23:26:28 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:26:28 INFO  : Context for processor 'microblaze_0' is selected.
23:26:28 INFO  : 'con' command is executed.
23:26:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:26:28 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:27:19 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:27:31 INFO  : Disconnected from the channel tcfchan#40.
23:27:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:33 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:27:33 INFO  : 'jtag frequency' command is executed.
23:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:27:35 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:27:35 INFO  : Context for processor 'microblaze_0' is selected.
23:27:35 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:27:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:27:35 INFO  : Context for processor 'microblaze_0' is selected.
23:27:35 INFO  : System reset is completed.
23:27:38 INFO  : 'after 3000' command is executed.
23:27:38 INFO  : Context for processor 'microblaze_0' is selected.
23:27:38 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:27:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:27:38 INFO  : Context for processor 'microblaze_0' is selected.
23:27:38 INFO  : 'con' command is executed.
23:27:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:27:38 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:31:22 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:31:29 INFO  : Disconnected from the channel tcfchan#41.
23:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:31:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:45 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:31:45 INFO  : 'jtag frequency' command is executed.
23:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:31:47 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:31:47 INFO  : Context for processor 'microblaze_0' is selected.
23:31:47 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:31:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:31:47 INFO  : Context for processor 'microblaze_0' is selected.
23:31:47 INFO  : System reset is completed.
23:31:50 INFO  : 'after 3000' command is executed.
23:31:50 INFO  : Context for processor 'microblaze_0' is selected.
23:31:51 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:31:51 INFO  : Context for processor 'microblaze_0' is selected.
23:31:51 INFO  : 'con' command is executed.
23:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:31:51 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:37:08 INFO  : Disconnected from the channel tcfchan#42.
23:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:09 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:37:09 INFO  : 'jtag frequency' command is executed.
23:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:37:12 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:37:12 INFO  : Context for processor 'microblaze_0' is selected.
23:37:12 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:37:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:37:12 INFO  : Context for processor 'microblaze_0' is selected.
23:37:12 INFO  : System reset is completed.
23:37:15 INFO  : 'after 3000' command is executed.
23:37:15 INFO  : Context for processor 'microblaze_0' is selected.
23:37:15 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:37:15 INFO  : Context for processor 'microblaze_0' is selected.
23:37:15 INFO  : 'con' command is executed.
23:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:37:15 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:38:06 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:38:15 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:38:19 INFO  : Disconnected from the channel tcfchan#43.
23:38:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:21 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:38:21 INFO  : 'jtag frequency' command is executed.
23:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:38:23 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:38:23 INFO  : Context for processor 'microblaze_0' is selected.
23:38:23 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:38:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:38:23 INFO  : Context for processor 'microblaze_0' is selected.
23:38:23 INFO  : System reset is completed.
23:38:26 INFO  : 'after 3000' command is executed.
23:38:26 INFO  : Context for processor 'microblaze_0' is selected.
23:38:27 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:38:27 INFO  : Context for processor 'microblaze_0' is selected.
23:38:27 INFO  : 'con' command is executed.
23:38:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:38:27 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:39:47 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:39:56 INFO  : Disconnected from the channel tcfchan#44.
23:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:40:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:12 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:40:12 INFO  : 'jtag frequency' command is executed.
23:40:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:40:14 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:40:14 INFO  : Context for processor 'microblaze_0' is selected.
23:40:14 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:40:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:40:14 INFO  : Context for processor 'microblaze_0' is selected.
23:40:14 INFO  : System reset is completed.
23:40:17 INFO  : 'after 3000' command is executed.
23:40:17 INFO  : Context for processor 'microblaze_0' is selected.
23:40:18 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:40:18 INFO  : Context for processor 'microblaze_0' is selected.
23:40:18 INFO  : 'con' command is executed.
23:40:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:40:18 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:40:43 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:40:48 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:40:52 INFO  : Disconnected from the channel tcfchan#45.
23:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:41:02 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:06 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:41:06 INFO  : 'jtag frequency' command is executed.
23:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:41:08 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:41:08 INFO  : Context for processor 'microblaze_0' is selected.
23:41:08 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:41:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:41:08 INFO  : Context for processor 'microblaze_0' is selected.
23:41:08 INFO  : System reset is completed.
23:41:11 INFO  : 'after 3000' command is executed.
23:41:11 INFO  : Context for processor 'microblaze_0' is selected.
23:41:12 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:41:12 INFO  : Context for processor 'microblaze_0' is selected.
23:41:12 INFO  : 'con' command is executed.
23:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:41:12 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:44:20 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
23:44:31 INFO  : Disconnected from the channel tcfchan#46.
23:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:44:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:45 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
23:44:45 INFO  : 'jtag frequency' command is executed.
23:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
23:44:47 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
23:44:47 INFO  : Context for processor 'microblaze_0' is selected.
23:44:47 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
23:44:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:44:47 INFO  : Context for processor 'microblaze_0' is selected.
23:44:47 INFO  : System reset is completed.
23:44:50 INFO  : 'after 3000' command is executed.
23:44:50 INFO  : Context for processor 'microblaze_0' is selected.
23:44:51 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
23:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

23:44:51 INFO  : Context for processor 'microblaze_0' is selected.
23:44:51 INFO  : 'con' command is executed.
23:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:44:51 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
23:45:40 INFO  : Disconnected from the channel tcfchan#47.
00:01:32 INFO  : Result from executing command 'removePlatformRepo': 
00:01:44 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
00:13:02 DEBUG : Logs will be stored at '/home/grzegorz/git/Workbench/FPGA/vitis/IDE.log'.
00:13:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/Workbench/FPGA/vitis/temp_xsdb_launch_script.tcl
00:13:07 INFO  : XSCT server has started successfully.
00:13:07 INFO  : plnx-install-location is set to ''
00:13:07 INFO  : Successfully done setting XSCT server connection channel  
00:13:07 INFO  : Successfully done setting workspace for the tool. 
00:13:08 INFO  : Registering command handlers for Vitis TCF services
00:13:08 INFO  : Successfully done query RDI_DATADIR 
00:13:09 INFO  : Platform repository initialization has completed.
00:20:23 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
00:20:33 INFO  : Result from executing command 'getProjects': ads8681_platform
00:20:33 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
00:21:11 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
00:21:13 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:21:13 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
00:21:13 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
00:21:13 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
00:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:49 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
00:21:49 INFO  : 'jtag frequency' command is executed.
00:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
00:21:51 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
00:21:51 INFO  : Context for processor 'microblaze_0' is selected.
00:21:51 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
00:21:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:21:51 INFO  : Context for processor 'microblaze_0' is selected.
00:21:51 INFO  : System reset is completed.
00:21:54 INFO  : 'after 3000' command is executed.
00:21:54 INFO  : Context for processor 'microblaze_0' is selected.
00:21:55 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
00:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

00:21:55 INFO  : Context for processor 'microblaze_0' is selected.
00:21:55 INFO  : 'con' command is executed.
00:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:21:55 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
00:22:37 INFO  : Disconnected from the channel tcfchan#2.
20:10:17 DEBUG : Logs will be stored at '/home/grzegorz/git/Workbench/FPGA/vitis/IDE.log'.
20:10:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/Workbench/FPGA/vitis/temp_xsdb_launch_script.tcl
20:10:21 INFO  : XSCT server has started successfully.
20:10:21 INFO  : Successfully done setting XSCT server connection channel  
20:10:21 INFO  : plnx-install-location is set to ''
20:10:21 INFO  : Successfully done setting workspace for the tool. 
20:10:23 INFO  : Registering command handlers for Vitis TCF services
20:10:24 INFO  : Successfully done query RDI_DATADIR 
20:10:24 INFO  : Platform repository initialization has completed.
20:10:41 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
20:10:52 INFO  : Result from executing command 'getProjects': ads8681_platform
20:10:52 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:11:00 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:11:02 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:11:02 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
20:11:02 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
20:11:02 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
20:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:21 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:11:21 INFO  : 'jtag frequency' command is executed.
20:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:11:24 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:11:24 INFO  : Context for processor 'microblaze_0' is selected.
20:11:24 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:11:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:11:24 INFO  : Context for processor 'microblaze_0' is selected.
20:11:24 INFO  : System reset is completed.
20:11:27 INFO  : 'after 3000' command is executed.
20:11:27 INFO  : Context for processor 'microblaze_0' is selected.
20:11:27 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:11:27 INFO  : Context for processor 'microblaze_0' is selected.
20:11:27 INFO  : 'con' command is executed.
20:11:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:11:27 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:24:49 INFO  : Disconnected from the channel tcfchan#2.
20:25:04 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
20:25:17 INFO  : Result from executing command 'getProjects': ads8681_platform
20:25:17 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:25:29 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:25:30 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:25:30 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
20:25:30 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
20:25:30 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
20:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:41 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:25:41 INFO  : 'jtag frequency' command is executed.
20:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:25:44 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:25:44 INFO  : Context for processor 'microblaze_0' is selected.
20:25:44 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:25:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:25:44 INFO  : Context for processor 'microblaze_0' is selected.
20:25:44 INFO  : System reset is completed.
20:25:47 INFO  : 'after 3000' command is executed.
20:25:47 INFO  : Context for processor 'microblaze_0' is selected.
20:25:47 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:25:47 INFO  : Context for processor 'microblaze_0' is selected.
20:25:47 INFO  : 'con' command is executed.
20:25:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:25:47 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:29:27 INFO  : Disconnected from the channel tcfchan#4.
20:34:30 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
20:34:40 INFO  : Result from executing command 'getProjects': ads8681_platform
20:34:40 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:34:50 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:34:51 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:34:51 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
20:34:51 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
20:34:51 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
20:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:05 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:35:05 INFO  : 'jtag frequency' command is executed.
20:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:35:07 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:35:07 INFO  : Context for processor 'microblaze_0' is selected.
20:35:07 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:35:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:35:07 INFO  : Context for processor 'microblaze_0' is selected.
20:35:07 INFO  : System reset is completed.
20:35:11 INFO  : 'after 3000' command is executed.
20:35:11 INFO  : Context for processor 'microblaze_0' is selected.
20:35:11 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:35:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:35:11 INFO  : Context for processor 'microblaze_0' is selected.
20:35:11 INFO  : 'con' command is executed.
20:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:35:11 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:35:51 INFO  : Disconnected from the channel tcfchan#6.
20:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:03 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:36:03 INFO  : 'jtag frequency' command is executed.
20:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:36:06 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:36:06 INFO  : Context for processor 'microblaze_0' is selected.
20:36:06 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:36:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:36:06 INFO  : Context for processor 'microblaze_0' is selected.
20:36:06 INFO  : System reset is completed.
20:36:09 INFO  : 'after 3000' command is executed.
20:36:09 INFO  : Context for processor 'microblaze_0' is selected.
20:36:09 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:36:09 INFO  : Context for processor 'microblaze_0' is selected.
20:36:09 INFO  : 'con' command is executed.
20:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:36:09 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:36:48 INFO  : Disconnected from the channel tcfchan#7.
20:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:19 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:37:19 INFO  : 'jtag frequency' command is executed.
20:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:37:22 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:37:22 INFO  : Context for processor 'microblaze_0' is selected.
20:37:22 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:37:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:37:22 INFO  : Context for processor 'microblaze_0' is selected.
20:37:22 INFO  : System reset is completed.
20:37:25 INFO  : 'after 3000' command is executed.
20:37:25 INFO  : Context for processor 'microblaze_0' is selected.
20:37:25 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:37:25 INFO  : Context for processor 'microblaze_0' is selected.
20:37:25 INFO  : 'con' command is executed.
20:37:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:37:25 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:37:40 INFO  : Disconnected from the channel tcfchan#8.
20:40:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:46 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:40:46 INFO  : 'jtag frequency' command is executed.
20:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:40:48 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:40:48 INFO  : Context for processor 'microblaze_0' is selected.
20:40:48 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:40:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:40:48 INFO  : Context for processor 'microblaze_0' is selected.
20:40:48 INFO  : System reset is completed.
20:40:51 INFO  : 'after 3000' command is executed.
20:40:52 INFO  : Context for processor 'microblaze_0' is selected.
20:40:52 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:40:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:40:52 INFO  : Context for processor 'microblaze_0' is selected.
20:40:52 INFO  : 'con' command is executed.
20:40:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:40:52 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:46:30 INFO  : Disconnected from the channel tcfchan#9.
20:46:42 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
20:46:54 INFO  : Result from executing command 'getProjects': ads8681_platform
20:46:54 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:47:01 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:47:03 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:47:03 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
20:47:03 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
20:47:03 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
20:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:08 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:47:08 INFO  : 'jtag frequency' command is executed.
20:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:47:10 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:47:10 INFO  : Context for processor 'microblaze_0' is selected.
20:47:10 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:47:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:47:10 INFO  : Context for processor 'microblaze_0' is selected.
20:47:10 INFO  : System reset is completed.
20:47:13 INFO  : 'after 3000' command is executed.
20:47:14 INFO  : Context for processor 'microblaze_0' is selected.
20:47:14 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:47:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:47:14 INFO  : Context for processor 'microblaze_0' is selected.
20:47:14 INFO  : 'con' command is executed.
20:47:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:47:14 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
20:56:32 INFO  : Disconnected from the channel tcfchan#11.
20:56:42 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
20:56:53 INFO  : Result from executing command 'getProjects': ads8681_platform
20:56:53 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:57:01 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:57:03 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:57:03 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
20:57:03 INFO  : The file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
20:57:03 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
20:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:13 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
20:57:13 INFO  : 'jtag frequency' command is executed.
20:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
20:57:16 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
20:57:16 INFO  : Context for processor 'microblaze_0' is selected.
20:57:16 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
20:57:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:57:16 INFO  : Context for processor 'microblaze_0' is selected.
20:57:16 INFO  : System reset is completed.
20:57:19 INFO  : 'after 3000' command is executed.
20:57:19 INFO  : Context for processor 'microblaze_0' is selected.
20:57:19 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
20:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

20:57:19 INFO  : Context for processor 'microblaze_0' is selected.
20:57:19 INFO  : 'con' command is executed.
20:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:57:19 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:19:08 INFO  : Disconnected from the channel tcfchan#13.
21:19:46 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:56 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:19:56 INFO  : 'jtag frequency' command is executed.
21:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:19:58 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:19:58 INFO  : Context for processor 'microblaze_0' is selected.
21:19:58 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:19:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:19:58 INFO  : Context for processor 'microblaze_0' is selected.
21:19:58 INFO  : System reset is completed.
21:20:01 INFO  : 'after 3000' command is executed.
21:20:01 INFO  : Context for processor 'microblaze_0' is selected.
21:20:02 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:20:02 INFO  : Context for processor 'microblaze_0' is selected.
21:20:02 INFO  : 'con' command is executed.
21:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:20:02 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:20:45 INFO  : Disconnected from the channel tcfchan#14.
21:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:51 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:20:51 INFO  : 'jtag frequency' command is executed.
21:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:20:53 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:20:53 INFO  : Context for processor 'microblaze_0' is selected.
21:20:53 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:20:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:20:53 INFO  : Context for processor 'microblaze_0' is selected.
21:20:53 INFO  : System reset is completed.
21:20:56 INFO  : 'after 3000' command is executed.
21:20:56 INFO  : Context for processor 'microblaze_0' is selected.
21:20:56 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:20:56 INFO  : Context for processor 'microblaze_0' is selected.
21:20:56 INFO  : 'con' command is executed.
21:20:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:20:56 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:22:38 INFO  : Disconnected from the channel tcfchan#15.
21:24:17 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:21 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:24:21 INFO  : 'jtag frequency' command is executed.
21:24:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:24:23 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:24:23 INFO  : Context for processor 'microblaze_0' is selected.
21:24:23 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:24:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:24:23 INFO  : Context for processor 'microblaze_0' is selected.
21:24:23 INFO  : System reset is completed.
21:24:26 INFO  : 'after 3000' command is executed.
21:24:26 INFO  : Context for processor 'microblaze_0' is selected.
21:24:27 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:24:27 INFO  : Context for processor 'microblaze_0' is selected.
21:24:27 INFO  : 'con' command is executed.
21:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:24:27 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:25:06 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:26:54 INFO  : Disconnected from the channel tcfchan#16.
21:27:00 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:27:14 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:18 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:27:18 INFO  : 'jtag frequency' command is executed.
21:27:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:27:20 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:27:21 INFO  : Context for processor 'microblaze_0' is selected.
21:27:21 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:27:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:27:21 INFO  : Context for processor 'microblaze_0' is selected.
21:27:21 INFO  : System reset is completed.
21:27:24 INFO  : 'after 3000' command is executed.
21:27:24 INFO  : Context for processor 'microblaze_0' is selected.
21:27:24 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:27:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:27:24 INFO  : Context for processor 'microblaze_0' is selected.
21:27:24 INFO  : 'con' command is executed.
21:27:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:27:24 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:28:28 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:28:31 INFO  : Disconnected from the channel tcfchan#17.
21:28:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:36 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:28:36 INFO  : 'jtag frequency' command is executed.
21:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:28:38 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:28:38 INFO  : Context for processor 'microblaze_0' is selected.
21:28:38 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:28:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:28:38 INFO  : Context for processor 'microblaze_0' is selected.
21:28:38 INFO  : System reset is completed.
21:28:41 INFO  : 'after 3000' command is executed.
21:28:41 INFO  : Context for processor 'microblaze_0' is selected.
21:28:42 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:28:42 INFO  : Context for processor 'microblaze_0' is selected.
21:28:42 INFO  : 'con' command is executed.
21:28:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:28:42 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:29:53 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:29:58 INFO  : Disconnected from the channel tcfchan#18.
21:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:59 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:29:59 INFO  : 'jtag frequency' command is executed.
21:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:30:01 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:30:01 INFO  : Context for processor 'microblaze_0' is selected.
21:30:01 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:30:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:30:01 INFO  : Context for processor 'microblaze_0' is selected.
21:30:01 INFO  : System reset is completed.
21:30:04 INFO  : 'after 3000' command is executed.
21:30:05 INFO  : Context for processor 'microblaze_0' is selected.
21:30:05 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:30:05 INFO  : Context for processor 'microblaze_0' is selected.
21:30:05 INFO  : 'con' command is executed.
21:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:30:05 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:31:24 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:31:29 INFO  : Disconnected from the channel tcfchan#19.
21:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:31:39 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:44 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:31:44 INFO  : 'jtag frequency' command is executed.
21:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:31:46 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:31:46 INFO  : Context for processor 'microblaze_0' is selected.
21:31:46 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:31:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:31:46 INFO  : Context for processor 'microblaze_0' is selected.
21:31:46 INFO  : System reset is completed.
21:31:49 INFO  : 'after 3000' command is executed.
21:31:50 INFO  : Context for processor 'microblaze_0' is selected.
21:31:50 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:31:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:31:50 INFO  : Context for processor 'microblaze_0' is selected.
21:31:50 INFO  : 'con' command is executed.
21:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:31:50 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:32:28 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:32:33 INFO  : Disconnected from the channel tcfchan#20.
21:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:41 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:32:41 INFO  : 'jtag frequency' command is executed.
21:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:32:43 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:32:43 INFO  : Context for processor 'microblaze_0' is selected.
21:32:43 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:32:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:32:43 INFO  : Context for processor 'microblaze_0' is selected.
21:32:43 INFO  : System reset is completed.
21:32:46 INFO  : 'after 3000' command is executed.
21:32:46 INFO  : Context for processor 'microblaze_0' is selected.
21:32:47 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:32:47 INFO  : Context for processor 'microblaze_0' is selected.
21:32:47 INFO  : 'con' command is executed.
21:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:32:47 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:39:14 INFO  : Disconnected from the channel tcfchan#21.
21:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:27 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:39:27 INFO  : 'jtag frequency' command is executed.
21:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:39:29 INFO  : Device configured successfully with "/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:39:29 INFO  : Context for processor 'microblaze_0' is selected.
21:39:29 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:39:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:39:29 INFO  : Context for processor 'microblaze_0' is selected.
21:39:29 INFO  : System reset is completed.
21:39:32 INFO  : 'after 3000' command is executed.
21:39:32 INFO  : Context for processor 'microblaze_0' is selected.
21:39:33 INFO  : The application '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/Workbench/FPGA/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:39:33 INFO  : Context for processor 'microblaze_0' is selected.
21:39:33 INFO  : 'con' command is executed.
21:39:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:39:33 INFO  : Launch script is exported to file '/home/grzegorz/git/Workbench/FPGA/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:41:02 INFO  : Disconnected from the channel tcfchan#22.
15:37:56 DEBUG : Logs will be stored at '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/IDE.log'.
15:37:57 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/temp_xsdb_launch_script.tcl
15:38:00 INFO  : XSCT server has started successfully.
15:38:00 INFO  : plnx-install-location is set to ''
15:38:00 INFO  : Successfully done setting XSCT server connection channel  
15:38:00 INFO  : Successfully done setting workspace for the tool. 
15:38:02 INFO  : Successfully done query RDI_DATADIR 
15:38:02 INFO  : Registering command handlers for Vitis TCF services
15:38:03 INFO  : Platform repository initialization has completed.
15:39:14 INFO  : Result from executing command 'getProjects': ads8681_platform
15:39:14 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:39:22 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:45:10 INFO  : Result from executing command 'removePlatformRepo': 
15:45:16 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:54:24 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_ads8681-Default'. 
Make sure that the application 'ads8681' is built properly for configuration 'Debug' before launching.
15:55:39 INFO  : Result from executing command 'getProjects': ads8681_platform
15:55:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:55:57 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
15:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:11 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
15:56:11 INFO  : 'jtag frequency' command is executed.
15:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
15:56:13 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
15:56:13 INFO  : Context for processor 'microblaze_0' is selected.
15:56:13 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
15:56:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:56:14 INFO  : Context for processor 'microblaze_0' is selected.
15:56:14 INFO  : System reset is completed.
15:56:17 INFO  : 'after 3000' command is executed.
15:56:17 INFO  : Context for processor 'microblaze_0' is selected.
15:56:17 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
15:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

15:56:17 INFO  : Context for processor 'microblaze_0' is selected.
15:56:17 INFO  : 'con' command is executed.
15:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:56:17 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
15:56:41 INFO  : Disconnected from the channel tcfchan#5.
22:42:18 INFO  : Result from executing command 'removePlatformRepo': 
22:42:24 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
21:20:17 DEBUG : Logs will be stored at '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/IDE.log'.
21:20:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/temp_xsdb_launch_script.tcl
21:20:21 INFO  : XSCT server has started successfully.
21:20:21 INFO  : plnx-install-location is set to ''
21:20:21 INFO  : Successfully done setting XSCT server connection channel  
21:20:21 INFO  : Successfully done setting workspace for the tool. 
21:20:22 INFO  : Registering command handlers for Vitis TCF services
21:20:23 INFO  : Successfully done query RDI_DATADIR 
21:20:23 INFO  : Platform repository initialization has completed.
21:28:39 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
21:28:59 INFO  : Result from executing command 'getProjects': ads8681_platform
21:28:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
21:29:41 INFO  : Hardware specification for platform project 'ads8681_platform' is updated.
21:29:52 INFO  : Result from executing command 'getProjects': ads8681_platform
21:29:52 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
21:29:57 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:30:00 INFO  : The hardware specification used by project 'ads8681' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:30:00 INFO  : The file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.mmi' stored in project is removed.
21:30:00 INFO  : The file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit' stored in project is removed.
21:30:00 INFO  : The updated bitstream files are copied from platform to folder '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream' in project 'ads8681'.
21:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:26 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:30:26 INFO  : 'jtag frequency' command is executed.
21:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:30:28 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:30:28 INFO  : Context for processor 'microblaze_0' is selected.
21:30:28 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:30:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:30:28 INFO  : Context for processor 'microblaze_0' is selected.
21:30:28 INFO  : System reset is completed.
21:30:31 INFO  : 'after 3000' command is executed.
21:30:31 INFO  : Context for processor 'microblaze_0' is selected.
21:30:32 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:30:32 INFO  : Context for processor 'microblaze_0' is selected.
21:30:32 INFO  : 'con' command is executed.
21:30:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:30:32 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:33:54 INFO  : Disconnected from the channel tcfchan#3.
21:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:05 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:35:05 INFO  : 'jtag frequency' command is executed.
21:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:35:07 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:35:07 INFO  : Context for processor 'microblaze_0' is selected.
21:35:07 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:35:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:35:07 INFO  : Context for processor 'microblaze_0' is selected.
21:35:07 INFO  : System reset is completed.
21:35:10 INFO  : 'after 3000' command is executed.
21:35:10 INFO  : Context for processor 'microblaze_0' is selected.
21:35:11 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:35:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:35:11 INFO  : Context for processor 'microblaze_0' is selected.
21:35:11 INFO  : 'con' command is executed.
21:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:35:11 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:35:25 INFO  : Disconnected from the channel tcfchan#4.
21:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:35:35 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:42 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:35:42 INFO  : 'jtag frequency' command is executed.
21:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:35:44 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:35:44 INFO  : Context for processor 'microblaze_0' is selected.
21:35:44 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:35:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:35:44 INFO  : Context for processor 'microblaze_0' is selected.
21:35:44 INFO  : System reset is completed.
21:35:47 INFO  : 'after 3000' command is executed.
21:35:47 INFO  : Context for processor 'microblaze_0' is selected.
21:35:48 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:35:48 INFO  : Context for processor 'microblaze_0' is selected.
21:35:48 INFO  : 'con' command is executed.
21:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:35:48 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:38:36 INFO  : Disconnected from the channel tcfchan#5.
21:38:50 INFO  : Result from executing command 'removePlatformRepo': 
21:39:00 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
20:38:24 DEBUG : Logs will be stored at '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/IDE.log'.
20:38:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/temp_xsdb_launch_script.tcl
20:38:28 INFO  : XSCT server has started successfully.
20:38:28 INFO  : plnx-install-location is set to ''
20:38:28 INFO  : Successfully done setting XSCT server connection channel  
20:38:28 INFO  : Successfully done setting workspace for the tool. 
20:38:29 INFO  : Registering command handlers for Vitis TCF services
20:38:30 INFO  : Platform repository initialization has completed.
20:38:30 INFO  : Successfully done query RDI_DATADIR 
20:39:15 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
20:39:36 INFO  : Result from executing command 'getProjects': ads8681_platform
20:39:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
20:39:47 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:43:59 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:44:33 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:45:20 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:45:30 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
20:46:39 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:02:35 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:02:51 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:03:34 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:04:26 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:04:42 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:04:50 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:04:55 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:05:34 INFO  : Build configuration of 'ads8681_system' is updated to 'Release'
21:05:34 INFO  : Build configuration of system project is automatically updated to 'Release'.
21:05:34 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:05:39 INFO  : Build configuration of 'ads8681_system' is updated to 'Debug'
21:05:39 INFO  : Build configuration of system project is automatically updated to 'Debug'.
21:05:39 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:44 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:05:44 INFO  : 'jtag frequency' command is executed.
21:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:05:47 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:05:47 INFO  : Context for processor 'microblaze_0' is selected.
21:05:47 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:05:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:05:47 INFO  : Context for processor 'microblaze_0' is selected.
21:05:47 INFO  : System reset is completed.
21:05:50 INFO  : 'after 3000' command is executed.
21:05:50 INFO  : Context for processor 'microblaze_0' is selected.
21:05:50 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:05:50 INFO  : Context for processor 'microblaze_0' is selected.
21:05:50 INFO  : 'con' command is executed.
21:05:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:05:50 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:06:23 INFO  : Disconnected from the channel tcfchan#3.
21:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:06:33 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:45 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:06:45 INFO  : 'jtag frequency' command is executed.
21:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:06:47 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:06:47 INFO  : Context for processor 'microblaze_0' is selected.
21:06:47 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:06:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:06:48 INFO  : Context for processor 'microblaze_0' is selected.
21:06:48 INFO  : System reset is completed.
21:06:51 INFO  : 'after 3000' command is executed.
21:06:51 INFO  : Context for processor 'microblaze_0' is selected.
21:06:51 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:06:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:06:51 INFO  : Context for processor 'microblaze_0' is selected.
21:06:51 INFO  : 'con' command is executed.
21:06:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:06:51 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:14:32 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:14:36 INFO  : Disconnected from the channel tcfchan#4.
21:14:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:42 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:14:42 INFO  : 'jtag frequency' command is executed.
21:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:14:44 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:14:44 INFO  : Context for processor 'microblaze_0' is selected.
21:14:44 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:14:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:14:44 INFO  : Context for processor 'microblaze_0' is selected.
21:14:44 INFO  : System reset is completed.
21:14:47 INFO  : 'after 3000' command is executed.
21:14:47 INFO  : Context for processor 'microblaze_0' is selected.
21:14:48 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:14:48 INFO  : Context for processor 'microblaze_0' is selected.
21:14:48 INFO  : 'con' command is executed.
21:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:14:48 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:25:15 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:25:21 INFO  : Disconnected from the channel tcfchan#5.
21:25:28 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:26:18 INFO  : Result from executing command 'removePlatformRepo': 
21:26:25 INFO  : Result from executing command 'getProjects': ads8681_platform
21:26:25 INFO  : Result from executing command 'getPlatforms': ads8681_platform|/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/ads8681_platform.xpfm;xilinx_vck190_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm;xilinx_vck190_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_dfx_202410_1/xilinx_vck190_base_dfx_202410_1.xpfm;xilinx_vek280_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_202410_1/xilinx_vek280_base_202410_1.xpfm;xilinx_vek280_base_bdc_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vek280_base_bdc_202410_1/xilinx_vek280_base_bdc_202410_1.xpfm;xilinx_vmk180_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_vmk180_base_202410_1/xilinx_vmk180_base_202410_1.xpfm;xilinx_zcu102_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|/opt/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
21:26:29 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:27:11 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:28:51 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:42:49 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:53 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:42:53 INFO  : 'jtag frequency' command is executed.
21:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:42:55 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:42:55 INFO  : Context for processor 'microblaze_0' is selected.
21:42:56 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:42:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:42:56 INFO  : Context for processor 'microblaze_0' is selected.
21:42:56 INFO  : System reset is completed.
21:42:59 INFO  : 'after 3000' command is executed.
21:42:59 INFO  : Context for processor 'microblaze_0' is selected.
21:42:59 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:42:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:42:59 INFO  : Context for processor 'microblaze_0' is selected.
21:42:59 INFO  : 'con' command is executed.
21:42:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:42:59 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:47:16 INFO  : Disconnected from the channel tcfchan#8.
21:49:43 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:49:54 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:50:07 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:50:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:15 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:50:15 INFO  : 'jtag frequency' command is executed.
21:50:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:50:17 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:50:17 INFO  : Context for processor 'microblaze_0' is selected.
21:50:17 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:50:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:50:17 INFO  : Context for processor 'microblaze_0' is selected.
21:50:17 INFO  : System reset is completed.
21:50:20 INFO  : 'after 3000' command is executed.
21:50:20 INFO  : Context for processor 'microblaze_0' is selected.
21:50:21 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:50:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:50:21 INFO  : Context for processor 'microblaze_0' is selected.
21:50:21 INFO  : 'con' command is executed.
21:50:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:50:21 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
21:52:31 INFO  : Checking for BSP changes to sync application flags for project 'ads8681'...
21:52:36 INFO  : Disconnected from the channel tcfchan#9.
21:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:38 INFO  : Jtag cable 'Digilent Arty A7-100T 210319BCC513A' is selected.
21:52:38 INFO  : 'jtag frequency' command is executed.
21:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}' command is executed.
21:52:40 INFO  : Device configured successfully with "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit"
21:52:40 INFO  : Context for processor 'microblaze_0' is selected.
21:52:40 INFO  : Hardware design and registers information is loaded from '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa'.
21:52:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:52:40 INFO  : Context for processor 'microblaze_0' is selected.
21:52:40 INFO  : System reset is completed.
21:52:43 INFO  : 'after 3000' command is executed.
21:52:43 INFO  : Context for processor 'microblaze_0' is selected.
21:52:44 INFO  : The application '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf' is downloaded to processor 'microblaze_0'.
21:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319BCC513A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319BCC513A-13631093-0"}
fpga -file /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/_ide/bitstream/ads8681_block_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/export/ads8681_platform/hw/ads8681_block_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681/Debug/ads8681.elf
----------------End of Script----------------

21:52:44 INFO  : Context for processor 'microblaze_0' is selected.
21:52:44 INFO  : 'con' command is executed.
21:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:52:44 INFO  : Launch script is exported to file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_system/_ide/scripts/debugger_ads8681-default.tcl'
22:06:58 INFO  : Result from executing command 'removePlatformRepo': 
22:07:09 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
22:07:20 INFO  : Disconnected from the channel tcfchan#10.
