 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : des3_perf
Version: W-2024.09-SP4-1
Date   : Tue May 13 10:31:03 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u0/R1_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c
  key_sel_2          8000                  saed32rvt_ss0p95v25c
  des_2              70000                 saed32rvt_ss0p95v25c
  crp_46             8000                  saed32rvt_ss0p95v25c
  sbox8_46           ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00       0.01 r
  U198/Y (IBUFFX2_RVT)                     0.63       0.64 f
  U127/Y (INVX0_RVT)                       0.54       1.18 r
  U171/Y (INVX0_RVT)                       0.61       1.79 f
  U172/Y (INVX0_RVT)                       0.59       2.38 r
  u0/decrypt (des_2)                       0.00       2.38 r
  u0/uk/decrypt (key_sel_2)                0.00       2.38 r
  u0/uk/U458/Y (INVX0_RVT)                 0.15       2.53 f
  u0/uk/U440/Y (INVX0_RVT)                 0.08       2.62 r
  u0/uk/U435/Y (INVX0_RVT)                 0.08       2.70 f
  u0/uk/U457/Y (NBUFFX2_RVT)               0.10       2.80 f
  u0/uk/U45/Y (IBUFFX2_RVT)                0.33       3.13 r
  u0/uk/U163/Y (AO22X1_RVT)                3.95       7.08 r
  u0/uk/K2[46] (key_sel_2)                 0.00       7.08 r
  u0/u1/K_sub[46] (crp_46)                 0.00       7.08 r
  u0/u1/U19/Y (XOR2X1_RVT)                 0.33       7.41 f
  u0/u1/u7/addr[4] (sbox8_46)              0.00       7.41 f
  u0/u1/u7/U34/Y (INVX0_RVT)               0.16       7.58 r
  u0/u1/u7/U8/Y (NAND2X2_RVT)              0.15       7.73 f
  u0/u1/u7/U15/Y (NAND2X4_RVT)             0.38       8.10 r
  u0/u1/u7/U26/Y (INVX0_RVT)               0.76       8.87 f
  u0/u1/u7/U17/Y (OA222X1_RVT)             0.28       9.14 f
  u0/u1/u7/U4/Y (AND2X1_RVT)               0.08       9.22 f
  u0/u1/u7/U89/Y (NAND4X0_RVT)             0.11       9.33 r
  u0/u1/u7/dout[4] (sbox8_46)              0.00       9.33 r
  u0/u1/P[21] (crp_46)                     0.00       9.33 r
  u0/U489/Y (XOR2X1_RVT)                   0.30       9.64 f
  u0/R1_reg[21]/D (DFFX1_RVT)              0.10       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u0/R1_reg[21]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u0/R1_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c
  key_sel_2          8000                  saed32rvt_ss0p95v25c
  des_2              70000                 saed32rvt_ss0p95v25c
  crp_46             8000                  saed32rvt_ss0p95v25c
  sbox8_46           ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00       0.01 r
  U198/Y (IBUFFX2_RVT)                     0.63       0.64 f
  U127/Y (INVX0_RVT)                       0.54       1.18 r
  U171/Y (INVX0_RVT)                       0.61       1.79 f
  U172/Y (INVX0_RVT)                       0.59       2.38 r
  u0/decrypt (des_2)                       0.00       2.38 r
  u0/uk/decrypt (key_sel_2)                0.00       2.38 r
  u0/uk/U458/Y (INVX0_RVT)                 0.15       2.53 f
  u0/uk/U440/Y (INVX0_RVT)                 0.08       2.62 r
  u0/uk/U435/Y (INVX0_RVT)                 0.08       2.70 f
  u0/uk/U457/Y (NBUFFX2_RVT)               0.10       2.80 f
  u0/uk/U45/Y (IBUFFX2_RVT)                0.33       3.13 r
  u0/uk/U163/Y (AO22X1_RVT)                3.95       7.08 r
  u0/uk/K2[46] (key_sel_2)                 0.00       7.08 r
  u0/u1/K_sub[46] (crp_46)                 0.00       7.08 r
  u0/u1/U19/Y (XOR2X1_RVT)                 0.33       7.41 f
  u0/u1/u7/addr[4] (sbox8_46)              0.00       7.41 f
  u0/u1/u7/U34/Y (INVX0_RVT)               0.16       7.58 r
  u0/u1/u7/U8/Y (NAND2X2_RVT)              0.15       7.73 f
  u0/u1/u7/U15/Y (NAND2X4_RVT)             0.38       8.10 r
  u0/u1/u7/U26/Y (INVX0_RVT)               0.76       8.87 f
  u0/u1/u7/U17/Y (OA222X1_RVT)             0.28       9.14 f
  u0/u1/u7/U4/Y (AND2X1_RVT)               0.08       9.22 f
  u0/u1/u7/U92/Y (NAND4X0_RVT)             0.11       9.33 r
  u0/u1/u7/dout[3] (sbox8_46)              0.00       9.33 r
  u0/u1/P[15] (crp_46)                     0.00       9.33 r
  u0/U490/Y (XOR2X1_RVT)                   0.30       9.64 f
  u0/R1_reg[15]/D (DFFX1_RVT)              0.10       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u0/R1_reg[15]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u1/R3_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c
  key_sel_1          8000                  saed32rvt_ss0p95v25c
  des_1              70000                 saed32rvt_ss0p95v25c
  crp_28             8000                  saed32rvt_ss0p95v25c
  sbox5_28           ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00       0.01 r
  U262/Y (NBUFFX2_RVT)                     0.61       0.62 r
  U186/Y (IBUFFX2_RVT)                     0.61       1.24 f
  U187/Y (DELLN1X2_RVT)                    0.74       1.97 f
  u1/decrypt (des_1)                       0.00       1.97 f
  u1/uk/decrypt (key_sel_1)                0.00       1.97 f
  u1/uk/U525/Y (NBUFFX2_RVT)               0.17       2.14 f
  u1/uk/U499/Y (INVX0_RVT)                 0.09       2.24 r
  u1/uk/U517/Y (NBUFFX2_RVT)               0.31       2.55 r
  u1/uk/U359/Y (INVX0_RVT)                 0.18       2.73 f
  u1/uk/U360/Y (DELLN1X2_RVT)              0.85       3.58 f
  u1/uk/U236/Y (INVX1_RVT)                 0.54       4.12 r
  u1/uk/U319/Y (AO22X1_RVT)                2.39       6.51 r
  u1/uk/K4[28] (key_sel_1)                 0.00       6.51 r
  u1/u3/K_sub[28] (crp_28)                 0.00       6.51 r
  u1/u3/U8/Y (XOR2X1_RVT)                  0.33       6.85 f
  u1/u3/u4/addr[4] (sbox5_28)              0.00       6.85 f
  u1/u3/u4/U14/Y (NAND2X4_RVT)             0.24       7.08 r
  u1/u3/u4/U5/Y (NAND2X4_RVT)              1.19       8.28 f
  u1/u3/u4/U16/Y (INVX0_RVT)               0.51       8.79 r
  u1/u3/u4/U60/Y (OA222X1_RVT)             0.16       8.96 r
  u1/u3/u4/U59/Y (OA221X1_RVT)             0.10       9.05 r
  u1/u3/u4/U17/Y (INVX0_RVT)               0.09       9.15 f
  u1/u3/u4/U31/Y (AOI221X1_RVT)            0.10       9.24 r
  u1/u3/u4/U93/Y (NAND4X0_RVT)             0.09       9.33 f
  u1/u3/u4/dout[4] (sbox5_28)              0.00       9.33 f
  u1/u3/P[3] (crp_28)                      0.00       9.33 f
  u1/U123/Y (XOR2X1_RVT)                   0.30       9.63 r
  u1/R3_reg[3]/D (DFFX1_RVT)               0.10       9.74 r
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u1/R3_reg[3]/CLK (DFFX1_RVT)             0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u0/R13_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c
  key_sel_2          8000                  saed32rvt_ss0p95v25c
  des_2              70000                 saed32rvt_ss0p95v25c
  crp_34             8000                  saed32rvt_ss0p95v25c
  sbox3_34           ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  decrypt (in)                             0.00       0.01 f
  U198/Y (IBUFFX2_RVT)                     0.62       0.63 r
  U127/Y (INVX0_RVT)                       0.55       1.18 f
  U171/Y (INVX0_RVT)                       0.60       1.77 r
  U172/Y (INVX0_RVT)                       0.60       2.38 f
  u0/decrypt (des_2)                       0.00       2.38 f
  u0/uk/decrypt (key_sel_2)                0.00       2.38 f
  u0/uk/U458/Y (INVX0_RVT)                 0.15       2.53 r
  u0/uk/U440/Y (INVX0_RVT)                 0.08       2.61 f
  u0/uk/U316/Y (INVX0_RVT)                 0.09       2.70 r
  u0/uk/U9/Y (IBUFFX2_RVT)                 0.33       3.04 f
  u0/uk/U126/Y (INVX1_RVT)                 0.61       3.64 r
  u0/uk/U238/Y (AO22X1_RVT)                3.01       6.66 r
  u0/uk/K14[16] (key_sel_2)                0.00       6.66 r
  u0/u13/K_sub[16] (crp_34)                0.00       6.66 r
  u0/u13/U50/Y (XOR2X1_RVT)                0.33       6.99 f
  u0/u13/u2/addr[4] (sbox3_34)             0.00       6.99 f
  u0/u13/u2/U25/Y (INVX0_RVT)              0.16       7.16 r
  u0/u13/u2/U19/Y (NAND2X4_RVT)            0.16       7.32 f
  u0/u13/u2/U46/Y (NAND2X0_RVT)            1.14       8.45 r
  u0/u13/u2/U13/Y (INVX0_RVT)              0.22       8.67 f
  u0/u13/u2/U45/Y (OA22X1_RVT)             0.40       9.07 f
  u0/u13/u2/U17/Y (AND3X1_RVT)             0.15       9.22 f
  u0/u13/u2/U79/Y (NAND4X0_RVT)            0.12       9.33 r
  u0/u13/u2/dout[1] (sbox3_34)             0.00       9.33 r
  u0/u13/P[24] (crp_34)                    0.00       9.33 r
  u0/U255/Y (XOR2X1_RVT)                   0.30       9.64 f
  u0/R13_reg[24]/D (DFFX1_RVT)             0.10       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u0/R13_reg[24]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R14_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c
  key_sel_0          8000                  saed32rvt_ss0p95v25c
  des_0              70000                 saed32rvt_ss0p95v25c
  crp_1              8000                  saed32rvt_ss0p95v25c
  sbox3_1            ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  decrypt (in)                             0.00       0.01 f
  U262/Y (NBUFFX2_RVT)                     0.59       0.60 f
  U185/Y (IBUFFX2_RVT)                     0.61       1.21 r
  U263/Y (IBUFFX2_RVT)                     0.64       1.85 f
  u2/decrypt (des_0)                       0.00       1.85 f
  u2/uk/decrypt (key_sel_0)                0.00       1.85 f
  u2/uk/U366/Y (INVX0_RVT)                 0.59       2.44 r
  u2/uk/U390/Y (INVX0_RVT)                 0.08       2.53 f
  u2/uk/U476/Y (NBUFFX2_RVT)               0.10       2.63 f
  u2/uk/U381/Y (INVX0_RVT)                 0.17       2.80 r
  u2/uk/U368/Y (INVX0_RVT)                 0.19       2.99 f
  u2/uk/U494/Y (IBUFFX2_RVT)               1.38       4.37 r
  u2/uk/U988/Y (AO22X1_RVT)                2.46       6.83 r
  u2/uk/K15[16] (key_sel_0)                0.00       6.83 r
  u2/u14/K_sub[16] (crp_1)                 0.00       6.83 r
  u2/u14/U14/Y (XOR2X1_RVT)                0.33       7.16 f
  u2/u14/u2/addr[4] (sbox3_1)              0.00       7.16 f
  u2/u14/u2/U22/Y (INVX0_RVT)              0.16       7.32 r
  u2/u14/u2/U3/Y (NAND2X2_RVT)             0.16       7.48 f
  u2/u14/u2/U14/Y (INVX0_RVT)              0.77       8.25 r
  u2/u14/u2/U8/Y (OR2X1_RVT)               0.23       8.48 r
  u2/u14/u2/U16/Y (INVX0_RVT)              0.20       8.68 f
  u2/u14/u2/U49/Y (OA22X1_RVT)             0.39       9.07 f
  u2/u14/u2/U20/Y (AND3X1_RVT)             0.15       9.22 f
  u2/u14/u2/U81/Y (NAND4X0_RVT)            0.12       9.33 r
  u2/u14/u2/dout[1] (sbox3_1)              0.00       9.33 r
  u2/u14/P[24] (crp_1)                     0.00       9.33 r
  u2/U274/Y (XOR2X1_RVT)                   0.30       9.64 f
  u2/R14_reg[24]/D (DFFX1_RVT)             0.10       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R14_reg[24]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u0/R4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c
  key_sel_2          8000                  saed32rvt_ss0p95v25c
  des_2              70000                 saed32rvt_ss0p95v25c
  crp_43             8000                  saed32rvt_ss0p95v25c
  sbox4_43           ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  decrypt (in)                             0.00       0.01 f
  U198/Y (IBUFFX2_RVT)                     0.62       0.63 r
  U127/Y (INVX0_RVT)                       0.55       1.18 f
  U171/Y (INVX0_RVT)                       0.60       1.77 r
  U172/Y (INVX0_RVT)                       0.60       2.38 f
  u0/decrypt (des_2)                       0.00       2.38 f
  u0/uk/decrypt (key_sel_2)                0.00       2.38 f
  u0/uk/U458/Y (INVX0_RVT)                 0.15       2.53 r
  u0/uk/U440/Y (INVX0_RVT)                 0.08       2.61 f
  u0/uk/U435/Y (INVX0_RVT)                 0.08       2.70 r
  u0/uk/U457/Y (NBUFFX2_RVT)               0.11       2.80 r
  u0/uk/U319/Y (INVX0_RVT)                 0.29       3.09 f
  u0/uk/U318/Y (INVX0_RVT)                 0.30       3.39 r
  u0/uk/U450/Y (INVX0_RVT)                 0.31       3.69 f
  u0/uk/U98/Y (INVX0_RVT)                  0.74       4.44 r
  u0/uk/U465/Y (AO22X1_RVT)                1.41       5.85 r
  u0/uk/K5[22] (key_sel_2)                 0.00       5.85 r
  u0/u4/K_sub[22] (crp_43)                 0.00       5.85 r
  u0/u4/U5/Y (XOR2X1_RVT)                  0.33       6.18 f
  u0/u4/u3/addr[4] (sbox4_43)              0.00       6.18 f
  u0/u4/u3/U15/Y (NBUFFX2_RVT)             0.11       6.29 f
  u0/u4/u3/U28/Y (INVX0_RVT)               0.09       6.38 r
  u0/u4/u3/U8/Y (NAND2X0_RVT)              0.19       6.57 f
  u0/u4/u3/U57/Y (NAND2X0_RVT)             1.60       8.17 r
  u0/u4/u3/U24/Y (INVX0_RVT)               0.37       8.54 f
  u0/u4/u3/U7/Y (AO21X1_RVT)               0.35       8.89 f
  u0/u4/u3/U54/Y (AND4X1_RVT)              0.10       9.00 f
  u0/u4/u3/U35/Y (OAI21X1_RVT)             0.17       9.16 r
  u0/u4/u3/U33/Y (AOI221X1_RVT)            0.11       9.27 f
  u0/u4/u3/U88/Y (NAND4X0_RVT)             0.06       9.33 r
  u0/u4/u3/dout[2] (sbox4_43)              0.00       9.33 r
  u0/u4/P[20] (crp_43)                     0.00       9.33 r
  u0/U36/Y (XOR2X1_RVT)                    0.30       9.64 f
  u0/R4_reg[20]/D (DFFX1_RVT)              0.10       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u0/R4_reg[20]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u0/R13_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c
  key_sel_2          8000                  saed32rvt_ss0p95v25c
  des_2              70000                 saed32rvt_ss0p95v25c
  crp_34             8000                  saed32rvt_ss0p95v25c
  sbox3_34           ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  decrypt (in)                             0.00       0.01 f
  U198/Y (IBUFFX2_RVT)                     0.62       0.63 r
  U127/Y (INVX0_RVT)                       0.55       1.18 f
  U171/Y (INVX0_RVT)                       0.60       1.77 r
  U172/Y (INVX0_RVT)                       0.60       2.38 f
  u0/decrypt (des_2)                       0.00       2.38 f
  u0/uk/decrypt (key_sel_2)                0.00       2.38 f
  u0/uk/U458/Y (INVX0_RVT)                 0.15       2.53 r
  u0/uk/U440/Y (INVX0_RVT)                 0.08       2.61 f
  u0/uk/U316/Y (INVX0_RVT)                 0.09       2.70 r
  u0/uk/U9/Y (IBUFFX2_RVT)                 0.33       3.04 f
  u0/uk/U126/Y (INVX1_RVT)                 0.61       3.64 r
  u0/uk/U238/Y (AO22X1_RVT)                3.01       6.66 r
  u0/uk/K14[16] (key_sel_2)                0.00       6.66 r
  u0/u13/K_sub[16] (crp_34)                0.00       6.66 r
  u0/u13/U50/Y (XOR2X1_RVT)                0.33       6.99 f
  u0/u13/u2/addr[4] (sbox3_34)             0.00       6.99 f
  u0/u13/u2/U25/Y (INVX0_RVT)              0.16       7.16 r
  u0/u13/u2/U19/Y (NAND2X4_RVT)            0.16       7.32 f
  u0/u13/u2/U46/Y (NAND2X0_RVT)            1.14       8.45 r
  u0/u13/u2/U13/Y (INVX0_RVT)              0.22       8.67 f
  u0/u13/u2/U45/Y (OA22X1_RVT)             0.40       9.07 f
  u0/u13/u2/U17/Y (AND3X1_RVT)             0.15       9.22 f
  u0/u13/u2/U82/Y (NAND4X0_RVT)            0.12       9.33 r
  u0/u13/u2/dout[2] (sbox3_34)             0.00       9.33 r
  u0/u13/P[16] (crp_34)                    0.00       9.33 r
  u0/U256/Y (XOR2X1_RVT)                   0.30       9.64 f
  u0/R13_reg[16]/D (DFFX1_RVT)             0.10       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u0/R13_reg[16]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R14_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c
  key_sel_0          8000                  saed32rvt_ss0p95v25c
  des_0              70000                 saed32rvt_ss0p95v25c
  crp_1              8000                  saed32rvt_ss0p95v25c
  sbox3_1            ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  decrypt (in)                             0.00       0.01 f
  U262/Y (NBUFFX2_RVT)                     0.59       0.60 f
  U185/Y (IBUFFX2_RVT)                     0.61       1.21 r
  U263/Y (IBUFFX2_RVT)                     0.64       1.85 f
  u2/decrypt (des_0)                       0.00       1.85 f
  u2/uk/decrypt (key_sel_0)                0.00       1.85 f
  u2/uk/U366/Y (INVX0_RVT)                 0.59       2.44 r
  u2/uk/U390/Y (INVX0_RVT)                 0.08       2.53 f
  u2/uk/U476/Y (NBUFFX2_RVT)               0.10       2.63 f
  u2/uk/U381/Y (INVX0_RVT)                 0.17       2.80 r
  u2/uk/U368/Y (INVX0_RVT)                 0.19       2.99 f
  u2/uk/U494/Y (IBUFFX2_RVT)               1.38       4.37 r
  u2/uk/U988/Y (AO22X1_RVT)                2.46       6.83 r
  u2/uk/K15[16] (key_sel_0)                0.00       6.83 r
  u2/u14/K_sub[16] (crp_1)                 0.00       6.83 r
  u2/u14/U14/Y (XOR2X1_RVT)                0.33       7.16 f
  u2/u14/u2/addr[4] (sbox3_1)              0.00       7.16 f
  u2/u14/u2/U22/Y (INVX0_RVT)              0.16       7.32 r
  u2/u14/u2/U3/Y (NAND2X2_RVT)             0.16       7.48 f
  u2/u14/u2/U14/Y (INVX0_RVT)              0.77       8.25 r
  u2/u14/u2/U8/Y (OR2X1_RVT)               0.23       8.48 r
  u2/u14/u2/U16/Y (INVX0_RVT)              0.20       8.68 f
  u2/u14/u2/U49/Y (OA22X1_RVT)             0.39       9.07 f
  u2/u14/u2/U20/Y (AND3X1_RVT)             0.15       9.22 f
  u2/u14/u2/U79/Y (NAND4X0_RVT)            0.12       9.33 r
  u2/u14/u2/dout[2] (sbox3_1)              0.00       9.33 r
  u2/u14/P[16] (crp_1)                     0.00       9.33 r
  u2/U273/Y (XOR2X1_RVT)                   0.30       9.64 f
  u2/R14_reg[16]/D (DFFX1_RVT)             0.10       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R14_reg[16]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u1/R2_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c
  key_sel_1          8000                  saed32rvt_ss0p95v25c
  des_1              70000                 saed32rvt_ss0p95v25c
  crp_29             8000                  saed32rvt_ss0p95v25c
  sbox1_29           ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  decrypt (in)                             0.00       0.01 f
  U262/Y (NBUFFX2_RVT)                     0.59       0.60 f
  U186/Y (IBUFFX2_RVT)                     0.61       1.21 r
  U187/Y (DELLN1X2_RVT)                    0.75       1.96 r
  u1/decrypt (des_1)                       0.00       1.96 r
  u1/uk/decrypt (key_sel_1)                0.00       1.96 r
  u1/uk/U525/Y (NBUFFX2_RVT)               0.17       2.13 r
  u1/uk/U505/Y (NBUFFX2_RVT)               0.10       2.24 r
  u1/uk/U500/Y (INVX0_RVT)                 0.17       2.41 f
  u1/uk/U497/Y (INVX0_RVT)                 0.17       2.58 r
  u1/uk/U440/Y (INVX0_RVT)                 0.47       3.05 f
  u1/uk/U13/Y (IBUFFX4_RVT)                0.37       3.42 r
  u1/uk/U14/Y (AO22X2_RVT)                 3.83       7.24 r
  u1/uk/K3[6] (key_sel_1)                  0.00       7.24 r
  u1/u2/K_sub[6] (crp_29)                  0.00       7.24 r
  u1/u2/U43/Y (XOR2X1_RVT)                 0.34       7.58 f
  u1/u2/u0/addr[6] (sbox1_29)              0.00       7.58 f
  u1/u2/u0/U29/Y (INVX0_RVT)               0.19       7.77 r
  u1/u2/u0/U15/Y (AND2X1_RVT)              0.22       7.99 r
  u1/u2/u0/U16/Y (NAND2X0_RVT)             0.07       8.06 f
  u1/u2/u0/U22/Y (INVX0_RVT)               0.19       8.25 r
  u1/u2/u0/U3/Y (AOI21X1_RVT)              0.11       8.36 f
  u1/u2/u0/U31/Y (NAND3X0_RVT)             0.51       8.87 r
  u1/u2/u0/U52/Y (AOI222X1_RVT)            0.17       9.04 f
  u1/u2/u0/U51/Y (AND3X1_RVT)              0.09       9.13 f
  u1/u2/u0/U54/Y (OA221X1_RVT)             0.14       9.27 f
  u1/u2/u0/U84/Y (NAND4X0_RVT)             0.06       9.33 r
  u1/u2/u0/dout[2] (sbox1_29)              0.00       9.33 r
  u1/u2/P[17] (crp_29)                     0.00       9.33 r
  u1/U466/Y (XOR2X1_RVT)                   0.30       9.64 f
  u1/R2_reg[17]/D (DFFX1_RVT)              0.10       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u1/R2_reg[17]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: key_c_r_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des3_perf          280000                saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  decrypt (in)                             0.00       0.01 f
  U262/Y (NBUFFX2_RVT)                     0.59       0.60 f
  U186/Y (IBUFFX2_RVT)                     0.61       1.21 r
  U193/Y (NBUFFX2_RVT)                     0.57       1.78 r
  U162/Y (INVX0_RVT)                       0.64       2.42 f
  U163/Y (INVX1_RVT)                       2.03       4.45 r
  U179/Y (OAI22X1_RVT)                     5.17       9.62 f
  key_c_r_reg[0][13]/D (DFFX1_RVT)         0.12       9.75 f
  data arrival time                                   9.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  key_c_r_reg[0][13]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.75
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
