

================================================================
== Vitis HLS Report for 'adders_io'
================================================================
* Date:           Thu Oct 13 16:05:03 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        labA-2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.00 ns|  0.907 ns|     0.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  4.000 ns|  4.000 ns|    3|    3|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in2_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %in2" [../course-labA/Interface_Synthesis/lab2/adders_io.c:48]   --->   Operation 4 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in1_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %in1" [../course-labA/Interface_Synthesis/lab2/adders_io.c:48]   --->   Operation 5 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%in_out1_read = read i32 @_ssdm_op_Read.ap_hs.i32P0A, i32 %in_out1" [../course-labA/Interface_Synthesis/lab2/adders_io.c:53]   --->   Operation 6 'read' 'in_out1_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.90>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%in_out1_read = read i32 @_ssdm_op_Read.ap_hs.i32P0A, i32 %in_out1" [../course-labA/Interface_Synthesis/lab2/adders_io.c:53]   --->   Operation 7 'read' 'in_out1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i32 %in2_read, i32 %in1_read" [../course-labA/Interface_Synthesis/lab2/adders_io.c:53]   --->   Operation 8 'add' 'add_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln53_1 = add i32 %add_ln53, i32 %in_out1_read" [../course-labA/Interface_Synthesis/lab2/adders_io.c:53]   --->   Operation 9 'add' 'add_ln53_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_hs.i32P0A, i32 %in_out1, i32 %add_ln53_1" [../course-labA/Interface_Synthesis/lab2/adders_io.c:53]   --->   Operation 10 'write' 'write_ln53' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../course-labA/Interface_Synthesis/lab2/adders_io.c:48]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in1"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in2"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_out1"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_out1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_hs.i32P0A, i32 %in_out1, i32 %add_ln53_1" [../course-labA/Interface_Synthesis/lab2/adders_io.c:53]   --->   Operation 18 'write' 'write_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [../course-labA/Interface_Synthesis/lab2/adders_io.c:56]   --->   Operation 19 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.54ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.907ns
The critical path consists of the following:
	register read operation ('in_out1_read', ../course-labA/Interface_Synthesis/lab2/adders_io.c:53) on port 'in_out1' (../course-labA/Interface_Synthesis/lab2/adders_io.c:53) [13]  (0 ns)
	'add' operation ('add_ln53_1', ../course-labA/Interface_Synthesis/lab2/adders_io.c:53) [15]  (0.907 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
