
RTOS_STM32_F303RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094c8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08009668  08009668  00019668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097d8  080097d8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  080097d8  080097d8  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080097d8  080097d8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097d8  080097d8  000197d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097dc  080097dc  000197dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080097e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00001918  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001994  20001994  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001e48d  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004128  00000000  00000000  0003e57c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001908  00000000  00000000  000426a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000138c  00000000  00000000  00043fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024eeb  00000000  00000000  0004533c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001fa46  00000000  00000000  0006a227  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000df906  00000000  00000000  00089c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000712c  00000000  00000000  00169574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  001706a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009650 	.word	0x08009650

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08009650 	.word	0x08009650

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000280:	b480      	push	{r7}
 8000282:	b085      	sub	sp, #20
 8000284:	af00      	add	r7, sp, #0
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	60b9      	str	r1, [r7, #8]
 800028a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	4a07      	ldr	r2, [pc, #28]	; (80002ac <vApplicationGetIdleTaskMemory+0x2c>)
 8000290:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000292:	68bb      	ldr	r3, [r7, #8]
 8000294:	4a06      	ldr	r2, [pc, #24]	; (80002b0 <vApplicationGetIdleTaskMemory+0x30>)
 8000296:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	2280      	movs	r2, #128	; 0x80
 800029c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800029e:	bf00      	nop
 80002a0:	3714      	adds	r7, #20
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	20000098 	.word	0x20000098
 80002b0:	20000138 	.word	0x20000138

080002b4 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80002b4:	b480      	push	{r7}
 80002b6:	b085      	sub	sp, #20
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	60f8      	str	r0, [r7, #12]
 80002bc:	60b9      	str	r1, [r7, #8]
 80002be:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	4a07      	ldr	r2, [pc, #28]	; (80002e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80002c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80002c6:	68bb      	ldr	r3, [r7, #8]
 80002c8:	4a06      	ldr	r2, [pc, #24]	; (80002e4 <vApplicationGetTimerTaskMemory+0x30>)
 80002ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80002d2:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80002d4:	bf00      	nop
 80002d6:	3714      	adds	r7, #20
 80002d8:	46bd      	mov	sp, r7
 80002da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002de:	4770      	bx	lr
 80002e0:	20000338 	.word	0x20000338
 80002e4:	200003d8 	.word	0x200003d8

080002e8 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80002f2:	4a38      	ldr	r2, [pc, #224]	; (80003d4 <HD44780_Init+0xec>)
 80002f4:	79fb      	ldrb	r3, [r7, #7]
 80002f6:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 80002f8:	4b37      	ldr	r3, [pc, #220]	; (80003d8 <HD44780_Init+0xf0>)
 80002fa:	2208      	movs	r2, #8
 80002fc:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80002fe:	4b37      	ldr	r3, [pc, #220]	; (80003dc <HD44780_Init+0xf4>)
 8000300:	2200      	movs	r2, #0
 8000302:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000304:	4b33      	ldr	r3, [pc, #204]	; (80003d4 <HD44780_Init+0xec>)
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	2b01      	cmp	r3, #1
 800030a:	d907      	bls.n	800031c <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 800030c:	4b33      	ldr	r3, [pc, #204]	; (80003dc <HD44780_Init+0xf4>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	f043 0308 	orr.w	r3, r3, #8
 8000314:	b2da      	uxtb	r2, r3
 8000316:	4b31      	ldr	r3, [pc, #196]	; (80003dc <HD44780_Init+0xf4>)
 8000318:	701a      	strb	r2, [r3, #0]
 800031a:	e006      	b.n	800032a <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 800031c:	4b2f      	ldr	r3, [pc, #188]	; (80003dc <HD44780_Init+0xf4>)
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	f043 0304 	orr.w	r3, r3, #4
 8000324:	b2da      	uxtb	r2, r3
 8000326:	4b2d      	ldr	r3, [pc, #180]	; (80003dc <HD44780_Init+0xf4>)
 8000328:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800032a:	f000 f985 	bl	8000638 <DelayInit>
  HAL_Delay(50);
 800032e:	2032      	movs	r0, #50	; 0x32
 8000330:	f000 ffd6 	bl	80012e0 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000334:	4b28      	ldr	r3, [pc, #160]	; (80003d8 <HD44780_Init+0xf0>)
 8000336:	781b      	ldrb	r3, [r3, #0]
 8000338:	4618      	mov	r0, r3
 800033a:	f000 f943 	bl	80005c4 <ExpanderWrite>
  HAL_Delay(1000);
 800033e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000342:	f000 ffcd 	bl	80012e0 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000346:	2030      	movs	r0, #48	; 0x30
 8000348:	f000 f92b 	bl	80005a2 <Write4Bits>
  DelayUS(4500);
 800034c:	f241 1094 	movw	r0, #4500	; 0x1194
 8000350:	f000 f99c 	bl	800068c <DelayUS>

  Write4Bits(0x03 << 4);
 8000354:	2030      	movs	r0, #48	; 0x30
 8000356:	f000 f924 	bl	80005a2 <Write4Bits>
  DelayUS(4500);
 800035a:	f241 1094 	movw	r0, #4500	; 0x1194
 800035e:	f000 f995 	bl	800068c <DelayUS>

  Write4Bits(0x03 << 4);
 8000362:	2030      	movs	r0, #48	; 0x30
 8000364:	f000 f91d 	bl	80005a2 <Write4Bits>
  DelayUS(4500);
 8000368:	f241 1094 	movw	r0, #4500	; 0x1194
 800036c:	f000 f98e 	bl	800068c <DelayUS>

  Write4Bits(0x02 << 4);
 8000370:	2020      	movs	r0, #32
 8000372:	f000 f916 	bl	80005a2 <Write4Bits>
  DelayUS(100);
 8000376:	2064      	movs	r0, #100	; 0x64
 8000378:	f000 f988 	bl	800068c <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 800037c:	4b17      	ldr	r3, [pc, #92]	; (80003dc <HD44780_Init+0xf4>)
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	f043 0320 	orr.w	r3, r3, #32
 8000384:	b2db      	uxtb	r3, r3
 8000386:	4618      	mov	r0, r3
 8000388:	f000 f8ce 	bl	8000528 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800038c:	4b14      	ldr	r3, [pc, #80]	; (80003e0 <HD44780_Init+0xf8>)
 800038e:	2204      	movs	r2, #4
 8000390:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000392:	f000 f875 	bl	8000480 <HD44780_Display>
  HD44780_Clear();
 8000396:	f000 f82b 	bl	80003f0 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800039a:	4b12      	ldr	r3, [pc, #72]	; (80003e4 <HD44780_Init+0xfc>)
 800039c:	2202      	movs	r2, #2
 800039e:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 80003a0:	4b10      	ldr	r3, [pc, #64]	; (80003e4 <HD44780_Init+0xfc>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	f043 0304 	orr.w	r3, r3, #4
 80003a8:	b2db      	uxtb	r3, r3
 80003aa:	4618      	mov	r0, r3
 80003ac:	f000 f8bc 	bl	8000528 <SendCommand>
  DelayUS(4500);
 80003b0:	f241 1094 	movw	r0, #4500	; 0x1194
 80003b4:	f000 f96a 	bl	800068c <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 80003b8:	490b      	ldr	r1, [pc, #44]	; (80003e8 <HD44780_Init+0x100>)
 80003ba:	2000      	movs	r0, #0
 80003bc:	f000 f876 	bl	80004ac <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80003c0:	490a      	ldr	r1, [pc, #40]	; (80003ec <HD44780_Init+0x104>)
 80003c2:	2001      	movs	r0, #1
 80003c4:	f000 f872 	bl	80004ac <HD44780_CreateSpecialChar>

  HD44780_Home();
 80003c8:	f000 f81d 	bl	8000406 <HD44780_Home>
}
 80003cc:	bf00      	nop
 80003ce:	3708      	adds	r7, #8
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	200007db 	.word	0x200007db
 80003d8:	200007dc 	.word	0x200007dc
 80003dc:	200007d8 	.word	0x200007d8
 80003e0:	200007d9 	.word	0x200007d9
 80003e4:	200007da 	.word	0x200007da
 80003e8:	20000000 	.word	0x20000000
 80003ec:	20000008 	.word	0x20000008

080003f0 <HD44780_Clear>:

void HD44780_Clear()
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80003f4:	2001      	movs	r0, #1
 80003f6:	f000 f897 	bl	8000528 <SendCommand>
  DelayUS(2000);
 80003fa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80003fe:	f000 f945 	bl	800068c <DelayUS>
}
 8000402:	bf00      	nop
 8000404:	bd80      	pop	{r7, pc}

08000406 <HD44780_Home>:

void HD44780_Home()
{
 8000406:	b580      	push	{r7, lr}
 8000408:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 800040a:	2002      	movs	r0, #2
 800040c:	f000 f88c 	bl	8000528 <SendCommand>
  DelayUS(2000);
 8000410:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000414:	f000 f93a 	bl	800068c <DelayUS>
}
 8000418:	bf00      	nop
 800041a:	bd80      	pop	{r7, pc}

0800041c <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 800041c:	b590      	push	{r4, r7, lr}
 800041e:	b087      	sub	sp, #28
 8000420:	af00      	add	r7, sp, #0
 8000422:	4603      	mov	r3, r0
 8000424:	460a      	mov	r2, r1
 8000426:	71fb      	strb	r3, [r7, #7]
 8000428:	4613      	mov	r3, r2
 800042a:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 800042c:	4b12      	ldr	r3, [pc, #72]	; (8000478 <HD44780_SetCursor+0x5c>)
 800042e:	f107 0408 	add.w	r4, r7, #8
 8000432:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000434:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000438:	4b10      	ldr	r3, [pc, #64]	; (800047c <HD44780_SetCursor+0x60>)
 800043a:	781b      	ldrb	r3, [r3, #0]
 800043c:	79ba      	ldrb	r2, [r7, #6]
 800043e:	429a      	cmp	r2, r3
 8000440:	d303      	bcc.n	800044a <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000442:	4b0e      	ldr	r3, [pc, #56]	; (800047c <HD44780_SetCursor+0x60>)
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	3b01      	subs	r3, #1
 8000448:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800044a:	79bb      	ldrb	r3, [r7, #6]
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	3318      	adds	r3, #24
 8000450:	443b      	add	r3, r7
 8000452:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000456:	b2da      	uxtb	r2, r3
 8000458:	79fb      	ldrb	r3, [r7, #7]
 800045a:	4413      	add	r3, r2
 800045c:	b2db      	uxtb	r3, r3
 800045e:	b25b      	sxtb	r3, r3
 8000460:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000464:	b25b      	sxtb	r3, r3
 8000466:	b2db      	uxtb	r3, r3
 8000468:	4618      	mov	r0, r3
 800046a:	f000 f85d 	bl	8000528 <SendCommand>
}
 800046e:	bf00      	nop
 8000470:	371c      	adds	r7, #28
 8000472:	46bd      	mov	sp, r7
 8000474:	bd90      	pop	{r4, r7, pc}
 8000476:	bf00      	nop
 8000478:	08009668 	.word	0x08009668
 800047c:	200007db 	.word	0x200007db

08000480 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000484:	4b08      	ldr	r3, [pc, #32]	; (80004a8 <HD44780_Display+0x28>)
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	f043 0304 	orr.w	r3, r3, #4
 800048c:	b2da      	uxtb	r2, r3
 800048e:	4b06      	ldr	r3, [pc, #24]	; (80004a8 <HD44780_Display+0x28>)
 8000490:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000492:	4b05      	ldr	r3, [pc, #20]	; (80004a8 <HD44780_Display+0x28>)
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	f043 0308 	orr.w	r3, r3, #8
 800049a:	b2db      	uxtb	r3, r3
 800049c:	4618      	mov	r0, r3
 800049e:	f000 f843 	bl	8000528 <SendCommand>
}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	200007d9 	.word	0x200007d9

080004ac <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b084      	sub	sp, #16
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	4603      	mov	r3, r0
 80004b4:	6039      	str	r1, [r7, #0]
 80004b6:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80004b8:	79fb      	ldrb	r3, [r7, #7]
 80004ba:	f003 0307 	and.w	r3, r3, #7
 80004be:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80004c0:	79fb      	ldrb	r3, [r7, #7]
 80004c2:	00db      	lsls	r3, r3, #3
 80004c4:	b25b      	sxtb	r3, r3
 80004c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004ca:	b25b      	sxtb	r3, r3
 80004cc:	b2db      	uxtb	r3, r3
 80004ce:	4618      	mov	r0, r3
 80004d0:	f000 f82a 	bl	8000528 <SendCommand>
  for (int i=0; i<8; i++)
 80004d4:	2300      	movs	r3, #0
 80004d6:	60fb      	str	r3, [r7, #12]
 80004d8:	e009      	b.n	80004ee <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	683a      	ldr	r2, [r7, #0]
 80004de:	4413      	add	r3, r2
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	4618      	mov	r0, r3
 80004e4:	f000 f82e 	bl	8000544 <SendChar>
  for (int i=0; i<8; i++)
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	3301      	adds	r3, #1
 80004ec:	60fb      	str	r3, [r7, #12]
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	2b07      	cmp	r3, #7
 80004f2:	ddf2      	ble.n	80004da <HD44780_CreateSpecialChar+0x2e>
  }
}
 80004f4:	bf00      	nop
 80004f6:	bf00      	nop
 80004f8:	3710      	adds	r7, #16
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}

080004fe <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80004fe:	b580      	push	{r7, lr}
 8000500:	b082      	sub	sp, #8
 8000502:	af00      	add	r7, sp, #0
 8000504:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000506:	e006      	b.n	8000516 <HD44780_PrintStr+0x18>
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	1c5a      	adds	r2, r3, #1
 800050c:	607a      	str	r2, [r7, #4]
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	4618      	mov	r0, r3
 8000512:	f000 f817 	bl	8000544 <SendChar>
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d1f4      	bne.n	8000508 <HD44780_PrintStr+0xa>
}
 800051e:	bf00      	nop
 8000520:	bf00      	nop
 8000522:	3708      	adds	r7, #8
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}

08000528 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	4603      	mov	r3, r0
 8000530:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000532:	79fb      	ldrb	r3, [r7, #7]
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f000 f812 	bl	8000560 <Send>
}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <SendChar>:

static void SendChar(uint8_t ch)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	2101      	movs	r1, #1
 8000552:	4618      	mov	r0, r3
 8000554:	f000 f804 	bl	8000560 <Send>
}
 8000558:	bf00      	nop
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}

08000560 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b084      	sub	sp, #16
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	460a      	mov	r2, r1
 800056a:	71fb      	strb	r3, [r7, #7]
 800056c:	4613      	mov	r3, r2
 800056e:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000570:	79fb      	ldrb	r3, [r7, #7]
 8000572:	f023 030f 	bic.w	r3, r3, #15
 8000576:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000578:	79fb      	ldrb	r3, [r7, #7]
 800057a:	011b      	lsls	r3, r3, #4
 800057c:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800057e:	7bfa      	ldrb	r2, [r7, #15]
 8000580:	79bb      	ldrb	r3, [r7, #6]
 8000582:	4313      	orrs	r3, r2
 8000584:	b2db      	uxtb	r3, r3
 8000586:	4618      	mov	r0, r3
 8000588:	f000 f80b 	bl	80005a2 <Write4Bits>
  Write4Bits((lownib)|mode);
 800058c:	7bba      	ldrb	r2, [r7, #14]
 800058e:	79bb      	ldrb	r3, [r7, #6]
 8000590:	4313      	orrs	r3, r2
 8000592:	b2db      	uxtb	r3, r3
 8000594:	4618      	mov	r0, r3
 8000596:	f000 f804 	bl	80005a2 <Write4Bits>
}
 800059a:	bf00      	nop
 800059c:	3710      	adds	r7, #16
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}

080005a2 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80005a2:	b580      	push	{r7, lr}
 80005a4:	b082      	sub	sp, #8
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	4603      	mov	r3, r0
 80005aa:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	4618      	mov	r0, r3
 80005b0:	f000 f808 	bl	80005c4 <ExpanderWrite>
  PulseEnable(value);
 80005b4:	79fb      	ldrb	r3, [r7, #7]
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 f820 	bl	80005fc <PulseEnable>
}
 80005bc:	bf00      	nop
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}

080005c4 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af02      	add	r7, sp, #8
 80005ca:	4603      	mov	r3, r0
 80005cc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80005ce:	4b09      	ldr	r3, [pc, #36]	; (80005f4 <ExpanderWrite+0x30>)
 80005d0:	781a      	ldrb	r2, [r3, #0]
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	4313      	orrs	r3, r2
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80005da:	f107 020f 	add.w	r2, r7, #15
 80005de:	230a      	movs	r3, #10
 80005e0:	9300      	str	r3, [sp, #0]
 80005e2:	2301      	movs	r3, #1
 80005e4:	214e      	movs	r1, #78	; 0x4e
 80005e6:	4804      	ldr	r0, [pc, #16]	; (80005f8 <ExpanderWrite+0x34>)
 80005e8:	f002 f986 	bl	80028f8 <HAL_I2C_Master_Transmit>
}
 80005ec:	bf00      	nop
 80005ee:	3710      	adds	r7, #16
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	200007dc 	.word	0x200007dc
 80005f8:	20000830 	.word	0x20000830

080005fc <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	f043 0304 	orr.w	r3, r3, #4
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ffd8 	bl	80005c4 <ExpanderWrite>
  DelayUS(20);
 8000614:	2014      	movs	r0, #20
 8000616:	f000 f839 	bl	800068c <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 800061a:	79fb      	ldrb	r3, [r7, #7]
 800061c:	f023 0304 	bic.w	r3, r3, #4
 8000620:	b2db      	uxtb	r3, r3
 8000622:	4618      	mov	r0, r3
 8000624:	f7ff ffce 	bl	80005c4 <ExpanderWrite>
  DelayUS(20);
 8000628:	2014      	movs	r0, #20
 800062a:	f000 f82f 	bl	800068c <DelayUS>
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <DelayInit>:

static void DelayInit(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800063c:	4b11      	ldr	r3, [pc, #68]	; (8000684 <DelayInit+0x4c>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	4a10      	ldr	r2, [pc, #64]	; (8000684 <DelayInit+0x4c>)
 8000642:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000646:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000648:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <DelayInit+0x4c>)
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	4a0d      	ldr	r2, [pc, #52]	; (8000684 <DelayInit+0x4c>)
 800064e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000652:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000654:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <DelayInit+0x50>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a0b      	ldr	r2, [pc, #44]	; (8000688 <DelayInit+0x50>)
 800065a:	f023 0301 	bic.w	r3, r3, #1
 800065e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000660:	4b09      	ldr	r3, [pc, #36]	; (8000688 <DelayInit+0x50>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a08      	ldr	r2, [pc, #32]	; (8000688 <DelayInit+0x50>)
 8000666:	f043 0301 	orr.w	r3, r3, #1
 800066a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <DelayInit+0x50>)
 800066e:	2200      	movs	r2, #0
 8000670:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000672:	bf00      	nop
  __ASM volatile ("NOP");
 8000674:	bf00      	nop
  __ASM volatile ("NOP");
 8000676:	bf00      	nop
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	e000edf0 	.word	0xe000edf0
 8000688:	e0001000 	.word	0xe0001000

0800068c <DelayUS>:

static void DelayUS(uint32_t us) {
 800068c:	b480      	push	{r7}
 800068e:	b087      	sub	sp, #28
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000694:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <DelayUS+0x44>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a0e      	ldr	r2, [pc, #56]	; (80006d4 <DelayUS+0x48>)
 800069a:	fba2 2303 	umull	r2, r3, r2, r3
 800069e:	0c9a      	lsrs	r2, r3, #18
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	fb02 f303 	mul.w	r3, r2, r3
 80006a6:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80006a8:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <DelayUS+0x4c>)
 80006aa:	685b      	ldr	r3, [r3, #4]
 80006ac:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80006ae:	4b0a      	ldr	r3, [pc, #40]	; (80006d8 <DelayUS+0x4c>)
 80006b0:	685a      	ldr	r2, [r3, #4]
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	1ad3      	subs	r3, r2, r3
 80006b6:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	697a      	ldr	r2, [r7, #20]
 80006bc:	429a      	cmp	r2, r3
 80006be:	d8f6      	bhi.n	80006ae <DelayUS+0x22>
}
 80006c0:	bf00      	nop
 80006c2:	bf00      	nop
 80006c4:	371c      	adds	r7, #28
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	20000010 	.word	0x20000010
 80006d4:	431bde83 	.word	0x431bde83
 80006d8:	e0001000 	.word	0xe0001000

080006dc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80006e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80006e8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80006ec:	f003 0301 	and.w	r3, r3, #1
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d013      	beq.n	800071c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80006f4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80006f8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80006fc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000700:	2b00      	cmp	r3, #0
 8000702:	d00b      	beq.n	800071c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000704:	e000      	b.n	8000708 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000706:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000708:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d0f9      	beq.n	8000706 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000712:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800071c:	687b      	ldr	r3, [r7, #4]
}
 800071e:	4618      	mov	r0, r3
 8000720:	370c      	adds	r7, #12
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	b086      	sub	sp, #24
 800072e:	af00      	add	r7, sp, #0
 8000730:	60f8      	str	r0, [r7, #12]
 8000732:	60b9      	str	r1, [r7, #8]
 8000734:	607a      	str	r2, [r7, #4]
	/* Write code that is used by puts and printf */
	int i = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 800073a:	2300      	movs	r3, #0
 800073c:	617b      	str	r3, [r7, #20]
 800073e:	e009      	b.n	8000754 <_write+0x2a>
		ITM_SendChar((*ptr++));
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	1c5a      	adds	r2, r3, #1
 8000744:	60ba      	str	r2, [r7, #8]
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ffc7 	bl	80006dc <ITM_SendChar>
	for(i=0; i<len; i++)
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	3301      	adds	r3, #1
 8000752:	617b      	str	r3, [r7, #20]
 8000754:	697a      	ldr	r2, [r7, #20]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	429a      	cmp	r2, r3
 800075a:	dbf1      	blt.n	8000740 <_write+0x16>

	return len;
 800075c:	687b      	ldr	r3, [r7, #4]
}
 800075e:	4618      	mov	r0, r3
 8000760:	3718      	adds	r7, #24
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
	...

08000768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000768:	b5b0      	push	{r4, r5, r7, lr}
 800076a:	b0a0      	sub	sp, #128	; 0x80
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800076e:	f000 fd81 	bl	8001274 <HAL_Init>

  /* USER CODE BEGIN Init */
  HD44780_Init(2);
 8000772:	2002      	movs	r0, #2
 8000774:	f7ff fdb8 	bl	80002e8 <HD44780_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000778:	f000 f880 	bl	800087c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077c:	f000 fa02 	bl	8000b84 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000780:	f000 f9d0 	bl	8000b24 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8000784:	f000 f8e2 	bl	800094c <MX_ADC2_Init>
  MX_I2C1_Init();
 8000788:	f000 f93e 	bl	8000a08 <MX_I2C1_Init>
  MX_TIM3_Init();
 800078c:	f000 f97c 	bl	8000a88 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  printf("starting....\n");
 8000790:	482f      	ldr	r0, [pc, #188]	; (8000850 <main+0xe8>)
 8000792:	f008 f809 	bl	80087a8 <puts>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 16, uint16_t);
 8000796:	4b2f      	ldr	r3, [pc, #188]	; (8000854 <main+0xec>)
 8000798:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800079c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800079e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 80007a2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007a6:	2100      	movs	r1, #0
 80007a8:	4618      	mov	r0, r3
 80007aa:	f005 fa8b 	bl	8005cc4 <osMessageCreate>
 80007ae:	4603      	mov	r3, r0
 80007b0:	4a29      	ldr	r2, [pc, #164]	; (8000858 <main+0xf0>)
 80007b2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, Task1_init, osPriorityNormal, 0, 128);
 80007b4:	4b29      	ldr	r3, [pc, #164]	; (800085c <main+0xf4>)
 80007b6:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80007ba:	461d      	mov	r5, r3
 80007bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 80007c8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f005 fa18 	bl	8005c04 <osThreadCreate>
 80007d4:	4603      	mov	r3, r0
 80007d6:	4a22      	ldr	r2, [pc, #136]	; (8000860 <main+0xf8>)
 80007d8:	6013      	str	r3, [r2, #0]

  /* definition and creation of LCD */
  osThreadDef(LCD, StartLCD, osPriorityNormal, 0, 128);
 80007da:	4b22      	ldr	r3, [pc, #136]	; (8000864 <main+0xfc>)
 80007dc:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80007e0:	461d      	mov	r5, r3
 80007e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LCDHandle = osThreadCreate(osThread(LCD), NULL);
 80007ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007f2:	2100      	movs	r1, #0
 80007f4:	4618      	mov	r0, r3
 80007f6:	f005 fa05 	bl	8005c04 <osThreadCreate>
 80007fa:	4603      	mov	r3, r0
 80007fc:	4a1a      	ldr	r2, [pc, #104]	; (8000868 <main+0x100>)
 80007fe:	6013      	str	r3, [r2, #0]

  /* definition and creation of WaterSensor */
  osThreadDef(WaterSensor, StartWaterSensor, osPriorityNormal, 0, 128);
 8000800:	4b1a      	ldr	r3, [pc, #104]	; (800086c <main+0x104>)
 8000802:	f107 041c 	add.w	r4, r7, #28
 8000806:	461d      	mov	r5, r3
 8000808:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800080a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800080c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000810:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  WaterSensorHandle = osThreadCreate(osThread(WaterSensor), NULL);
 8000814:	f107 031c 	add.w	r3, r7, #28
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f005 f9f2 	bl	8005c04 <osThreadCreate>
 8000820:	4603      	mov	r3, r0
 8000822:	4a13      	ldr	r2, [pc, #76]	; (8000870 <main+0x108>)
 8000824:	6013      	str	r3, [r2, #0]

  /* definition and creation of AlarmLED */
  osThreadDef(AlarmLED, StartAlarmLED, osPriorityNormal, 0, 128);
 8000826:	4b13      	ldr	r3, [pc, #76]	; (8000874 <main+0x10c>)
 8000828:	463c      	mov	r4, r7
 800082a:	461d      	mov	r5, r3
 800082c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800082e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000830:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000834:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AlarmLEDHandle = osThreadCreate(osThread(AlarmLED), NULL);
 8000838:	463b      	mov	r3, r7
 800083a:	2100      	movs	r1, #0
 800083c:	4618      	mov	r0, r3
 800083e:	f005 f9e1 	bl	8005c04 <osThreadCreate>
 8000842:	4603      	mov	r3, r0
 8000844:	4a0c      	ldr	r2, [pc, #48]	; (8000878 <main+0x110>)
 8000846:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000848:	f005 f9d5 	bl	8005bf6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800084c:	e7fe      	b.n	800084c <main+0xe4>
 800084e:	bf00      	nop
 8000850:	08009678 	.word	0x08009678
 8000854:	08009688 	.word	0x08009688
 8000858:	20000968 	.word	0x20000968
 800085c:	080096a0 	.word	0x080096a0
 8000860:	20000958 	.word	0x20000958
 8000864:	080096c0 	.word	0x080096c0
 8000868:	2000095c 	.word	0x2000095c
 800086c:	080096e8 	.word	0x080096e8
 8000870:	20000960 	.word	0x20000960
 8000874:	08009710 	.word	0x08009710
 8000878:	20000964 	.word	0x20000964

0800087c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b0a6      	sub	sp, #152	; 0x98
 8000880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000882:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000886:	2228      	movs	r2, #40	; 0x28
 8000888:	2100      	movs	r1, #0
 800088a:	4618      	mov	r0, r3
 800088c:	f008 f88c 	bl	80089a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000890:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	2258      	movs	r2, #88	; 0x58
 80008a4:	2100      	movs	r1, #0
 80008a6:	4618      	mov	r0, r3
 80008a8:	f008 f87e 	bl	80089a8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ac:	2302      	movs	r3, #2
 80008ae:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008b0:	2301      	movs	r3, #1
 80008b2:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008b4:	2310      	movs	r3, #16
 80008b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ba:	2302      	movs	r3, #2
 80008bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008c8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80008cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80008d0:	2300      	movs	r3, #0
 80008d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80008da:	4618      	mov	r0, r3
 80008dc:	f002 fba8 	bl	8003030 <HAL_RCC_OscConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80008e6:	f000 fa5f 	bl	8000da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ea:	230f      	movs	r3, #15
 80008ec:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ee:	2302      	movs	r3, #2
 80008f0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008fa:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008fc:	2300      	movs	r3, #0
 80008fe:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000900:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000904:	2102      	movs	r1, #2
 8000906:	4618      	mov	r0, r3
 8000908:	f003 fbe6 	bl	80040d8 <HAL_RCC_ClockConfig>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000912:	f000 fa49 	bl	8000da8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8000916:	4b0c      	ldr	r3, [pc, #48]	; (8000948 <SystemClock_Config+0xcc>)
 8000918:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800091a:	2300      	movs	r3, #0
 800091c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800091e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000922:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000924:	2300      	movs	r3, #0
 8000926:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8000928:	2300      	movs	r3, #0
 800092a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	4618      	mov	r0, r3
 8000930:	f003 fe3a 	bl	80045a8 <HAL_RCCEx_PeriphCLKConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800093a:	f000 fa35 	bl	8000da8 <Error_Handler>
  }
}
 800093e:	bf00      	nop
 8000940:	3798      	adds	r7, #152	; 0x98
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	002000a2 	.word	0x002000a2

0800094c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b086      	sub	sp, #24
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000952:	463b      	mov	r3, r7
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]
 800095a:	609a      	str	r2, [r3, #8]
 800095c:	60da      	str	r2, [r3, #12]
 800095e:	611a      	str	r2, [r3, #16]
 8000960:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000962:	4b27      	ldr	r3, [pc, #156]	; (8000a00 <MX_ADC2_Init+0xb4>)
 8000964:	4a27      	ldr	r2, [pc, #156]	; (8000a04 <MX_ADC2_Init+0xb8>)
 8000966:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000968:	4b25      	ldr	r3, [pc, #148]	; (8000a00 <MX_ADC2_Init+0xb4>)
 800096a:	2200      	movs	r2, #0
 800096c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800096e:	4b24      	ldr	r3, [pc, #144]	; (8000a00 <MX_ADC2_Init+0xb4>)
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000974:	4b22      	ldr	r3, [pc, #136]	; (8000a00 <MX_ADC2_Init+0xb4>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800097a:	4b21      	ldr	r3, [pc, #132]	; (8000a00 <MX_ADC2_Init+0xb4>)
 800097c:	2200      	movs	r2, #0
 800097e:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000980:	4b1f      	ldr	r3, [pc, #124]	; (8000a00 <MX_ADC2_Init+0xb4>)
 8000982:	2200      	movs	r2, #0
 8000984:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000988:	4b1d      	ldr	r3, [pc, #116]	; (8000a00 <MX_ADC2_Init+0xb4>)
 800098a:	2200      	movs	r2, #0
 800098c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800098e:	4b1c      	ldr	r3, [pc, #112]	; (8000a00 <MX_ADC2_Init+0xb4>)
 8000990:	2201      	movs	r2, #1
 8000992:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000994:	4b1a      	ldr	r3, [pc, #104]	; (8000a00 <MX_ADC2_Init+0xb4>)
 8000996:	2200      	movs	r2, #0
 8000998:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800099a:	4b19      	ldr	r3, [pc, #100]	; (8000a00 <MX_ADC2_Init+0xb4>)
 800099c:	2201      	movs	r2, #1
 800099e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80009a0:	4b17      	ldr	r3, [pc, #92]	; (8000a00 <MX_ADC2_Init+0xb4>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009a8:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <MX_ADC2_Init+0xb4>)
 80009aa:	2204      	movs	r2, #4
 80009ac:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80009ae:	4b14      	ldr	r3, [pc, #80]	; (8000a00 <MX_ADC2_Init+0xb4>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80009b4:	4b12      	ldr	r3, [pc, #72]	; (8000a00 <MX_ADC2_Init+0xb4>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80009ba:	4811      	ldr	r0, [pc, #68]	; (8000a00 <MX_ADC2_Init+0xb4>)
 80009bc:	f000 fcb4 	bl	8001328 <HAL_ADC_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 80009c6:	f000 f9ef 	bl	8000da8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009ca:	2301      	movs	r3, #1
 80009cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009ce:	2301      	movs	r3, #1
 80009d0:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009d2:	2300      	movs	r3, #0
 80009d4:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80009d6:	2300      	movs	r3, #0
 80009d8:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009da:	2300      	movs	r3, #0
 80009dc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80009e2:	463b      	mov	r3, r7
 80009e4:	4619      	mov	r1, r3
 80009e6:	4806      	ldr	r0, [pc, #24]	; (8000a00 <MX_ADC2_Init+0xb4>)
 80009e8:	f001 f8be 	bl	8001b68 <HAL_ADC_ConfigChannel>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 80009f2:	f000 f9d9 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80009f6:	bf00      	nop
 80009f8:	3718      	adds	r7, #24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	200007e0 	.word	0x200007e0
 8000a04:	50000100 	.word	0x50000100

08000a08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a0e:	4a1c      	ldr	r2, [pc, #112]	; (8000a80 <MX_I2C1_Init+0x78>)
 8000a10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000a12:	4b1a      	ldr	r3, [pc, #104]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a14:	4a1b      	ldr	r2, [pc, #108]	; (8000a84 <MX_I2C1_Init+0x7c>)
 8000a16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a18:	4b18      	ldr	r3, [pc, #96]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a1e:	4b17      	ldr	r3, [pc, #92]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a20:	2201      	movs	r2, #1
 8000a22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a24:	4b15      	ldr	r3, [pc, #84]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a2a:	4b14      	ldr	r3, [pc, #80]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a30:	4b12      	ldr	r3, [pc, #72]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a36:	4b11      	ldr	r3, [pc, #68]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a42:	480e      	ldr	r0, [pc, #56]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a44:	f001 fec8 	bl	80027d8 <HAL_I2C_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a4e:	f000 f9ab 	bl	8000da8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a52:	2100      	movs	r1, #0
 8000a54:	4809      	ldr	r0, [pc, #36]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a56:	f002 fa53 	bl	8002f00 <HAL_I2CEx_ConfigAnalogFilter>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a60:	f000 f9a2 	bl	8000da8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a64:	2100      	movs	r1, #0
 8000a66:	4805      	ldr	r0, [pc, #20]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a68:	f002 fa95 	bl	8002f96 <HAL_I2CEx_ConfigDigitalFilter>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a72:	f000 f999 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	20000830 	.word	0x20000830
 8000a80:	40005400 	.word	0x40005400
 8000a84:	2000090e 	.word	0x2000090e

08000a88 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b088      	sub	sp, #32
 8000a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a8e:	f107 0310 	add.w	r3, r7, #16
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000aa6:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <MX_TIM3_Init+0x94>)
 8000aa8:	4a1d      	ldr	r2, [pc, #116]	; (8000b20 <MX_TIM3_Init+0x98>)
 8000aaa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 8000aac:	4b1b      	ldr	r3, [pc, #108]	; (8000b1c <MX_TIM3_Init+0x94>)
 8000aae:	2248      	movs	r2, #72	; 0x48
 8000ab0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ab2:	4b1a      	ldr	r3, [pc, #104]	; (8000b1c <MX_TIM3_Init+0x94>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000ab8:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <MX_TIM3_Init+0x94>)
 8000aba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000abe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ac0:	4b16      	ldr	r3, [pc, #88]	; (8000b1c <MX_TIM3_Init+0x94>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ac6:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <MX_TIM3_Init+0x94>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000acc:	4813      	ldr	r0, [pc, #76]	; (8000b1c <MX_TIM3_Init+0x94>)
 8000ace:	f003 ff89 	bl	80049e4 <HAL_TIM_Base_Init>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000ad8:	f000 f966 	bl	8000da8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ae0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ae2:	f107 0310 	add.w	r3, r7, #16
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	480c      	ldr	r0, [pc, #48]	; (8000b1c <MX_TIM3_Init+0x94>)
 8000aea:	f004 f962 	bl	8004db2 <HAL_TIM_ConfigClockSource>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000af4:	f000 f958 	bl	8000da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000af8:	2300      	movs	r3, #0
 8000afa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000afc:	2300      	movs	r3, #0
 8000afe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	4619      	mov	r1, r3
 8000b04:	4805      	ldr	r0, [pc, #20]	; (8000b1c <MX_TIM3_Init+0x94>)
 8000b06:	f004 fb7d 	bl	8005204 <HAL_TIMEx_MasterConfigSynchronization>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000b10:	f000 f94a 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b14:	bf00      	nop
 8000b16:	3720      	adds	r7, #32
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000884 	.word	0x20000884
 8000b20:	40000400 	.word	0x40000400

08000b24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b2a:	4a15      	ldr	r2, [pc, #84]	; (8000b80 <MX_USART2_UART_Init+0x5c>)
 8000b2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b2e:	4b13      	ldr	r3, [pc, #76]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b36:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b54:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b60:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b66:	4805      	ldr	r0, [pc, #20]	; (8000b7c <MX_USART2_UART_Init+0x58>)
 8000b68:	f004 fbf6 	bl	8005358 <HAL_UART_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000b72:	f000 f919 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	200008d0 	.word	0x200008d0
 8000b80:	40004400 	.word	0x40004400

08000b84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b08a      	sub	sp, #40	; 0x28
 8000b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8a:	f107 0314 	add.w	r3, r7, #20
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
 8000b92:	605a      	str	r2, [r3, #4]
 8000b94:	609a      	str	r2, [r3, #8]
 8000b96:	60da      	str	r2, [r3, #12]
 8000b98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9a:	4b2c      	ldr	r3, [pc, #176]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000b9c:	695b      	ldr	r3, [r3, #20]
 8000b9e:	4a2b      	ldr	r2, [pc, #172]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000ba0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000ba4:	6153      	str	r3, [r2, #20]
 8000ba6:	4b29      	ldr	r3, [pc, #164]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000ba8:	695b      	ldr	r3, [r3, #20]
 8000baa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bb2:	4b26      	ldr	r3, [pc, #152]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000bb4:	695b      	ldr	r3, [r3, #20]
 8000bb6:	4a25      	ldr	r2, [pc, #148]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000bb8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bbc:	6153      	str	r3, [r2, #20]
 8000bbe:	4b23      	ldr	r3, [pc, #140]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000bc0:	695b      	ldr	r3, [r3, #20]
 8000bc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	4b20      	ldr	r3, [pc, #128]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	4a1f      	ldr	r2, [pc, #124]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000bd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd4:	6153      	str	r3, [r2, #20]
 8000bd6:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000bd8:	695b      	ldr	r3, [r3, #20]
 8000bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be2:	4b1a      	ldr	r3, [pc, #104]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000be4:	695b      	ldr	r3, [r3, #20]
 8000be6:	4a19      	ldr	r2, [pc, #100]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bec:	6153      	str	r3, [r2, #20]
 8000bee:	4b17      	ldr	r3, [pc, #92]	; (8000c4c <MX_GPIO_Init+0xc8>)
 8000bf0:	695b      	ldr	r3, [r3, #20]
 8000bf2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8000c00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c04:	f001 fdd0 	bl	80027a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c0e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	480c      	ldr	r0, [pc, #48]	; (8000c50 <MX_GPIO_Init+0xcc>)
 8000c20:	f001 fc38 	bl	8002494 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|ALARM_LED_Pin;
 8000c24:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8000c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c32:	2300      	movs	r3, #0
 8000c34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c40:	f001 fc28 	bl	8002494 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c44:	bf00      	nop
 8000c46:	3728      	adds	r7, #40	; 0x28
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	48000800 	.word	0x48000800

08000c54 <Task1_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task1_init */
void Task1_init(void const * argument)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t receivedData;
  /* Infinite loop */
  for(;;)
 8000c5c:	e7fe      	b.n	8000c5c <Task1_init+0x8>
	...

08000c60 <StartLCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLCD */
void StartLCD(void const * argument)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	uint16_t receivedRaw;
	char lcd_msg[10];
  /* Infinite loop */
  for(;;)
  {
	xQueueReceive(myQueue01Handle, &receivedRaw, portMAX_DELAY);
 8000c68:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <StartLCD+0x78>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f107 0116 	add.w	r1, r7, #22
 8000c70:	f04f 32ff 	mov.w	r2, #4294967295
 8000c74:	4618      	mov	r0, r3
 8000c76:	f005 fbd3 	bl	8006420 <xQueueReceive>
	sprintf(lcd_msg, "%hu", receivedRaw);
 8000c7a:	8afb      	ldrh	r3, [r7, #22]
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	f107 030c 	add.w	r3, r7, #12
 8000c82:	4916      	ldr	r1, [pc, #88]	; (8000cdc <StartLCD+0x7c>)
 8000c84:	4618      	mov	r0, r3
 8000c86:	f007 fd97 	bl	80087b8 <siprintf>
    HD44780_Clear();
 8000c8a:	f7ff fbb1 	bl	80003f0 <HD44780_Clear>
    HD44780_SetCursor(0,0);
 8000c8e:	2100      	movs	r1, #0
 8000c90:	2000      	movs	r0, #0
 8000c92:	f7ff fbc3 	bl	800041c <HD44780_SetCursor>
    HD44780_PrintStr("Water sensor:");
 8000c96:	4812      	ldr	r0, [pc, #72]	; (8000ce0 <StartLCD+0x80>)
 8000c98:	f7ff fc31 	bl	80004fe <HD44780_PrintStr>
    HD44780_SetCursor(0,1);
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f7ff fbbc 	bl	800041c <HD44780_SetCursor>
    HD44780_PrintStr(lcd_msg);
 8000ca4:	f107 030c 	add.w	r3, r7, #12
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff fc28 	bl	80004fe <HD44780_PrintStr>
    HD44780_SetCursor(5,1);
 8000cae:	2101      	movs	r1, #1
 8000cb0:	2005      	movs	r0, #5
 8000cb2:	f7ff fbb3 	bl	800041c <HD44780_SetCursor>
    if(receivedRaw>1000){
 8000cb6:	8afb      	ldrh	r3, [r7, #22]
 8000cb8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000cbc:	d903      	bls.n	8000cc6 <StartLCD+0x66>
    	HD44780_PrintStr("Woda obecna");
 8000cbe:	4809      	ldr	r0, [pc, #36]	; (8000ce4 <StartLCD+0x84>)
 8000cc0:	f7ff fc1d 	bl	80004fe <HD44780_PrintStr>
 8000cc4:	e002      	b.n	8000ccc <StartLCD+0x6c>
    }
    else{
    	HD44780_PrintStr("Sucho");
 8000cc6:	4808      	ldr	r0, [pc, #32]	; (8000ce8 <StartLCD+0x88>)
 8000cc8:	f7ff fc19 	bl	80004fe <HD44780_PrintStr>
    }
    osDelay(1000);
 8000ccc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cd0:	f004 ffe4 	bl	8005c9c <osDelay>
	xQueueReceive(myQueue01Handle, &receivedRaw, portMAX_DELAY);
 8000cd4:	e7c8      	b.n	8000c68 <StartLCD+0x8>
 8000cd6:	bf00      	nop
 8000cd8:	20000968 	.word	0x20000968
 8000cdc:	0800972c 	.word	0x0800972c
 8000ce0:	08009730 	.word	0x08009730
 8000ce4:	08009740 	.word	0x08009740
 8000ce8:	0800974c 	.word	0x0800974c

08000cec <StartWaterSensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWaterSensor */
void StartWaterSensor(void const * argument)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWaterSensor */
	uint16_t raw;
  /* Infinite loop */
  for(;;)
  {
    HAL_ADC_Start(&hadc2);
 8000cf4:	480d      	ldr	r0, [pc, #52]	; (8000d2c <StartWaterSensor+0x40>)
 8000cf6:	f000 fd11 	bl	800171c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8000cfa:	f04f 31ff 	mov.w	r1, #4294967295
 8000cfe:	480b      	ldr	r0, [pc, #44]	; (8000d2c <StartWaterSensor+0x40>)
 8000d00:	f000 fe22 	bl	8001948 <HAL_ADC_PollForConversion>
    raw = HAL_ADC_GetValue(&hadc2);
 8000d04:	4809      	ldr	r0, [pc, #36]	; (8000d2c <StartWaterSensor+0x40>)
 8000d06:	f000 ff21 	bl	8001b4c <HAL_ADC_GetValue>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	81fb      	strh	r3, [r7, #14]

    // Wyślij wartość "raw" do kolejki
    xQueueSend(myQueue01Handle, &raw, portMAX_DELAY);
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <StartWaterSensor+0x44>)
 8000d12:	6818      	ldr	r0, [r3, #0]
 8000d14:	f107 010e 	add.w	r1, r7, #14
 8000d18:	2300      	movs	r3, #0
 8000d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8000d1e:	f005 f9e9 	bl	80060f4 <xQueueGenericSend>

    osDelay(1000);
 8000d22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d26:	f004 ffb9 	bl	8005c9c <osDelay>
    HAL_ADC_Start(&hadc2);
 8000d2a:	e7e3      	b.n	8000cf4 <StartWaterSensor+0x8>
 8000d2c:	200007e0 	.word	0x200007e0
 8000d30:	20000968 	.word	0x20000968

08000d34 <StartAlarmLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAlarmLED */
void StartAlarmLED(void const * argument)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAlarmLED */
	uint16_t receivedRaw;
  /* Infinite loop */
  for(;;)
  {
	  xQueueReceive(myQueue01Handle, &receivedRaw, portMAX_DELAY);
 8000d3c:	4b10      	ldr	r3, [pc, #64]	; (8000d80 <StartAlarmLED+0x4c>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f107 010e 	add.w	r1, r7, #14
 8000d44:	f04f 32ff 	mov.w	r2, #4294967295
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f005 fb69 	bl	8006420 <xQueueReceive>

    if(receivedRaw>1000){
 8000d4e:	89fb      	ldrh	r3, [r7, #14]
 8000d50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d54:	d907      	bls.n	8000d66 <StartAlarmLED+0x32>
    	HAL_GPIO_WritePin(ALARM_LED_GPIO_Port, ALARM_LED_Pin, GPIO_PIN_SET);
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d60:	f001 fd22 	bl	80027a8 <HAL_GPIO_WritePin>
 8000d64:	e006      	b.n	8000d74 <StartAlarmLED+0x40>
    }
    else{
    	HAL_GPIO_WritePin(ALARM_LED_GPIO_Port, ALARM_LED_Pin, GPIO_PIN_RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d70:	f001 fd1a 	bl	80027a8 <HAL_GPIO_WritePin>
    }
    osDelay(1000);
 8000d74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d78:	f004 ff90 	bl	8005c9c <osDelay>
	  xQueueReceive(myQueue01Handle, &receivedRaw, portMAX_DELAY);
 8000d7c:	e7de      	b.n	8000d3c <StartAlarmLED+0x8>
 8000d7e:	bf00      	nop
 8000d80:	20000968 	.word	0x20000968

08000d84 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a04      	ldr	r2, [pc, #16]	; (8000da4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d101      	bne.n	8000d9a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d96:	f000 fa83 	bl	80012a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40012c00 	.word	0x40012c00

08000da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dac:	b672      	cpsid	i
}
 8000dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <Error_Handler+0x8>
	...

08000db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dba:	4b11      	ldr	r3, [pc, #68]	; (8000e00 <HAL_MspInit+0x4c>)
 8000dbc:	699b      	ldr	r3, [r3, #24]
 8000dbe:	4a10      	ldr	r2, [pc, #64]	; (8000e00 <HAL_MspInit+0x4c>)
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	6193      	str	r3, [r2, #24]
 8000dc6:	4b0e      	ldr	r3, [pc, #56]	; (8000e00 <HAL_MspInit+0x4c>)
 8000dc8:	699b      	ldr	r3, [r3, #24]
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	607b      	str	r3, [r7, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	; (8000e00 <HAL_MspInit+0x4c>)
 8000dd4:	69db      	ldr	r3, [r3, #28]
 8000dd6:	4a0a      	ldr	r2, [pc, #40]	; (8000e00 <HAL_MspInit+0x4c>)
 8000dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ddc:	61d3      	str	r3, [r2, #28]
 8000dde:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <HAL_MspInit+0x4c>)
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000de6:	603b      	str	r3, [r7, #0]
 8000de8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dea:	2200      	movs	r2, #0
 8000dec:	210f      	movs	r1, #15
 8000dee:	f06f 0001 	mvn.w	r0, #1
 8000df2:	f001 fb25 	bl	8002440 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40021000 	.word	0x40021000

08000e04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b08a      	sub	sp, #40	; 0x28
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0c:	f107 0314 	add.w	r3, r7, #20
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	60da      	str	r2, [r3, #12]
 8000e1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a15      	ldr	r2, [pc, #84]	; (8000e78 <HAL_ADC_MspInit+0x74>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d124      	bne.n	8000e70 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e26:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <HAL_ADC_MspInit+0x78>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	4a14      	ldr	r2, [pc, #80]	; (8000e7c <HAL_ADC_MspInit+0x78>)
 8000e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e30:	6153      	str	r3, [r2, #20]
 8000e32:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <HAL_ADC_MspInit+0x78>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3a:	613b      	str	r3, [r7, #16]
 8000e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3e:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <HAL_ADC_MspInit+0x78>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a0e      	ldr	r2, [pc, #56]	; (8000e7c <HAL_ADC_MspInit+0x78>)
 8000e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e48:	6153      	str	r3, [r2, #20]
 8000e4a:	4b0c      	ldr	r3, [pc, #48]	; (8000e7c <HAL_ADC_MspInit+0x78>)
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA4     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e56:	2310      	movs	r3, #16
 8000e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4619      	mov	r1, r3
 8000e68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e6c:	f001 fb12 	bl	8002494 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000e70:	bf00      	nop
 8000e72:	3728      	adds	r7, #40	; 0x28
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	50000100 	.word	0x50000100
 8000e7c:	40021000 	.word	0x40021000

08000e80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b08a      	sub	sp, #40	; 0x28
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	609a      	str	r2, [r3, #8]
 8000e94:	60da      	str	r2, [r3, #12]
 8000e96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a17      	ldr	r2, [pc, #92]	; (8000efc <HAL_I2C_MspInit+0x7c>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d128      	bne.n	8000ef4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea2:	4b17      	ldr	r3, [pc, #92]	; (8000f00 <HAL_I2C_MspInit+0x80>)
 8000ea4:	695b      	ldr	r3, [r3, #20]
 8000ea6:	4a16      	ldr	r2, [pc, #88]	; (8000f00 <HAL_I2C_MspInit+0x80>)
 8000ea8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eac:	6153      	str	r3, [r2, #20]
 8000eae:	4b14      	ldr	r3, [pc, #80]	; (8000f00 <HAL_I2C_MspInit+0x80>)
 8000eb0:	695b      	ldr	r3, [r3, #20]
 8000eb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000eb6:	613b      	str	r3, [r7, #16]
 8000eb8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000eba:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ec0:	2312      	movs	r3, #18
 8000ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ecc:	2304      	movs	r3, #4
 8000ece:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	480b      	ldr	r0, [pc, #44]	; (8000f04 <HAL_I2C_MspInit+0x84>)
 8000ed8:	f001 fadc 	bl	8002494 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000edc:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <HAL_I2C_MspInit+0x80>)
 8000ede:	69db      	ldr	r3, [r3, #28]
 8000ee0:	4a07      	ldr	r2, [pc, #28]	; (8000f00 <HAL_I2C_MspInit+0x80>)
 8000ee2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ee6:	61d3      	str	r3, [r2, #28]
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <HAL_I2C_MspInit+0x80>)
 8000eea:	69db      	ldr	r3, [r3, #28]
 8000eec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ef4:	bf00      	nop
 8000ef6:	3728      	adds	r7, #40	; 0x28
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40005400 	.word	0x40005400
 8000f00:	40021000 	.word	0x40021000
 8000f04:	48000400 	.word	0x48000400

08000f08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a0a      	ldr	r2, [pc, #40]	; (8000f40 <HAL_TIM_Base_MspInit+0x38>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d10b      	bne.n	8000f32 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <HAL_TIM_Base_MspInit+0x3c>)
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	4a09      	ldr	r2, [pc, #36]	; (8000f44 <HAL_TIM_Base_MspInit+0x3c>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	61d3      	str	r3, [r2, #28]
 8000f26:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <HAL_TIM_Base_MspInit+0x3c>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f32:	bf00      	nop
 8000f34:	3714      	adds	r7, #20
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	40000400 	.word	0x40000400
 8000f44:	40021000 	.word	0x40021000

08000f48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b08a      	sub	sp, #40	; 0x28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 0314 	add.w	r3, r7, #20
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a17      	ldr	r2, [pc, #92]	; (8000fc4 <HAL_UART_MspInit+0x7c>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d128      	bne.n	8000fbc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f6a:	4b17      	ldr	r3, [pc, #92]	; (8000fc8 <HAL_UART_MspInit+0x80>)
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	4a16      	ldr	r2, [pc, #88]	; (8000fc8 <HAL_UART_MspInit+0x80>)
 8000f70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f74:	61d3      	str	r3, [r2, #28]
 8000f76:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <HAL_UART_MspInit+0x80>)
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f7e:	613b      	str	r3, [r7, #16]
 8000f80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f82:	4b11      	ldr	r3, [pc, #68]	; (8000fc8 <HAL_UART_MspInit+0x80>)
 8000f84:	695b      	ldr	r3, [r3, #20]
 8000f86:	4a10      	ldr	r2, [pc, #64]	; (8000fc8 <HAL_UART_MspInit+0x80>)
 8000f88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f8c:	6153      	str	r3, [r2, #20]
 8000f8e:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <HAL_UART_MspInit+0x80>)
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f9a:	230c      	movs	r3, #12
 8000f9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000faa:	2307      	movs	r3, #7
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fae:	f107 0314 	add.w	r3, r7, #20
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb8:	f001 fa6c 	bl	8002494 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fbc:	bf00      	nop
 8000fbe:	3728      	adds	r7, #40	; 0x28
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40004400 	.word	0x40004400
 8000fc8:	40021000 	.word	0x40021000

08000fcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08c      	sub	sp, #48	; 0x30
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000fdc:	4b2e      	ldr	r3, [pc, #184]	; (8001098 <HAL_InitTick+0xcc>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a2d      	ldr	r2, [pc, #180]	; (8001098 <HAL_InitTick+0xcc>)
 8000fe2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b2b      	ldr	r3, [pc, #172]	; (8001098 <HAL_InitTick+0xcc>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ff4:	f107 020c 	add.w	r2, r7, #12
 8000ff8:	f107 0310 	add.w	r3, r7, #16
 8000ffc:	4611      	mov	r1, r2
 8000ffe:	4618      	mov	r0, r3
 8001000:	f003 faa0 	bl	8004544 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001004:	f003 fa7c 	bl	8004500 <HAL_RCC_GetPCLK2Freq>
 8001008:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800100a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800100c:	4a23      	ldr	r2, [pc, #140]	; (800109c <HAL_InitTick+0xd0>)
 800100e:	fba2 2303 	umull	r2, r3, r2, r3
 8001012:	0c9b      	lsrs	r3, r3, #18
 8001014:	3b01      	subs	r3, #1
 8001016:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001018:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <HAL_InitTick+0xd4>)
 800101a:	4a22      	ldr	r2, [pc, #136]	; (80010a4 <HAL_InitTick+0xd8>)
 800101c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800101e:	4b20      	ldr	r3, [pc, #128]	; (80010a0 <HAL_InitTick+0xd4>)
 8001020:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001024:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001026:	4a1e      	ldr	r2, [pc, #120]	; (80010a0 <HAL_InitTick+0xd4>)
 8001028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800102c:	4b1c      	ldr	r3, [pc, #112]	; (80010a0 <HAL_InitTick+0xd4>)
 800102e:	2200      	movs	r2, #0
 8001030:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001032:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <HAL_InitTick+0xd4>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001038:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <HAL_InitTick+0xd4>)
 800103a:	2200      	movs	r2, #0
 800103c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800103e:	4818      	ldr	r0, [pc, #96]	; (80010a0 <HAL_InitTick+0xd4>)
 8001040:	f003 fcd0 	bl	80049e4 <HAL_TIM_Base_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800104a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800104e:	2b00      	cmp	r3, #0
 8001050:	d11b      	bne.n	800108a <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001052:	4813      	ldr	r0, [pc, #76]	; (80010a0 <HAL_InitTick+0xd4>)
 8001054:	f003 fd1e 	bl	8004a94 <HAL_TIM_Base_Start_IT>
 8001058:	4603      	mov	r3, r0
 800105a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800105e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001062:	2b00      	cmp	r3, #0
 8001064:	d111      	bne.n	800108a <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001066:	2019      	movs	r0, #25
 8001068:	f001 fa06 	bl	8002478 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b0f      	cmp	r3, #15
 8001070:	d808      	bhi.n	8001084 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001072:	2200      	movs	r2, #0
 8001074:	6879      	ldr	r1, [r7, #4]
 8001076:	2019      	movs	r0, #25
 8001078:	f001 f9e2 	bl	8002440 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800107c:	4a0a      	ldr	r2, [pc, #40]	; (80010a8 <HAL_InitTick+0xdc>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6013      	str	r3, [r2, #0]
 8001082:	e002      	b.n	800108a <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001084:	2301      	movs	r3, #1
 8001086:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800108a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800108e:	4618      	mov	r0, r3
 8001090:	3730      	adds	r7, #48	; 0x30
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000
 800109c:	431bde83 	.word	0x431bde83
 80010a0:	2000096c 	.word	0x2000096c
 80010a4:	40012c00 	.word	0x40012c00
 80010a8:	20000014 	.word	0x20000014

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010b0:	e7fe      	b.n	80010b0 <NMI_Handler+0x4>

080010b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b2:	b480      	push	{r7}
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b6:	e7fe      	b.n	80010b6 <HardFault_Handler+0x4>

080010b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010bc:	e7fe      	b.n	80010bc <MemManage_Handler+0x4>

080010be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c2:	e7fe      	b.n	80010c2 <BusFault_Handler+0x4>

080010c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <UsageFault_Handler+0x4>

080010ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010dc:	4802      	ldr	r0, [pc, #8]	; (80010e8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80010de:	f003 fd49 	bl	8004b74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	2000096c 	.word	0x2000096c

080010ec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f8:	2300      	movs	r3, #0
 80010fa:	617b      	str	r3, [r7, #20]
 80010fc:	e00a      	b.n	8001114 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010fe:	f3af 8000 	nop.w
 8001102:	4601      	mov	r1, r0
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	1c5a      	adds	r2, r3, #1
 8001108:	60ba      	str	r2, [r7, #8]
 800110a:	b2ca      	uxtb	r2, r1
 800110c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	3301      	adds	r3, #1
 8001112:	617b      	str	r3, [r7, #20]
 8001114:	697a      	ldr	r2, [r7, #20]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	429a      	cmp	r2, r3
 800111a:	dbf0      	blt.n	80010fe <_read+0x12>
  }

  return len;
 800111c:	687b      	ldr	r3, [r7, #4]
}
 800111e:	4618      	mov	r0, r3
 8001120:	3718      	adds	r7, #24
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001126:	b480      	push	{r7}
 8001128:	b083      	sub	sp, #12
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800112e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001132:	4618      	mov	r0, r3
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800114e:	605a      	str	r2, [r3, #4]
  return 0;
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <_isatty>:

int _isatty(int file)
{
 800115e:	b480      	push	{r7}
 8001160:	b083      	sub	sp, #12
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001166:	2301      	movs	r3, #1
}
 8001168:	4618      	mov	r0, r3
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001174:	b480      	push	{r7}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
	...

08001190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001198:	4a14      	ldr	r2, [pc, #80]	; (80011ec <_sbrk+0x5c>)
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <_sbrk+0x60>)
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a4:	4b13      	ldr	r3, [pc, #76]	; (80011f4 <_sbrk+0x64>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d102      	bne.n	80011b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011ac:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <_sbrk+0x64>)
 80011ae:	4a12      	ldr	r2, [pc, #72]	; (80011f8 <_sbrk+0x68>)
 80011b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011b2:	4b10      	ldr	r3, [pc, #64]	; (80011f4 <_sbrk+0x64>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4413      	add	r3, r2
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d207      	bcs.n	80011d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011c0:	f007 fc96 	bl	8008af0 <__errno>
 80011c4:	4603      	mov	r3, r0
 80011c6:	220c      	movs	r2, #12
 80011c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ca:	f04f 33ff 	mov.w	r3, #4294967295
 80011ce:	e009      	b.n	80011e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011d0:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <_sbrk+0x64>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011d6:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <_sbrk+0x64>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4413      	add	r3, r2
 80011de:	4a05      	ldr	r2, [pc, #20]	; (80011f4 <_sbrk+0x64>)
 80011e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011e2:	68fb      	ldr	r3, [r7, #12]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20010000 	.word	0x20010000
 80011f0:	00000400 	.word	0x00000400
 80011f4:	200009b8 	.word	0x200009b8
 80011f8:	20001998 	.word	0x20001998

080011fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <SystemInit+0x20>)
 8001202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001206:	4a05      	ldr	r2, [pc, #20]	; (800121c <SystemInit+0x20>)
 8001208:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800120c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001220:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001258 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001224:	f7ff ffea 	bl	80011fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001228:	480c      	ldr	r0, [pc, #48]	; (800125c <LoopForever+0x6>)
  ldr r1, =_edata
 800122a:	490d      	ldr	r1, [pc, #52]	; (8001260 <LoopForever+0xa>)
  ldr r2, =_sidata
 800122c:	4a0d      	ldr	r2, [pc, #52]	; (8001264 <LoopForever+0xe>)
  movs r3, #0
 800122e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001230:	e002      	b.n	8001238 <LoopCopyDataInit>

08001232 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001232:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001234:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001236:	3304      	adds	r3, #4

08001238 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001238:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800123a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800123c:	d3f9      	bcc.n	8001232 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800123e:	4a0a      	ldr	r2, [pc, #40]	; (8001268 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001240:	4c0a      	ldr	r4, [pc, #40]	; (800126c <LoopForever+0x16>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001244:	e001      	b.n	800124a <LoopFillZerobss>

08001246 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001246:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001248:	3204      	adds	r2, #4

0800124a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800124a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800124c:	d3fb      	bcc.n	8001246 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800124e:	f007 fc55 	bl	8008afc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001252:	f7ff fa89 	bl	8000768 <main>

08001256 <LoopForever>:

LoopForever:
    b LoopForever
 8001256:	e7fe      	b.n	8001256 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001258:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800125c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001260:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001264:	080097e0 	.word	0x080097e0
  ldr r2, =_sbss
 8001268:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 800126c:	20001994 	.word	0x20001994

08001270 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001270:	e7fe      	b.n	8001270 <ADC1_2_IRQHandler>
	...

08001274 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001278:	4b08      	ldr	r3, [pc, #32]	; (800129c <HAL_Init+0x28>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a07      	ldr	r2, [pc, #28]	; (800129c <HAL_Init+0x28>)
 800127e:	f043 0310 	orr.w	r3, r3, #16
 8001282:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001284:	2003      	movs	r0, #3
 8001286:	f001 f8d0 	bl	800242a <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800128a:	200f      	movs	r0, #15
 800128c:	f7ff fe9e 	bl	8000fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001290:	f7ff fd90 	bl	8000db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40022000 	.word	0x40022000

080012a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <HAL_IncTick+0x20>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <HAL_IncTick+0x24>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4413      	add	r3, r2
 80012b0:	4a04      	ldr	r2, [pc, #16]	; (80012c4 <HAL_IncTick+0x24>)
 80012b2:	6013      	str	r3, [r2, #0]
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	20000018 	.word	0x20000018
 80012c4:	200009bc 	.word	0x200009bc

080012c8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  return uwTick;  
 80012cc:	4b03      	ldr	r3, [pc, #12]	; (80012dc <HAL_GetTick+0x14>)
 80012ce:	681b      	ldr	r3, [r3, #0]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	200009bc 	.word	0x200009bc

080012e0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012e8:	f7ff ffee 	bl	80012c8 <HAL_GetTick>
 80012ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f8:	d005      	beq.n	8001306 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012fa:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <HAL_Delay+0x44>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	461a      	mov	r2, r3
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	4413      	add	r3, r2
 8001304:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001306:	bf00      	nop
 8001308:	f7ff ffde 	bl	80012c8 <HAL_GetTick>
 800130c:	4602      	mov	r2, r0
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	429a      	cmp	r2, r3
 8001316:	d8f7      	bhi.n	8001308 <HAL_Delay+0x28>
  {
  }
}
 8001318:	bf00      	nop
 800131a:	bf00      	nop
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000018 	.word	0x20000018

08001328 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b09a      	sub	sp, #104	; 0x68
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001336:	2300      	movs	r3, #0
 8001338:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800133a:	2300      	movs	r3, #0
 800133c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d101      	bne.n	8001348 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e1e3      	b.n	8001710 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	691b      	ldr	r3, [r3, #16]
 800134c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001352:	f003 0310 	and.w	r3, r3, #16
 8001356:	2b00      	cmp	r3, #0
 8001358:	d176      	bne.n	8001448 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	2b00      	cmp	r3, #0
 8001360:	d152      	bne.n	8001408 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2200      	movs	r2, #0
 8001366:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2200      	movs	r2, #0
 800136c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff fd41 	bl	8000e04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d13b      	bne.n	8001408 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f000 ff37 	bl	8002204 <ADC_Disable>
 8001396:	4603      	mov	r3, r0
 8001398:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a0:	f003 0310 	and.w	r3, r3, #16
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d12f      	bne.n	8001408 <HAL_ADC_Init+0xe0>
 80013a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d12b      	bne.n	8001408 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80013b8:	f023 0302 	bic.w	r3, r3, #2
 80013bc:	f043 0202 	orr.w	r2, r3, #2
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	689a      	ldr	r2, [r3, #8]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80013d2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80013e2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013e4:	4b92      	ldr	r3, [pc, #584]	; (8001630 <HAL_ADC_Init+0x308>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a92      	ldr	r2, [pc, #584]	; (8001634 <HAL_ADC_Init+0x30c>)
 80013ea:	fba2 2303 	umull	r2, r3, r2, r3
 80013ee:	0c9a      	lsrs	r2, r3, #18
 80013f0:	4613      	mov	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80013fa:	e002      	b.n	8001402 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	3b01      	subs	r3, #1
 8001400:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1f9      	bne.n	80013fc <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d007      	beq.n	8001426 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001420:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001424:	d110      	bne.n	8001448 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142a:	f023 0312 	bic.w	r3, r3, #18
 800142e:	f043 0210 	orr.w	r2, r3, #16
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143a:	f043 0201 	orr.w	r2, r3, #1
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144c:	f003 0310 	and.w	r3, r3, #16
 8001450:	2b00      	cmp	r3, #0
 8001452:	f040 8150 	bne.w	80016f6 <HAL_ADC_Init+0x3ce>
 8001456:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800145a:	2b00      	cmp	r3, #0
 800145c:	f040 814b 	bne.w	80016f6 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800146a:	2b00      	cmp	r3, #0
 800146c:	f040 8143 	bne.w	80016f6 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001474:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001478:	f043 0202 	orr.w	r2, r3, #2
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001488:	d004      	beq.n	8001494 <HAL_ADC_Init+0x16c>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a6a      	ldr	r2, [pc, #424]	; (8001638 <HAL_ADC_Init+0x310>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d101      	bne.n	8001498 <HAL_ADC_Init+0x170>
 8001494:	4b69      	ldr	r3, [pc, #420]	; (800163c <HAL_ADC_Init+0x314>)
 8001496:	e000      	b.n	800149a <HAL_ADC_Init+0x172>
 8001498:	4b69      	ldr	r3, [pc, #420]	; (8001640 <HAL_ADC_Init+0x318>)
 800149a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014a4:	d102      	bne.n	80014ac <HAL_ADC_Init+0x184>
 80014a6:	4b64      	ldr	r3, [pc, #400]	; (8001638 <HAL_ADC_Init+0x310>)
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	e01a      	b.n	80014e2 <HAL_ADC_Init+0x1ba>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a61      	ldr	r2, [pc, #388]	; (8001638 <HAL_ADC_Init+0x310>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d103      	bne.n	80014be <HAL_ADC_Init+0x196>
 80014b6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	e011      	b.n	80014e2 <HAL_ADC_Init+0x1ba>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a60      	ldr	r2, [pc, #384]	; (8001644 <HAL_ADC_Init+0x31c>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d102      	bne.n	80014ce <HAL_ADC_Init+0x1a6>
 80014c8:	4b5f      	ldr	r3, [pc, #380]	; (8001648 <HAL_ADC_Init+0x320>)
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	e009      	b.n	80014e2 <HAL_ADC_Init+0x1ba>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a5d      	ldr	r2, [pc, #372]	; (8001648 <HAL_ADC_Init+0x320>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d102      	bne.n	80014de <HAL_ADC_Init+0x1b6>
 80014d8:	4b5a      	ldr	r3, [pc, #360]	; (8001644 <HAL_ADC_Init+0x31c>)
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	e001      	b.n	80014e2 <HAL_ADC_Init+0x1ba>
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	f003 0303 	and.w	r3, r3, #3
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d108      	bne.n	8001502 <HAL_ADC_Init+0x1da>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d101      	bne.n	8001502 <HAL_ADC_Init+0x1da>
 80014fe:	2301      	movs	r3, #1
 8001500:	e000      	b.n	8001504 <HAL_ADC_Init+0x1dc>
 8001502:	2300      	movs	r3, #0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d11c      	bne.n	8001542 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001508:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800150a:	2b00      	cmp	r3, #0
 800150c:	d010      	beq.n	8001530 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	f003 0303 	and.w	r3, r3, #3
 8001516:	2b01      	cmp	r3, #1
 8001518:	d107      	bne.n	800152a <HAL_ADC_Init+0x202>
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	2b01      	cmp	r3, #1
 8001524:	d101      	bne.n	800152a <HAL_ADC_Init+0x202>
 8001526:	2301      	movs	r3, #1
 8001528:	e000      	b.n	800152c <HAL_ADC_Init+0x204>
 800152a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800152c:	2b00      	cmp	r3, #0
 800152e:	d108      	bne.n	8001542 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001530:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	431a      	orrs	r2, r3
 800153e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001540:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	7e5b      	ldrb	r3, [r3, #25]
 8001546:	035b      	lsls	r3, r3, #13
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800154c:	2a01      	cmp	r2, #1
 800154e:	d002      	beq.n	8001556 <HAL_ADC_Init+0x22e>
 8001550:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001554:	e000      	b.n	8001558 <HAL_ADC_Init+0x230>
 8001556:	2200      	movs	r2, #0
 8001558:	431a      	orrs	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	431a      	orrs	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	4313      	orrs	r3, r2
 8001566:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001568:	4313      	orrs	r3, r2
 800156a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001572:	2b01      	cmp	r3, #1
 8001574:	d11b      	bne.n	80015ae <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	7e5b      	ldrb	r3, [r3, #25]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d109      	bne.n	8001592 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001582:	3b01      	subs	r3, #1
 8001584:	045a      	lsls	r2, r3, #17
 8001586:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001588:	4313      	orrs	r3, r2
 800158a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800158e:	663b      	str	r3, [r7, #96]	; 0x60
 8001590:	e00d      	b.n	80015ae <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800159a:	f043 0220 	orr.w	r2, r3, #32
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	f043 0201 	orr.w	r2, r3, #1
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d054      	beq.n	8001660 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a22      	ldr	r2, [pc, #136]	; (8001644 <HAL_ADC_Init+0x31c>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d004      	beq.n	80015ca <HAL_ADC_Init+0x2a2>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a20      	ldr	r2, [pc, #128]	; (8001648 <HAL_ADC_Init+0x320>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d140      	bne.n	800164c <HAL_ADC_Init+0x324>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ce:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80015d2:	d02a      	beq.n	800162a <HAL_ADC_Init+0x302>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015dc:	d022      	beq.n	8001624 <HAL_ADC_Init+0x2fc>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80015e6:	d01a      	beq.n	800161e <HAL_ADC_Init+0x2f6>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ec:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 80015f0:	d012      	beq.n	8001618 <HAL_ADC_Init+0x2f0>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f6:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 80015fa:	d00a      	beq.n	8001612 <HAL_ADC_Init+0x2ea>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001600:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001604:	d002      	beq.n	800160c <HAL_ADC_Init+0x2e4>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160a:	e023      	b.n	8001654 <HAL_ADC_Init+0x32c>
 800160c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001610:	e020      	b.n	8001654 <HAL_ADC_Init+0x32c>
 8001612:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001616:	e01d      	b.n	8001654 <HAL_ADC_Init+0x32c>
 8001618:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800161c:	e01a      	b.n	8001654 <HAL_ADC_Init+0x32c>
 800161e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001622:	e017      	b.n	8001654 <HAL_ADC_Init+0x32c>
 8001624:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001628:	e014      	b.n	8001654 <HAL_ADC_Init+0x32c>
 800162a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800162e:	e011      	b.n	8001654 <HAL_ADC_Init+0x32c>
 8001630:	20000010 	.word	0x20000010
 8001634:	431bde83 	.word	0x431bde83
 8001638:	50000100 	.word	0x50000100
 800163c:	50000300 	.word	0x50000300
 8001640:	50000700 	.word	0x50000700
 8001644:	50000400 	.word	0x50000400
 8001648:	50000500 	.word	0x50000500
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001650:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001658:	4313      	orrs	r3, r2
 800165a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800165c:	4313      	orrs	r3, r2
 800165e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f003 030c 	and.w	r3, r3, #12
 800166a:	2b00      	cmp	r3, #0
 800166c:	d114      	bne.n	8001698 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	6812      	ldr	r2, [r2, #0]
 8001678:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800167c:	f023 0302 	bic.w	r3, r3, #2
 8001680:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	7e1b      	ldrb	r3, [r3, #24]
 8001686:	039a      	lsls	r2, r3, #14
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	4313      	orrs	r3, r2
 8001692:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001694:	4313      	orrs	r3, r2
 8001696:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	68da      	ldr	r2, [r3, #12]
 800169e:	4b1e      	ldr	r3, [pc, #120]	; (8001718 <HAL_ADC_Init+0x3f0>)
 80016a0:	4013      	ands	r3, r2
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	6812      	ldr	r2, [r2, #0]
 80016a6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80016a8:	430b      	orrs	r3, r1
 80016aa:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d10c      	bne.n	80016ce <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	f023 010f 	bic.w	r1, r3, #15
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	1e5a      	subs	r2, r3, #1
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	430a      	orrs	r2, r1
 80016ca:	631a      	str	r2, [r3, #48]	; 0x30
 80016cc:	e007      	b.n	80016de <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f022 020f 	bic.w	r2, r2, #15
 80016dc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2200      	movs	r2, #0
 80016e2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	f023 0303 	bic.w	r3, r3, #3
 80016ec:	f043 0201 	orr.w	r2, r3, #1
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	641a      	str	r2, [r3, #64]	; 0x40
 80016f4:	e00a      	b.n	800170c <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	f023 0312 	bic.w	r3, r3, #18
 80016fe:	f043 0210 	orr.w	r2, r3, #16
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001706:	2301      	movs	r3, #1
 8001708:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800170c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001710:	4618      	mov	r0, r3
 8001712:	3768      	adds	r7, #104	; 0x68
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	fff0c007 	.word	0xfff0c007

0800171c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001724:	2300      	movs	r3, #0
 8001726:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 0304 	and.w	r3, r3, #4
 8001732:	2b00      	cmp	r3, #0
 8001734:	f040 80f9 	bne.w	800192a <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800173e:	2b01      	cmp	r3, #1
 8001740:	d101      	bne.n	8001746 <HAL_ADC_Start+0x2a>
 8001742:	2302      	movs	r3, #2
 8001744:	e0f4      	b.n	8001930 <HAL_ADC_Start+0x214>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2201      	movs	r2, #1
 800174a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f000 fcf4 	bl	800213c <ADC_Enable>
 8001754:	4603      	mov	r3, r0
 8001756:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001758:	7bfb      	ldrb	r3, [r7, #15]
 800175a:	2b00      	cmp	r3, #0
 800175c:	f040 80e0 	bne.w	8001920 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001764:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001768:	f023 0301 	bic.w	r3, r3, #1
 800176c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800177c:	d004      	beq.n	8001788 <HAL_ADC_Start+0x6c>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a6d      	ldr	r2, [pc, #436]	; (8001938 <HAL_ADC_Start+0x21c>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d106      	bne.n	8001796 <HAL_ADC_Start+0x7a>
 8001788:	4b6c      	ldr	r3, [pc, #432]	; (800193c <HAL_ADC_Start+0x220>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	f003 031f 	and.w	r3, r3, #31
 8001790:	2b00      	cmp	r3, #0
 8001792:	d010      	beq.n	80017b6 <HAL_ADC_Start+0x9a>
 8001794:	e005      	b.n	80017a2 <HAL_ADC_Start+0x86>
 8001796:	4b6a      	ldr	r3, [pc, #424]	; (8001940 <HAL_ADC_Start+0x224>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	f003 031f 	and.w	r3, r3, #31
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d009      	beq.n	80017b6 <HAL_ADC_Start+0x9a>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017aa:	d004      	beq.n	80017b6 <HAL_ADC_Start+0x9a>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a64      	ldr	r2, [pc, #400]	; (8001944 <HAL_ADC_Start+0x228>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d115      	bne.n	80017e2 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d036      	beq.n	800183e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017d8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80017e0:	e02d      	b.n	800183e <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017f6:	d004      	beq.n	8001802 <HAL_ADC_Start+0xe6>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a4e      	ldr	r2, [pc, #312]	; (8001938 <HAL_ADC_Start+0x21c>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d10a      	bne.n	8001818 <HAL_ADC_Start+0xfc>
 8001802:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180c:	2b00      	cmp	r3, #0
 800180e:	bf14      	ite	ne
 8001810:	2301      	movne	r3, #1
 8001812:	2300      	moveq	r3, #0
 8001814:	b2db      	uxtb	r3, r3
 8001816:	e008      	b.n	800182a <HAL_ADC_Start+0x10e>
 8001818:	4b4a      	ldr	r3, [pc, #296]	; (8001944 <HAL_ADC_Start+0x228>)
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001820:	2b00      	cmp	r3, #0
 8001822:	bf14      	ite	ne
 8001824:	2301      	movne	r3, #1
 8001826:	2300      	moveq	r3, #0
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b00      	cmp	r3, #0
 800182c:	d007      	beq.n	800183e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001832:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001836:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001846:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800184a:	d106      	bne.n	800185a <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001850:	f023 0206 	bic.w	r2, r3, #6
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	645a      	str	r2, [r3, #68]	; 0x44
 8001858:	e002      	b.n	8001860 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	221c      	movs	r2, #28
 800186e:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001878:	d004      	beq.n	8001884 <HAL_ADC_Start+0x168>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a2e      	ldr	r2, [pc, #184]	; (8001938 <HAL_ADC_Start+0x21c>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d106      	bne.n	8001892 <HAL_ADC_Start+0x176>
 8001884:	4b2d      	ldr	r3, [pc, #180]	; (800193c <HAL_ADC_Start+0x220>)
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f003 031f 	and.w	r3, r3, #31
 800188c:	2b00      	cmp	r3, #0
 800188e:	d03e      	beq.n	800190e <HAL_ADC_Start+0x1f2>
 8001890:	e005      	b.n	800189e <HAL_ADC_Start+0x182>
 8001892:	4b2b      	ldr	r3, [pc, #172]	; (8001940 <HAL_ADC_Start+0x224>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f003 031f 	and.w	r3, r3, #31
 800189a:	2b00      	cmp	r3, #0
 800189c:	d037      	beq.n	800190e <HAL_ADC_Start+0x1f2>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018a6:	d004      	beq.n	80018b2 <HAL_ADC_Start+0x196>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a22      	ldr	r2, [pc, #136]	; (8001938 <HAL_ADC_Start+0x21c>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d106      	bne.n	80018c0 <HAL_ADC_Start+0x1a4>
 80018b2:	4b22      	ldr	r3, [pc, #136]	; (800193c <HAL_ADC_Start+0x220>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f003 031f 	and.w	r3, r3, #31
 80018ba:	2b05      	cmp	r3, #5
 80018bc:	d027      	beq.n	800190e <HAL_ADC_Start+0x1f2>
 80018be:	e005      	b.n	80018cc <HAL_ADC_Start+0x1b0>
 80018c0:	4b1f      	ldr	r3, [pc, #124]	; (8001940 <HAL_ADC_Start+0x224>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 031f 	and.w	r3, r3, #31
 80018c8:	2b05      	cmp	r3, #5
 80018ca:	d020      	beq.n	800190e <HAL_ADC_Start+0x1f2>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018d4:	d004      	beq.n	80018e0 <HAL_ADC_Start+0x1c4>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a17      	ldr	r2, [pc, #92]	; (8001938 <HAL_ADC_Start+0x21c>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d106      	bne.n	80018ee <HAL_ADC_Start+0x1d2>
 80018e0:	4b16      	ldr	r3, [pc, #88]	; (800193c <HAL_ADC_Start+0x220>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f003 031f 	and.w	r3, r3, #31
 80018e8:	2b09      	cmp	r3, #9
 80018ea:	d010      	beq.n	800190e <HAL_ADC_Start+0x1f2>
 80018ec:	e005      	b.n	80018fa <HAL_ADC_Start+0x1de>
 80018ee:	4b14      	ldr	r3, [pc, #80]	; (8001940 <HAL_ADC_Start+0x224>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 031f 	and.w	r3, r3, #31
 80018f6:	2b09      	cmp	r3, #9
 80018f8:	d009      	beq.n	800190e <HAL_ADC_Start+0x1f2>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001902:	d004      	beq.n	800190e <HAL_ADC_Start+0x1f2>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a0e      	ldr	r2, [pc, #56]	; (8001944 <HAL_ADC_Start+0x228>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d10f      	bne.n	800192e <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f042 0204 	orr.w	r2, r2, #4
 800191c:	609a      	str	r2, [r3, #8]
 800191e:	e006      	b.n	800192e <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2200      	movs	r2, #0
 8001924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001928:	e001      	b.n	800192e <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800192a:	2302      	movs	r3, #2
 800192c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800192e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	50000100 	.word	0x50000100
 800193c:	50000300 	.word	0x50000300
 8001940:	50000700 	.word	0x50000700
 8001944:	50000400 	.word	0x50000400

08001948 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	695b      	ldr	r3, [r3, #20]
 800195a:	2b08      	cmp	r3, #8
 800195c:	d102      	bne.n	8001964 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800195e:	2308      	movs	r3, #8
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	e03a      	b.n	80019da <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800196c:	d004      	beq.n	8001978 <HAL_ADC_PollForConversion+0x30>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a72      	ldr	r2, [pc, #456]	; (8001b3c <HAL_ADC_PollForConversion+0x1f4>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d101      	bne.n	800197c <HAL_ADC_PollForConversion+0x34>
 8001978:	4b71      	ldr	r3, [pc, #452]	; (8001b40 <HAL_ADC_PollForConversion+0x1f8>)
 800197a:	e000      	b.n	800197e <HAL_ADC_PollForConversion+0x36>
 800197c:	4b71      	ldr	r3, [pc, #452]	; (8001b44 <HAL_ADC_PollForConversion+0x1fc>)
 800197e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	f003 031f 	and.w	r3, r3, #31
 8001988:	2b00      	cmp	r3, #0
 800198a:	d112      	bne.n	80019b2 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	2b01      	cmp	r3, #1
 8001998:	d11d      	bne.n	80019d6 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f043 0220 	orr.w	r2, r3, #32
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e0bf      	b.n	8001b32 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d00b      	beq.n	80019d6 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	f043 0220 	orr.w	r2, r3, #32
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e0ad      	b.n	8001b32 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80019d6:	230c      	movs	r3, #12
 80019d8:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019e2:	d004      	beq.n	80019ee <HAL_ADC_PollForConversion+0xa6>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a54      	ldr	r2, [pc, #336]	; (8001b3c <HAL_ADC_PollForConversion+0x1f4>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d106      	bne.n	80019fc <HAL_ADC_PollForConversion+0xb4>
 80019ee:	4b54      	ldr	r3, [pc, #336]	; (8001b40 <HAL_ADC_PollForConversion+0x1f8>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 031f 	and.w	r3, r3, #31
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d010      	beq.n	8001a1c <HAL_ADC_PollForConversion+0xd4>
 80019fa:	e005      	b.n	8001a08 <HAL_ADC_PollForConversion+0xc0>
 80019fc:	4b51      	ldr	r3, [pc, #324]	; (8001b44 <HAL_ADC_PollForConversion+0x1fc>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f003 031f 	and.w	r3, r3, #31
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d009      	beq.n	8001a1c <HAL_ADC_PollForConversion+0xd4>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a10:	d004      	beq.n	8001a1c <HAL_ADC_PollForConversion+0xd4>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a4c      	ldr	r2, [pc, #304]	; (8001b48 <HAL_ADC_PollForConversion+0x200>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d104      	bne.n	8001a26 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	613b      	str	r3, [r7, #16]
 8001a24:	e00f      	b.n	8001a46 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a2e:	d004      	beq.n	8001a3a <HAL_ADC_PollForConversion+0xf2>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a41      	ldr	r2, [pc, #260]	; (8001b3c <HAL_ADC_PollForConversion+0x1f4>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d102      	bne.n	8001a40 <HAL_ADC_PollForConversion+0xf8>
 8001a3a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001a3e:	e000      	b.n	8001a42 <HAL_ADC_PollForConversion+0xfa>
 8001a40:	4b41      	ldr	r3, [pc, #260]	; (8001b48 <HAL_ADC_PollForConversion+0x200>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8001a46:	f7ff fc3f 	bl	80012c8 <HAL_GetTick>
 8001a4a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001a4c:	e021      	b.n	8001a92 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a54:	d01d      	beq.n	8001a92 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d007      	beq.n	8001a6c <HAL_ADC_PollForConversion+0x124>
 8001a5c:	f7ff fc34 	bl	80012c8 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d212      	bcs.n	8001a92 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	4013      	ands	r3, r2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10b      	bne.n	8001a92 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	f043 0204 	orr.w	r2, r3, #4
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e04f      	b.n	8001b32 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0d6      	beq.n	8001a4e <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	68db      	ldr	r3, [r3, #12]
 8001ab2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d131      	bne.n	8001b1e <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d12c      	bne.n	8001b1e <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	2b08      	cmp	r3, #8
 8001ad0:	d125      	bne.n	8001b1e <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 0304 	and.w	r3, r3, #4
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d112      	bne.n	8001b06 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d112      	bne.n	8001b1e <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	f043 0201 	orr.w	r2, r3, #1
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	641a      	str	r2, [r3, #64]	; 0x40
 8001b04:	e00b      	b.n	8001b1e <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	f043 0220 	orr.w	r2, r3, #32
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b16:	f043 0201 	orr.w	r2, r3, #1
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d103      	bne.n	8001b30 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	697a      	ldr	r2, [r7, #20]
 8001b2e:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	50000100 	.word	0x50000100
 8001b40:	50000300 	.word	0x50000300
 8001b44:	50000700 	.word	0x50000700
 8001b48:	50000400 	.word	0x50000400

08001b4c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
	...

08001b68 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b09b      	sub	sp, #108	; 0x6c
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b72:	2300      	movs	r3, #0
 8001b74:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d101      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x22>
 8001b86:	2302      	movs	r3, #2
 8001b88:	e2c8      	b.n	800211c <HAL_ADC_ConfigChannel+0x5b4>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	f040 82ac 	bne.w	80020fa <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	d81c      	bhi.n	8001be4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	231f      	movs	r3, #31
 8001bc0:	4093      	lsls	r3, r2
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	4019      	ands	r1, r3
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	6818      	ldr	r0, [r3, #0]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685a      	ldr	r2, [r3, #4]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	4413      	add	r3, r2
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	fa00 f203 	lsl.w	r2, r0, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	631a      	str	r2, [r3, #48]	; 0x30
 8001be2:	e063      	b.n	8001cac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b09      	cmp	r3, #9
 8001bea:	d81e      	bhi.n	8001c2a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	3b1e      	subs	r3, #30
 8001c00:	221f      	movs	r2, #31
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	4019      	ands	r1, r3
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	6818      	ldr	r0, [r3, #0]
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685a      	ldr	r2, [r3, #4]
 8001c12:	4613      	mov	r3, r2
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	4413      	add	r3, r2
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	3b1e      	subs	r3, #30
 8001c1c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	430a      	orrs	r2, r1
 8001c26:	635a      	str	r2, [r3, #52]	; 0x34
 8001c28:	e040      	b.n	8001cac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	2b0e      	cmp	r3, #14
 8001c30:	d81e      	bhi.n	8001c70 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4413      	add	r3, r2
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	3b3c      	subs	r3, #60	; 0x3c
 8001c46:	221f      	movs	r2, #31
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	4019      	ands	r1, r3
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	6818      	ldr	r0, [r3, #0]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	4413      	add	r3, r2
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	3b3c      	subs	r3, #60	; 0x3c
 8001c62:	fa00 f203 	lsl.w	r2, r0, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	639a      	str	r2, [r3, #56]	; 0x38
 8001c6e:	e01d      	b.n	8001cac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	4413      	add	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	3b5a      	subs	r3, #90	; 0x5a
 8001c84:	221f      	movs	r2, #31
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	4019      	ands	r1, r3
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	6818      	ldr	r0, [r3, #0]
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685a      	ldr	r2, [r3, #4]
 8001c96:	4613      	mov	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	4413      	add	r3, r2
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	3b5a      	subs	r3, #90	; 0x5a
 8001ca0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 030c 	and.w	r3, r3, #12
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f040 80e5 	bne.w	8001e86 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2b09      	cmp	r3, #9
 8001cc2:	d91c      	bls.n	8001cfe <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6999      	ldr	r1, [r3, #24]
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	4613      	mov	r3, r2
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	4413      	add	r3, r2
 8001cd4:	3b1e      	subs	r3, #30
 8001cd6:	2207      	movs	r2, #7
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	4019      	ands	r1, r3
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	6898      	ldr	r0, [r3, #8]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4413      	add	r3, r2
 8001cee:	3b1e      	subs	r3, #30
 8001cf0:	fa00 f203 	lsl.w	r2, r0, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	619a      	str	r2, [r3, #24]
 8001cfc:	e019      	b.n	8001d32 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	6959      	ldr	r1, [r3, #20]
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	4413      	add	r3, r2
 8001d0e:	2207      	movs	r2, #7
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	43db      	mvns	r3, r3
 8001d16:	4019      	ands	r1, r3
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	6898      	ldr	r0, [r3, #8]
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	4613      	mov	r3, r2
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	4413      	add	r3, r2
 8001d26:	fa00 f203 	lsl.w	r2, r0, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	695a      	ldr	r2, [r3, #20]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	08db      	lsrs	r3, r3, #3
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	2b03      	cmp	r3, #3
 8001d52:	d84f      	bhi.n	8001df4 <HAL_ADC_ConfigChannel+0x28c>
 8001d54:	a201      	add	r2, pc, #4	; (adr r2, 8001d5c <HAL_ADC_ConfigChannel+0x1f4>)
 8001d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d5a:	bf00      	nop
 8001d5c:	08001d6d 	.word	0x08001d6d
 8001d60:	08001d8f 	.word	0x08001d8f
 8001d64:	08001db1 	.word	0x08001db1
 8001d68:	08001dd3 	.word	0x08001dd3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d72:	4b99      	ldr	r3, [pc, #612]	; (8001fd8 <HAL_ADC_ConfigChannel+0x470>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	683a      	ldr	r2, [r7, #0]
 8001d78:	6812      	ldr	r2, [r2, #0]
 8001d7a:	0691      	lsls	r1, r2, #26
 8001d7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	431a      	orrs	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001d8a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001d8c:	e07b      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001d94:	4b90      	ldr	r3, [pc, #576]	; (8001fd8 <HAL_ADC_ConfigChannel+0x470>)
 8001d96:	4013      	ands	r3, r2
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	0691      	lsls	r1, r2, #26
 8001d9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001da0:	430a      	orrs	r2, r1
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001dac:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001dae:	e06a      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001db6:	4b88      	ldr	r3, [pc, #544]	; (8001fd8 <HAL_ADC_ConfigChannel+0x470>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	6812      	ldr	r2, [r2, #0]
 8001dbe:	0691      	lsls	r1, r2, #26
 8001dc0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	431a      	orrs	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001dce:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001dd0:	e059      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001dd8:	4b7f      	ldr	r3, [pc, #508]	; (8001fd8 <HAL_ADC_ConfigChannel+0x470>)
 8001dda:	4013      	ands	r3, r2
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	6812      	ldr	r2, [r2, #0]
 8001de0:	0691      	lsls	r1, r2, #26
 8001de2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001de4:	430a      	orrs	r2, r1
 8001de6:	431a      	orrs	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001df0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001df2:	e048      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dfa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	069b      	lsls	r3, r3, #26
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d107      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e16:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	069b      	lsls	r3, r3, #26
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d107      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e3a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	069b      	lsls	r3, r3, #26
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d107      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e5e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001e66:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	069b      	lsls	r3, r3, #26
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d107      	bne.n	8001e84 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e82:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001e84:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f003 0303 	and.w	r3, r3, #3
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d108      	bne.n	8001ea6 <HAL_ADC_ConfigChannel+0x33e>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d101      	bne.n	8001ea6 <HAL_ADC_ConfigChannel+0x33e>
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e000      	b.n	8001ea8 <HAL_ADC_ConfigChannel+0x340>
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f040 8131 	bne.w	8002110 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d00f      	beq.n	8001ed6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	43da      	mvns	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	400a      	ands	r2, r1
 8001ed0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001ed4:	e049      	b.n	8001f6a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	409a      	lsls	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	430a      	orrs	r2, r1
 8001eec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2b09      	cmp	r3, #9
 8001ef6:	d91c      	bls.n	8001f32 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6999      	ldr	r1, [r3, #24]
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	4613      	mov	r3, r2
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	4413      	add	r3, r2
 8001f08:	3b1b      	subs	r3, #27
 8001f0a:	2207      	movs	r2, #7
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	43db      	mvns	r3, r3
 8001f12:	4019      	ands	r1, r3
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	6898      	ldr	r0, [r3, #8]
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	4413      	add	r3, r2
 8001f22:	3b1b      	subs	r3, #27
 8001f24:	fa00 f203 	lsl.w	r2, r0, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	619a      	str	r2, [r3, #24]
 8001f30:	e01b      	b.n	8001f6a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	6959      	ldr	r1, [r3, #20]
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	1c5a      	adds	r2, r3, #1
 8001f3e:	4613      	mov	r3, r2
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	4413      	add	r3, r2
 8001f44:	2207      	movs	r2, #7
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	4019      	ands	r1, r3
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	6898      	ldr	r0, [r3, #8]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	1c5a      	adds	r2, r3, #1
 8001f58:	4613      	mov	r3, r2
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	4413      	add	r3, r2
 8001f5e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f72:	d004      	beq.n	8001f7e <HAL_ADC_ConfigChannel+0x416>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a18      	ldr	r2, [pc, #96]	; (8001fdc <HAL_ADC_ConfigChannel+0x474>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d101      	bne.n	8001f82 <HAL_ADC_ConfigChannel+0x41a>
 8001f7e:	4b18      	ldr	r3, [pc, #96]	; (8001fe0 <HAL_ADC_ConfigChannel+0x478>)
 8001f80:	e000      	b.n	8001f84 <HAL_ADC_ConfigChannel+0x41c>
 8001f82:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_ADC_ConfigChannel+0x47c>)
 8001f84:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2b10      	cmp	r3, #16
 8001f8c:	d105      	bne.n	8001f9a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001f8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d015      	beq.n	8001fc6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001f9e:	2b11      	cmp	r3, #17
 8001fa0:	d105      	bne.n	8001fae <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001fa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00b      	beq.n	8001fc6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001fb2:	2b12      	cmp	r3, #18
 8001fb4:	f040 80ac 	bne.w	8002110 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001fb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f040 80a5 	bne.w	8002110 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fce:	d10b      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x480>
 8001fd0:	4b02      	ldr	r3, [pc, #8]	; (8001fdc <HAL_ADC_ConfigChannel+0x474>)
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	e023      	b.n	800201e <HAL_ADC_ConfigChannel+0x4b6>
 8001fd6:	bf00      	nop
 8001fd8:	83fff000 	.word	0x83fff000
 8001fdc:	50000100 	.word	0x50000100
 8001fe0:	50000300 	.word	0x50000300
 8001fe4:	50000700 	.word	0x50000700
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a4e      	ldr	r2, [pc, #312]	; (8002128 <HAL_ADC_ConfigChannel+0x5c0>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d103      	bne.n	8001ffa <HAL_ADC_ConfigChannel+0x492>
 8001ff2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	e011      	b.n	800201e <HAL_ADC_ConfigChannel+0x4b6>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a4b      	ldr	r2, [pc, #300]	; (800212c <HAL_ADC_ConfigChannel+0x5c4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d102      	bne.n	800200a <HAL_ADC_ConfigChannel+0x4a2>
 8002004:	4b4a      	ldr	r3, [pc, #296]	; (8002130 <HAL_ADC_ConfigChannel+0x5c8>)
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	e009      	b.n	800201e <HAL_ADC_ConfigChannel+0x4b6>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a48      	ldr	r2, [pc, #288]	; (8002130 <HAL_ADC_ConfigChannel+0x5c8>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d102      	bne.n	800201a <HAL_ADC_ConfigChannel+0x4b2>
 8002014:	4b45      	ldr	r3, [pc, #276]	; (800212c <HAL_ADC_ConfigChannel+0x5c4>)
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	e001      	b.n	800201e <HAL_ADC_ConfigChannel+0x4b6>
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	2b01      	cmp	r3, #1
 800202a:	d108      	bne.n	800203e <HAL_ADC_ConfigChannel+0x4d6>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b01      	cmp	r3, #1
 8002038:	d101      	bne.n	800203e <HAL_ADC_ConfigChannel+0x4d6>
 800203a:	2301      	movs	r3, #1
 800203c:	e000      	b.n	8002040 <HAL_ADC_ConfigChannel+0x4d8>
 800203e:	2300      	movs	r3, #0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d150      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002044:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002046:	2b00      	cmp	r3, #0
 8002048:	d010      	beq.n	800206c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f003 0303 	and.w	r3, r3, #3
 8002052:	2b01      	cmp	r3, #1
 8002054:	d107      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x4fe>
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	2b01      	cmp	r3, #1
 8002060:	d101      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x4fe>
 8002062:	2301      	movs	r3, #1
 8002064:	e000      	b.n	8002068 <HAL_ADC_ConfigChannel+0x500>
 8002066:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002068:	2b00      	cmp	r3, #0
 800206a:	d13c      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2b10      	cmp	r3, #16
 8002072:	d11d      	bne.n	80020b0 <HAL_ADC_ConfigChannel+0x548>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800207c:	d118      	bne.n	80020b0 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800207e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002086:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002088:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800208a:	4b2a      	ldr	r3, [pc, #168]	; (8002134 <HAL_ADC_ConfigChannel+0x5cc>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a2a      	ldr	r2, [pc, #168]	; (8002138 <HAL_ADC_ConfigChannel+0x5d0>)
 8002090:	fba2 2303 	umull	r2, r3, r2, r3
 8002094:	0c9a      	lsrs	r2, r3, #18
 8002096:	4613      	mov	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020a0:	e002      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	3b01      	subs	r3, #1
 80020a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1f9      	bne.n	80020a2 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020ae:	e02e      	b.n	800210e <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2b11      	cmp	r3, #17
 80020b6:	d10b      	bne.n	80020d0 <HAL_ADC_ConfigChannel+0x568>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020c0:	d106      	bne.n	80020d0 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80020c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80020ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020cc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020ce:	e01e      	b.n	800210e <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b12      	cmp	r3, #18
 80020d6:	d11a      	bne.n	800210e <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80020d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80020e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020e2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020e4:	e013      	b.n	800210e <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	f043 0220 	orr.w	r2, r3, #32
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80020f8:	e00a      	b.n	8002110 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f043 0220 	orr.w	r2, r3, #32
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800210c:	e000      	b.n	8002110 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800210e:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002118:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800211c:	4618      	mov	r0, r3
 800211e:	376c      	adds	r7, #108	; 0x6c
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr
 8002128:	50000100 	.word	0x50000100
 800212c:	50000400 	.word	0x50000400
 8002130:	50000500 	.word	0x50000500
 8002134:	20000010 	.word	0x20000010
 8002138:	431bde83 	.word	0x431bde83

0800213c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002144:	2300      	movs	r3, #0
 8002146:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 0303 	and.w	r3, r3, #3
 8002152:	2b01      	cmp	r3, #1
 8002154:	d108      	bne.n	8002168 <ADC_Enable+0x2c>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b01      	cmp	r3, #1
 8002162:	d101      	bne.n	8002168 <ADC_Enable+0x2c>
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <ADC_Enable+0x2e>
 8002168:	2300      	movs	r3, #0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d143      	bne.n	80021f6 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	4b22      	ldr	r3, [pc, #136]	; (8002200 <ADC_Enable+0xc4>)
 8002176:	4013      	ands	r3, r2
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00d      	beq.n	8002198 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002180:	f043 0210 	orr.w	r2, r3, #16
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218c:	f043 0201 	orr.w	r2, r3, #1
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e02f      	b.n	80021f8 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f042 0201 	orr.w	r2, r2, #1
 80021a6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80021a8:	f7ff f88e 	bl	80012c8 <HAL_GetTick>
 80021ac:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80021ae:	e01b      	b.n	80021e8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021b0:	f7ff f88a 	bl	80012c8 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d914      	bls.n	80021e8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d00d      	beq.n	80021e8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	f043 0210 	orr.w	r2, r3, #16
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021dc:	f043 0201 	orr.w	r2, r3, #1
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e007      	b.n	80021f8 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d1dc      	bne.n	80021b0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	8000003f 	.word	0x8000003f

08002204 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800220c:	2300      	movs	r3, #0
 800220e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	2b01      	cmp	r3, #1
 800221c:	d108      	bne.n	8002230 <ADC_Disable+0x2c>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	2b01      	cmp	r3, #1
 800222a:	d101      	bne.n	8002230 <ADC_Disable+0x2c>
 800222c:	2301      	movs	r3, #1
 800222e:	e000      	b.n	8002232 <ADC_Disable+0x2e>
 8002230:	2300      	movs	r3, #0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d047      	beq.n	80022c6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f003 030d 	and.w	r3, r3, #13
 8002240:	2b01      	cmp	r3, #1
 8002242:	d10f      	bne.n	8002264 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	689a      	ldr	r2, [r3, #8]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f042 0202 	orr.w	r2, r2, #2
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2203      	movs	r2, #3
 800225a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800225c:	f7ff f834 	bl	80012c8 <HAL_GetTick>
 8002260:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002262:	e029      	b.n	80022b8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	f043 0210 	orr.w	r2, r3, #16
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002274:	f043 0201 	orr.w	r2, r3, #1
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e023      	b.n	80022c8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002280:	f7ff f822 	bl	80012c8 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d914      	bls.n	80022b8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	2b01      	cmp	r3, #1
 800229a:	d10d      	bne.n	80022b8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	f043 0210 	orr.w	r2, r3, #16
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ac:	f043 0201 	orr.w	r2, r3, #1
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e007      	b.n	80022c8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 0301 	and.w	r3, r3, #1
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d0dc      	beq.n	8002280 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <__NVIC_SetPriorityGrouping>:
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f003 0307 	and.w	r3, r3, #7
 80022de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e0:	4b0c      	ldr	r3, [pc, #48]	; (8002314 <__NVIC_SetPriorityGrouping+0x44>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022e6:	68ba      	ldr	r2, [r7, #8]
 80022e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022ec:	4013      	ands	r3, r2
 80022ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002302:	4a04      	ldr	r2, [pc, #16]	; (8002314 <__NVIC_SetPriorityGrouping+0x44>)
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	60d3      	str	r3, [r2, #12]
}
 8002308:	bf00      	nop
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <__NVIC_GetPriorityGrouping>:
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800231c:	4b04      	ldr	r3, [pc, #16]	; (8002330 <__NVIC_GetPriorityGrouping+0x18>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	0a1b      	lsrs	r3, r3, #8
 8002322:	f003 0307 	and.w	r3, r3, #7
}
 8002326:	4618      	mov	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <__NVIC_EnableIRQ>:
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	2b00      	cmp	r3, #0
 8002344:	db0b      	blt.n	800235e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	f003 021f 	and.w	r2, r3, #31
 800234c:	4907      	ldr	r1, [pc, #28]	; (800236c <__NVIC_EnableIRQ+0x38>)
 800234e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002352:	095b      	lsrs	r3, r3, #5
 8002354:	2001      	movs	r0, #1
 8002356:	fa00 f202 	lsl.w	r2, r0, r2
 800235a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000e100 	.word	0xe000e100

08002370 <__NVIC_SetPriority>:
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	6039      	str	r1, [r7, #0]
 800237a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800237c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002380:	2b00      	cmp	r3, #0
 8002382:	db0a      	blt.n	800239a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	b2da      	uxtb	r2, r3
 8002388:	490c      	ldr	r1, [pc, #48]	; (80023bc <__NVIC_SetPriority+0x4c>)
 800238a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238e:	0112      	lsls	r2, r2, #4
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	440b      	add	r3, r1
 8002394:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002398:	e00a      	b.n	80023b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4908      	ldr	r1, [pc, #32]	; (80023c0 <__NVIC_SetPriority+0x50>)
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	3b04      	subs	r3, #4
 80023a8:	0112      	lsls	r2, r2, #4
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	440b      	add	r3, r1
 80023ae:	761a      	strb	r2, [r3, #24]
}
 80023b0:	bf00      	nop
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr
 80023bc:	e000e100 	.word	0xe000e100
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <NVIC_EncodePriority>:
{
 80023c4:	b480      	push	{r7}
 80023c6:	b089      	sub	sp, #36	; 0x24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f003 0307 	and.w	r3, r3, #7
 80023d6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	f1c3 0307 	rsb	r3, r3, #7
 80023de:	2b04      	cmp	r3, #4
 80023e0:	bf28      	it	cs
 80023e2:	2304      	movcs	r3, #4
 80023e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	3304      	adds	r3, #4
 80023ea:	2b06      	cmp	r3, #6
 80023ec:	d902      	bls.n	80023f4 <NVIC_EncodePriority+0x30>
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	3b03      	subs	r3, #3
 80023f2:	e000      	b.n	80023f6 <NVIC_EncodePriority+0x32>
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f8:	f04f 32ff 	mov.w	r2, #4294967295
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	43da      	mvns	r2, r3
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	401a      	ands	r2, r3
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800240c:	f04f 31ff 	mov.w	r1, #4294967295
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	fa01 f303 	lsl.w	r3, r1, r3
 8002416:	43d9      	mvns	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800241c:	4313      	orrs	r3, r2
}
 800241e:	4618      	mov	r0, r3
 8002420:	3724      	adds	r7, #36	; 0x24
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7ff ff4c 	bl	80022d0 <__NVIC_SetPriorityGrouping>
}
 8002438:	bf00      	nop
 800243a:	3708      	adds	r7, #8
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
 800244c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002452:	f7ff ff61 	bl	8002318 <__NVIC_GetPriorityGrouping>
 8002456:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	68b9      	ldr	r1, [r7, #8]
 800245c:	6978      	ldr	r0, [r7, #20]
 800245e:	f7ff ffb1 	bl	80023c4 <NVIC_EncodePriority>
 8002462:	4602      	mov	r2, r0
 8002464:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002468:	4611      	mov	r1, r2
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff ff80 	bl	8002370 <__NVIC_SetPriority>
}
 8002470:	bf00      	nop
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff ff54 	bl	8002334 <__NVIC_EnableIRQ>
}
 800248c:	bf00      	nop
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002494:	b480      	push	{r7}
 8002496:	b087      	sub	sp, #28
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024a2:	e160      	b.n	8002766 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	2101      	movs	r1, #1
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	fa01 f303 	lsl.w	r3, r1, r3
 80024b0:	4013      	ands	r3, r2
 80024b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f000 8152 	beq.w	8002760 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 0303 	and.w	r3, r3, #3
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d005      	beq.n	80024d4 <HAL_GPIO_Init+0x40>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 0303 	and.w	r3, r3, #3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d130      	bne.n	8002536 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	2203      	movs	r2, #3
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	43db      	mvns	r3, r3
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	4013      	ands	r3, r2
 80024ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	68da      	ldr	r2, [r3, #12]
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	693a      	ldr	r2, [r7, #16]
 8002502:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800250a:	2201      	movs	r2, #1
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43db      	mvns	r3, r3
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	4013      	ands	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	091b      	lsrs	r3, r3, #4
 8002520:	f003 0201 	and.w	r2, r3, #1
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	2b03      	cmp	r3, #3
 8002540:	d017      	beq.n	8002572 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	2203      	movs	r2, #3
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	4013      	ands	r3, r2
 8002558:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	005b      	lsls	r3, r3, #1
 8002562:	fa02 f303 	lsl.w	r3, r2, r3
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	4313      	orrs	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f003 0303 	and.w	r3, r3, #3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d123      	bne.n	80025c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	08da      	lsrs	r2, r3, #3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3208      	adds	r2, #8
 8002586:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800258a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	220f      	movs	r2, #15
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43db      	mvns	r3, r3
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	4013      	ands	r3, r2
 80025a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	691a      	ldr	r2, [r3, #16]
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	08da      	lsrs	r2, r3, #3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3208      	adds	r2, #8
 80025c0:	6939      	ldr	r1, [r7, #16]
 80025c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	2203      	movs	r2, #3
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43db      	mvns	r3, r3
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	4013      	ands	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f003 0203 	and.w	r2, r3, #3
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 80ac 	beq.w	8002760 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002608:	4b5e      	ldr	r3, [pc, #376]	; (8002784 <HAL_GPIO_Init+0x2f0>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a5d      	ldr	r2, [pc, #372]	; (8002784 <HAL_GPIO_Init+0x2f0>)
 800260e:	f043 0301 	orr.w	r3, r3, #1
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b5b      	ldr	r3, [pc, #364]	; (8002784 <HAL_GPIO_Init+0x2f0>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002620:	4a59      	ldr	r2, [pc, #356]	; (8002788 <HAL_GPIO_Init+0x2f4>)
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	089b      	lsrs	r3, r3, #2
 8002626:	3302      	adds	r3, #2
 8002628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800262c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	f003 0303 	and.w	r3, r3, #3
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	220f      	movs	r2, #15
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	43db      	mvns	r3, r3
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	4013      	ands	r3, r2
 8002642:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800264a:	d025      	beq.n	8002698 <HAL_GPIO_Init+0x204>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a4f      	ldr	r2, [pc, #316]	; (800278c <HAL_GPIO_Init+0x2f8>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d01f      	beq.n	8002694 <HAL_GPIO_Init+0x200>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a4e      	ldr	r2, [pc, #312]	; (8002790 <HAL_GPIO_Init+0x2fc>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d019      	beq.n	8002690 <HAL_GPIO_Init+0x1fc>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a4d      	ldr	r2, [pc, #308]	; (8002794 <HAL_GPIO_Init+0x300>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d013      	beq.n	800268c <HAL_GPIO_Init+0x1f8>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a4c      	ldr	r2, [pc, #304]	; (8002798 <HAL_GPIO_Init+0x304>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d00d      	beq.n	8002688 <HAL_GPIO_Init+0x1f4>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4a4b      	ldr	r2, [pc, #300]	; (800279c <HAL_GPIO_Init+0x308>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d007      	beq.n	8002684 <HAL_GPIO_Init+0x1f0>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a4a      	ldr	r2, [pc, #296]	; (80027a0 <HAL_GPIO_Init+0x30c>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d101      	bne.n	8002680 <HAL_GPIO_Init+0x1ec>
 800267c:	2306      	movs	r3, #6
 800267e:	e00c      	b.n	800269a <HAL_GPIO_Init+0x206>
 8002680:	2307      	movs	r3, #7
 8002682:	e00a      	b.n	800269a <HAL_GPIO_Init+0x206>
 8002684:	2305      	movs	r3, #5
 8002686:	e008      	b.n	800269a <HAL_GPIO_Init+0x206>
 8002688:	2304      	movs	r3, #4
 800268a:	e006      	b.n	800269a <HAL_GPIO_Init+0x206>
 800268c:	2303      	movs	r3, #3
 800268e:	e004      	b.n	800269a <HAL_GPIO_Init+0x206>
 8002690:	2302      	movs	r3, #2
 8002692:	e002      	b.n	800269a <HAL_GPIO_Init+0x206>
 8002694:	2301      	movs	r3, #1
 8002696:	e000      	b.n	800269a <HAL_GPIO_Init+0x206>
 8002698:	2300      	movs	r3, #0
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	f002 0203 	and.w	r2, r2, #3
 80026a0:	0092      	lsls	r2, r2, #2
 80026a2:	4093      	lsls	r3, r2
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026aa:	4937      	ldr	r1, [pc, #220]	; (8002788 <HAL_GPIO_Init+0x2f4>)
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	089b      	lsrs	r3, r3, #2
 80026b0:	3302      	adds	r3, #2
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026b8:	4b3a      	ldr	r3, [pc, #232]	; (80027a4 <HAL_GPIO_Init+0x310>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	43db      	mvns	r3, r3
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	4013      	ands	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	4313      	orrs	r3, r2
 80026da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80026dc:	4a31      	ldr	r2, [pc, #196]	; (80027a4 <HAL_GPIO_Init+0x310>)
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026e2:	4b30      	ldr	r3, [pc, #192]	; (80027a4 <HAL_GPIO_Init+0x310>)
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	43db      	mvns	r3, r3
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	4013      	ands	r3, r2
 80026f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002706:	4a27      	ldr	r2, [pc, #156]	; (80027a4 <HAL_GPIO_Init+0x310>)
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800270c:	4b25      	ldr	r3, [pc, #148]	; (80027a4 <HAL_GPIO_Init+0x310>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	43db      	mvns	r3, r3
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	4013      	ands	r3, r2
 800271a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4313      	orrs	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002730:	4a1c      	ldr	r2, [pc, #112]	; (80027a4 <HAL_GPIO_Init+0x310>)
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002736:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <HAL_GPIO_Init+0x310>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	43db      	mvns	r3, r3
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	4013      	ands	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800275a:	4a12      	ldr	r2, [pc, #72]	; (80027a4 <HAL_GPIO_Init+0x310>)
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	3301      	adds	r3, #1
 8002764:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	fa22 f303 	lsr.w	r3, r2, r3
 8002770:	2b00      	cmp	r3, #0
 8002772:	f47f ae97 	bne.w	80024a4 <HAL_GPIO_Init+0x10>
  }
}
 8002776:	bf00      	nop
 8002778:	bf00      	nop
 800277a:	371c      	adds	r7, #28
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	40021000 	.word	0x40021000
 8002788:	40010000 	.word	0x40010000
 800278c:	48000400 	.word	0x48000400
 8002790:	48000800 	.word	0x48000800
 8002794:	48000c00 	.word	0x48000c00
 8002798:	48001000 	.word	0x48001000
 800279c:	48001400 	.word	0x48001400
 80027a0:	48001800 	.word	0x48001800
 80027a4:	40010400 	.word	0x40010400

080027a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	807b      	strh	r3, [r7, #2]
 80027b4:	4613      	mov	r3, r2
 80027b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027b8:	787b      	ldrb	r3, [r7, #1]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027be:	887a      	ldrh	r2, [r7, #2]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027c4:	e002      	b.n	80027cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027c6:	887a      	ldrh	r2, [r7, #2]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e081      	b.n	80028ee <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d106      	bne.n	8002804 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7fe fb3e 	bl	8000e80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2224      	movs	r2, #36	; 0x24
 8002808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f022 0201 	bic.w	r2, r2, #1
 800281a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002828:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002838:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d107      	bne.n	8002852 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800284e:	609a      	str	r2, [r3, #8]
 8002850:	e006      	b.n	8002860 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689a      	ldr	r2, [r3, #8]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800285e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	2b02      	cmp	r3, #2
 8002866:	d104      	bne.n	8002872 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002870:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6812      	ldr	r2, [r2, #0]
 800287c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002880:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002884:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68da      	ldr	r2, [r3, #12]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002894:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	691a      	ldr	r2, [r3, #16]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69d9      	ldr	r1, [r3, #28]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a1a      	ldr	r2, [r3, #32]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	430a      	orrs	r2, r1
 80028be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0201 	orr.w	r2, r2, #1
 80028ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2220      	movs	r2, #32
 80028da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
	...

080028f8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b088      	sub	sp, #32
 80028fc:	af02      	add	r7, sp, #8
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	607a      	str	r2, [r7, #4]
 8002902:	461a      	mov	r2, r3
 8002904:	460b      	mov	r3, r1
 8002906:	817b      	strh	r3, [r7, #10]
 8002908:	4613      	mov	r3, r2
 800290a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002912:	b2db      	uxtb	r3, r3
 8002914:	2b20      	cmp	r3, #32
 8002916:	f040 80da 	bne.w	8002ace <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002920:	2b01      	cmp	r3, #1
 8002922:	d101      	bne.n	8002928 <HAL_I2C_Master_Transmit+0x30>
 8002924:	2302      	movs	r3, #2
 8002926:	e0d3      	b.n	8002ad0 <HAL_I2C_Master_Transmit+0x1d8>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002930:	f7fe fcca 	bl	80012c8 <HAL_GetTick>
 8002934:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2319      	movs	r3, #25
 800293c:	2201      	movs	r2, #1
 800293e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f000 f8f0 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e0be      	b.n	8002ad0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2221      	movs	r2, #33	; 0x21
 8002956:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2210      	movs	r2, #16
 800295e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	893a      	ldrh	r2, [r7, #8]
 8002972:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800297e:	b29b      	uxth	r3, r3
 8002980:	2bff      	cmp	r3, #255	; 0xff
 8002982:	d90e      	bls.n	80029a2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	22ff      	movs	r2, #255	; 0xff
 8002988:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800298e:	b2da      	uxtb	r2, r3
 8002990:	8979      	ldrh	r1, [r7, #10]
 8002992:	4b51      	ldr	r3, [pc, #324]	; (8002ad8 <HAL_I2C_Master_Transmit+0x1e0>)
 8002994:	9300      	str	r3, [sp, #0]
 8002996:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 fa7e 	bl	8002e9c <I2C_TransferConfig>
 80029a0:	e06c      	b.n	8002a7c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a6:	b29a      	uxth	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b0:	b2da      	uxtb	r2, r3
 80029b2:	8979      	ldrh	r1, [r7, #10]
 80029b4:	4b48      	ldr	r3, [pc, #288]	; (8002ad8 <HAL_I2C_Master_Transmit+0x1e0>)
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f000 fa6d 	bl	8002e9c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80029c2:	e05b      	b.n	8002a7c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	6a39      	ldr	r1, [r7, #32]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f8fc 	bl	8002bc6 <I2C_WaitOnTXISFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e07b      	b.n	8002ad0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029dc:	781a      	ldrb	r2, [r3, #0]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	1c5a      	adds	r2, r3, #1
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	3b01      	subs	r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a00:	3b01      	subs	r3, #1
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d034      	beq.n	8002a7c <HAL_I2C_Master_Transmit+0x184>
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d130      	bne.n	8002a7c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	6a3b      	ldr	r3, [r7, #32]
 8002a20:	2200      	movs	r2, #0
 8002a22:	2180      	movs	r1, #128	; 0x80
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	f000 f87f 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e04d      	b.n	8002ad0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	2bff      	cmp	r3, #255	; 0xff
 8002a3c:	d90e      	bls.n	8002a5c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	22ff      	movs	r2, #255	; 0xff
 8002a42:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a48:	b2da      	uxtb	r2, r3
 8002a4a:	8979      	ldrh	r1, [r7, #10]
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a54:	68f8      	ldr	r0, [r7, #12]
 8002a56:	f000 fa21 	bl	8002e9c <I2C_TransferConfig>
 8002a5a:	e00f      	b.n	8002a7c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	8979      	ldrh	r1, [r7, #10]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 fa10 	bl	8002e9c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d19e      	bne.n	80029c4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	6a39      	ldr	r1, [r7, #32]
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 f8e2 	bl	8002c54 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e01a      	b.n	8002ad0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6859      	ldr	r1, [r3, #4]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4b0b      	ldr	r3, [pc, #44]	; (8002adc <HAL_I2C_Master_Transmit+0x1e4>)
 8002aae:	400b      	ands	r3, r1
 8002ab0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2220      	movs	r2, #32
 8002ab6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e000      	b.n	8002ad0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002ace:	2302      	movs	r3, #2
  }
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	80002000 	.word	0x80002000
 8002adc:	fe00e800 	.word	0xfe00e800

08002ae0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d103      	bne.n	8002afe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2200      	movs	r2, #0
 8002afc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d007      	beq.n	8002b1c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	699a      	ldr	r2, [r3, #24]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f042 0201 	orr.w	r2, r2, #1
 8002b1a:	619a      	str	r2, [r3, #24]
  }
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	4613      	mov	r3, r2
 8002b36:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b38:	e031      	b.n	8002b9e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b40:	d02d      	beq.n	8002b9e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b42:	f7fe fbc1 	bl	80012c8 <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d302      	bcc.n	8002b58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d122      	bne.n	8002b9e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	699a      	ldr	r2, [r3, #24]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	4013      	ands	r3, r2
 8002b62:	68ba      	ldr	r2, [r7, #8]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	bf0c      	ite	eq
 8002b68:	2301      	moveq	r3, #1
 8002b6a:	2300      	movne	r3, #0
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	461a      	mov	r2, r3
 8002b70:	79fb      	ldrb	r3, [r7, #7]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d113      	bne.n	8002b9e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7a:	f043 0220 	orr.w	r2, r3, #32
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2220      	movs	r2, #32
 8002b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e00f      	b.n	8002bbe <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	699a      	ldr	r2, [r3, #24]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	68ba      	ldr	r2, [r7, #8]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	bf0c      	ite	eq
 8002bae:	2301      	moveq	r3, #1
 8002bb0:	2300      	movne	r3, #0
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	79fb      	ldrb	r3, [r7, #7]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d0be      	beq.n	8002b3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b084      	sub	sp, #16
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	60f8      	str	r0, [r7, #12]
 8002bce:	60b9      	str	r1, [r7, #8]
 8002bd0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bd2:	e033      	b.n	8002c3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	68b9      	ldr	r1, [r7, #8]
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 f87f 	bl	8002cdc <I2C_IsErrorOccurred>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e031      	b.n	8002c4c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bee:	d025      	beq.n	8002c3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bf0:	f7fe fb6a 	bl	80012c8 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d302      	bcc.n	8002c06 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d11a      	bne.n	8002c3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d013      	beq.n	8002c3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c18:	f043 0220 	orr.w	r2, r3, #32
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2220      	movs	r2, #32
 8002c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e007      	b.n	8002c4c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d1c4      	bne.n	8002bd4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c60:	e02f      	b.n	8002cc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	68b9      	ldr	r1, [r7, #8]
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f000 f838 	bl	8002cdc <I2C_IsErrorOccurred>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e02d      	b.n	8002cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c76:	f7fe fb27 	bl	80012c8 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d302      	bcc.n	8002c8c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d11a      	bne.n	8002cc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	f003 0320 	and.w	r3, r3, #32
 8002c96:	2b20      	cmp	r3, #32
 8002c98:	d013      	beq.n	8002cc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9e:	f043 0220 	orr.w	r2, r3, #32
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2220      	movs	r2, #32
 8002caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e007      	b.n	8002cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	f003 0320 	and.w	r3, r3, #32
 8002ccc:	2b20      	cmp	r3, #32
 8002cce:	d1c8      	bne.n	8002c62 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
	...

08002cdc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08a      	sub	sp, #40	; 0x28
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	699b      	ldr	r3, [r3, #24]
 8002cf4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	f003 0310 	and.w	r3, r3, #16
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d068      	beq.n	8002dda <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2210      	movs	r2, #16
 8002d0e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d10:	e049      	b.n	8002da6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d18:	d045      	beq.n	8002da6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d1a:	f7fe fad5 	bl	80012c8 <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	68ba      	ldr	r2, [r7, #8]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d302      	bcc.n	8002d30 <I2C_IsErrorOccurred+0x54>
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d13a      	bne.n	8002da6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d3a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002d42:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d52:	d121      	bne.n	8002d98 <I2C_IsErrorOccurred+0xbc>
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d5a:	d01d      	beq.n	8002d98 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d5c:	7cfb      	ldrb	r3, [r7, #19]
 8002d5e:	2b20      	cmp	r3, #32
 8002d60:	d01a      	beq.n	8002d98 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d70:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d72:	f7fe faa9 	bl	80012c8 <HAL_GetTick>
 8002d76:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d78:	e00e      	b.n	8002d98 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d7a:	f7fe faa5 	bl	80012c8 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b19      	cmp	r3, #25
 8002d86:	d907      	bls.n	8002d98 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d88:	6a3b      	ldr	r3, [r7, #32]
 8002d8a:	f043 0320 	orr.w	r3, r3, #32
 8002d8e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002d96:	e006      	b.n	8002da6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	f003 0320 	and.w	r3, r3, #32
 8002da2:	2b20      	cmp	r3, #32
 8002da4:	d1e9      	bne.n	8002d7a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	f003 0320 	and.w	r3, r3, #32
 8002db0:	2b20      	cmp	r3, #32
 8002db2:	d003      	beq.n	8002dbc <I2C_IsErrorOccurred+0xe0>
 8002db4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0aa      	beq.n	8002d12 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002dbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d103      	bne.n	8002dcc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002dcc:	6a3b      	ldr	r3, [r7, #32]
 8002dce:	f043 0304 	orr.w	r3, r3, #4
 8002dd2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00b      	beq.n	8002e04 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002dec:	6a3b      	ldr	r3, [r7, #32]
 8002dee:	f043 0301 	orr.w	r3, r3, #1
 8002df2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dfc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00b      	beq.n	8002e26 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	f043 0308 	orr.w	r3, r3, #8
 8002e14:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00b      	beq.n	8002e48 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e30:	6a3b      	ldr	r3, [r7, #32]
 8002e32:	f043 0302 	orr.w	r3, r3, #2
 8002e36:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002e48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d01c      	beq.n	8002e8a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f7ff fe45 	bl	8002ae0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6859      	ldr	r1, [r3, #4]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	4b0d      	ldr	r3, [pc, #52]	; (8002e98 <I2C_IsErrorOccurred+0x1bc>)
 8002e62:	400b      	ands	r3, r1
 8002e64:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e6a:	6a3b      	ldr	r3, [r7, #32]
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002e8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3728      	adds	r7, #40	; 0x28
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	fe00e800 	.word	0xfe00e800

08002e9c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b087      	sub	sp, #28
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	607b      	str	r3, [r7, #4]
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	817b      	strh	r3, [r7, #10]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002eae:	897b      	ldrh	r3, [r7, #10]
 8002eb0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002eb4:	7a7b      	ldrb	r3, [r7, #9]
 8002eb6:	041b      	lsls	r3, r3, #16
 8002eb8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ebc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ec2:	6a3b      	ldr	r3, [r7, #32]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002eca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	6a3b      	ldr	r3, [r7, #32]
 8002ed4:	0d5b      	lsrs	r3, r3, #21
 8002ed6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002eda:	4b08      	ldr	r3, [pc, #32]	; (8002efc <I2C_TransferConfig+0x60>)
 8002edc:	430b      	orrs	r3, r1
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	ea02 0103 	and.w	r1, r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	697a      	ldr	r2, [r7, #20]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002eee:	bf00      	nop
 8002ef0:	371c      	adds	r7, #28
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	03ff63ff 	.word	0x03ff63ff

08002f00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b20      	cmp	r3, #32
 8002f14:	d138      	bne.n	8002f88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d101      	bne.n	8002f24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f20:	2302      	movs	r3, #2
 8002f22:	e032      	b.n	8002f8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2224      	movs	r2, #36	; 0x24
 8002f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0201 	bic.w	r2, r2, #1
 8002f42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6819      	ldr	r1, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 0201 	orr.w	r2, r2, #1
 8002f72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2220      	movs	r2, #32
 8002f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f84:	2300      	movs	r3, #0
 8002f86:	e000      	b.n	8002f8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f88:	2302      	movs	r3, #2
  }
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f96:	b480      	push	{r7}
 8002f98:	b085      	sub	sp, #20
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
 8002f9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b20      	cmp	r3, #32
 8002faa:	d139      	bne.n	8003020 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d101      	bne.n	8002fba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e033      	b.n	8003022 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2224      	movs	r2, #36	; 0x24
 8002fc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0201 	bic.w	r2, r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fe8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	021b      	lsls	r3, r3, #8
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 0201 	orr.w	r2, r2, #1
 800300a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2220      	movs	r2, #32
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800301c:	2300      	movs	r3, #0
 800301e:	e000      	b.n	8003022 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003020:	2302      	movs	r3, #2
  }
}
 8003022:	4618      	mov	r0, r3
 8003024:	3714      	adds	r7, #20
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
	...

08003030 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8003036:	af00      	add	r7, sp, #0
 8003038:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800303c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003040:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003042:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003046:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d102      	bne.n	8003056 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	f001 b83a 	b.w	80040ca <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003056:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800305a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 816f 	beq.w	800334a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800306c:	4bb5      	ldr	r3, [pc, #724]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f003 030c 	and.w	r3, r3, #12
 8003074:	2b04      	cmp	r3, #4
 8003076:	d00c      	beq.n	8003092 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003078:	4bb2      	ldr	r3, [pc, #712]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f003 030c 	and.w	r3, r3, #12
 8003080:	2b08      	cmp	r3, #8
 8003082:	d15c      	bne.n	800313e <HAL_RCC_OscConfig+0x10e>
 8003084:	4baf      	ldr	r3, [pc, #700]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800308c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003090:	d155      	bne.n	800313e <HAL_RCC_OscConfig+0x10e>
 8003092:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003096:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800309e:	fa93 f3a3 	rbit	r3, r3
 80030a2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80030a6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030aa:	fab3 f383 	clz	r3, r3
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	095b      	lsrs	r3, r3, #5
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d102      	bne.n	80030c4 <HAL_RCC_OscConfig+0x94>
 80030be:	4ba1      	ldr	r3, [pc, #644]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	e015      	b.n	80030f0 <HAL_RCC_OscConfig+0xc0>
 80030c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030c8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030cc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80030d0:	fa93 f3a3 	rbit	r3, r3
 80030d4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80030d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030dc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80030e0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80030e4:	fa93 f3a3 	rbit	r3, r3
 80030e8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80030ec:	4b95      	ldr	r3, [pc, #596]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80030ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80030f4:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80030f8:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80030fc:	fa92 f2a2 	rbit	r2, r2
 8003100:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8003104:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003108:	fab2 f282 	clz	r2, r2
 800310c:	b2d2      	uxtb	r2, r2
 800310e:	f042 0220 	orr.w	r2, r2, #32
 8003112:	b2d2      	uxtb	r2, r2
 8003114:	f002 021f 	and.w	r2, r2, #31
 8003118:	2101      	movs	r1, #1
 800311a:	fa01 f202 	lsl.w	r2, r1, r2
 800311e:	4013      	ands	r3, r2
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 8111 	beq.w	8003348 <HAL_RCC_OscConfig+0x318>
 8003126:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800312a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	f040 8108 	bne.w	8003348 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	f000 bfc6 	b.w	80040ca <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800313e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003142:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800314e:	d106      	bne.n	800315e <HAL_RCC_OscConfig+0x12e>
 8003150:	4b7c      	ldr	r3, [pc, #496]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a7b      	ldr	r2, [pc, #492]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 8003156:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800315a:	6013      	str	r3, [r2, #0]
 800315c:	e036      	b.n	80031cc <HAL_RCC_OscConfig+0x19c>
 800315e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003162:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10c      	bne.n	8003188 <HAL_RCC_OscConfig+0x158>
 800316e:	4b75      	ldr	r3, [pc, #468]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a74      	ldr	r2, [pc, #464]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 8003174:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	4b72      	ldr	r3, [pc, #456]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a71      	ldr	r2, [pc, #452]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 8003180:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	e021      	b.n	80031cc <HAL_RCC_OscConfig+0x19c>
 8003188:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800318c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003198:	d10c      	bne.n	80031b4 <HAL_RCC_OscConfig+0x184>
 800319a:	4b6a      	ldr	r3, [pc, #424]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a69      	ldr	r2, [pc, #420]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80031a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031a4:	6013      	str	r3, [r2, #0]
 80031a6:	4b67      	ldr	r3, [pc, #412]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a66      	ldr	r2, [pc, #408]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80031ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	e00b      	b.n	80031cc <HAL_RCC_OscConfig+0x19c>
 80031b4:	4b63      	ldr	r3, [pc, #396]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a62      	ldr	r2, [pc, #392]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80031ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031be:	6013      	str	r3, [r2, #0]
 80031c0:	4b60      	ldr	r3, [pc, #384]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a5f      	ldr	r2, [pc, #380]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80031c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031ca:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031d0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d059      	beq.n	8003290 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031dc:	f7fe f874 	bl	80012c8 <HAL_GetTick>
 80031e0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031e4:	e00a      	b.n	80031fc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031e6:	f7fe f86f 	bl	80012c8 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b64      	cmp	r3, #100	; 0x64
 80031f4:	d902      	bls.n	80031fc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	f000 bf67 	b.w	80040ca <HAL_RCC_OscConfig+0x109a>
 80031fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003200:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003204:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003208:	fa93 f3a3 	rbit	r3, r3
 800320c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003210:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003214:	fab3 f383 	clz	r3, r3
 8003218:	b2db      	uxtb	r3, r3
 800321a:	095b      	lsrs	r3, r3, #5
 800321c:	b2db      	uxtb	r3, r3
 800321e:	f043 0301 	orr.w	r3, r3, #1
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b01      	cmp	r3, #1
 8003226:	d102      	bne.n	800322e <HAL_RCC_OscConfig+0x1fe>
 8003228:	4b46      	ldr	r3, [pc, #280]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	e015      	b.n	800325a <HAL_RCC_OscConfig+0x22a>
 800322e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003232:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003236:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800323a:	fa93 f3a3 	rbit	r3, r3
 800323e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003242:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003246:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800324a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800324e:	fa93 f3a3 	rbit	r3, r3
 8003252:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003256:	4b3b      	ldr	r3, [pc, #236]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 8003258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800325e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003262:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003266:	fa92 f2a2 	rbit	r2, r2
 800326a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800326e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003272:	fab2 f282 	clz	r2, r2
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	f042 0220 	orr.w	r2, r2, #32
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	f002 021f 	and.w	r2, r2, #31
 8003282:	2101      	movs	r1, #1
 8003284:	fa01 f202 	lsl.w	r2, r1, r2
 8003288:	4013      	ands	r3, r2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0ab      	beq.n	80031e6 <HAL_RCC_OscConfig+0x1b6>
 800328e:	e05c      	b.n	800334a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003290:	f7fe f81a 	bl	80012c8 <HAL_GetTick>
 8003294:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003298:	e00a      	b.n	80032b0 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800329a:	f7fe f815 	bl	80012c8 <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b64      	cmp	r3, #100	; 0x64
 80032a8:	d902      	bls.n	80032b0 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	f000 bf0d 	b.w	80040ca <HAL_RCC_OscConfig+0x109a>
 80032b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032b4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80032bc:	fa93 f3a3 	rbit	r3, r3
 80032c0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80032c4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032c8:	fab3 f383 	clz	r3, r3
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	095b      	lsrs	r3, r3, #5
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	f043 0301 	orr.w	r3, r3, #1
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d102      	bne.n	80032e2 <HAL_RCC_OscConfig+0x2b2>
 80032dc:	4b19      	ldr	r3, [pc, #100]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	e015      	b.n	800330e <HAL_RCC_OscConfig+0x2de>
 80032e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032e6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ea:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80032ee:	fa93 f3a3 	rbit	r3, r3
 80032f2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80032f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032fa:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80032fe:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003302:	fa93 f3a3 	rbit	r3, r3
 8003306:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800330a:	4b0e      	ldr	r3, [pc, #56]	; (8003344 <HAL_RCC_OscConfig+0x314>)
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003312:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8003316:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800331a:	fa92 f2a2 	rbit	r2, r2
 800331e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003322:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003326:	fab2 f282 	clz	r2, r2
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	f042 0220 	orr.w	r2, r2, #32
 8003330:	b2d2      	uxtb	r2, r2
 8003332:	f002 021f 	and.w	r2, r2, #31
 8003336:	2101      	movs	r1, #1
 8003338:	fa01 f202 	lsl.w	r2, r1, r2
 800333c:	4013      	ands	r3, r2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1ab      	bne.n	800329a <HAL_RCC_OscConfig+0x26a>
 8003342:	e002      	b.n	800334a <HAL_RCC_OscConfig+0x31a>
 8003344:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003348:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800334a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800334e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	f000 817f 	beq.w	800365e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003360:	4ba7      	ldr	r3, [pc, #668]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f003 030c 	and.w	r3, r3, #12
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00c      	beq.n	8003386 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800336c:	4ba4      	ldr	r3, [pc, #656]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f003 030c 	and.w	r3, r3, #12
 8003374:	2b08      	cmp	r3, #8
 8003376:	d173      	bne.n	8003460 <HAL_RCC_OscConfig+0x430>
 8003378:	4ba1      	ldr	r3, [pc, #644]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003380:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003384:	d16c      	bne.n	8003460 <HAL_RCC_OscConfig+0x430>
 8003386:	2302      	movs	r3, #2
 8003388:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003390:	fa93 f3a3 	rbit	r3, r3
 8003394:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003398:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800339c:	fab3 f383 	clz	r3, r3
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	095b      	lsrs	r3, r3, #5
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	f043 0301 	orr.w	r3, r3, #1
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d102      	bne.n	80033b6 <HAL_RCC_OscConfig+0x386>
 80033b0:	4b93      	ldr	r3, [pc, #588]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	e013      	b.n	80033de <HAL_RCC_OscConfig+0x3ae>
 80033b6:	2302      	movs	r3, #2
 80033b8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033bc:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80033c0:	fa93 f3a3 	rbit	r3, r3
 80033c4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80033c8:	2302      	movs	r3, #2
 80033ca:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80033ce:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80033d2:	fa93 f3a3 	rbit	r3, r3
 80033d6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80033da:	4b89      	ldr	r3, [pc, #548]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 80033dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033de:	2202      	movs	r2, #2
 80033e0:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80033e4:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80033e8:	fa92 f2a2 	rbit	r2, r2
 80033ec:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80033f0:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80033f4:	fab2 f282 	clz	r2, r2
 80033f8:	b2d2      	uxtb	r2, r2
 80033fa:	f042 0220 	orr.w	r2, r2, #32
 80033fe:	b2d2      	uxtb	r2, r2
 8003400:	f002 021f 	and.w	r2, r2, #31
 8003404:	2101      	movs	r1, #1
 8003406:	fa01 f202 	lsl.w	r2, r1, r2
 800340a:	4013      	ands	r3, r2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00a      	beq.n	8003426 <HAL_RCC_OscConfig+0x3f6>
 8003410:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003414:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d002      	beq.n	8003426 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	f000 be52 	b.w	80040ca <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003426:	4b76      	ldr	r3, [pc, #472]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800342e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003432:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	21f8      	movs	r1, #248	; 0xf8
 800343c:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003440:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8003444:	fa91 f1a1 	rbit	r1, r1
 8003448:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800344c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003450:	fab1 f181 	clz	r1, r1
 8003454:	b2c9      	uxtb	r1, r1
 8003456:	408b      	lsls	r3, r1
 8003458:	4969      	ldr	r1, [pc, #420]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 800345a:	4313      	orrs	r3, r2
 800345c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800345e:	e0fe      	b.n	800365e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003460:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003464:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	f000 8088 	beq.w	8003582 <HAL_RCC_OscConfig+0x552>
 8003472:	2301      	movs	r3, #1
 8003474:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003478:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800347c:	fa93 f3a3 	rbit	r3, r3
 8003480:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003484:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003488:	fab3 f383 	clz	r3, r3
 800348c:	b2db      	uxtb	r3, r3
 800348e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003492:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	461a      	mov	r2, r3
 800349a:	2301      	movs	r3, #1
 800349c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349e:	f7fd ff13 	bl	80012c8 <HAL_GetTick>
 80034a2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a6:	e00a      	b.n	80034be <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034a8:	f7fd ff0e 	bl	80012c8 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d902      	bls.n	80034be <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	f000 be06 	b.w	80040ca <HAL_RCC_OscConfig+0x109a>
 80034be:	2302      	movs	r3, #2
 80034c0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80034c8:	fa93 f3a3 	rbit	r3, r3
 80034cc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80034d0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034d4:	fab3 f383 	clz	r3, r3
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	095b      	lsrs	r3, r3, #5
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	f043 0301 	orr.w	r3, r3, #1
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d102      	bne.n	80034ee <HAL_RCC_OscConfig+0x4be>
 80034e8:	4b45      	ldr	r3, [pc, #276]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	e013      	b.n	8003516 <HAL_RCC_OscConfig+0x4e6>
 80034ee:	2302      	movs	r3, #2
 80034f0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80034f8:	fa93 f3a3 	rbit	r3, r3
 80034fc:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003500:	2302      	movs	r3, #2
 8003502:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003506:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800350a:	fa93 f3a3 	rbit	r3, r3
 800350e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003512:	4b3b      	ldr	r3, [pc, #236]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 8003514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003516:	2202      	movs	r2, #2
 8003518:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800351c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003520:	fa92 f2a2 	rbit	r2, r2
 8003524:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003528:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800352c:	fab2 f282 	clz	r2, r2
 8003530:	b2d2      	uxtb	r2, r2
 8003532:	f042 0220 	orr.w	r2, r2, #32
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	f002 021f 	and.w	r2, r2, #31
 800353c:	2101      	movs	r1, #1
 800353e:	fa01 f202 	lsl.w	r2, r1, r2
 8003542:	4013      	ands	r3, r2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d0af      	beq.n	80034a8 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003548:	4b2d      	ldr	r3, [pc, #180]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003550:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003554:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	21f8      	movs	r1, #248	; 0xf8
 800355e:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003562:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003566:	fa91 f1a1 	rbit	r1, r1
 800356a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 800356e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003572:	fab1 f181 	clz	r1, r1
 8003576:	b2c9      	uxtb	r1, r1
 8003578:	408b      	lsls	r3, r1
 800357a:	4921      	ldr	r1, [pc, #132]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 800357c:	4313      	orrs	r3, r2
 800357e:	600b      	str	r3, [r1, #0]
 8003580:	e06d      	b.n	800365e <HAL_RCC_OscConfig+0x62e>
 8003582:	2301      	movs	r3, #1
 8003584:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003588:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800358c:	fa93 f3a3 	rbit	r3, r3
 8003590:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003594:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003598:	fab3 f383 	clz	r3, r3
 800359c:	b2db      	uxtb	r3, r3
 800359e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80035a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	461a      	mov	r2, r3
 80035aa:	2300      	movs	r3, #0
 80035ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ae:	f7fd fe8b 	bl	80012c8 <HAL_GetTick>
 80035b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035b6:	e00a      	b.n	80035ce <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035b8:	f7fd fe86 	bl	80012c8 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d902      	bls.n	80035ce <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	f000 bd7e 	b.w	80040ca <HAL_RCC_OscConfig+0x109a>
 80035ce:	2302      	movs	r3, #2
 80035d0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80035d8:	fa93 f3a3 	rbit	r3, r3
 80035dc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80035e0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035e4:	fab3 f383 	clz	r3, r3
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	095b      	lsrs	r3, r3, #5
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	f043 0301 	orr.w	r3, r3, #1
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d105      	bne.n	8003604 <HAL_RCC_OscConfig+0x5d4>
 80035f8:	4b01      	ldr	r3, [pc, #4]	; (8003600 <HAL_RCC_OscConfig+0x5d0>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	e016      	b.n	800362c <HAL_RCC_OscConfig+0x5fc>
 80035fe:	bf00      	nop
 8003600:	40021000 	.word	0x40021000
 8003604:	2302      	movs	r3, #2
 8003606:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800360e:	fa93 f3a3 	rbit	r3, r3
 8003612:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8003616:	2302      	movs	r3, #2
 8003618:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800361c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003620:	fa93 f3a3 	rbit	r3, r3
 8003624:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003628:	4bbf      	ldr	r3, [pc, #764]	; (8003928 <HAL_RCC_OscConfig+0x8f8>)
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	2202      	movs	r2, #2
 800362e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8003632:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8003636:	fa92 f2a2 	rbit	r2, r2
 800363a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800363e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003642:	fab2 f282 	clz	r2, r2
 8003646:	b2d2      	uxtb	r2, r2
 8003648:	f042 0220 	orr.w	r2, r2, #32
 800364c:	b2d2      	uxtb	r2, r2
 800364e:	f002 021f 	and.w	r2, r2, #31
 8003652:	2101      	movs	r1, #1
 8003654:	fa01 f202 	lsl.w	r2, r1, r2
 8003658:	4013      	ands	r3, r2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1ac      	bne.n	80035b8 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800365e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003662:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0308 	and.w	r3, r3, #8
 800366e:	2b00      	cmp	r3, #0
 8003670:	f000 8113 	beq.w	800389a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003674:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003678:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d07c      	beq.n	800377e <HAL_RCC_OscConfig+0x74e>
 8003684:	2301      	movs	r3, #1
 8003686:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800368e:	fa93 f3a3 	rbit	r3, r3
 8003692:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8003696:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800369a:	fab3 f383 	clz	r3, r3
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	461a      	mov	r2, r3
 80036a2:	4ba2      	ldr	r3, [pc, #648]	; (800392c <HAL_RCC_OscConfig+0x8fc>)
 80036a4:	4413      	add	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	461a      	mov	r2, r3
 80036aa:	2301      	movs	r3, #1
 80036ac:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ae:	f7fd fe0b 	bl	80012c8 <HAL_GetTick>
 80036b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036b6:	e00a      	b.n	80036ce <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036b8:	f7fd fe06 	bl	80012c8 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d902      	bls.n	80036ce <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	f000 bcfe 	b.w	80040ca <HAL_RCC_OscConfig+0x109a>
 80036ce:	2302      	movs	r3, #2
 80036d0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036d8:	fa93 f2a3 	rbit	r2, r3
 80036dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036e0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80036ee:	2202      	movs	r2, #2
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036f6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	fa93 f2a3 	rbit	r2, r3
 8003700:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003704:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800370e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003712:	2202      	movs	r2, #2
 8003714:	601a      	str	r2, [r3, #0]
 8003716:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800371a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	fa93 f2a3 	rbit	r2, r3
 8003724:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003728:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800372c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800372e:	4b7e      	ldr	r3, [pc, #504]	; (8003928 <HAL_RCC_OscConfig+0x8f8>)
 8003730:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003732:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003736:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800373a:	2102      	movs	r1, #2
 800373c:	6019      	str	r1, [r3, #0]
 800373e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003742:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	fa93 f1a3 	rbit	r1, r3
 800374c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003750:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003754:	6019      	str	r1, [r3, #0]
  return result;
 8003756:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800375a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	fab3 f383 	clz	r3, r3
 8003764:	b2db      	uxtb	r3, r3
 8003766:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800376a:	b2db      	uxtb	r3, r3
 800376c:	f003 031f 	and.w	r3, r3, #31
 8003770:	2101      	movs	r1, #1
 8003772:	fa01 f303 	lsl.w	r3, r1, r3
 8003776:	4013      	ands	r3, r2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d09d      	beq.n	80036b8 <HAL_RCC_OscConfig+0x688>
 800377c:	e08d      	b.n	800389a <HAL_RCC_OscConfig+0x86a>
 800377e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003782:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003786:	2201      	movs	r2, #1
 8003788:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800378e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	fa93 f2a3 	rbit	r2, r3
 8003798:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800379c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80037a0:	601a      	str	r2, [r3, #0]
  return result;
 80037a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037a6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80037aa:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037ac:	fab3 f383 	clz	r3, r3
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	461a      	mov	r2, r3
 80037b4:	4b5d      	ldr	r3, [pc, #372]	; (800392c <HAL_RCC_OscConfig+0x8fc>)
 80037b6:	4413      	add	r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	461a      	mov	r2, r3
 80037bc:	2300      	movs	r3, #0
 80037be:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c0:	f7fd fd82 	bl	80012c8 <HAL_GetTick>
 80037c4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037c8:	e00a      	b.n	80037e0 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037ca:	f7fd fd7d 	bl	80012c8 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d902      	bls.n	80037e0 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	f000 bc75 	b.w	80040ca <HAL_RCC_OscConfig+0x109a>
 80037e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037e4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80037e8:	2202      	movs	r2, #2
 80037ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037f0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	fa93 f2a3 	rbit	r2, r3
 80037fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037fe:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003808:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800380c:	2202      	movs	r2, #2
 800380e:	601a      	str	r2, [r3, #0]
 8003810:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003814:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	fa93 f2a3 	rbit	r2, r3
 800381e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003822:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800382c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003830:	2202      	movs	r2, #2
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003838:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	fa93 f2a3 	rbit	r2, r3
 8003842:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003846:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800384a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800384c:	4b36      	ldr	r3, [pc, #216]	; (8003928 <HAL_RCC_OscConfig+0x8f8>)
 800384e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003850:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003854:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003858:	2102      	movs	r1, #2
 800385a:	6019      	str	r1, [r3, #0]
 800385c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003860:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	fa93 f1a3 	rbit	r1, r3
 800386a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800386e:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003872:	6019      	str	r1, [r3, #0]
  return result;
 8003874:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003878:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	fab3 f383 	clz	r3, r3
 8003882:	b2db      	uxtb	r3, r3
 8003884:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003888:	b2db      	uxtb	r3, r3
 800388a:	f003 031f 	and.w	r3, r3, #31
 800388e:	2101      	movs	r1, #1
 8003890:	fa01 f303 	lsl.w	r3, r1, r3
 8003894:	4013      	ands	r3, r2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d197      	bne.n	80037ca <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800389a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800389e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0304 	and.w	r3, r3, #4
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 81a5 	beq.w	8003bfa <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038b0:	2300      	movs	r3, #0
 80038b2:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038b6:	4b1c      	ldr	r3, [pc, #112]	; (8003928 <HAL_RCC_OscConfig+0x8f8>)
 80038b8:	69db      	ldr	r3, [r3, #28]
 80038ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d116      	bne.n	80038f0 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038c2:	4b19      	ldr	r3, [pc, #100]	; (8003928 <HAL_RCC_OscConfig+0x8f8>)
 80038c4:	69db      	ldr	r3, [r3, #28]
 80038c6:	4a18      	ldr	r2, [pc, #96]	; (8003928 <HAL_RCC_OscConfig+0x8f8>)
 80038c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038cc:	61d3      	str	r3, [r2, #28]
 80038ce:	4b16      	ldr	r3, [pc, #88]	; (8003928 <HAL_RCC_OscConfig+0x8f8>)
 80038d0:	69db      	ldr	r3, [r3, #28]
 80038d2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80038d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038e8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80038ea:	2301      	movs	r3, #1
 80038ec:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f0:	4b0f      	ldr	r3, [pc, #60]	; (8003930 <HAL_RCC_OscConfig+0x900>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d121      	bne.n	8003940 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038fc:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <HAL_RCC_OscConfig+0x900>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a0b      	ldr	r2, [pc, #44]	; (8003930 <HAL_RCC_OscConfig+0x900>)
 8003902:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003906:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003908:	f7fd fcde 	bl	80012c8 <HAL_GetTick>
 800390c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003910:	e010      	b.n	8003934 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003912:	f7fd fcd9 	bl	80012c8 <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b64      	cmp	r3, #100	; 0x64
 8003920:	d908      	bls.n	8003934 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e3d1      	b.n	80040ca <HAL_RCC_OscConfig+0x109a>
 8003926:	bf00      	nop
 8003928:	40021000 	.word	0x40021000
 800392c:	10908120 	.word	0x10908120
 8003930:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003934:	4b8d      	ldr	r3, [pc, #564]	; (8003b6c <HAL_RCC_OscConfig+0xb3c>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800393c:	2b00      	cmp	r3, #0
 800393e:	d0e8      	beq.n	8003912 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003940:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003944:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d106      	bne.n	800395e <HAL_RCC_OscConfig+0x92e>
 8003950:	4b87      	ldr	r3, [pc, #540]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	4a86      	ldr	r2, [pc, #536]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 8003956:	f043 0301 	orr.w	r3, r3, #1
 800395a:	6213      	str	r3, [r2, #32]
 800395c:	e035      	b.n	80039ca <HAL_RCC_OscConfig+0x99a>
 800395e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003962:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d10c      	bne.n	8003988 <HAL_RCC_OscConfig+0x958>
 800396e:	4b80      	ldr	r3, [pc, #512]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	4a7f      	ldr	r2, [pc, #508]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 8003974:	f023 0301 	bic.w	r3, r3, #1
 8003978:	6213      	str	r3, [r2, #32]
 800397a:	4b7d      	ldr	r3, [pc, #500]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	4a7c      	ldr	r2, [pc, #496]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 8003980:	f023 0304 	bic.w	r3, r3, #4
 8003984:	6213      	str	r3, [r2, #32]
 8003986:	e020      	b.n	80039ca <HAL_RCC_OscConfig+0x99a>
 8003988:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800398c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	2b05      	cmp	r3, #5
 8003996:	d10c      	bne.n	80039b2 <HAL_RCC_OscConfig+0x982>
 8003998:	4b75      	ldr	r3, [pc, #468]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 800399a:	6a1b      	ldr	r3, [r3, #32]
 800399c:	4a74      	ldr	r2, [pc, #464]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 800399e:	f043 0304 	orr.w	r3, r3, #4
 80039a2:	6213      	str	r3, [r2, #32]
 80039a4:	4b72      	ldr	r3, [pc, #456]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	4a71      	ldr	r2, [pc, #452]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 80039aa:	f043 0301 	orr.w	r3, r3, #1
 80039ae:	6213      	str	r3, [r2, #32]
 80039b0:	e00b      	b.n	80039ca <HAL_RCC_OscConfig+0x99a>
 80039b2:	4b6f      	ldr	r3, [pc, #444]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 80039b4:	6a1b      	ldr	r3, [r3, #32]
 80039b6:	4a6e      	ldr	r2, [pc, #440]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 80039b8:	f023 0301 	bic.w	r3, r3, #1
 80039bc:	6213      	str	r3, [r2, #32]
 80039be:	4b6c      	ldr	r3, [pc, #432]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	4a6b      	ldr	r2, [pc, #428]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 80039c4:	f023 0304 	bic.w	r3, r3, #4
 80039c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039ce:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 8081 	beq.w	8003ade <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039dc:	f7fd fc74 	bl	80012c8 <HAL_GetTick>
 80039e0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e4:	e00b      	b.n	80039fe <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039e6:	f7fd fc6f 	bl	80012c8 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e365      	b.n	80040ca <HAL_RCC_OscConfig+0x109a>
 80039fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a02:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003a06:	2202      	movs	r2, #2
 8003a08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a0e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	fa93 f2a3 	rbit	r2, r3
 8003a18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a1c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a26:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a32:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	fa93 f2a3 	rbit	r2, r3
 8003a3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a40:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003a44:	601a      	str	r2, [r3, #0]
  return result;
 8003a46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a4a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003a4e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a50:	fab3 f383 	clz	r3, r3
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	095b      	lsrs	r3, r3, #5
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	f043 0302 	orr.w	r3, r3, #2
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d102      	bne.n	8003a6a <HAL_RCC_OscConfig+0xa3a>
 8003a64:	4b42      	ldr	r3, [pc, #264]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	e013      	b.n	8003a92 <HAL_RCC_OscConfig+0xa62>
 8003a6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a6e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003a72:	2202      	movs	r2, #2
 8003a74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a7a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	fa93 f2a3 	rbit	r2, r3
 8003a84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a88:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	4b38      	ldr	r3, [pc, #224]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a96:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003a9a:	2102      	movs	r1, #2
 8003a9c:	6011      	str	r1, [r2, #0]
 8003a9e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003aa2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003aa6:	6812      	ldr	r2, [r2, #0]
 8003aa8:	fa92 f1a2 	rbit	r1, r2
 8003aac:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ab0:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003ab4:	6011      	str	r1, [r2, #0]
  return result;
 8003ab6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003aba:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003abe:	6812      	ldr	r2, [r2, #0]
 8003ac0:	fab2 f282 	clz	r2, r2
 8003ac4:	b2d2      	uxtb	r2, r2
 8003ac6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003aca:	b2d2      	uxtb	r2, r2
 8003acc:	f002 021f 	and.w	r2, r2, #31
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d084      	beq.n	80039e6 <HAL_RCC_OscConfig+0x9b6>
 8003adc:	e083      	b.n	8003be6 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ade:	f7fd fbf3 	bl	80012c8 <HAL_GetTick>
 8003ae2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ae6:	e00b      	b.n	8003b00 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae8:	f7fd fbee 	bl	80012c8 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e2e4      	b.n	80040ca <HAL_RCC_OscConfig+0x109a>
 8003b00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b04:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003b08:	2202      	movs	r2, #2
 8003b0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b10:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	fa93 f2a3 	rbit	r2, r3
 8003b1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b1e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b28:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	601a      	str	r2, [r3, #0]
 8003b30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b34:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	fa93 f2a3 	rbit	r2, r3
 8003b3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b42:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003b46:	601a      	str	r2, [r3, #0]
  return result;
 8003b48:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b4c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003b50:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b52:	fab3 f383 	clz	r3, r3
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	095b      	lsrs	r3, r3, #5
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	f043 0302 	orr.w	r3, r3, #2
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d106      	bne.n	8003b74 <HAL_RCC_OscConfig+0xb44>
 8003b66:	4b02      	ldr	r3, [pc, #8]	; (8003b70 <HAL_RCC_OscConfig+0xb40>)
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	e017      	b.n	8003b9c <HAL_RCC_OscConfig+0xb6c>
 8003b6c:	40007000 	.word	0x40007000
 8003b70:	40021000 	.word	0x40021000
 8003b74:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b78:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b84:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	fa93 f2a3 	rbit	r2, r3
 8003b8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b92:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	4bb3      	ldr	r3, [pc, #716]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ba0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003ba4:	2102      	movs	r1, #2
 8003ba6:	6011      	str	r1, [r2, #0]
 8003ba8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bac:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003bb0:	6812      	ldr	r2, [r2, #0]
 8003bb2:	fa92 f1a2 	rbit	r1, r2
 8003bb6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bba:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003bbe:	6011      	str	r1, [r2, #0]
  return result;
 8003bc0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bc4:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003bc8:	6812      	ldr	r2, [r2, #0]
 8003bca:	fab2 f282 	clz	r2, r2
 8003bce:	b2d2      	uxtb	r2, r2
 8003bd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bd4:	b2d2      	uxtb	r2, r2
 8003bd6:	f002 021f 	and.w	r2, r2, #31
 8003bda:	2101      	movs	r1, #1
 8003bdc:	fa01 f202 	lsl.w	r2, r1, r2
 8003be0:	4013      	ands	r3, r2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d180      	bne.n	8003ae8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003be6:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d105      	bne.n	8003bfa <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bee:	4b9e      	ldr	r3, [pc, #632]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	4a9d      	ldr	r2, [pc, #628]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bf8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bfe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f000 825e 	beq.w	80040c8 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c0c:	4b96      	ldr	r3, [pc, #600]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 030c 	and.w	r3, r3, #12
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	f000 821f 	beq.w	8004058 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c1e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	f040 8170 	bne.w	8003f0c <HAL_RCC_OscConfig+0xedc>
 8003c2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c30:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003c34:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c3e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	fa93 f2a3 	rbit	r2, r3
 8003c48:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c4c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003c50:	601a      	str	r2, [r3, #0]
  return result;
 8003c52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c56:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003c5a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c5c:	fab3 f383 	clz	r3, r3
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003c66:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	2300      	movs	r3, #0
 8003c70:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c72:	f7fd fb29 	bl	80012c8 <HAL_GetTick>
 8003c76:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c7a:	e009      	b.n	8003c90 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c7c:	f7fd fb24 	bl	80012c8 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e21c      	b.n	80040ca <HAL_RCC_OscConfig+0x109a>
 8003c90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c94:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003c98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ca2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	fa93 f2a3 	rbit	r2, r3
 8003cac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cb0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003cb4:	601a      	str	r2, [r3, #0]
  return result;
 8003cb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cba:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003cbe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cc0:	fab3 f383 	clz	r3, r3
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	095b      	lsrs	r3, r3, #5
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	f043 0301 	orr.w	r3, r3, #1
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d102      	bne.n	8003cda <HAL_RCC_OscConfig+0xcaa>
 8003cd4:	4b64      	ldr	r3, [pc, #400]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	e027      	b.n	8003d2a <HAL_RCC_OscConfig+0xcfa>
 8003cda:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cde:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003ce2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ce6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cec:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	fa93 f2a3 	rbit	r2, r3
 8003cf6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cfa:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d04:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003d08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d12:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	fa93 f2a3 	rbit	r2, r3
 8003d1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d20:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8003d24:	601a      	str	r2, [r3, #0]
 8003d26:	4b50      	ldr	r3, [pc, #320]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d2e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003d32:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003d36:	6011      	str	r1, [r2, #0]
 8003d38:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d3c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003d40:	6812      	ldr	r2, [r2, #0]
 8003d42:	fa92 f1a2 	rbit	r1, r2
 8003d46:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d4a:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003d4e:	6011      	str	r1, [r2, #0]
  return result;
 8003d50:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d54:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003d58:	6812      	ldr	r2, [r2, #0]
 8003d5a:	fab2 f282 	clz	r2, r2
 8003d5e:	b2d2      	uxtb	r2, r2
 8003d60:	f042 0220 	orr.w	r2, r2, #32
 8003d64:	b2d2      	uxtb	r2, r2
 8003d66:	f002 021f 	and.w	r2, r2, #31
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d70:	4013      	ands	r3, r2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d182      	bne.n	8003c7c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d76:	4b3c      	ldr	r3, [pc, #240]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7a:	f023 020f 	bic.w	r2, r3, #15
 8003d7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d82:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	4937      	ldr	r1, [pc, #220]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003d90:	4b35      	ldr	r3, [pc, #212]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8003d98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d9c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6a19      	ldr	r1, [r3, #32]
 8003da4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003da8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	69db      	ldr	r3, [r3, #28]
 8003db0:	430b      	orrs	r3, r1
 8003db2:	492d      	ldr	r1, [pc, #180]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	604b      	str	r3, [r1, #4]
 8003db8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dbc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003dc0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003dc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dca:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	fa93 f2a3 	rbit	r2, r3
 8003dd4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dd8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003ddc:	601a      	str	r2, [r3, #0]
  return result;
 8003dde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003de2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003de6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003de8:	fab3 f383 	clz	r3, r3
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003df2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	461a      	mov	r2, r3
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dfe:	f7fd fa63 	bl	80012c8 <HAL_GetTick>
 8003e02:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e06:	e009      	b.n	8003e1c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e08:	f7fd fa5e 	bl	80012c8 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d901      	bls.n	8003e1c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e156      	b.n	80040ca <HAL_RCC_OscConfig+0x109a>
 8003e1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e20:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003e24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e2e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	fa93 f2a3 	rbit	r2, r3
 8003e38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e3c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003e40:	601a      	str	r2, [r3, #0]
  return result;
 8003e42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e46:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003e4a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e4c:	fab3 f383 	clz	r3, r3
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	095b      	lsrs	r3, r3, #5
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	f043 0301 	orr.w	r3, r3, #1
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d105      	bne.n	8003e6c <HAL_RCC_OscConfig+0xe3c>
 8003e60:	4b01      	ldr	r3, [pc, #4]	; (8003e68 <HAL_RCC_OscConfig+0xe38>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	e02a      	b.n	8003ebc <HAL_RCC_OscConfig+0xe8c>
 8003e66:	bf00      	nop
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e70:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003e74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e7e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	fa93 f2a3 	rbit	r2, r3
 8003e88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e8c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e96:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003e9a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e9e:	601a      	str	r2, [r3, #0]
 8003ea0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ea4:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	fa93 f2a3 	rbit	r2, r3
 8003eae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003eb2:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003eb6:	601a      	str	r2, [r3, #0]
 8003eb8:	4b86      	ldr	r3, [pc, #536]	; (80040d4 <HAL_RCC_OscConfig+0x10a4>)
 8003eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ec0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003ec4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003ec8:	6011      	str	r1, [r2, #0]
 8003eca:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ece:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	fa92 f1a2 	rbit	r1, r2
 8003ed8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003edc:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003ee0:	6011      	str	r1, [r2, #0]
  return result;
 8003ee2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ee6:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003eea:	6812      	ldr	r2, [r2, #0]
 8003eec:	fab2 f282 	clz	r2, r2
 8003ef0:	b2d2      	uxtb	r2, r2
 8003ef2:	f042 0220 	orr.w	r2, r2, #32
 8003ef6:	b2d2      	uxtb	r2, r2
 8003ef8:	f002 021f 	and.w	r2, r2, #31
 8003efc:	2101      	movs	r1, #1
 8003efe:	fa01 f202 	lsl.w	r2, r1, r2
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f43f af7f 	beq.w	8003e08 <HAL_RCC_OscConfig+0xdd8>
 8003f0a:	e0dd      	b.n	80040c8 <HAL_RCC_OscConfig+0x1098>
 8003f0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f10:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003f14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f1e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	fa93 f2a3 	rbit	r2, r3
 8003f28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f2c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003f30:	601a      	str	r2, [r3, #0]
  return result;
 8003f32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f36:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003f3a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f3c:	fab3 f383 	clz	r3, r3
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003f46:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	2300      	movs	r3, #0
 8003f50:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f52:	f7fd f9b9 	bl	80012c8 <HAL_GetTick>
 8003f56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f5a:	e009      	b.n	8003f70 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f5c:	f7fd f9b4 	bl	80012c8 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e0ac      	b.n	80040ca <HAL_RCC_OscConfig+0x109a>
 8003f70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f74:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003f78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f82:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	fa93 f2a3 	rbit	r2, r3
 8003f8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f90:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003f94:	601a      	str	r2, [r3, #0]
  return result;
 8003f96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f9a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003f9e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fa0:	fab3 f383 	clz	r3, r3
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	095b      	lsrs	r3, r3, #5
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	f043 0301 	orr.w	r3, r3, #1
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d102      	bne.n	8003fba <HAL_RCC_OscConfig+0xf8a>
 8003fb4:	4b47      	ldr	r3, [pc, #284]	; (80040d4 <HAL_RCC_OscConfig+0x10a4>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	e027      	b.n	800400a <HAL_RCC_OscConfig+0xfda>
 8003fba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fbe:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003fc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fcc:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	fa93 f2a3 	rbit	r2, r3
 8003fd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fda:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fe4:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003fe8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fec:	601a      	str	r2, [r3, #0]
 8003fee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ff2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	fa93 f2a3 	rbit	r2, r3
 8003ffc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004000:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8004004:	601a      	str	r2, [r3, #0]
 8004006:	4b33      	ldr	r3, [pc, #204]	; (80040d4 <HAL_RCC_OscConfig+0x10a4>)
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800400e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004012:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004016:	6011      	str	r1, [r2, #0]
 8004018:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800401c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004020:	6812      	ldr	r2, [r2, #0]
 8004022:	fa92 f1a2 	rbit	r1, r2
 8004026:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800402a:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800402e:	6011      	str	r1, [r2, #0]
  return result;
 8004030:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004034:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8004038:	6812      	ldr	r2, [r2, #0]
 800403a:	fab2 f282 	clz	r2, r2
 800403e:	b2d2      	uxtb	r2, r2
 8004040:	f042 0220 	orr.w	r2, r2, #32
 8004044:	b2d2      	uxtb	r2, r2
 8004046:	f002 021f 	and.w	r2, r2, #31
 800404a:	2101      	movs	r1, #1
 800404c:	fa01 f202 	lsl.w	r2, r1, r2
 8004050:	4013      	ands	r3, r2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d182      	bne.n	8003f5c <HAL_RCC_OscConfig+0xf2c>
 8004056:	e037      	b.n	80040c8 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004058:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800405c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d101      	bne.n	800406c <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e02e      	b.n	80040ca <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800406c:	4b19      	ldr	r3, [pc, #100]	; (80040d4 <HAL_RCC_OscConfig+0x10a4>)
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004074:	4b17      	ldr	r3, [pc, #92]	; (80040d4 <HAL_RCC_OscConfig+0x10a4>)
 8004076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004078:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800407c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004080:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8004084:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004088:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	69db      	ldr	r3, [r3, #28]
 8004090:	429a      	cmp	r2, r3
 8004092:	d117      	bne.n	80040c4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004094:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004098:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800409c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040a0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d10b      	bne.n	80040c4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80040ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040b0:	f003 020f 	and.w	r2, r3, #15
 80040b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040b8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d001      	beq.n	80040c8 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e000      	b.n	80040ca <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	40021000 	.word	0x40021000

080040d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b09e      	sub	sp, #120	; 0x78
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80040e2:	2300      	movs	r3, #0
 80040e4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d101      	bne.n	80040f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e162      	b.n	80043b6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040f0:	4b90      	ldr	r3, [pc, #576]	; (8004334 <HAL_RCC_ClockConfig+0x25c>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0307 	and.w	r3, r3, #7
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d910      	bls.n	8004120 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040fe:	4b8d      	ldr	r3, [pc, #564]	; (8004334 <HAL_RCC_ClockConfig+0x25c>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f023 0207 	bic.w	r2, r3, #7
 8004106:	498b      	ldr	r1, [pc, #556]	; (8004334 <HAL_RCC_ClockConfig+0x25c>)
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	4313      	orrs	r3, r2
 800410c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800410e:	4b89      	ldr	r3, [pc, #548]	; (8004334 <HAL_RCC_ClockConfig+0x25c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0307 	and.w	r3, r3, #7
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	429a      	cmp	r2, r3
 800411a:	d001      	beq.n	8004120 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e14a      	b.n	80043b6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800412c:	4b82      	ldr	r3, [pc, #520]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	497f      	ldr	r1, [pc, #508]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 800413a:	4313      	orrs	r3, r2
 800413c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 80dc 	beq.w	8004304 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	2b01      	cmp	r3, #1
 8004152:	d13c      	bne.n	80041ce <HAL_RCC_ClockConfig+0xf6>
 8004154:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004158:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800415c:	fa93 f3a3 	rbit	r3, r3
 8004160:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004164:	fab3 f383 	clz	r3, r3
 8004168:	b2db      	uxtb	r3, r3
 800416a:	095b      	lsrs	r3, r3, #5
 800416c:	b2db      	uxtb	r3, r3
 800416e:	f043 0301 	orr.w	r3, r3, #1
 8004172:	b2db      	uxtb	r3, r3
 8004174:	2b01      	cmp	r3, #1
 8004176:	d102      	bne.n	800417e <HAL_RCC_ClockConfig+0xa6>
 8004178:	4b6f      	ldr	r3, [pc, #444]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	e00f      	b.n	800419e <HAL_RCC_ClockConfig+0xc6>
 800417e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004182:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004184:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004186:	fa93 f3a3 	rbit	r3, r3
 800418a:	667b      	str	r3, [r7, #100]	; 0x64
 800418c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004190:	663b      	str	r3, [r7, #96]	; 0x60
 8004192:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004194:	fa93 f3a3 	rbit	r3, r3
 8004198:	65fb      	str	r3, [r7, #92]	; 0x5c
 800419a:	4b67      	ldr	r3, [pc, #412]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 800419c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80041a2:	65ba      	str	r2, [r7, #88]	; 0x58
 80041a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80041a6:	fa92 f2a2 	rbit	r2, r2
 80041aa:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80041ac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80041ae:	fab2 f282 	clz	r2, r2
 80041b2:	b2d2      	uxtb	r2, r2
 80041b4:	f042 0220 	orr.w	r2, r2, #32
 80041b8:	b2d2      	uxtb	r2, r2
 80041ba:	f002 021f 	and.w	r2, r2, #31
 80041be:	2101      	movs	r1, #1
 80041c0:	fa01 f202 	lsl.w	r2, r1, r2
 80041c4:	4013      	ands	r3, r2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d17b      	bne.n	80042c2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e0f3      	b.n	80043b6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d13c      	bne.n	8004250 <HAL_RCC_ClockConfig+0x178>
 80041d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041da:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041de:	fa93 f3a3 	rbit	r3, r3
 80041e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80041e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041e6:	fab3 f383 	clz	r3, r3
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	095b      	lsrs	r3, r3, #5
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	f043 0301 	orr.w	r3, r3, #1
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d102      	bne.n	8004200 <HAL_RCC_ClockConfig+0x128>
 80041fa:	4b4f      	ldr	r3, [pc, #316]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	e00f      	b.n	8004220 <HAL_RCC_ClockConfig+0x148>
 8004200:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004204:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004206:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004208:	fa93 f3a3 	rbit	r3, r3
 800420c:	647b      	str	r3, [r7, #68]	; 0x44
 800420e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004212:	643b      	str	r3, [r7, #64]	; 0x40
 8004214:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004216:	fa93 f3a3 	rbit	r3, r3
 800421a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800421c:	4b46      	ldr	r3, [pc, #280]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 800421e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004220:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004224:	63ba      	str	r2, [r7, #56]	; 0x38
 8004226:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004228:	fa92 f2a2 	rbit	r2, r2
 800422c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800422e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004230:	fab2 f282 	clz	r2, r2
 8004234:	b2d2      	uxtb	r2, r2
 8004236:	f042 0220 	orr.w	r2, r2, #32
 800423a:	b2d2      	uxtb	r2, r2
 800423c:	f002 021f 	and.w	r2, r2, #31
 8004240:	2101      	movs	r1, #1
 8004242:	fa01 f202 	lsl.w	r2, r1, r2
 8004246:	4013      	ands	r3, r2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d13a      	bne.n	80042c2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e0b2      	b.n	80043b6 <HAL_RCC_ClockConfig+0x2de>
 8004250:	2302      	movs	r3, #2
 8004252:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004256:	fa93 f3a3 	rbit	r3, r3
 800425a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800425c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800425e:	fab3 f383 	clz	r3, r3
 8004262:	b2db      	uxtb	r3, r3
 8004264:	095b      	lsrs	r3, r3, #5
 8004266:	b2db      	uxtb	r3, r3
 8004268:	f043 0301 	orr.w	r3, r3, #1
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2b01      	cmp	r3, #1
 8004270:	d102      	bne.n	8004278 <HAL_RCC_ClockConfig+0x1a0>
 8004272:	4b31      	ldr	r3, [pc, #196]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	e00d      	b.n	8004294 <HAL_RCC_ClockConfig+0x1bc>
 8004278:	2302      	movs	r3, #2
 800427a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800427e:	fa93 f3a3 	rbit	r3, r3
 8004282:	627b      	str	r3, [r7, #36]	; 0x24
 8004284:	2302      	movs	r3, #2
 8004286:	623b      	str	r3, [r7, #32]
 8004288:	6a3b      	ldr	r3, [r7, #32]
 800428a:	fa93 f3a3 	rbit	r3, r3
 800428e:	61fb      	str	r3, [r7, #28]
 8004290:	4b29      	ldr	r3, [pc, #164]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 8004292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004294:	2202      	movs	r2, #2
 8004296:	61ba      	str	r2, [r7, #24]
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	fa92 f2a2 	rbit	r2, r2
 800429e:	617a      	str	r2, [r7, #20]
  return result;
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	fab2 f282 	clz	r2, r2
 80042a6:	b2d2      	uxtb	r2, r2
 80042a8:	f042 0220 	orr.w	r2, r2, #32
 80042ac:	b2d2      	uxtb	r2, r2
 80042ae:	f002 021f 	and.w	r2, r2, #31
 80042b2:	2101      	movs	r1, #1
 80042b4:	fa01 f202 	lsl.w	r2, r1, r2
 80042b8:	4013      	ands	r3, r2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e079      	b.n	80043b6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042c2:	4b1d      	ldr	r3, [pc, #116]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f023 0203 	bic.w	r2, r3, #3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	491a      	ldr	r1, [pc, #104]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042d4:	f7fc fff8 	bl	80012c8 <HAL_GetTick>
 80042d8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042da:	e00a      	b.n	80042f2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042dc:	f7fc fff4 	bl	80012c8 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e061      	b.n	80043b6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042f2:	4b11      	ldr	r3, [pc, #68]	; (8004338 <HAL_RCC_ClockConfig+0x260>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f003 020c 	and.w	r2, r3, #12
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	429a      	cmp	r2, r3
 8004302:	d1eb      	bne.n	80042dc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004304:	4b0b      	ldr	r3, [pc, #44]	; (8004334 <HAL_RCC_ClockConfig+0x25c>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0307 	and.w	r3, r3, #7
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d214      	bcs.n	800433c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004312:	4b08      	ldr	r3, [pc, #32]	; (8004334 <HAL_RCC_ClockConfig+0x25c>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f023 0207 	bic.w	r2, r3, #7
 800431a:	4906      	ldr	r1, [pc, #24]	; (8004334 <HAL_RCC_ClockConfig+0x25c>)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	4313      	orrs	r3, r2
 8004320:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004322:	4b04      	ldr	r3, [pc, #16]	; (8004334 <HAL_RCC_ClockConfig+0x25c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d005      	beq.n	800433c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e040      	b.n	80043b6 <HAL_RCC_ClockConfig+0x2de>
 8004334:	40022000 	.word	0x40022000
 8004338:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	2b00      	cmp	r3, #0
 8004346:	d008      	beq.n	800435a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004348:	4b1d      	ldr	r3, [pc, #116]	; (80043c0 <HAL_RCC_ClockConfig+0x2e8>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	491a      	ldr	r1, [pc, #104]	; (80043c0 <HAL_RCC_ClockConfig+0x2e8>)
 8004356:	4313      	orrs	r3, r2
 8004358:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0308 	and.w	r3, r3, #8
 8004362:	2b00      	cmp	r3, #0
 8004364:	d009      	beq.n	800437a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004366:	4b16      	ldr	r3, [pc, #88]	; (80043c0 <HAL_RCC_ClockConfig+0x2e8>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	4912      	ldr	r1, [pc, #72]	; (80043c0 <HAL_RCC_ClockConfig+0x2e8>)
 8004376:	4313      	orrs	r3, r2
 8004378:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800437a:	f000 f829 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
 800437e:	4601      	mov	r1, r0
 8004380:	4b0f      	ldr	r3, [pc, #60]	; (80043c0 <HAL_RCC_ClockConfig+0x2e8>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004388:	22f0      	movs	r2, #240	; 0xf0
 800438a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	fa92 f2a2 	rbit	r2, r2
 8004392:	60fa      	str	r2, [r7, #12]
  return result;
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	fab2 f282 	clz	r2, r2
 800439a:	b2d2      	uxtb	r2, r2
 800439c:	40d3      	lsrs	r3, r2
 800439e:	4a09      	ldr	r2, [pc, #36]	; (80043c4 <HAL_RCC_ClockConfig+0x2ec>)
 80043a0:	5cd3      	ldrb	r3, [r2, r3]
 80043a2:	fa21 f303 	lsr.w	r3, r1, r3
 80043a6:	4a08      	ldr	r2, [pc, #32]	; (80043c8 <HAL_RCC_ClockConfig+0x2f0>)
 80043a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80043aa:	4b08      	ldr	r3, [pc, #32]	; (80043cc <HAL_RCC_ClockConfig+0x2f4>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fc fe0c 	bl	8000fcc <HAL_InitTick>
  
  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3778      	adds	r7, #120	; 0x78
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	40021000 	.word	0x40021000
 80043c4:	0800976c 	.word	0x0800976c
 80043c8:	20000010 	.word	0x20000010
 80043cc:	20000014 	.word	0x20000014

080043d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b08b      	sub	sp, #44	; 0x2c
 80043d4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	61fb      	str	r3, [r7, #28]
 80043da:	2300      	movs	r3, #0
 80043dc:	61bb      	str	r3, [r7, #24]
 80043de:	2300      	movs	r3, #0
 80043e0:	627b      	str	r3, [r7, #36]	; 0x24
 80043e2:	2300      	movs	r3, #0
 80043e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80043ea:	4b2a      	ldr	r3, [pc, #168]	; (8004494 <HAL_RCC_GetSysClockFreq+0xc4>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f003 030c 	and.w	r3, r3, #12
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d002      	beq.n	8004400 <HAL_RCC_GetSysClockFreq+0x30>
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d003      	beq.n	8004406 <HAL_RCC_GetSysClockFreq+0x36>
 80043fe:	e03f      	b.n	8004480 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004400:	4b25      	ldr	r3, [pc, #148]	; (8004498 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004402:	623b      	str	r3, [r7, #32]
      break;
 8004404:	e03f      	b.n	8004486 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800440c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004410:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004412:	68ba      	ldr	r2, [r7, #8]
 8004414:	fa92 f2a2 	rbit	r2, r2
 8004418:	607a      	str	r2, [r7, #4]
  return result;
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	fab2 f282 	clz	r2, r2
 8004420:	b2d2      	uxtb	r2, r2
 8004422:	40d3      	lsrs	r3, r2
 8004424:	4a1d      	ldr	r2, [pc, #116]	; (800449c <HAL_RCC_GetSysClockFreq+0xcc>)
 8004426:	5cd3      	ldrb	r3, [r2, r3]
 8004428:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800442a:	4b1a      	ldr	r3, [pc, #104]	; (8004494 <HAL_RCC_GetSysClockFreq+0xc4>)
 800442c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800442e:	f003 030f 	and.w	r3, r3, #15
 8004432:	220f      	movs	r2, #15
 8004434:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	fa92 f2a2 	rbit	r2, r2
 800443c:	60fa      	str	r2, [r7, #12]
  return result;
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	fab2 f282 	clz	r2, r2
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	40d3      	lsrs	r3, r2
 8004448:	4a15      	ldr	r2, [pc, #84]	; (80044a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800444a:	5cd3      	ldrb	r3, [r2, r3]
 800444c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d008      	beq.n	800446a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004458:	4a0f      	ldr	r2, [pc, #60]	; (8004498 <HAL_RCC_GetSysClockFreq+0xc8>)
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	fb02 f303 	mul.w	r3, r2, r3
 8004466:	627b      	str	r3, [r7, #36]	; 0x24
 8004468:	e007      	b.n	800447a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800446a:	4a0b      	ldr	r2, [pc, #44]	; (8004498 <HAL_RCC_GetSysClockFreq+0xc8>)
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	fb02 f303 	mul.w	r3, r2, r3
 8004478:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	623b      	str	r3, [r7, #32]
      break;
 800447e:	e002      	b.n	8004486 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004480:	4b05      	ldr	r3, [pc, #20]	; (8004498 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004482:	623b      	str	r3, [r7, #32]
      break;
 8004484:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004486:	6a3b      	ldr	r3, [r7, #32]
}
 8004488:	4618      	mov	r0, r3
 800448a:	372c      	adds	r7, #44	; 0x2c
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr
 8004494:	40021000 	.word	0x40021000
 8004498:	007a1200 	.word	0x007a1200
 800449c:	08009784 	.word	0x08009784
 80044a0:	08009794 	.word	0x08009794

080044a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044a8:	4b03      	ldr	r3, [pc, #12]	; (80044b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044aa:	681b      	ldr	r3, [r3, #0]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	20000010 	.word	0x20000010

080044bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80044c2:	f7ff ffef 	bl	80044a4 <HAL_RCC_GetHCLKFreq>
 80044c6:	4601      	mov	r1, r0
 80044c8:	4b0b      	ldr	r3, [pc, #44]	; (80044f8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044d0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80044d4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	fa92 f2a2 	rbit	r2, r2
 80044dc:	603a      	str	r2, [r7, #0]
  return result;
 80044de:	683a      	ldr	r2, [r7, #0]
 80044e0:	fab2 f282 	clz	r2, r2
 80044e4:	b2d2      	uxtb	r2, r2
 80044e6:	40d3      	lsrs	r3, r2
 80044e8:	4a04      	ldr	r2, [pc, #16]	; (80044fc <HAL_RCC_GetPCLK1Freq+0x40>)
 80044ea:	5cd3      	ldrb	r3, [r2, r3]
 80044ec:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80044f0:	4618      	mov	r0, r3
 80044f2:	3708      	adds	r7, #8
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	40021000 	.word	0x40021000
 80044fc:	0800977c 	.word	0x0800977c

08004500 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004506:	f7ff ffcd 	bl	80044a4 <HAL_RCC_GetHCLKFreq>
 800450a:	4601      	mov	r1, r0
 800450c:	4b0b      	ldr	r3, [pc, #44]	; (800453c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004514:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004518:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	fa92 f2a2 	rbit	r2, r2
 8004520:	603a      	str	r2, [r7, #0]
  return result;
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	fab2 f282 	clz	r2, r2
 8004528:	b2d2      	uxtb	r2, r2
 800452a:	40d3      	lsrs	r3, r2
 800452c:	4a04      	ldr	r2, [pc, #16]	; (8004540 <HAL_RCC_GetPCLK2Freq+0x40>)
 800452e:	5cd3      	ldrb	r3, [r2, r3]
 8004530:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004534:	4618      	mov	r0, r3
 8004536:	3708      	adds	r7, #8
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	40021000 	.word	0x40021000
 8004540:	0800977c 	.word	0x0800977c

08004544 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	220f      	movs	r2, #15
 8004552:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004554:	4b12      	ldr	r3, [pc, #72]	; (80045a0 <HAL_RCC_GetClockConfig+0x5c>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f003 0203 	and.w	r2, r3, #3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004560:	4b0f      	ldr	r3, [pc, #60]	; (80045a0 <HAL_RCC_GetClockConfig+0x5c>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800456c:	4b0c      	ldr	r3, [pc, #48]	; (80045a0 <HAL_RCC_GetClockConfig+0x5c>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004578:	4b09      	ldr	r3, [pc, #36]	; (80045a0 <HAL_RCC_GetClockConfig+0x5c>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	08db      	lsrs	r3, r3, #3
 800457e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004586:	4b07      	ldr	r3, [pc, #28]	; (80045a4 <HAL_RCC_GetClockConfig+0x60>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0207 	and.w	r2, r3, #7
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	601a      	str	r2, [r3, #0]
}
 8004592:	bf00      	nop
 8004594:	370c      	adds	r7, #12
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	40021000 	.word	0x40021000
 80045a4:	40022000 	.word	0x40022000

080045a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b092      	sub	sp, #72	; 0x48
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80045b8:	2300      	movs	r3, #0
 80045ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 80d4 	beq.w	8004774 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045cc:	4b4e      	ldr	r3, [pc, #312]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045ce:	69db      	ldr	r3, [r3, #28]
 80045d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10e      	bne.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045d8:	4b4b      	ldr	r3, [pc, #300]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045da:	69db      	ldr	r3, [r3, #28]
 80045dc:	4a4a      	ldr	r2, [pc, #296]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045e2:	61d3      	str	r3, [r2, #28]
 80045e4:	4b48      	ldr	r3, [pc, #288]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ec:	60bb      	str	r3, [r7, #8]
 80045ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045f0:	2301      	movs	r3, #1
 80045f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f6:	4b45      	ldr	r3, [pc, #276]	; (800470c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d118      	bne.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004602:	4b42      	ldr	r3, [pc, #264]	; (800470c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a41      	ldr	r2, [pc, #260]	; (800470c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004608:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800460c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800460e:	f7fc fe5b 	bl	80012c8 <HAL_GetTick>
 8004612:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004614:	e008      	b.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004616:	f7fc fe57 	bl	80012c8 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	2b64      	cmp	r3, #100	; 0x64
 8004622:	d901      	bls.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e1d6      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004628:	4b38      	ldr	r3, [pc, #224]	; (800470c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0f0      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004634:	4b34      	ldr	r3, [pc, #208]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004636:	6a1b      	ldr	r3, [r3, #32]
 8004638:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800463c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800463e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 8084 	beq.w	800474e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800464e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004650:	429a      	cmp	r2, r3
 8004652:	d07c      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004654:	4b2c      	ldr	r3, [pc, #176]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800465c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800465e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004662:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004666:	fa93 f3a3 	rbit	r3, r3
 800466a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800466c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800466e:	fab3 f383 	clz	r3, r3
 8004672:	b2db      	uxtb	r3, r3
 8004674:	461a      	mov	r2, r3
 8004676:	4b26      	ldr	r3, [pc, #152]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004678:	4413      	add	r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	461a      	mov	r2, r3
 800467e:	2301      	movs	r3, #1
 8004680:	6013      	str	r3, [r2, #0]
 8004682:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004686:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800468a:	fa93 f3a3 	rbit	r3, r3
 800468e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004692:	fab3 f383 	clz	r3, r3
 8004696:	b2db      	uxtb	r3, r3
 8004698:	461a      	mov	r2, r3
 800469a:	4b1d      	ldr	r3, [pc, #116]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800469c:	4413      	add	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	461a      	mov	r2, r3
 80046a2:	2300      	movs	r3, #0
 80046a4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80046a6:	4a18      	ldr	r2, [pc, #96]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046aa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d04b      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b6:	f7fc fe07 	bl	80012c8 <HAL_GetTick>
 80046ba:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046bc:	e00a      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046be:	f7fc fe03 	bl	80012c8 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d901      	bls.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e180      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80046d4:	2302      	movs	r3, #2
 80046d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046da:	fa93 f3a3 	rbit	r3, r3
 80046de:	627b      	str	r3, [r7, #36]	; 0x24
 80046e0:	2302      	movs	r3, #2
 80046e2:	623b      	str	r3, [r7, #32]
 80046e4:	6a3b      	ldr	r3, [r7, #32]
 80046e6:	fa93 f3a3 	rbit	r3, r3
 80046ea:	61fb      	str	r3, [r7, #28]
  return result;
 80046ec:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046ee:	fab3 f383 	clz	r3, r3
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	095b      	lsrs	r3, r3, #5
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	f043 0302 	orr.w	r3, r3, #2
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d108      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004702:	4b01      	ldr	r3, [pc, #4]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004704:	6a1b      	ldr	r3, [r3, #32]
 8004706:	e00d      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004708:	40021000 	.word	0x40021000
 800470c:	40007000 	.word	0x40007000
 8004710:	10908100 	.word	0x10908100
 8004714:	2302      	movs	r3, #2
 8004716:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	fa93 f3a3 	rbit	r3, r3
 800471e:	617b      	str	r3, [r7, #20]
 8004720:	4b9a      	ldr	r3, [pc, #616]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	2202      	movs	r2, #2
 8004726:	613a      	str	r2, [r7, #16]
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	fa92 f2a2 	rbit	r2, r2
 800472e:	60fa      	str	r2, [r7, #12]
  return result;
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	fab2 f282 	clz	r2, r2
 8004736:	b2d2      	uxtb	r2, r2
 8004738:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800473c:	b2d2      	uxtb	r2, r2
 800473e:	f002 021f 	and.w	r2, r2, #31
 8004742:	2101      	movs	r1, #1
 8004744:	fa01 f202 	lsl.w	r2, r1, r2
 8004748:	4013      	ands	r3, r2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0b7      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800474e:	4b8f      	ldr	r3, [pc, #572]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	498c      	ldr	r1, [pc, #560]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800475c:	4313      	orrs	r3, r2
 800475e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004760:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004764:	2b01      	cmp	r3, #1
 8004766:	d105      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004768:	4b88      	ldr	r3, [pc, #544]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800476a:	69db      	ldr	r3, [r3, #28]
 800476c:	4a87      	ldr	r2, [pc, #540]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800476e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004772:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0301 	and.w	r3, r3, #1
 800477c:	2b00      	cmp	r3, #0
 800477e:	d008      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004780:	4b82      	ldr	r3, [pc, #520]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004784:	f023 0203 	bic.w	r2, r3, #3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	497f      	ldr	r1, [pc, #508]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800478e:	4313      	orrs	r3, r2
 8004790:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d008      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800479e:	4b7b      	ldr	r3, [pc, #492]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	4978      	ldr	r1, [pc, #480]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d008      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047bc:	4b73      	ldr	r3, [pc, #460]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	691b      	ldr	r3, [r3, #16]
 80047c8:	4970      	ldr	r1, [pc, #448]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047ca:	4313      	orrs	r3, r2
 80047cc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0320 	and.w	r3, r3, #32
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d008      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047da:	4b6c      	ldr	r3, [pc, #432]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047de:	f023 0210 	bic.w	r2, r3, #16
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	69db      	ldr	r3, [r3, #28]
 80047e6:	4969      	ldr	r1, [pc, #420]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d008      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80047f8:	4b64      	ldr	r3, [pc, #400]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004804:	4961      	ldr	r1, [pc, #388]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004806:	4313      	orrs	r3, r2
 8004808:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004816:	4b5d      	ldr	r3, [pc, #372]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481a:	f023 0220 	bic.w	r2, r3, #32
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	495a      	ldr	r1, [pc, #360]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004824:	4313      	orrs	r3, r2
 8004826:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d008      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004834:	4b55      	ldr	r3, [pc, #340]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004838:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004840:	4952      	ldr	r1, [pc, #328]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004842:	4313      	orrs	r3, r2
 8004844:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0308 	and.w	r3, r3, #8
 800484e:	2b00      	cmp	r3, #0
 8004850:	d008      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004852:	4b4e      	ldr	r3, [pc, #312]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004856:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	494b      	ldr	r1, [pc, #300]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004860:	4313      	orrs	r3, r2
 8004862:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0310 	and.w	r3, r3, #16
 800486c:	2b00      	cmp	r3, #0
 800486e:	d008      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004870:	4b46      	ldr	r3, [pc, #280]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004874:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	4943      	ldr	r1, [pc, #268]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800487e:	4313      	orrs	r3, r2
 8004880:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800488a:	2b00      	cmp	r3, #0
 800488c:	d008      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800488e:	4b3f      	ldr	r3, [pc, #252]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489a:	493c      	ldr	r1, [pc, #240]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800489c:	4313      	orrs	r3, r2
 800489e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d008      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80048ac:	4b37      	ldr	r3, [pc, #220]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b8:	4934      	ldr	r1, [pc, #208]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d008      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80048ca:	4b30      	ldr	r3, [pc, #192]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ce:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d6:	492d      	ldr	r1, [pc, #180]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d008      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80048e8:	4b28      	ldr	r3, [pc, #160]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048f4:	4925      	ldr	r1, [pc, #148]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d008      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004906:	4b21      	ldr	r3, [pc, #132]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004912:	491e      	ldr	r1, [pc, #120]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004914:	4313      	orrs	r3, r2
 8004916:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004924:	4b19      	ldr	r3, [pc, #100]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004928:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004930:	4916      	ldr	r1, [pc, #88]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004932:	4313      	orrs	r3, r2
 8004934:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d008      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004942:	4b12      	ldr	r3, [pc, #72]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004946:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800494e:	490f      	ldr	r1, [pc, #60]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004950:	4313      	orrs	r3, r2
 8004952:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d008      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004960:	4b0a      	ldr	r3, [pc, #40]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004964:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800496c:	4907      	ldr	r1, [pc, #28]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800496e:	4313      	orrs	r3, r2
 8004970:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00c      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800497e:	4b03      	ldr	r3, [pc, #12]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004982:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	e002      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800498a:	bf00      	nop
 800498c:	40021000 	.word	0x40021000
 8004990:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004992:	4913      	ldr	r1, [pc, #76]	; (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004994:	4313      	orrs	r3, r2
 8004996:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d008      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80049a4:	4b0e      	ldr	r3, [pc, #56]	; (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80049a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b0:	490b      	ldr	r1, [pc, #44]	; (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d008      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80049c2:	4b07      	ldr	r3, [pc, #28]	; (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80049c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049ce:	4904      	ldr	r1, [pc, #16]	; (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3748      	adds	r7, #72	; 0x48
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	40021000 	.word	0x40021000

080049e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d101      	bne.n	80049f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e049      	b.n	8004a8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d106      	bne.n	8004a10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f7fc fa7c 	bl	8000f08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	3304      	adds	r3, #4
 8004a20:	4619      	mov	r1, r3
 8004a22:	4610      	mov	r0, r2
 8004a24:	f000 fab6 	bl	8004f94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3708      	adds	r7, #8
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
	...

08004a94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d001      	beq.n	8004aac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e04f      	b.n	8004b4c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f042 0201 	orr.w	r2, r2, #1
 8004ac2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a23      	ldr	r2, [pc, #140]	; (8004b58 <HAL_TIM_Base_Start_IT+0xc4>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d01d      	beq.n	8004b0a <HAL_TIM_Base_Start_IT+0x76>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad6:	d018      	beq.n	8004b0a <HAL_TIM_Base_Start_IT+0x76>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a1f      	ldr	r2, [pc, #124]	; (8004b5c <HAL_TIM_Base_Start_IT+0xc8>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d013      	beq.n	8004b0a <HAL_TIM_Base_Start_IT+0x76>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a1e      	ldr	r2, [pc, #120]	; (8004b60 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d00e      	beq.n	8004b0a <HAL_TIM_Base_Start_IT+0x76>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a1c      	ldr	r2, [pc, #112]	; (8004b64 <HAL_TIM_Base_Start_IT+0xd0>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d009      	beq.n	8004b0a <HAL_TIM_Base_Start_IT+0x76>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a1b      	ldr	r2, [pc, #108]	; (8004b68 <HAL_TIM_Base_Start_IT+0xd4>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d004      	beq.n	8004b0a <HAL_TIM_Base_Start_IT+0x76>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a19      	ldr	r2, [pc, #100]	; (8004b6c <HAL_TIM_Base_Start_IT+0xd8>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d115      	bne.n	8004b36 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	689a      	ldr	r2, [r3, #8]
 8004b10:	4b17      	ldr	r3, [pc, #92]	; (8004b70 <HAL_TIM_Base_Start_IT+0xdc>)
 8004b12:	4013      	ands	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2b06      	cmp	r3, #6
 8004b1a:	d015      	beq.n	8004b48 <HAL_TIM_Base_Start_IT+0xb4>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b22:	d011      	beq.n	8004b48 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f042 0201 	orr.w	r2, r2, #1
 8004b32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b34:	e008      	b.n	8004b48 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f042 0201 	orr.w	r2, r2, #1
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	e000      	b.n	8004b4a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b48:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3714      	adds	r7, #20
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	40012c00 	.word	0x40012c00
 8004b5c:	40000400 	.word	0x40000400
 8004b60:	40000800 	.word	0x40000800
 8004b64:	40013400 	.word	0x40013400
 8004b68:	40014000 	.word	0x40014000
 8004b6c:	40015000 	.word	0x40015000
 8004b70:	00010007 	.word	0x00010007

08004b74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d122      	bne.n	8004bd0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	f003 0302 	and.w	r3, r3, #2
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d11b      	bne.n	8004bd0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f06f 0202 	mvn.w	r2, #2
 8004ba0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d003      	beq.n	8004bbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f9ce 	bl	8004f58 <HAL_TIM_IC_CaptureCallback>
 8004bbc:	e005      	b.n	8004bca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 f9c0 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 f9d1 	bl	8004f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	f003 0304 	and.w	r3, r3, #4
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d122      	bne.n	8004c24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b04      	cmp	r3, #4
 8004bea:	d11b      	bne.n	8004c24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f06f 0204 	mvn.w	r2, #4
 8004bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 f9a4 	bl	8004f58 <HAL_TIM_IC_CaptureCallback>
 8004c10:	e005      	b.n	8004c1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f996 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f9a7 	bl	8004f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	f003 0308 	and.w	r3, r3, #8
 8004c2e:	2b08      	cmp	r3, #8
 8004c30:	d122      	bne.n	8004c78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	f003 0308 	and.w	r3, r3, #8
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d11b      	bne.n	8004c78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f06f 0208 	mvn.w	r2, #8
 8004c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	f003 0303 	and.w	r3, r3, #3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 f97a 	bl	8004f58 <HAL_TIM_IC_CaptureCallback>
 8004c64:	e005      	b.n	8004c72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f96c 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 f97d 	bl	8004f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	f003 0310 	and.w	r3, r3, #16
 8004c82:	2b10      	cmp	r3, #16
 8004c84:	d122      	bne.n	8004ccc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	f003 0310 	and.w	r3, r3, #16
 8004c90:	2b10      	cmp	r3, #16
 8004c92:	d11b      	bne.n	8004ccc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f06f 0210 	mvn.w	r2, #16
 8004c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2208      	movs	r2, #8
 8004ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d003      	beq.n	8004cba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 f950 	bl	8004f58 <HAL_TIM_IC_CaptureCallback>
 8004cb8:	e005      	b.n	8004cc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 f942 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f953 	bl	8004f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d10e      	bne.n	8004cf8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d107      	bne.n	8004cf8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f06f 0201 	mvn.w	r2, #1
 8004cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f7fc f846 	bl	8000d84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d02:	2b80      	cmp	r3, #128	; 0x80
 8004d04:	d10e      	bne.n	8004d24 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d10:	2b80      	cmp	r3, #128	; 0x80
 8004d12:	d107      	bne.n	8004d24 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 fb06 	bl	8005330 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d32:	d10e      	bne.n	8004d52 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d3e:	2b80      	cmp	r3, #128	; 0x80
 8004d40:	d107      	bne.n	8004d52 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 faf9 	bl	8005344 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5c:	2b40      	cmp	r3, #64	; 0x40
 8004d5e:	d10e      	bne.n	8004d7e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d6a:	2b40      	cmp	r3, #64	; 0x40
 8004d6c:	d107      	bne.n	8004d7e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 f901 	bl	8004f80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	f003 0320 	and.w	r3, r3, #32
 8004d88:	2b20      	cmp	r3, #32
 8004d8a:	d10e      	bne.n	8004daa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	f003 0320 	and.w	r3, r3, #32
 8004d96:	2b20      	cmp	r3, #32
 8004d98:	d107      	bne.n	8004daa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f06f 0220 	mvn.w	r2, #32
 8004da2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f000 fab9 	bl	800531c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004daa:	bf00      	nop
 8004dac:	3708      	adds	r7, #8
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_TIM_ConfigClockSource+0x1c>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e0b6      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x18a>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2202      	movs	r2, #2
 8004dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dec:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004df0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004df8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e0a:	d03e      	beq.n	8004e8a <HAL_TIM_ConfigClockSource+0xd8>
 8004e0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e10:	f200 8087 	bhi.w	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e18:	f000 8086 	beq.w	8004f28 <HAL_TIM_ConfigClockSource+0x176>
 8004e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e20:	d87f      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e22:	2b70      	cmp	r3, #112	; 0x70
 8004e24:	d01a      	beq.n	8004e5c <HAL_TIM_ConfigClockSource+0xaa>
 8004e26:	2b70      	cmp	r3, #112	; 0x70
 8004e28:	d87b      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e2a:	2b60      	cmp	r3, #96	; 0x60
 8004e2c:	d050      	beq.n	8004ed0 <HAL_TIM_ConfigClockSource+0x11e>
 8004e2e:	2b60      	cmp	r3, #96	; 0x60
 8004e30:	d877      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e32:	2b50      	cmp	r3, #80	; 0x50
 8004e34:	d03c      	beq.n	8004eb0 <HAL_TIM_ConfigClockSource+0xfe>
 8004e36:	2b50      	cmp	r3, #80	; 0x50
 8004e38:	d873      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e3a:	2b40      	cmp	r3, #64	; 0x40
 8004e3c:	d058      	beq.n	8004ef0 <HAL_TIM_ConfigClockSource+0x13e>
 8004e3e:	2b40      	cmp	r3, #64	; 0x40
 8004e40:	d86f      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e42:	2b30      	cmp	r3, #48	; 0x30
 8004e44:	d064      	beq.n	8004f10 <HAL_TIM_ConfigClockSource+0x15e>
 8004e46:	2b30      	cmp	r3, #48	; 0x30
 8004e48:	d86b      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e4a:	2b20      	cmp	r3, #32
 8004e4c:	d060      	beq.n	8004f10 <HAL_TIM_ConfigClockSource+0x15e>
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	d867      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d05c      	beq.n	8004f10 <HAL_TIM_ConfigClockSource+0x15e>
 8004e56:	2b10      	cmp	r3, #16
 8004e58:	d05a      	beq.n	8004f10 <HAL_TIM_ConfigClockSource+0x15e>
 8004e5a:	e062      	b.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e6c:	f000 f9aa 	bl	80051c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e7e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	609a      	str	r2, [r3, #8]
      break;
 8004e88:	e04f      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e9a:	f000 f993 	bl	80051c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689a      	ldr	r2, [r3, #8]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004eac:	609a      	str	r2, [r3, #8]
      break;
 8004eae:	e03c      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	f000 f907 	bl	80050d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2150      	movs	r1, #80	; 0x50
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f000 f960 	bl	800518e <TIM_ITRx_SetConfig>
      break;
 8004ece:	e02c      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004edc:	461a      	mov	r2, r3
 8004ede:	f000 f926 	bl	800512e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2160      	movs	r1, #96	; 0x60
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f000 f950 	bl	800518e <TIM_ITRx_SetConfig>
      break;
 8004eee:	e01c      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004efc:	461a      	mov	r2, r3
 8004efe:	f000 f8e7 	bl	80050d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2140      	movs	r1, #64	; 0x40
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f000 f940 	bl	800518e <TIM_ITRx_SetConfig>
      break;
 8004f0e:	e00c      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4619      	mov	r1, r3
 8004f1a:	4610      	mov	r0, r2
 8004f1c:	f000 f937 	bl	800518e <TIM_ITRx_SetConfig>
      break;
 8004f20:	e003      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	73fb      	strb	r3, [r7, #15]
      break;
 8004f26:	e000      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004f28:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a42      	ldr	r2, [pc, #264]	; (80050b0 <TIM_Base_SetConfig+0x11c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d013      	beq.n	8004fd4 <TIM_Base_SetConfig+0x40>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb2:	d00f      	beq.n	8004fd4 <TIM_Base_SetConfig+0x40>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a3f      	ldr	r2, [pc, #252]	; (80050b4 <TIM_Base_SetConfig+0x120>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d00b      	beq.n	8004fd4 <TIM_Base_SetConfig+0x40>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a3e      	ldr	r2, [pc, #248]	; (80050b8 <TIM_Base_SetConfig+0x124>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d007      	beq.n	8004fd4 <TIM_Base_SetConfig+0x40>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a3d      	ldr	r2, [pc, #244]	; (80050bc <TIM_Base_SetConfig+0x128>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d003      	beq.n	8004fd4 <TIM_Base_SetConfig+0x40>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a3c      	ldr	r2, [pc, #240]	; (80050c0 <TIM_Base_SetConfig+0x12c>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d108      	bne.n	8004fe6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a31      	ldr	r2, [pc, #196]	; (80050b0 <TIM_Base_SetConfig+0x11c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d01f      	beq.n	800502e <TIM_Base_SetConfig+0x9a>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ff4:	d01b      	beq.n	800502e <TIM_Base_SetConfig+0x9a>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a2e      	ldr	r2, [pc, #184]	; (80050b4 <TIM_Base_SetConfig+0x120>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d017      	beq.n	800502e <TIM_Base_SetConfig+0x9a>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a2d      	ldr	r2, [pc, #180]	; (80050b8 <TIM_Base_SetConfig+0x124>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d013      	beq.n	800502e <TIM_Base_SetConfig+0x9a>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a2c      	ldr	r2, [pc, #176]	; (80050bc <TIM_Base_SetConfig+0x128>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00f      	beq.n	800502e <TIM_Base_SetConfig+0x9a>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a2c      	ldr	r2, [pc, #176]	; (80050c4 <TIM_Base_SetConfig+0x130>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d00b      	beq.n	800502e <TIM_Base_SetConfig+0x9a>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a2b      	ldr	r2, [pc, #172]	; (80050c8 <TIM_Base_SetConfig+0x134>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d007      	beq.n	800502e <TIM_Base_SetConfig+0x9a>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a2a      	ldr	r2, [pc, #168]	; (80050cc <TIM_Base_SetConfig+0x138>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d003      	beq.n	800502e <TIM_Base_SetConfig+0x9a>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a25      	ldr	r2, [pc, #148]	; (80050c0 <TIM_Base_SetConfig+0x12c>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d108      	bne.n	8005040 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	4313      	orrs	r3, r2
 800503e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	689a      	ldr	r2, [r3, #8]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a12      	ldr	r2, [pc, #72]	; (80050b0 <TIM_Base_SetConfig+0x11c>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d013      	beq.n	8005094 <TIM_Base_SetConfig+0x100>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a13      	ldr	r2, [pc, #76]	; (80050bc <TIM_Base_SetConfig+0x128>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d00f      	beq.n	8005094 <TIM_Base_SetConfig+0x100>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a13      	ldr	r2, [pc, #76]	; (80050c4 <TIM_Base_SetConfig+0x130>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d00b      	beq.n	8005094 <TIM_Base_SetConfig+0x100>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4a12      	ldr	r2, [pc, #72]	; (80050c8 <TIM_Base_SetConfig+0x134>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d007      	beq.n	8005094 <TIM_Base_SetConfig+0x100>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a11      	ldr	r2, [pc, #68]	; (80050cc <TIM_Base_SetConfig+0x138>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d003      	beq.n	8005094 <TIM_Base_SetConfig+0x100>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a0c      	ldr	r2, [pc, #48]	; (80050c0 <TIM_Base_SetConfig+0x12c>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d103      	bne.n	800509c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	691a      	ldr	r2, [r3, #16]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	615a      	str	r2, [r3, #20]
}
 80050a2:	bf00      	nop
 80050a4:	3714      	adds	r7, #20
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	40012c00 	.word	0x40012c00
 80050b4:	40000400 	.word	0x40000400
 80050b8:	40000800 	.word	0x40000800
 80050bc:	40013400 	.word	0x40013400
 80050c0:	40015000 	.word	0x40015000
 80050c4:	40014000 	.word	0x40014000
 80050c8:	40014400 	.word	0x40014400
 80050cc:	40014800 	.word	0x40014800

080050d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b087      	sub	sp, #28
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	f023 0201 	bic.w	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	4313      	orrs	r3, r2
 8005104:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f023 030a 	bic.w	r3, r3, #10
 800510c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	4313      	orrs	r3, r2
 8005114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	697a      	ldr	r2, [r7, #20]
 8005120:	621a      	str	r2, [r3, #32]
}
 8005122:	bf00      	nop
 8005124:	371c      	adds	r7, #28
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr

0800512e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800512e:	b480      	push	{r7}
 8005130:	b087      	sub	sp, #28
 8005132:	af00      	add	r7, sp, #0
 8005134:	60f8      	str	r0, [r7, #12]
 8005136:	60b9      	str	r1, [r7, #8]
 8005138:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	f023 0210 	bic.w	r2, r3, #16
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005158:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	031b      	lsls	r3, r3, #12
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	4313      	orrs	r3, r2
 8005162:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800516a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	4313      	orrs	r3, r2
 8005174:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	693a      	ldr	r2, [r7, #16]
 8005180:	621a      	str	r2, [r3, #32]
}
 8005182:	bf00      	nop
 8005184:	371c      	adds	r7, #28
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800518e:	b480      	push	{r7}
 8005190:	b085      	sub	sp, #20
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
 8005196:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051a6:	683a      	ldr	r2, [r7, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	f043 0307 	orr.w	r3, r3, #7
 80051b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	609a      	str	r2, [r3, #8]
}
 80051b8:	bf00      	nop
 80051ba:	3714      	adds	r7, #20
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b087      	sub	sp, #28
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	60b9      	str	r1, [r7, #8]
 80051ce:	607a      	str	r2, [r7, #4]
 80051d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	021a      	lsls	r2, r3, #8
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	431a      	orrs	r2, r3
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	609a      	str	r2, [r3, #8]
}
 80051f8:	bf00      	nop
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005214:	2b01      	cmp	r3, #1
 8005216:	d101      	bne.n	800521c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005218:	2302      	movs	r3, #2
 800521a:	e06d      	b.n	80052f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2202      	movs	r2, #2
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a30      	ldr	r2, [pc, #192]	; (8005304 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d009      	beq.n	800525a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a2f      	ldr	r2, [pc, #188]	; (8005308 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d004      	beq.n	800525a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a2d      	ldr	r2, [pc, #180]	; (800530c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d108      	bne.n	800526c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005260:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	68fa      	ldr	r2, [r7, #12]
 8005268:	4313      	orrs	r3, r2
 800526a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005272:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	4313      	orrs	r3, r2
 800527c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a1e      	ldr	r2, [pc, #120]	; (8005304 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d01d      	beq.n	80052cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005298:	d018      	beq.n	80052cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a1c      	ldr	r2, [pc, #112]	; (8005310 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d013      	beq.n	80052cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a1a      	ldr	r2, [pc, #104]	; (8005314 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d00e      	beq.n	80052cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a15      	ldr	r2, [pc, #84]	; (8005308 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d009      	beq.n	80052cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a16      	ldr	r2, [pc, #88]	; (8005318 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d004      	beq.n	80052cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a11      	ldr	r2, [pc, #68]	; (800530c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d10c      	bne.n	80052e6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	4313      	orrs	r3, r2
 80052dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68ba      	ldr	r2, [r7, #8]
 80052e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3714      	adds	r7, #20
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr
 8005304:	40012c00 	.word	0x40012c00
 8005308:	40013400 	.word	0x40013400
 800530c:	40015000 	.word	0x40015000
 8005310:	40000400 	.word	0x40000400
 8005314:	40000800 	.word	0x40000800
 8005318:	40014000 	.word	0x40014000

0800531c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d101      	bne.n	800536a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e040      	b.n	80053ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800536e:	2b00      	cmp	r3, #0
 8005370:	d106      	bne.n	8005380 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f7fb fde4 	bl	8000f48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2224      	movs	r2, #36	; 0x24
 8005384:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f022 0201 	bic.w	r2, r2, #1
 8005394:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f82c 	bl	80053f4 <UART_SetConfig>
 800539c:	4603      	mov	r3, r0
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d101      	bne.n	80053a6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e022      	b.n	80053ec <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d002      	beq.n	80053b4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 f9f4 	bl	800579c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685a      	ldr	r2, [r3, #4]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689a      	ldr	r2, [r3, #8]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f042 0201 	orr.w	r2, r2, #1
 80053e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 fa7b 	bl	80058e0 <UART_CheckIdleState>
 80053ea:	4603      	mov	r3, r0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3708      	adds	r7, #8
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b088      	sub	sp, #32
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	431a      	orrs	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	69db      	ldr	r3, [r3, #28]
 8005414:	4313      	orrs	r3, r2
 8005416:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	4b92      	ldr	r3, [pc, #584]	; (8005668 <UART_SetConfig+0x274>)
 8005420:	4013      	ands	r3, r2
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	6812      	ldr	r2, [r2, #0]
 8005426:	6979      	ldr	r1, [r7, #20]
 8005428:	430b      	orrs	r3, r1
 800542a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	68da      	ldr	r2, [r3, #12]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	697a      	ldr	r2, [r7, #20]
 800544e:	4313      	orrs	r3, r2
 8005450:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	430a      	orrs	r2, r1
 8005464:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a80      	ldr	r2, [pc, #512]	; (800566c <UART_SetConfig+0x278>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d120      	bne.n	80054b2 <UART_SetConfig+0xbe>
 8005470:	4b7f      	ldr	r3, [pc, #508]	; (8005670 <UART_SetConfig+0x27c>)
 8005472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005474:	f003 0303 	and.w	r3, r3, #3
 8005478:	2b03      	cmp	r3, #3
 800547a:	d817      	bhi.n	80054ac <UART_SetConfig+0xb8>
 800547c:	a201      	add	r2, pc, #4	; (adr r2, 8005484 <UART_SetConfig+0x90>)
 800547e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005482:	bf00      	nop
 8005484:	08005495 	.word	0x08005495
 8005488:	080054a1 	.word	0x080054a1
 800548c:	080054a7 	.word	0x080054a7
 8005490:	0800549b 	.word	0x0800549b
 8005494:	2301      	movs	r3, #1
 8005496:	77fb      	strb	r3, [r7, #31]
 8005498:	e0b5      	b.n	8005606 <UART_SetConfig+0x212>
 800549a:	2302      	movs	r3, #2
 800549c:	77fb      	strb	r3, [r7, #31]
 800549e:	e0b2      	b.n	8005606 <UART_SetConfig+0x212>
 80054a0:	2304      	movs	r3, #4
 80054a2:	77fb      	strb	r3, [r7, #31]
 80054a4:	e0af      	b.n	8005606 <UART_SetConfig+0x212>
 80054a6:	2308      	movs	r3, #8
 80054a8:	77fb      	strb	r3, [r7, #31]
 80054aa:	e0ac      	b.n	8005606 <UART_SetConfig+0x212>
 80054ac:	2310      	movs	r3, #16
 80054ae:	77fb      	strb	r3, [r7, #31]
 80054b0:	e0a9      	b.n	8005606 <UART_SetConfig+0x212>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a6f      	ldr	r2, [pc, #444]	; (8005674 <UART_SetConfig+0x280>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d124      	bne.n	8005506 <UART_SetConfig+0x112>
 80054bc:	4b6c      	ldr	r3, [pc, #432]	; (8005670 <UART_SetConfig+0x27c>)
 80054be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80054c4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80054c8:	d011      	beq.n	80054ee <UART_SetConfig+0xfa>
 80054ca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80054ce:	d817      	bhi.n	8005500 <UART_SetConfig+0x10c>
 80054d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80054d4:	d011      	beq.n	80054fa <UART_SetConfig+0x106>
 80054d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80054da:	d811      	bhi.n	8005500 <UART_SetConfig+0x10c>
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <UART_SetConfig+0xf4>
 80054e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054e4:	d006      	beq.n	80054f4 <UART_SetConfig+0x100>
 80054e6:	e00b      	b.n	8005500 <UART_SetConfig+0x10c>
 80054e8:	2300      	movs	r3, #0
 80054ea:	77fb      	strb	r3, [r7, #31]
 80054ec:	e08b      	b.n	8005606 <UART_SetConfig+0x212>
 80054ee:	2302      	movs	r3, #2
 80054f0:	77fb      	strb	r3, [r7, #31]
 80054f2:	e088      	b.n	8005606 <UART_SetConfig+0x212>
 80054f4:	2304      	movs	r3, #4
 80054f6:	77fb      	strb	r3, [r7, #31]
 80054f8:	e085      	b.n	8005606 <UART_SetConfig+0x212>
 80054fa:	2308      	movs	r3, #8
 80054fc:	77fb      	strb	r3, [r7, #31]
 80054fe:	e082      	b.n	8005606 <UART_SetConfig+0x212>
 8005500:	2310      	movs	r3, #16
 8005502:	77fb      	strb	r3, [r7, #31]
 8005504:	e07f      	b.n	8005606 <UART_SetConfig+0x212>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a5b      	ldr	r2, [pc, #364]	; (8005678 <UART_SetConfig+0x284>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d124      	bne.n	800555a <UART_SetConfig+0x166>
 8005510:	4b57      	ldr	r3, [pc, #348]	; (8005670 <UART_SetConfig+0x27c>)
 8005512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005514:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005518:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800551c:	d011      	beq.n	8005542 <UART_SetConfig+0x14e>
 800551e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005522:	d817      	bhi.n	8005554 <UART_SetConfig+0x160>
 8005524:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005528:	d011      	beq.n	800554e <UART_SetConfig+0x15a>
 800552a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800552e:	d811      	bhi.n	8005554 <UART_SetConfig+0x160>
 8005530:	2b00      	cmp	r3, #0
 8005532:	d003      	beq.n	800553c <UART_SetConfig+0x148>
 8005534:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005538:	d006      	beq.n	8005548 <UART_SetConfig+0x154>
 800553a:	e00b      	b.n	8005554 <UART_SetConfig+0x160>
 800553c:	2300      	movs	r3, #0
 800553e:	77fb      	strb	r3, [r7, #31]
 8005540:	e061      	b.n	8005606 <UART_SetConfig+0x212>
 8005542:	2302      	movs	r3, #2
 8005544:	77fb      	strb	r3, [r7, #31]
 8005546:	e05e      	b.n	8005606 <UART_SetConfig+0x212>
 8005548:	2304      	movs	r3, #4
 800554a:	77fb      	strb	r3, [r7, #31]
 800554c:	e05b      	b.n	8005606 <UART_SetConfig+0x212>
 800554e:	2308      	movs	r3, #8
 8005550:	77fb      	strb	r3, [r7, #31]
 8005552:	e058      	b.n	8005606 <UART_SetConfig+0x212>
 8005554:	2310      	movs	r3, #16
 8005556:	77fb      	strb	r3, [r7, #31]
 8005558:	e055      	b.n	8005606 <UART_SetConfig+0x212>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a47      	ldr	r2, [pc, #284]	; (800567c <UART_SetConfig+0x288>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d124      	bne.n	80055ae <UART_SetConfig+0x1ba>
 8005564:	4b42      	ldr	r3, [pc, #264]	; (8005670 <UART_SetConfig+0x27c>)
 8005566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005568:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800556c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005570:	d011      	beq.n	8005596 <UART_SetConfig+0x1a2>
 8005572:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005576:	d817      	bhi.n	80055a8 <UART_SetConfig+0x1b4>
 8005578:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800557c:	d011      	beq.n	80055a2 <UART_SetConfig+0x1ae>
 800557e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005582:	d811      	bhi.n	80055a8 <UART_SetConfig+0x1b4>
 8005584:	2b00      	cmp	r3, #0
 8005586:	d003      	beq.n	8005590 <UART_SetConfig+0x19c>
 8005588:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800558c:	d006      	beq.n	800559c <UART_SetConfig+0x1a8>
 800558e:	e00b      	b.n	80055a8 <UART_SetConfig+0x1b4>
 8005590:	2300      	movs	r3, #0
 8005592:	77fb      	strb	r3, [r7, #31]
 8005594:	e037      	b.n	8005606 <UART_SetConfig+0x212>
 8005596:	2302      	movs	r3, #2
 8005598:	77fb      	strb	r3, [r7, #31]
 800559a:	e034      	b.n	8005606 <UART_SetConfig+0x212>
 800559c:	2304      	movs	r3, #4
 800559e:	77fb      	strb	r3, [r7, #31]
 80055a0:	e031      	b.n	8005606 <UART_SetConfig+0x212>
 80055a2:	2308      	movs	r3, #8
 80055a4:	77fb      	strb	r3, [r7, #31]
 80055a6:	e02e      	b.n	8005606 <UART_SetConfig+0x212>
 80055a8:	2310      	movs	r3, #16
 80055aa:	77fb      	strb	r3, [r7, #31]
 80055ac:	e02b      	b.n	8005606 <UART_SetConfig+0x212>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a33      	ldr	r2, [pc, #204]	; (8005680 <UART_SetConfig+0x28c>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d124      	bne.n	8005602 <UART_SetConfig+0x20e>
 80055b8:	4b2d      	ldr	r3, [pc, #180]	; (8005670 <UART_SetConfig+0x27c>)
 80055ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055bc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80055c0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80055c4:	d011      	beq.n	80055ea <UART_SetConfig+0x1f6>
 80055c6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80055ca:	d817      	bhi.n	80055fc <UART_SetConfig+0x208>
 80055cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80055d0:	d011      	beq.n	80055f6 <UART_SetConfig+0x202>
 80055d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80055d6:	d811      	bhi.n	80055fc <UART_SetConfig+0x208>
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d003      	beq.n	80055e4 <UART_SetConfig+0x1f0>
 80055dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055e0:	d006      	beq.n	80055f0 <UART_SetConfig+0x1fc>
 80055e2:	e00b      	b.n	80055fc <UART_SetConfig+0x208>
 80055e4:	2300      	movs	r3, #0
 80055e6:	77fb      	strb	r3, [r7, #31]
 80055e8:	e00d      	b.n	8005606 <UART_SetConfig+0x212>
 80055ea:	2302      	movs	r3, #2
 80055ec:	77fb      	strb	r3, [r7, #31]
 80055ee:	e00a      	b.n	8005606 <UART_SetConfig+0x212>
 80055f0:	2304      	movs	r3, #4
 80055f2:	77fb      	strb	r3, [r7, #31]
 80055f4:	e007      	b.n	8005606 <UART_SetConfig+0x212>
 80055f6:	2308      	movs	r3, #8
 80055f8:	77fb      	strb	r3, [r7, #31]
 80055fa:	e004      	b.n	8005606 <UART_SetConfig+0x212>
 80055fc:	2310      	movs	r3, #16
 80055fe:	77fb      	strb	r3, [r7, #31]
 8005600:	e001      	b.n	8005606 <UART_SetConfig+0x212>
 8005602:	2310      	movs	r3, #16
 8005604:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800560e:	d16b      	bne.n	80056e8 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8005610:	7ffb      	ldrb	r3, [r7, #31]
 8005612:	2b08      	cmp	r3, #8
 8005614:	d838      	bhi.n	8005688 <UART_SetConfig+0x294>
 8005616:	a201      	add	r2, pc, #4	; (adr r2, 800561c <UART_SetConfig+0x228>)
 8005618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800561c:	08005641 	.word	0x08005641
 8005620:	08005649 	.word	0x08005649
 8005624:	08005651 	.word	0x08005651
 8005628:	08005689 	.word	0x08005689
 800562c:	08005657 	.word	0x08005657
 8005630:	08005689 	.word	0x08005689
 8005634:	08005689 	.word	0x08005689
 8005638:	08005689 	.word	0x08005689
 800563c:	0800565f 	.word	0x0800565f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005640:	f7fe ff3c 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 8005644:	61b8      	str	r0, [r7, #24]
        break;
 8005646:	e024      	b.n	8005692 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005648:	f7fe ff5a 	bl	8004500 <HAL_RCC_GetPCLK2Freq>
 800564c:	61b8      	str	r0, [r7, #24]
        break;
 800564e:	e020      	b.n	8005692 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005650:	4b0c      	ldr	r3, [pc, #48]	; (8005684 <UART_SetConfig+0x290>)
 8005652:	61bb      	str	r3, [r7, #24]
        break;
 8005654:	e01d      	b.n	8005692 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005656:	f7fe febb 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
 800565a:	61b8      	str	r0, [r7, #24]
        break;
 800565c:	e019      	b.n	8005692 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800565e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005662:	61bb      	str	r3, [r7, #24]
        break;
 8005664:	e015      	b.n	8005692 <UART_SetConfig+0x29e>
 8005666:	bf00      	nop
 8005668:	efff69f3 	.word	0xefff69f3
 800566c:	40013800 	.word	0x40013800
 8005670:	40021000 	.word	0x40021000
 8005674:	40004400 	.word	0x40004400
 8005678:	40004800 	.word	0x40004800
 800567c:	40004c00 	.word	0x40004c00
 8005680:	40005000 	.word	0x40005000
 8005684:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8005688:	2300      	movs	r3, #0
 800568a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	77bb      	strb	r3, [r7, #30]
        break;
 8005690:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d073      	beq.n	8005780 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	005a      	lsls	r2, r3, #1
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	085b      	lsrs	r3, r3, #1
 80056a2:	441a      	add	r2, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	2b0f      	cmp	r3, #15
 80056b2:	d916      	bls.n	80056e2 <UART_SetConfig+0x2ee>
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056ba:	d212      	bcs.n	80056e2 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	b29b      	uxth	r3, r3
 80056c0:	f023 030f 	bic.w	r3, r3, #15
 80056c4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	085b      	lsrs	r3, r3, #1
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	b29a      	uxth	r2, r3
 80056d2:	89fb      	ldrh	r3, [r7, #14]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	89fa      	ldrh	r2, [r7, #14]
 80056de:	60da      	str	r2, [r3, #12]
 80056e0:	e04e      	b.n	8005780 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	77bb      	strb	r3, [r7, #30]
 80056e6:	e04b      	b.n	8005780 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056e8:	7ffb      	ldrb	r3, [r7, #31]
 80056ea:	2b08      	cmp	r3, #8
 80056ec:	d827      	bhi.n	800573e <UART_SetConfig+0x34a>
 80056ee:	a201      	add	r2, pc, #4	; (adr r2, 80056f4 <UART_SetConfig+0x300>)
 80056f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f4:	08005719 	.word	0x08005719
 80056f8:	08005721 	.word	0x08005721
 80056fc:	08005729 	.word	0x08005729
 8005700:	0800573f 	.word	0x0800573f
 8005704:	0800572f 	.word	0x0800572f
 8005708:	0800573f 	.word	0x0800573f
 800570c:	0800573f 	.word	0x0800573f
 8005710:	0800573f 	.word	0x0800573f
 8005714:	08005737 	.word	0x08005737
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005718:	f7fe fed0 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 800571c:	61b8      	str	r0, [r7, #24]
        break;
 800571e:	e013      	b.n	8005748 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005720:	f7fe feee 	bl	8004500 <HAL_RCC_GetPCLK2Freq>
 8005724:	61b8      	str	r0, [r7, #24]
        break;
 8005726:	e00f      	b.n	8005748 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005728:	4b1b      	ldr	r3, [pc, #108]	; (8005798 <UART_SetConfig+0x3a4>)
 800572a:	61bb      	str	r3, [r7, #24]
        break;
 800572c:	e00c      	b.n	8005748 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800572e:	f7fe fe4f 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
 8005732:	61b8      	str	r0, [r7, #24]
        break;
 8005734:	e008      	b.n	8005748 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005736:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800573a:	61bb      	str	r3, [r7, #24]
        break;
 800573c:	e004      	b.n	8005748 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800573e:	2300      	movs	r3, #0
 8005740:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	77bb      	strb	r3, [r7, #30]
        break;
 8005746:	bf00      	nop
    }

    if (pclk != 0U)
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d018      	beq.n	8005780 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	085a      	lsrs	r2, r3, #1
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	441a      	add	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005760:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	2b0f      	cmp	r3, #15
 8005766:	d909      	bls.n	800577c <UART_SetConfig+0x388>
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800576e:	d205      	bcs.n	800577c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	b29a      	uxth	r2, r3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	60da      	str	r2, [r3, #12]
 800577a:	e001      	b.n	8005780 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800578c:	7fbb      	ldrb	r3, [r7, #30]
}
 800578e:	4618      	mov	r0, r3
 8005790:	3720      	adds	r7, #32
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	007a1200 	.word	0x007a1200

0800579c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00a      	beq.n	80057c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	430a      	orrs	r2, r1
 80057c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00a      	beq.n	80057e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00a      	beq.n	800580a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580e:	f003 0308 	and.w	r3, r3, #8
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00a      	beq.n	800582c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005830:	f003 0310 	and.w	r3, r3, #16
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00a      	beq.n	800584e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005852:	f003 0320 	and.w	r3, r3, #32
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00a      	beq.n	8005870 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005878:	2b00      	cmp	r3, #0
 800587a:	d01a      	beq.n	80058b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005896:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800589a:	d10a      	bne.n	80058b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	430a      	orrs	r2, r1
 80058b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00a      	beq.n	80058d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	430a      	orrs	r2, r1
 80058d2:	605a      	str	r2, [r3, #4]
  }
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b098      	sub	sp, #96	; 0x60
 80058e4:	af02      	add	r7, sp, #8
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058f0:	f7fb fcea 	bl	80012c8 <HAL_GetTick>
 80058f4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0308 	and.w	r3, r3, #8
 8005900:	2b08      	cmp	r3, #8
 8005902:	d12e      	bne.n	8005962 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005904:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005908:	9300      	str	r3, [sp, #0]
 800590a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800590c:	2200      	movs	r2, #0
 800590e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f88c 	bl	8005a30 <UART_WaitOnFlagUntilTimeout>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d021      	beq.n	8005962 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005926:	e853 3f00 	ldrex	r3, [r3]
 800592a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800592c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800592e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005932:	653b      	str	r3, [r7, #80]	; 0x50
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	461a      	mov	r2, r3
 800593a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800593c:	647b      	str	r3, [r7, #68]	; 0x44
 800593e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005940:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005942:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005944:	e841 2300 	strex	r3, r2, [r1]
 8005948:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800594a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1e6      	bne.n	800591e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2220      	movs	r2, #32
 8005954:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e062      	b.n	8005a28 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0304 	and.w	r3, r3, #4
 800596c:	2b04      	cmp	r3, #4
 800596e:	d149      	bne.n	8005a04 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005970:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005974:	9300      	str	r3, [sp, #0]
 8005976:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005978:	2200      	movs	r2, #0
 800597a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f856 	bl	8005a30 <UART_WaitOnFlagUntilTimeout>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d03c      	beq.n	8005a04 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005992:	e853 3f00 	ldrex	r3, [r3]
 8005996:	623b      	str	r3, [r7, #32]
   return(result);
 8005998:	6a3b      	ldr	r3, [r7, #32]
 800599a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800599e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	461a      	mov	r2, r3
 80059a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059a8:	633b      	str	r3, [r7, #48]	; 0x30
 80059aa:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059b0:	e841 2300 	strex	r3, r2, [r1]
 80059b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1e6      	bne.n	800598a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	3308      	adds	r3, #8
 80059c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	e853 3f00 	ldrex	r3, [r3]
 80059ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f023 0301 	bic.w	r3, r3, #1
 80059d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	3308      	adds	r3, #8
 80059da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059dc:	61fa      	str	r2, [r7, #28]
 80059de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e0:	69b9      	ldr	r1, [r7, #24]
 80059e2:	69fa      	ldr	r2, [r7, #28]
 80059e4:	e841 2300 	strex	r3, r2, [r1]
 80059e8:	617b      	str	r3, [r7, #20]
   return(result);
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1e5      	bne.n	80059bc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2220      	movs	r2, #32
 80059f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e011      	b.n	8005a28 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2220      	movs	r2, #32
 8005a08:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2220      	movs	r2, #32
 8005a0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005a26:	2300      	movs	r3, #0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3758      	adds	r7, #88	; 0x58
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	603b      	str	r3, [r7, #0]
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a40:	e049      	b.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a48:	d045      	beq.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4a:	f7fb fc3d 	bl	80012c8 <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d302      	bcc.n	8005a60 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d101      	bne.n	8005a64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e048      	b.n	8005af6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 0304 	and.w	r3, r3, #4
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d031      	beq.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	69db      	ldr	r3, [r3, #28]
 8005a78:	f003 0308 	and.w	r3, r3, #8
 8005a7c:	2b08      	cmp	r3, #8
 8005a7e:	d110      	bne.n	8005aa2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2208      	movs	r2, #8
 8005a86:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005a88:	68f8      	ldr	r0, [r7, #12]
 8005a8a:	f000 f838 	bl	8005afe <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2208      	movs	r2, #8
 8005a92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e029      	b.n	8005af6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	69db      	ldr	r3, [r3, #28]
 8005aa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005aac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ab0:	d111      	bne.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005aba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 f81e 	bl	8005afe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e00f      	b.n	8005af6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	69da      	ldr	r2, [r3, #28]
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	4013      	ands	r3, r2
 8005ae0:	68ba      	ldr	r2, [r7, #8]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	bf0c      	ite	eq
 8005ae6:	2301      	moveq	r3, #1
 8005ae8:	2300      	movne	r3, #0
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	461a      	mov	r2, r3
 8005aee:	79fb      	ldrb	r3, [r7, #7]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d0a6      	beq.n	8005a42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005afe:	b480      	push	{r7}
 8005b00:	b095      	sub	sp, #84	; 0x54
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b0e:	e853 3f00 	ldrex	r3, [r3]
 8005b12:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b16:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	461a      	mov	r2, r3
 8005b22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b24:	643b      	str	r3, [r7, #64]	; 0x40
 8005b26:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b28:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b2c:	e841 2300 	strex	r3, r2, [r1]
 8005b30:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d1e6      	bne.n	8005b06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	3308      	adds	r3, #8
 8005b3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b40:	6a3b      	ldr	r3, [r7, #32]
 8005b42:	e853 3f00 	ldrex	r3, [r3]
 8005b46:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	f023 0301 	bic.w	r3, r3, #1
 8005b4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3308      	adds	r3, #8
 8005b56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b58:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b60:	e841 2300 	strex	r3, r2, [r1]
 8005b64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d1e5      	bne.n	8005b38 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d118      	bne.n	8005ba6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	e853 3f00 	ldrex	r3, [r3]
 8005b80:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	f023 0310 	bic.w	r3, r3, #16
 8005b88:	647b      	str	r3, [r7, #68]	; 0x44
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b92:	61bb      	str	r3, [r7, #24]
 8005b94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b96:	6979      	ldr	r1, [r7, #20]
 8005b98:	69ba      	ldr	r2, [r7, #24]
 8005b9a:	e841 2300 	strex	r3, r2, [r1]
 8005b9e:	613b      	str	r3, [r7, #16]
   return(result);
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1e6      	bne.n	8005b74 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2220      	movs	r2, #32
 8005baa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005bba:	bf00      	nop
 8005bbc:	3754      	adds	r7, #84	; 0x54
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr

08005bc6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005bc6:	b480      	push	{r7}
 8005bc8:	b085      	sub	sp, #20
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	4603      	mov	r3, r0
 8005bce:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005bd4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bd8:	2b84      	cmp	r3, #132	; 0x84
 8005bda:	d005      	beq.n	8005be8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005bdc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	4413      	add	r3, r2
 8005be4:	3303      	adds	r3, #3
 8005be6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005be8:	68fb      	ldr	r3, [r7, #12]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3714      	adds	r7, #20
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr

08005bf6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005bf6:	b580      	push	{r7, lr}
 8005bf8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005bfa:	f001 f835 	bl	8006c68 <vTaskStartScheduler>
  
  return osOK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005c04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c06:	b089      	sub	sp, #36	; 0x24
 8005c08:	af04      	add	r7, sp, #16
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d020      	beq.n	8005c58 <osThreadCreate+0x54>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d01c      	beq.n	8005c58 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685c      	ldr	r4, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	691e      	ldr	r6, [r3, #16]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c30:	4618      	mov	r0, r3
 8005c32:	f7ff ffc8 	bl	8005bc6 <makeFreeRtosPriority>
 8005c36:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	695b      	ldr	r3, [r3, #20]
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c40:	9202      	str	r2, [sp, #8]
 8005c42:	9301      	str	r3, [sp, #4]
 8005c44:	9100      	str	r1, [sp, #0]
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	4632      	mov	r2, r6
 8005c4a:	4629      	mov	r1, r5
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	f000 fe35 	bl	80068bc <xTaskCreateStatic>
 8005c52:	4603      	mov	r3, r0
 8005c54:	60fb      	str	r3, [r7, #12]
 8005c56:	e01c      	b.n	8005c92 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685c      	ldr	r4, [r3, #4]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c64:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7ff ffaa 	bl	8005bc6 <makeFreeRtosPriority>
 8005c72:	4602      	mov	r2, r0
 8005c74:	f107 030c 	add.w	r3, r7, #12
 8005c78:	9301      	str	r3, [sp, #4]
 8005c7a:	9200      	str	r2, [sp, #0]
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	4632      	mov	r2, r6
 8005c80:	4629      	mov	r1, r5
 8005c82:	4620      	mov	r0, r4
 8005c84:	f000 fe76 	bl	8006974 <xTaskCreate>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d001      	beq.n	8005c92 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	e000      	b.n	8005c94 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005c92:	68fb      	ldr	r3, [r7, #12]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3714      	adds	r7, #20
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005c9c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d001      	beq.n	8005cb2 <osDelay+0x16>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	e000      	b.n	8005cb4 <osDelay+0x18>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f000 ffa3 	bl	8006c00 <vTaskDelay>
  
  return osOK;
 8005cba:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3710      	adds	r7, #16
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8005cc4:	b590      	push	{r4, r7, lr}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af02      	add	r7, sp, #8
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d011      	beq.n	8005cfa <osMessageCreate+0x36>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00d      	beq.n	8005cfa <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6818      	ldr	r0, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6859      	ldr	r1, [r3, #4]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	689a      	ldr	r2, [r3, #8]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	2400      	movs	r4, #0
 8005cf0:	9400      	str	r4, [sp, #0]
 8005cf2:	f000 f92b 	bl	8005f4c <xQueueGenericCreateStatic>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	e008      	b.n	8005d0c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6818      	ldr	r0, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	4619      	mov	r1, r3
 8005d06:	f000 f998 	bl	800603a <xQueueGenericCreate>
 8005d0a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd90      	pop	{r4, r7, pc}

08005d14 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f103 0208 	add.w	r2, r3, #8
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f04f 32ff 	mov.w	r2, #4294967295
 8005d2c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f103 0208 	add.w	r2, r3, #8
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f103 0208 	add.w	r2, r3, #8
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b085      	sub	sp, #20
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
 8005d76:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	689a      	ldr	r2, [r3, #8]
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	1c5a      	adds	r2, r3, #1
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	601a      	str	r2, [r3, #0]
}
 8005daa:	bf00      	nop
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005db6:	b480      	push	{r7}
 8005db8:	b085      	sub	sp, #20
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
 8005dbe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dcc:	d103      	bne.n	8005dd6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	60fb      	str	r3, [r7, #12]
 8005dd4:	e00c      	b.n	8005df0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	3308      	adds	r3, #8
 8005dda:	60fb      	str	r3, [r7, #12]
 8005ddc:	e002      	b.n	8005de4 <vListInsert+0x2e>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	60fb      	str	r3, [r7, #12]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d2f6      	bcs.n	8005dde <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	683a      	ldr	r2, [r7, #0]
 8005dfe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	1c5a      	adds	r2, r3, #1
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	601a      	str	r2, [r3, #0]
}
 8005e1c:	bf00      	nop
 8005e1e:	3714      	adds	r7, #20
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	691b      	ldr	r3, [r3, #16]
 8005e34:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	6892      	ldr	r2, [r2, #8]
 8005e3e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	6852      	ldr	r2, [r2, #4]
 8005e48:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d103      	bne.n	8005e5c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	689a      	ldr	r2, [r3, #8]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	1e5a      	subs	r2, r3, #1
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3714      	adds	r7, #20
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10a      	bne.n	8005ea6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e94:	f383 8811 	msr	BASEPRI, r3
 8005e98:	f3bf 8f6f 	isb	sy
 8005e9c:	f3bf 8f4f 	dsb	sy
 8005ea0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005ea2:	bf00      	nop
 8005ea4:	e7fe      	b.n	8005ea4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005ea6:	f002 f86d 	bl	8007f84 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eb2:	68f9      	ldr	r1, [r7, #12]
 8005eb4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005eb6:	fb01 f303 	mul.w	r3, r1, r3
 8005eba:	441a      	add	r2, r3
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	68f9      	ldr	r1, [r7, #12]
 8005eda:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005edc:	fb01 f303 	mul.w	r3, r1, r3
 8005ee0:	441a      	add	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	22ff      	movs	r2, #255	; 0xff
 8005eea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	22ff      	movs	r2, #255	; 0xff
 8005ef2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d114      	bne.n	8005f26 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d01a      	beq.n	8005f3a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	3310      	adds	r3, #16
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f001 f947 	bl	800719c <xTaskRemoveFromEventList>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d012      	beq.n	8005f3a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005f14:	4b0c      	ldr	r3, [pc, #48]	; (8005f48 <xQueueGenericReset+0xcc>)
 8005f16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f1a:	601a      	str	r2, [r3, #0]
 8005f1c:	f3bf 8f4f 	dsb	sy
 8005f20:	f3bf 8f6f 	isb	sy
 8005f24:	e009      	b.n	8005f3a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	3310      	adds	r3, #16
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f7ff fef2 	bl	8005d14 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	3324      	adds	r3, #36	; 0x24
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7ff feed 	bl	8005d14 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f3a:	f002 f853 	bl	8007fe4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f3e:	2301      	movs	r3, #1
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	e000ed04 	.word	0xe000ed04

08005f4c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b08e      	sub	sp, #56	; 0x38
 8005f50:	af02      	add	r7, sp, #8
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
 8005f58:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10a      	bne.n	8005f76 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f64:	f383 8811 	msr	BASEPRI, r3
 8005f68:	f3bf 8f6f 	isb	sy
 8005f6c:	f3bf 8f4f 	dsb	sy
 8005f70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f72:	bf00      	nop
 8005f74:	e7fe      	b.n	8005f74 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d10a      	bne.n	8005f92 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f80:	f383 8811 	msr	BASEPRI, r3
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	f3bf 8f4f 	dsb	sy
 8005f8c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f8e:	bf00      	nop
 8005f90:	e7fe      	b.n	8005f90 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d002      	beq.n	8005f9e <xQueueGenericCreateStatic+0x52>
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d001      	beq.n	8005fa2 <xQueueGenericCreateStatic+0x56>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e000      	b.n	8005fa4 <xQueueGenericCreateStatic+0x58>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d10a      	bne.n	8005fbe <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fac:	f383 8811 	msr	BASEPRI, r3
 8005fb0:	f3bf 8f6f 	isb	sy
 8005fb4:	f3bf 8f4f 	dsb	sy
 8005fb8:	623b      	str	r3, [r7, #32]
}
 8005fba:	bf00      	nop
 8005fbc:	e7fe      	b.n	8005fbc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d102      	bne.n	8005fca <xQueueGenericCreateStatic+0x7e>
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <xQueueGenericCreateStatic+0x82>
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e000      	b.n	8005fd0 <xQueueGenericCreateStatic+0x84>
 8005fce:	2300      	movs	r3, #0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10a      	bne.n	8005fea <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd8:	f383 8811 	msr	BASEPRI, r3
 8005fdc:	f3bf 8f6f 	isb	sy
 8005fe0:	f3bf 8f4f 	dsb	sy
 8005fe4:	61fb      	str	r3, [r7, #28]
}
 8005fe6:	bf00      	nop
 8005fe8:	e7fe      	b.n	8005fe8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005fea:	2348      	movs	r3, #72	; 0x48
 8005fec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	2b48      	cmp	r3, #72	; 0x48
 8005ff2:	d00a      	beq.n	800600a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff8:	f383 8811 	msr	BASEPRI, r3
 8005ffc:	f3bf 8f6f 	isb	sy
 8006000:	f3bf 8f4f 	dsb	sy
 8006004:	61bb      	str	r3, [r7, #24]
}
 8006006:	bf00      	nop
 8006008:	e7fe      	b.n	8006008 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800600e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00d      	beq.n	8006030 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800601c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006022:	9300      	str	r3, [sp, #0]
 8006024:	4613      	mov	r3, r2
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	68b9      	ldr	r1, [r7, #8]
 800602a:	68f8      	ldr	r0, [r7, #12]
 800602c:	f000 f843 	bl	80060b6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006032:	4618      	mov	r0, r3
 8006034:	3730      	adds	r7, #48	; 0x30
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}

0800603a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800603a:	b580      	push	{r7, lr}
 800603c:	b08a      	sub	sp, #40	; 0x28
 800603e:	af02      	add	r7, sp, #8
 8006040:	60f8      	str	r0, [r7, #12]
 8006042:	60b9      	str	r1, [r7, #8]
 8006044:	4613      	mov	r3, r2
 8006046:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10a      	bne.n	8006064 <xQueueGenericCreate+0x2a>
	__asm volatile
 800604e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006052:	f383 8811 	msr	BASEPRI, r3
 8006056:	f3bf 8f6f 	isb	sy
 800605a:	f3bf 8f4f 	dsb	sy
 800605e:	613b      	str	r3, [r7, #16]
}
 8006060:	bf00      	nop
 8006062:	e7fe      	b.n	8006062 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d102      	bne.n	8006070 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800606a:	2300      	movs	r3, #0
 800606c:	61fb      	str	r3, [r7, #28]
 800606e:	e004      	b.n	800607a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	68ba      	ldr	r2, [r7, #8]
 8006074:	fb02 f303 	mul.w	r3, r2, r3
 8006078:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	3348      	adds	r3, #72	; 0x48
 800607e:	4618      	mov	r0, r3
 8006080:	f002 f8a2 	bl	80081c8 <pvPortMalloc>
 8006084:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00f      	beq.n	80060ac <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	3348      	adds	r3, #72	; 0x48
 8006090:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	2200      	movs	r2, #0
 8006096:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800609a:	79fa      	ldrb	r2, [r7, #7]
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	9300      	str	r3, [sp, #0]
 80060a0:	4613      	mov	r3, r2
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	68b9      	ldr	r1, [r7, #8]
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f000 f805 	bl	80060b6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80060ac:	69bb      	ldr	r3, [r7, #24]
	}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3720      	adds	r7, #32
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}

080060b6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80060b6:	b580      	push	{r7, lr}
 80060b8:	b084      	sub	sp, #16
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	60f8      	str	r0, [r7, #12]
 80060be:	60b9      	str	r1, [r7, #8]
 80060c0:	607a      	str	r2, [r7, #4]
 80060c2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d103      	bne.n	80060d2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	69ba      	ldr	r2, [r7, #24]
 80060ce:	601a      	str	r2, [r3, #0]
 80060d0:	e002      	b.n	80060d8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	68ba      	ldr	r2, [r7, #8]
 80060e2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80060e4:	2101      	movs	r1, #1
 80060e6:	69b8      	ldr	r0, [r7, #24]
 80060e8:	f7ff fec8 	bl	8005e7c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80060ec:	bf00      	nop
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b08e      	sub	sp, #56	; 0x38
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
 8006100:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006102:	2300      	movs	r3, #0
 8006104:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800610a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800610c:	2b00      	cmp	r3, #0
 800610e:	d10a      	bne.n	8006126 <xQueueGenericSend+0x32>
	__asm volatile
 8006110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006114:	f383 8811 	msr	BASEPRI, r3
 8006118:	f3bf 8f6f 	isb	sy
 800611c:	f3bf 8f4f 	dsb	sy
 8006120:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006122:	bf00      	nop
 8006124:	e7fe      	b.n	8006124 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d103      	bne.n	8006134 <xQueueGenericSend+0x40>
 800612c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800612e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006130:	2b00      	cmp	r3, #0
 8006132:	d101      	bne.n	8006138 <xQueueGenericSend+0x44>
 8006134:	2301      	movs	r3, #1
 8006136:	e000      	b.n	800613a <xQueueGenericSend+0x46>
 8006138:	2300      	movs	r3, #0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d10a      	bne.n	8006154 <xQueueGenericSend+0x60>
	__asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006150:	bf00      	nop
 8006152:	e7fe      	b.n	8006152 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	2b02      	cmp	r3, #2
 8006158:	d103      	bne.n	8006162 <xQueueGenericSend+0x6e>
 800615a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800615c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800615e:	2b01      	cmp	r3, #1
 8006160:	d101      	bne.n	8006166 <xQueueGenericSend+0x72>
 8006162:	2301      	movs	r3, #1
 8006164:	e000      	b.n	8006168 <xQueueGenericSend+0x74>
 8006166:	2300      	movs	r3, #0
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10a      	bne.n	8006182 <xQueueGenericSend+0x8e>
	__asm volatile
 800616c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006170:	f383 8811 	msr	BASEPRI, r3
 8006174:	f3bf 8f6f 	isb	sy
 8006178:	f3bf 8f4f 	dsb	sy
 800617c:	623b      	str	r3, [r7, #32]
}
 800617e:	bf00      	nop
 8006180:	e7fe      	b.n	8006180 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006182:	f001 f9d1 	bl	8007528 <xTaskGetSchedulerState>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d102      	bne.n	8006192 <xQueueGenericSend+0x9e>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <xQueueGenericSend+0xa2>
 8006192:	2301      	movs	r3, #1
 8006194:	e000      	b.n	8006198 <xQueueGenericSend+0xa4>
 8006196:	2300      	movs	r3, #0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d10a      	bne.n	80061b2 <xQueueGenericSend+0xbe>
	__asm volatile
 800619c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a0:	f383 8811 	msr	BASEPRI, r3
 80061a4:	f3bf 8f6f 	isb	sy
 80061a8:	f3bf 8f4f 	dsb	sy
 80061ac:	61fb      	str	r3, [r7, #28]
}
 80061ae:	bf00      	nop
 80061b0:	e7fe      	b.n	80061b0 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061b2:	f001 fee7 	bl	8007f84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061be:	429a      	cmp	r2, r3
 80061c0:	d302      	bcc.n	80061c8 <xQueueGenericSend+0xd4>
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2b02      	cmp	r3, #2
 80061c6:	d129      	bne.n	800621c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061c8:	683a      	ldr	r2, [r7, #0]
 80061ca:	68b9      	ldr	r1, [r7, #8]
 80061cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80061ce:	f000 fa07 	bl	80065e0 <prvCopyDataToQueue>
 80061d2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d010      	beq.n	80061fe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061de:	3324      	adds	r3, #36	; 0x24
 80061e0:	4618      	mov	r0, r3
 80061e2:	f000 ffdb 	bl	800719c <xTaskRemoveFromEventList>
 80061e6:	4603      	mov	r3, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d013      	beq.n	8006214 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80061ec:	4b3f      	ldr	r3, [pc, #252]	; (80062ec <xQueueGenericSend+0x1f8>)
 80061ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061f2:	601a      	str	r2, [r3, #0]
 80061f4:	f3bf 8f4f 	dsb	sy
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	e00a      	b.n	8006214 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80061fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006200:	2b00      	cmp	r3, #0
 8006202:	d007      	beq.n	8006214 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006204:	4b39      	ldr	r3, [pc, #228]	; (80062ec <xQueueGenericSend+0x1f8>)
 8006206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	f3bf 8f4f 	dsb	sy
 8006210:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006214:	f001 fee6 	bl	8007fe4 <vPortExitCritical>
				return pdPASS;
 8006218:	2301      	movs	r3, #1
 800621a:	e063      	b.n	80062e4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d103      	bne.n	800622a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006222:	f001 fedf 	bl	8007fe4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006226:	2300      	movs	r3, #0
 8006228:	e05c      	b.n	80062e4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800622a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800622c:	2b00      	cmp	r3, #0
 800622e:	d106      	bne.n	800623e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006230:	f107 0314 	add.w	r3, r7, #20
 8006234:	4618      	mov	r0, r3
 8006236:	f001 f813 	bl	8007260 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800623a:	2301      	movs	r3, #1
 800623c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800623e:	f001 fed1 	bl	8007fe4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006242:	f000 fd81 	bl	8006d48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006246:	f001 fe9d 	bl	8007f84 <vPortEnterCritical>
 800624a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800624c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006250:	b25b      	sxtb	r3, r3
 8006252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006256:	d103      	bne.n	8006260 <xQueueGenericSend+0x16c>
 8006258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625a:	2200      	movs	r2, #0
 800625c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006262:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006266:	b25b      	sxtb	r3, r3
 8006268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626c:	d103      	bne.n	8006276 <xQueueGenericSend+0x182>
 800626e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006276:	f001 feb5 	bl	8007fe4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800627a:	1d3a      	adds	r2, r7, #4
 800627c:	f107 0314 	add.w	r3, r7, #20
 8006280:	4611      	mov	r1, r2
 8006282:	4618      	mov	r0, r3
 8006284:	f001 f802 	bl	800728c <xTaskCheckForTimeOut>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	d124      	bne.n	80062d8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800628e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006290:	f000 fa9e 	bl	80067d0 <prvIsQueueFull>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d018      	beq.n	80062cc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800629a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629c:	3310      	adds	r3, #16
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	4611      	mov	r1, r2
 80062a2:	4618      	mov	r0, r3
 80062a4:	f000 ff2a 	bl	80070fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80062a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062aa:	f000 fa29 	bl	8006700 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80062ae:	f000 fd59 	bl	8006d64 <xTaskResumeAll>
 80062b2:	4603      	mov	r3, r0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f47f af7c 	bne.w	80061b2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80062ba:	4b0c      	ldr	r3, [pc, #48]	; (80062ec <xQueueGenericSend+0x1f8>)
 80062bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062c0:	601a      	str	r2, [r3, #0]
 80062c2:	f3bf 8f4f 	dsb	sy
 80062c6:	f3bf 8f6f 	isb	sy
 80062ca:	e772      	b.n	80061b2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80062cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062ce:	f000 fa17 	bl	8006700 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062d2:	f000 fd47 	bl	8006d64 <xTaskResumeAll>
 80062d6:	e76c      	b.n	80061b2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80062d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062da:	f000 fa11 	bl	8006700 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062de:	f000 fd41 	bl	8006d64 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80062e2:	2300      	movs	r3, #0
		}
	}
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3738      	adds	r7, #56	; 0x38
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	e000ed04 	.word	0xe000ed04

080062f0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08e      	sub	sp, #56	; 0x38
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
 80062fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10a      	bne.n	800631e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	627b      	str	r3, [r7, #36]	; 0x24
}
 800631a:	bf00      	nop
 800631c:	e7fe      	b.n	800631c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d103      	bne.n	800632c <xQueueGenericSendFromISR+0x3c>
 8006324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006328:	2b00      	cmp	r3, #0
 800632a:	d101      	bne.n	8006330 <xQueueGenericSendFromISR+0x40>
 800632c:	2301      	movs	r3, #1
 800632e:	e000      	b.n	8006332 <xQueueGenericSendFromISR+0x42>
 8006330:	2300      	movs	r3, #0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10a      	bne.n	800634c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800633a:	f383 8811 	msr	BASEPRI, r3
 800633e:	f3bf 8f6f 	isb	sy
 8006342:	f3bf 8f4f 	dsb	sy
 8006346:	623b      	str	r3, [r7, #32]
}
 8006348:	bf00      	nop
 800634a:	e7fe      	b.n	800634a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	2b02      	cmp	r3, #2
 8006350:	d103      	bne.n	800635a <xQueueGenericSendFromISR+0x6a>
 8006352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006356:	2b01      	cmp	r3, #1
 8006358:	d101      	bne.n	800635e <xQueueGenericSendFromISR+0x6e>
 800635a:	2301      	movs	r3, #1
 800635c:	e000      	b.n	8006360 <xQueueGenericSendFromISR+0x70>
 800635e:	2300      	movs	r3, #0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10a      	bne.n	800637a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006368:	f383 8811 	msr	BASEPRI, r3
 800636c:	f3bf 8f6f 	isb	sy
 8006370:	f3bf 8f4f 	dsb	sy
 8006374:	61fb      	str	r3, [r7, #28]
}
 8006376:	bf00      	nop
 8006378:	e7fe      	b.n	8006378 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800637a:	f001 fee5 	bl	8008148 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800637e:	f3ef 8211 	mrs	r2, BASEPRI
 8006382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006386:	f383 8811 	msr	BASEPRI, r3
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	61ba      	str	r2, [r7, #24]
 8006394:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006396:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006398:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800639a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800639c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800639e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d302      	bcc.n	80063ac <xQueueGenericSendFromISR+0xbc>
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d12c      	bne.n	8006406 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80063ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80063b6:	683a      	ldr	r2, [r7, #0]
 80063b8:	68b9      	ldr	r1, [r7, #8]
 80063ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80063bc:	f000 f910 	bl	80065e0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80063c0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80063c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c8:	d112      	bne.n	80063f0 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d016      	beq.n	8006400 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d4:	3324      	adds	r3, #36	; 0x24
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 fee0 	bl	800719c <xTaskRemoveFromEventList>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00e      	beq.n	8006400 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00b      	beq.n	8006400 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	601a      	str	r2, [r3, #0]
 80063ee:	e007      	b.n	8006400 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80063f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80063f4:	3301      	adds	r3, #1
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	b25a      	sxtb	r2, r3
 80063fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006400:	2301      	movs	r3, #1
 8006402:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006404:	e001      	b.n	800640a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006406:	2300      	movs	r3, #0
 8006408:	637b      	str	r3, [r7, #52]	; 0x34
 800640a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800640c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006414:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006418:	4618      	mov	r0, r3
 800641a:	3738      	adds	r7, #56	; 0x38
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}

08006420 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b08c      	sub	sp, #48	; 0x30
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800642c:	2300      	movs	r3, #0
 800642e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10a      	bne.n	8006450 <xQueueReceive+0x30>
	__asm volatile
 800643a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800643e:	f383 8811 	msr	BASEPRI, r3
 8006442:	f3bf 8f6f 	isb	sy
 8006446:	f3bf 8f4f 	dsb	sy
 800644a:	623b      	str	r3, [r7, #32]
}
 800644c:	bf00      	nop
 800644e:	e7fe      	b.n	800644e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d103      	bne.n	800645e <xQueueReceive+0x3e>
 8006456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <xQueueReceive+0x42>
 800645e:	2301      	movs	r3, #1
 8006460:	e000      	b.n	8006464 <xQueueReceive+0x44>
 8006462:	2300      	movs	r3, #0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d10a      	bne.n	800647e <xQueueReceive+0x5e>
	__asm volatile
 8006468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646c:	f383 8811 	msr	BASEPRI, r3
 8006470:	f3bf 8f6f 	isb	sy
 8006474:	f3bf 8f4f 	dsb	sy
 8006478:	61fb      	str	r3, [r7, #28]
}
 800647a:	bf00      	nop
 800647c:	e7fe      	b.n	800647c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800647e:	f001 f853 	bl	8007528 <xTaskGetSchedulerState>
 8006482:	4603      	mov	r3, r0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d102      	bne.n	800648e <xQueueReceive+0x6e>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d101      	bne.n	8006492 <xQueueReceive+0x72>
 800648e:	2301      	movs	r3, #1
 8006490:	e000      	b.n	8006494 <xQueueReceive+0x74>
 8006492:	2300      	movs	r3, #0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10a      	bne.n	80064ae <xQueueReceive+0x8e>
	__asm volatile
 8006498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	61bb      	str	r3, [r7, #24]
}
 80064aa:	bf00      	nop
 80064ac:	e7fe      	b.n	80064ac <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80064ae:	f001 fd69 	bl	8007f84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d01f      	beq.n	80064fe <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80064be:	68b9      	ldr	r1, [r7, #8]
 80064c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064c2:	f000 f8f7 	bl	80066b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c8:	1e5a      	subs	r2, r3, #1
 80064ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064cc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00f      	beq.n	80064f6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d8:	3310      	adds	r3, #16
 80064da:	4618      	mov	r0, r3
 80064dc:	f000 fe5e 	bl	800719c <xTaskRemoveFromEventList>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d007      	beq.n	80064f6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064e6:	4b3d      	ldr	r3, [pc, #244]	; (80065dc <xQueueReceive+0x1bc>)
 80064e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064ec:	601a      	str	r2, [r3, #0]
 80064ee:	f3bf 8f4f 	dsb	sy
 80064f2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064f6:	f001 fd75 	bl	8007fe4 <vPortExitCritical>
				return pdPASS;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e069      	b.n	80065d2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d103      	bne.n	800650c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006504:	f001 fd6e 	bl	8007fe4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006508:	2300      	movs	r3, #0
 800650a:	e062      	b.n	80065d2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800650c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800650e:	2b00      	cmp	r3, #0
 8006510:	d106      	bne.n	8006520 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006512:	f107 0310 	add.w	r3, r7, #16
 8006516:	4618      	mov	r0, r3
 8006518:	f000 fea2 	bl	8007260 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800651c:	2301      	movs	r3, #1
 800651e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006520:	f001 fd60 	bl	8007fe4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006524:	f000 fc10 	bl	8006d48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006528:	f001 fd2c 	bl	8007f84 <vPortEnterCritical>
 800652c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800652e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006532:	b25b      	sxtb	r3, r3
 8006534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006538:	d103      	bne.n	8006542 <xQueueReceive+0x122>
 800653a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800653c:	2200      	movs	r2, #0
 800653e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006544:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006548:	b25b      	sxtb	r3, r3
 800654a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800654e:	d103      	bne.n	8006558 <xQueueReceive+0x138>
 8006550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006552:	2200      	movs	r2, #0
 8006554:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006558:	f001 fd44 	bl	8007fe4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800655c:	1d3a      	adds	r2, r7, #4
 800655e:	f107 0310 	add.w	r3, r7, #16
 8006562:	4611      	mov	r1, r2
 8006564:	4618      	mov	r0, r3
 8006566:	f000 fe91 	bl	800728c <xTaskCheckForTimeOut>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d123      	bne.n	80065b8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006570:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006572:	f000 f917 	bl	80067a4 <prvIsQueueEmpty>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d017      	beq.n	80065ac <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800657c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800657e:	3324      	adds	r3, #36	; 0x24
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	4611      	mov	r1, r2
 8006584:	4618      	mov	r0, r3
 8006586:	f000 fdb9 	bl	80070fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800658a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800658c:	f000 f8b8 	bl	8006700 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006590:	f000 fbe8 	bl	8006d64 <xTaskResumeAll>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d189      	bne.n	80064ae <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800659a:	4b10      	ldr	r3, [pc, #64]	; (80065dc <xQueueReceive+0x1bc>)
 800659c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065a0:	601a      	str	r2, [r3, #0]
 80065a2:	f3bf 8f4f 	dsb	sy
 80065a6:	f3bf 8f6f 	isb	sy
 80065aa:	e780      	b.n	80064ae <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80065ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065ae:	f000 f8a7 	bl	8006700 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065b2:	f000 fbd7 	bl	8006d64 <xTaskResumeAll>
 80065b6:	e77a      	b.n	80064ae <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80065b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065ba:	f000 f8a1 	bl	8006700 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065be:	f000 fbd1 	bl	8006d64 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065c4:	f000 f8ee 	bl	80067a4 <prvIsQueueEmpty>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	f43f af6f 	beq.w	80064ae <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80065d0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3730      	adds	r7, #48	; 0x30
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	e000ed04 	.word	0xe000ed04

080065e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b086      	sub	sp, #24
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80065ec:	2300      	movs	r3, #0
 80065ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10d      	bne.n	800661a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d14d      	bne.n	80066a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	4618      	mov	r0, r3
 800660c:	f000 ffaa 	bl	8007564 <xTaskPriorityDisinherit>
 8006610:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	605a      	str	r2, [r3, #4]
 8006618:	e043      	b.n	80066a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d119      	bne.n	8006654 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6898      	ldr	r0, [r3, #8]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006628:	461a      	mov	r2, r3
 800662a:	68b9      	ldr	r1, [r7, #8]
 800662c:	f002 fa8d 	bl	8008b4a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	689a      	ldr	r2, [r3, #8]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006638:	441a      	add	r2, r3
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	689a      	ldr	r2, [r3, #8]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	429a      	cmp	r2, r3
 8006648:	d32b      	bcc.n	80066a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	609a      	str	r2, [r3, #8]
 8006652:	e026      	b.n	80066a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	68d8      	ldr	r0, [r3, #12]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665c:	461a      	mov	r2, r3
 800665e:	68b9      	ldr	r1, [r7, #8]
 8006660:	f002 fa73 	bl	8008b4a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	68da      	ldr	r2, [r3, #12]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666c:	425b      	negs	r3, r3
 800666e:	441a      	add	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	68da      	ldr	r2, [r3, #12]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	429a      	cmp	r2, r3
 800667e:	d207      	bcs.n	8006690 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	685a      	ldr	r2, [r3, #4]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006688:	425b      	negs	r3, r3
 800668a:	441a      	add	r2, r3
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2b02      	cmp	r3, #2
 8006694:	d105      	bne.n	80066a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d002      	beq.n	80066a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	3b01      	subs	r3, #1
 80066a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	1c5a      	adds	r2, r3, #1
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80066aa:	697b      	ldr	r3, [r7, #20]
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3718      	adds	r7, #24
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d018      	beq.n	80066f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	68da      	ldr	r2, [r3, #12]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ce:	441a      	add	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	429a      	cmp	r2, r3
 80066de:	d303      	bcc.n	80066e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	68d9      	ldr	r1, [r3, #12]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f0:	461a      	mov	r2, r3
 80066f2:	6838      	ldr	r0, [r7, #0]
 80066f4:	f002 fa29 	bl	8008b4a <memcpy>
	}
}
 80066f8:	bf00      	nop
 80066fa:	3708      	adds	r7, #8
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006708:	f001 fc3c 	bl	8007f84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006712:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006714:	e011      	b.n	800673a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800671a:	2b00      	cmp	r3, #0
 800671c:	d012      	beq.n	8006744 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	3324      	adds	r3, #36	; 0x24
 8006722:	4618      	mov	r0, r3
 8006724:	f000 fd3a 	bl	800719c <xTaskRemoveFromEventList>
 8006728:	4603      	mov	r3, r0
 800672a:	2b00      	cmp	r3, #0
 800672c:	d001      	beq.n	8006732 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800672e:	f000 fe0f 	bl	8007350 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006732:	7bfb      	ldrb	r3, [r7, #15]
 8006734:	3b01      	subs	r3, #1
 8006736:	b2db      	uxtb	r3, r3
 8006738:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800673a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800673e:	2b00      	cmp	r3, #0
 8006740:	dce9      	bgt.n	8006716 <prvUnlockQueue+0x16>
 8006742:	e000      	b.n	8006746 <prvUnlockQueue+0x46>
					break;
 8006744:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	22ff      	movs	r2, #255	; 0xff
 800674a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800674e:	f001 fc49 	bl	8007fe4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006752:	f001 fc17 	bl	8007f84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800675c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800675e:	e011      	b.n	8006784 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	691b      	ldr	r3, [r3, #16]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d012      	beq.n	800678e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	3310      	adds	r3, #16
 800676c:	4618      	mov	r0, r3
 800676e:	f000 fd15 	bl	800719c <xTaskRemoveFromEventList>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d001      	beq.n	800677c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006778:	f000 fdea 	bl	8007350 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800677c:	7bbb      	ldrb	r3, [r7, #14]
 800677e:	3b01      	subs	r3, #1
 8006780:	b2db      	uxtb	r3, r3
 8006782:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006784:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006788:	2b00      	cmp	r3, #0
 800678a:	dce9      	bgt.n	8006760 <prvUnlockQueue+0x60>
 800678c:	e000      	b.n	8006790 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800678e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	22ff      	movs	r2, #255	; 0xff
 8006794:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006798:	f001 fc24 	bl	8007fe4 <vPortExitCritical>
}
 800679c:	bf00      	nop
 800679e:	3710      	adds	r7, #16
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067ac:	f001 fbea 	bl	8007f84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d102      	bne.n	80067be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80067b8:	2301      	movs	r3, #1
 80067ba:	60fb      	str	r3, [r7, #12]
 80067bc:	e001      	b.n	80067c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80067be:	2300      	movs	r3, #0
 80067c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067c2:	f001 fc0f 	bl	8007fe4 <vPortExitCritical>

	return xReturn;
 80067c6:	68fb      	ldr	r3, [r7, #12]
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3710      	adds	r7, #16
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067d8:	f001 fbd4 	bl	8007f84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d102      	bne.n	80067ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80067e8:	2301      	movs	r3, #1
 80067ea:	60fb      	str	r3, [r7, #12]
 80067ec:	e001      	b.n	80067f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80067ee:	2300      	movs	r3, #0
 80067f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067f2:	f001 fbf7 	bl	8007fe4 <vPortExitCritical>

	return xReturn;
 80067f6:	68fb      	ldr	r3, [r7, #12]
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800680a:	2300      	movs	r3, #0
 800680c:	60fb      	str	r3, [r7, #12]
 800680e:	e014      	b.n	800683a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006810:	4a0f      	ldr	r2, [pc, #60]	; (8006850 <vQueueAddToRegistry+0x50>)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d10b      	bne.n	8006834 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800681c:	490c      	ldr	r1, [pc, #48]	; (8006850 <vQueueAddToRegistry+0x50>)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006826:	4a0a      	ldr	r2, [pc, #40]	; (8006850 <vQueueAddToRegistry+0x50>)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	00db      	lsls	r3, r3, #3
 800682c:	4413      	add	r3, r2
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006832:	e006      	b.n	8006842 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	3301      	adds	r3, #1
 8006838:	60fb      	str	r3, [r7, #12]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2b07      	cmp	r3, #7
 800683e:	d9e7      	bls.n	8006810 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006840:	bf00      	nop
 8006842:	bf00      	nop
 8006844:	3714      	adds	r7, #20
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	200009c0 	.word	0x200009c0

08006854 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006854:	b580      	push	{r7, lr}
 8006856:	b086      	sub	sp, #24
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006864:	f001 fb8e 	bl	8007f84 <vPortEnterCritical>
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800686e:	b25b      	sxtb	r3, r3
 8006870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006874:	d103      	bne.n	800687e <vQueueWaitForMessageRestricted+0x2a>
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006884:	b25b      	sxtb	r3, r3
 8006886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688a:	d103      	bne.n	8006894 <vQueueWaitForMessageRestricted+0x40>
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006894:	f001 fba6 	bl	8007fe4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800689c:	2b00      	cmp	r3, #0
 800689e:	d106      	bne.n	80068ae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	3324      	adds	r3, #36	; 0x24
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	68b9      	ldr	r1, [r7, #8]
 80068a8:	4618      	mov	r0, r3
 80068aa:	f000 fc4b 	bl	8007144 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80068ae:	6978      	ldr	r0, [r7, #20]
 80068b0:	f7ff ff26 	bl	8006700 <prvUnlockQueue>
	}
 80068b4:	bf00      	nop
 80068b6:	3718      	adds	r7, #24
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b08e      	sub	sp, #56	; 0x38
 80068c0:	af04      	add	r7, sp, #16
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
 80068c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80068ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d10a      	bne.n	80068e6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80068d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d4:	f383 8811 	msr	BASEPRI, r3
 80068d8:	f3bf 8f6f 	isb	sy
 80068dc:	f3bf 8f4f 	dsb	sy
 80068e0:	623b      	str	r3, [r7, #32]
}
 80068e2:	bf00      	nop
 80068e4:	e7fe      	b.n	80068e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80068e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d10a      	bne.n	8006902 <xTaskCreateStatic+0x46>
	__asm volatile
 80068ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f0:	f383 8811 	msr	BASEPRI, r3
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	f3bf 8f4f 	dsb	sy
 80068fc:	61fb      	str	r3, [r7, #28]
}
 80068fe:	bf00      	nop
 8006900:	e7fe      	b.n	8006900 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006902:	23a0      	movs	r3, #160	; 0xa0
 8006904:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	2ba0      	cmp	r3, #160	; 0xa0
 800690a:	d00a      	beq.n	8006922 <xTaskCreateStatic+0x66>
	__asm volatile
 800690c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006910:	f383 8811 	msr	BASEPRI, r3
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	61bb      	str	r3, [r7, #24]
}
 800691e:	bf00      	nop
 8006920:	e7fe      	b.n	8006920 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006924:	2b00      	cmp	r3, #0
 8006926:	d01e      	beq.n	8006966 <xTaskCreateStatic+0xaa>
 8006928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800692a:	2b00      	cmp	r3, #0
 800692c:	d01b      	beq.n	8006966 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800692e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006930:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006934:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006936:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693a:	2202      	movs	r2, #2
 800693c:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006940:	2300      	movs	r3, #0
 8006942:	9303      	str	r3, [sp, #12]
 8006944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006946:	9302      	str	r3, [sp, #8]
 8006948:	f107 0314 	add.w	r3, r7, #20
 800694c:	9301      	str	r3, [sp, #4]
 800694e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006950:	9300      	str	r3, [sp, #0]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	68b9      	ldr	r1, [r7, #8]
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f000 f851 	bl	8006a00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800695e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006960:	f000 f8e4 	bl	8006b2c <prvAddNewTaskToReadyList>
 8006964:	e001      	b.n	800696a <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006966:	2300      	movs	r3, #0
 8006968:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800696a:	697b      	ldr	r3, [r7, #20]
	}
 800696c:	4618      	mov	r0, r3
 800696e:	3728      	adds	r7, #40	; 0x28
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006974:	b580      	push	{r7, lr}
 8006976:	b08c      	sub	sp, #48	; 0x30
 8006978:	af04      	add	r7, sp, #16
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	603b      	str	r3, [r7, #0]
 8006980:	4613      	mov	r3, r2
 8006982:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006984:	88fb      	ldrh	r3, [r7, #6]
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	4618      	mov	r0, r3
 800698a:	f001 fc1d 	bl	80081c8 <pvPortMalloc>
 800698e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00e      	beq.n	80069b4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006996:	20a0      	movs	r0, #160	; 0xa0
 8006998:	f001 fc16 	bl	80081c8 <pvPortMalloc>
 800699c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800699e:	69fb      	ldr	r3, [r7, #28]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d003      	beq.n	80069ac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	631a      	str	r2, [r3, #48]	; 0x30
 80069aa:	e005      	b.n	80069b8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80069ac:	6978      	ldr	r0, [r7, #20]
 80069ae:	f001 fccf 	bl	8008350 <vPortFree>
 80069b2:	e001      	b.n	80069b8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80069b4:	2300      	movs	r3, #0
 80069b6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d017      	beq.n	80069ee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80069be:	69fb      	ldr	r3, [r7, #28]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80069c6:	88fa      	ldrh	r2, [r7, #6]
 80069c8:	2300      	movs	r3, #0
 80069ca:	9303      	str	r3, [sp, #12]
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	9302      	str	r3, [sp, #8]
 80069d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069d2:	9301      	str	r3, [sp, #4]
 80069d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d6:	9300      	str	r3, [sp, #0]
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	68b9      	ldr	r1, [r7, #8]
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	f000 f80f 	bl	8006a00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80069e2:	69f8      	ldr	r0, [r7, #28]
 80069e4:	f000 f8a2 	bl	8006b2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80069e8:	2301      	movs	r3, #1
 80069ea:	61bb      	str	r3, [r7, #24]
 80069ec:	e002      	b.n	80069f4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80069ee:	f04f 33ff 	mov.w	r3, #4294967295
 80069f2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80069f4:	69bb      	ldr	r3, [r7, #24]
	}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3720      	adds	r7, #32
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
	...

08006a00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b088      	sub	sp, #32
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	607a      	str	r2, [r7, #4]
 8006a0c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	4413      	add	r3, r2
 8006a1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	f023 0307 	bic.w	r3, r3, #7
 8006a26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	f003 0307 	and.w	r3, r3, #7
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00a      	beq.n	8006a48 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a36:	f383 8811 	msr	BASEPRI, r3
 8006a3a:	f3bf 8f6f 	isb	sy
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	617b      	str	r3, [r7, #20]
}
 8006a44:	bf00      	nop
 8006a46:	e7fe      	b.n	8006a46 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a48:	2300      	movs	r3, #0
 8006a4a:	61fb      	str	r3, [r7, #28]
 8006a4c:	e012      	b.n	8006a74 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006a4e:	68ba      	ldr	r2, [r7, #8]
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	4413      	add	r3, r2
 8006a54:	7819      	ldrb	r1, [r3, #0]
 8006a56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	3334      	adds	r3, #52	; 0x34
 8006a5e:	460a      	mov	r2, r1
 8006a60:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006a62:	68ba      	ldr	r2, [r7, #8]
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	4413      	add	r3, r2
 8006a68:	781b      	ldrb	r3, [r3, #0]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d006      	beq.n	8006a7c <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a6e:	69fb      	ldr	r3, [r7, #28]
 8006a70:	3301      	adds	r3, #1
 8006a72:	61fb      	str	r3, [r7, #28]
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	2b0f      	cmp	r3, #15
 8006a78:	d9e9      	bls.n	8006a4e <prvInitialiseNewTask+0x4e>
 8006a7a:	e000      	b.n	8006a7e <prvInitialiseNewTask+0x7e>
		{
			break;
 8006a7c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a88:	2b06      	cmp	r3, #6
 8006a8a:	d901      	bls.n	8006a90 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a8c:	2306      	movs	r3, #6
 8006a8e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a94:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a9a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa4:	3304      	adds	r3, #4
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7ff f954 	bl	8005d54 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aae:	3318      	adds	r3, #24
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7ff f94f 	bl	8005d54 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006abe:	f1c3 0207 	rsb	r2, r3, #7
 8006ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ace:	2200      	movs	r2, #0
 8006ad0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ade:	334c      	adds	r3, #76	; 0x4c
 8006ae0:	224c      	movs	r2, #76	; 0x4c
 8006ae2:	2100      	movs	r1, #0
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f001 ff5f 	bl	80089a8 <memset>
 8006aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aec:	4a0c      	ldr	r2, [pc, #48]	; (8006b20 <prvInitialiseNewTask+0x120>)
 8006aee:	651a      	str	r2, [r3, #80]	; 0x50
 8006af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af2:	4a0c      	ldr	r2, [pc, #48]	; (8006b24 <prvInitialiseNewTask+0x124>)
 8006af4:	655a      	str	r2, [r3, #84]	; 0x54
 8006af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af8:	4a0b      	ldr	r2, [pc, #44]	; (8006b28 <prvInitialiseNewTask+0x128>)
 8006afa:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	68f9      	ldr	r1, [r7, #12]
 8006b00:	69b8      	ldr	r0, [r7, #24]
 8006b02:	f001 f913 	bl	8007d2c <pxPortInitialiseStack>
 8006b06:	4602      	mov	r2, r0
 8006b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d002      	beq.n	8006b18 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b16:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b18:	bf00      	nop
 8006b1a:	3720      	adds	r7, #32
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}
 8006b20:	20001848 	.word	0x20001848
 8006b24:	200018b0 	.word	0x200018b0
 8006b28:	20001918 	.word	0x20001918

08006b2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b082      	sub	sp, #8
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006b34:	f001 fa26 	bl	8007f84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006b38:	4b2a      	ldr	r3, [pc, #168]	; (8006be4 <prvAddNewTaskToReadyList+0xb8>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	4a29      	ldr	r2, [pc, #164]	; (8006be4 <prvAddNewTaskToReadyList+0xb8>)
 8006b40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006b42:	4b29      	ldr	r3, [pc, #164]	; (8006be8 <prvAddNewTaskToReadyList+0xbc>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d109      	bne.n	8006b5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006b4a:	4a27      	ldr	r2, [pc, #156]	; (8006be8 <prvAddNewTaskToReadyList+0xbc>)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006b50:	4b24      	ldr	r3, [pc, #144]	; (8006be4 <prvAddNewTaskToReadyList+0xb8>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d110      	bne.n	8006b7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006b58:	f000 fc1e 	bl	8007398 <prvInitialiseTaskLists>
 8006b5c:	e00d      	b.n	8006b7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006b5e:	4b23      	ldr	r3, [pc, #140]	; (8006bec <prvAddNewTaskToReadyList+0xc0>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d109      	bne.n	8006b7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006b66:	4b20      	ldr	r3, [pc, #128]	; (8006be8 <prvAddNewTaskToReadyList+0xbc>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d802      	bhi.n	8006b7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b74:	4a1c      	ldr	r2, [pc, #112]	; (8006be8 <prvAddNewTaskToReadyList+0xbc>)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b7a:	4b1d      	ldr	r3, [pc, #116]	; (8006bf0 <prvAddNewTaskToReadyList+0xc4>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	3301      	adds	r3, #1
 8006b80:	4a1b      	ldr	r2, [pc, #108]	; (8006bf0 <prvAddNewTaskToReadyList+0xc4>)
 8006b82:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b88:	2201      	movs	r2, #1
 8006b8a:	409a      	lsls	r2, r3
 8006b8c:	4b19      	ldr	r3, [pc, #100]	; (8006bf4 <prvAddNewTaskToReadyList+0xc8>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	4a18      	ldr	r2, [pc, #96]	; (8006bf4 <prvAddNewTaskToReadyList+0xc8>)
 8006b94:	6013      	str	r3, [r2, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	4413      	add	r3, r2
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	4a15      	ldr	r2, [pc, #84]	; (8006bf8 <prvAddNewTaskToReadyList+0xcc>)
 8006ba4:	441a      	add	r2, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	3304      	adds	r3, #4
 8006baa:	4619      	mov	r1, r3
 8006bac:	4610      	mov	r0, r2
 8006bae:	f7ff f8de 	bl	8005d6e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006bb2:	f001 fa17 	bl	8007fe4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006bb6:	4b0d      	ldr	r3, [pc, #52]	; (8006bec <prvAddNewTaskToReadyList+0xc0>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00e      	beq.n	8006bdc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006bbe:	4b0a      	ldr	r3, [pc, #40]	; (8006be8 <prvAddNewTaskToReadyList+0xbc>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d207      	bcs.n	8006bdc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006bcc:	4b0b      	ldr	r3, [pc, #44]	; (8006bfc <prvAddNewTaskToReadyList+0xd0>)
 8006bce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bd2:	601a      	str	r2, [r3, #0]
 8006bd4:	f3bf 8f4f 	dsb	sy
 8006bd8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bdc:	bf00      	nop
 8006bde:	3708      	adds	r7, #8
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	20000b00 	.word	0x20000b00
 8006be8:	20000a00 	.word	0x20000a00
 8006bec:	20000b0c 	.word	0x20000b0c
 8006bf0:	20000b1c 	.word	0x20000b1c
 8006bf4:	20000b08 	.word	0x20000b08
 8006bf8:	20000a04 	.word	0x20000a04
 8006bfc:	e000ed04 	.word	0xe000ed04

08006c00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d017      	beq.n	8006c42 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006c12:	4b13      	ldr	r3, [pc, #76]	; (8006c60 <vTaskDelay+0x60>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d00a      	beq.n	8006c30 <vTaskDelay+0x30>
	__asm volatile
 8006c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1e:	f383 8811 	msr	BASEPRI, r3
 8006c22:	f3bf 8f6f 	isb	sy
 8006c26:	f3bf 8f4f 	dsb	sy
 8006c2a:	60bb      	str	r3, [r7, #8]
}
 8006c2c:	bf00      	nop
 8006c2e:	e7fe      	b.n	8006c2e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006c30:	f000 f88a 	bl	8006d48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006c34:	2100      	movs	r1, #0
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 fd1a 	bl	8007670 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006c3c:	f000 f892 	bl	8006d64 <xTaskResumeAll>
 8006c40:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d107      	bne.n	8006c58 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006c48:	4b06      	ldr	r3, [pc, #24]	; (8006c64 <vTaskDelay+0x64>)
 8006c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c4e:	601a      	str	r2, [r3, #0]
 8006c50:	f3bf 8f4f 	dsb	sy
 8006c54:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c58:	bf00      	nop
 8006c5a:	3710      	adds	r7, #16
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	20000b28 	.word	0x20000b28
 8006c64:	e000ed04 	.word	0xe000ed04

08006c68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b08a      	sub	sp, #40	; 0x28
 8006c6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c72:	2300      	movs	r3, #0
 8006c74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c76:	463a      	mov	r2, r7
 8006c78:	1d39      	adds	r1, r7, #4
 8006c7a:	f107 0308 	add.w	r3, r7, #8
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7f9 fafe 	bl	8000280 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006c84:	6839      	ldr	r1, [r7, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	9202      	str	r2, [sp, #8]
 8006c8c:	9301      	str	r3, [sp, #4]
 8006c8e:	2300      	movs	r3, #0
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	2300      	movs	r3, #0
 8006c94:	460a      	mov	r2, r1
 8006c96:	4924      	ldr	r1, [pc, #144]	; (8006d28 <vTaskStartScheduler+0xc0>)
 8006c98:	4824      	ldr	r0, [pc, #144]	; (8006d2c <vTaskStartScheduler+0xc4>)
 8006c9a:	f7ff fe0f 	bl	80068bc <xTaskCreateStatic>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	4a23      	ldr	r2, [pc, #140]	; (8006d30 <vTaskStartScheduler+0xc8>)
 8006ca2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006ca4:	4b22      	ldr	r3, [pc, #136]	; (8006d30 <vTaskStartScheduler+0xc8>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d002      	beq.n	8006cb2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006cac:	2301      	movs	r3, #1
 8006cae:	617b      	str	r3, [r7, #20]
 8006cb0:	e001      	b.n	8006cb6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d102      	bne.n	8006cc2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006cbc:	f000 fd3e 	bl	800773c <xTimerCreateTimerTask>
 8006cc0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d11b      	bne.n	8006d00 <vTaskStartScheduler+0x98>
	__asm volatile
 8006cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ccc:	f383 8811 	msr	BASEPRI, r3
 8006cd0:	f3bf 8f6f 	isb	sy
 8006cd4:	f3bf 8f4f 	dsb	sy
 8006cd8:	613b      	str	r3, [r7, #16]
}
 8006cda:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006cdc:	4b15      	ldr	r3, [pc, #84]	; (8006d34 <vTaskStartScheduler+0xcc>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	334c      	adds	r3, #76	; 0x4c
 8006ce2:	4a15      	ldr	r2, [pc, #84]	; (8006d38 <vTaskStartScheduler+0xd0>)
 8006ce4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ce6:	4b15      	ldr	r3, [pc, #84]	; (8006d3c <vTaskStartScheduler+0xd4>)
 8006ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8006cec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006cee:	4b14      	ldr	r3, [pc, #80]	; (8006d40 <vTaskStartScheduler+0xd8>)
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006cf4:	4b13      	ldr	r3, [pc, #76]	; (8006d44 <vTaskStartScheduler+0xdc>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006cfa:	f001 f8a1 	bl	8007e40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006cfe:	e00e      	b.n	8006d1e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d06:	d10a      	bne.n	8006d1e <vTaskStartScheduler+0xb6>
	__asm volatile
 8006d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	60fb      	str	r3, [r7, #12]
}
 8006d1a:	bf00      	nop
 8006d1c:	e7fe      	b.n	8006d1c <vTaskStartScheduler+0xb4>
}
 8006d1e:	bf00      	nop
 8006d20:	3718      	adds	r7, #24
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
 8006d26:	bf00      	nop
 8006d28:	08009754 	.word	0x08009754
 8006d2c:	08007369 	.word	0x08007369
 8006d30:	20000b24 	.word	0x20000b24
 8006d34:	20000a00 	.word	0x20000a00
 8006d38:	20000078 	.word	0x20000078
 8006d3c:	20000b20 	.word	0x20000b20
 8006d40:	20000b0c 	.word	0x20000b0c
 8006d44:	20000b04 	.word	0x20000b04

08006d48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d48:	b480      	push	{r7}
 8006d4a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006d4c:	4b04      	ldr	r3, [pc, #16]	; (8006d60 <vTaskSuspendAll+0x18>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	3301      	adds	r3, #1
 8006d52:	4a03      	ldr	r2, [pc, #12]	; (8006d60 <vTaskSuspendAll+0x18>)
 8006d54:	6013      	str	r3, [r2, #0]
}
 8006d56:	bf00      	nop
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr
 8006d60:	20000b28 	.word	0x20000b28

08006d64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006d72:	4b41      	ldr	r3, [pc, #260]	; (8006e78 <xTaskResumeAll+0x114>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d10a      	bne.n	8006d90 <xTaskResumeAll+0x2c>
	__asm volatile
 8006d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d7e:	f383 8811 	msr	BASEPRI, r3
 8006d82:	f3bf 8f6f 	isb	sy
 8006d86:	f3bf 8f4f 	dsb	sy
 8006d8a:	603b      	str	r3, [r7, #0]
}
 8006d8c:	bf00      	nop
 8006d8e:	e7fe      	b.n	8006d8e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006d90:	f001 f8f8 	bl	8007f84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006d94:	4b38      	ldr	r3, [pc, #224]	; (8006e78 <xTaskResumeAll+0x114>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	4a37      	ldr	r2, [pc, #220]	; (8006e78 <xTaskResumeAll+0x114>)
 8006d9c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d9e:	4b36      	ldr	r3, [pc, #216]	; (8006e78 <xTaskResumeAll+0x114>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d161      	bne.n	8006e6a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006da6:	4b35      	ldr	r3, [pc, #212]	; (8006e7c <xTaskResumeAll+0x118>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d05d      	beq.n	8006e6a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006dae:	e02e      	b.n	8006e0e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006db0:	4b33      	ldr	r3, [pc, #204]	; (8006e80 <xTaskResumeAll+0x11c>)
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	3318      	adds	r3, #24
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f7ff f833 	bl	8005e28 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	3304      	adds	r3, #4
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7ff f82e 	bl	8005e28 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	409a      	lsls	r2, r3
 8006dd4:	4b2b      	ldr	r3, [pc, #172]	; (8006e84 <xTaskResumeAll+0x120>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	4a2a      	ldr	r2, [pc, #168]	; (8006e84 <xTaskResumeAll+0x120>)
 8006ddc:	6013      	str	r3, [r2, #0]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006de2:	4613      	mov	r3, r2
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	4413      	add	r3, r2
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	4a27      	ldr	r2, [pc, #156]	; (8006e88 <xTaskResumeAll+0x124>)
 8006dec:	441a      	add	r2, r3
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	3304      	adds	r3, #4
 8006df2:	4619      	mov	r1, r3
 8006df4:	4610      	mov	r0, r2
 8006df6:	f7fe ffba 	bl	8005d6e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dfe:	4b23      	ldr	r3, [pc, #140]	; (8006e8c <xTaskResumeAll+0x128>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d302      	bcc.n	8006e0e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006e08:	4b21      	ldr	r3, [pc, #132]	; (8006e90 <xTaskResumeAll+0x12c>)
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e0e:	4b1c      	ldr	r3, [pc, #112]	; (8006e80 <xTaskResumeAll+0x11c>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1cc      	bne.n	8006db0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d001      	beq.n	8006e20 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006e1c:	f000 fb5e 	bl	80074dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006e20:	4b1c      	ldr	r3, [pc, #112]	; (8006e94 <xTaskResumeAll+0x130>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d010      	beq.n	8006e4e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006e2c:	f000 f846 	bl	8006ebc <xTaskIncrementTick>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d002      	beq.n	8006e3c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006e36:	4b16      	ldr	r3, [pc, #88]	; (8006e90 <xTaskResumeAll+0x12c>)
 8006e38:	2201      	movs	r2, #1
 8006e3a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1f1      	bne.n	8006e2c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006e48:	4b12      	ldr	r3, [pc, #72]	; (8006e94 <xTaskResumeAll+0x130>)
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e4e:	4b10      	ldr	r3, [pc, #64]	; (8006e90 <xTaskResumeAll+0x12c>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d009      	beq.n	8006e6a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e56:	2301      	movs	r3, #1
 8006e58:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e5a:	4b0f      	ldr	r3, [pc, #60]	; (8006e98 <xTaskResumeAll+0x134>)
 8006e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e60:	601a      	str	r2, [r3, #0]
 8006e62:	f3bf 8f4f 	dsb	sy
 8006e66:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e6a:	f001 f8bb 	bl	8007fe4 <vPortExitCritical>

	return xAlreadyYielded;
 8006e6e:	68bb      	ldr	r3, [r7, #8]
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	20000b28 	.word	0x20000b28
 8006e7c:	20000b00 	.word	0x20000b00
 8006e80:	20000ac0 	.word	0x20000ac0
 8006e84:	20000b08 	.word	0x20000b08
 8006e88:	20000a04 	.word	0x20000a04
 8006e8c:	20000a00 	.word	0x20000a00
 8006e90:	20000b14 	.word	0x20000b14
 8006e94:	20000b10 	.word	0x20000b10
 8006e98:	e000ed04 	.word	0xe000ed04

08006e9c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006ea2:	4b05      	ldr	r3, [pc, #20]	; (8006eb8 <xTaskGetTickCount+0x1c>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ea8:	687b      	ldr	r3, [r7, #4]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	370c      	adds	r7, #12
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	20000b04 	.word	0x20000b04

08006ebc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b086      	sub	sp, #24
 8006ec0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ec6:	4b51      	ldr	r3, [pc, #324]	; (800700c <xTaskIncrementTick+0x150>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f040 808d 	bne.w	8006fea <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ed0:	4b4f      	ldr	r3, [pc, #316]	; (8007010 <xTaskIncrementTick+0x154>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006ed8:	4a4d      	ldr	r2, [pc, #308]	; (8007010 <xTaskIncrementTick+0x154>)
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d120      	bne.n	8006f26 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ee4:	4b4b      	ldr	r3, [pc, #300]	; (8007014 <xTaskIncrementTick+0x158>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00a      	beq.n	8006f04 <xTaskIncrementTick+0x48>
	__asm volatile
 8006eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef2:	f383 8811 	msr	BASEPRI, r3
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	603b      	str	r3, [r7, #0]
}
 8006f00:	bf00      	nop
 8006f02:	e7fe      	b.n	8006f02 <xTaskIncrementTick+0x46>
 8006f04:	4b43      	ldr	r3, [pc, #268]	; (8007014 <xTaskIncrementTick+0x158>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	60fb      	str	r3, [r7, #12]
 8006f0a:	4b43      	ldr	r3, [pc, #268]	; (8007018 <xTaskIncrementTick+0x15c>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a41      	ldr	r2, [pc, #260]	; (8007014 <xTaskIncrementTick+0x158>)
 8006f10:	6013      	str	r3, [r2, #0]
 8006f12:	4a41      	ldr	r2, [pc, #260]	; (8007018 <xTaskIncrementTick+0x15c>)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6013      	str	r3, [r2, #0]
 8006f18:	4b40      	ldr	r3, [pc, #256]	; (800701c <xTaskIncrementTick+0x160>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	4a3f      	ldr	r2, [pc, #252]	; (800701c <xTaskIncrementTick+0x160>)
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	f000 fadb 	bl	80074dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f26:	4b3e      	ldr	r3, [pc, #248]	; (8007020 <xTaskIncrementTick+0x164>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	693a      	ldr	r2, [r7, #16]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d34d      	bcc.n	8006fcc <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f30:	4b38      	ldr	r3, [pc, #224]	; (8007014 <xTaskIncrementTick+0x158>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d101      	bne.n	8006f3e <xTaskIncrementTick+0x82>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e000      	b.n	8006f40 <xTaskIncrementTick+0x84>
 8006f3e:	2300      	movs	r3, #0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d004      	beq.n	8006f4e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f44:	4b36      	ldr	r3, [pc, #216]	; (8007020 <xTaskIncrementTick+0x164>)
 8006f46:	f04f 32ff 	mov.w	r2, #4294967295
 8006f4a:	601a      	str	r2, [r3, #0]
					break;
 8006f4c:	e03e      	b.n	8006fcc <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006f4e:	4b31      	ldr	r3, [pc, #196]	; (8007014 <xTaskIncrementTick+0x158>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d203      	bcs.n	8006f6e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f66:	4a2e      	ldr	r2, [pc, #184]	; (8007020 <xTaskIncrementTick+0x164>)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6013      	str	r3, [r2, #0]
						break;
 8006f6c:	e02e      	b.n	8006fcc <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	3304      	adds	r3, #4
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fe ff58 	bl	8005e28 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d004      	beq.n	8006f8a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	3318      	adds	r3, #24
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7fe ff4f 	bl	8005e28 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f8e:	2201      	movs	r2, #1
 8006f90:	409a      	lsls	r2, r3
 8006f92:	4b24      	ldr	r3, [pc, #144]	; (8007024 <xTaskIncrementTick+0x168>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	4a22      	ldr	r2, [pc, #136]	; (8007024 <xTaskIncrementTick+0x168>)
 8006f9a:	6013      	str	r3, [r2, #0]
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	4a1f      	ldr	r2, [pc, #124]	; (8007028 <xTaskIncrementTick+0x16c>)
 8006faa:	441a      	add	r2, r3
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	3304      	adds	r3, #4
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	4610      	mov	r0, r2
 8006fb4:	f7fe fedb 	bl	8005d6e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fbc:	4b1b      	ldr	r3, [pc, #108]	; (800702c <xTaskIncrementTick+0x170>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d3b4      	bcc.n	8006f30 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fca:	e7b1      	b.n	8006f30 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006fcc:	4b17      	ldr	r3, [pc, #92]	; (800702c <xTaskIncrementTick+0x170>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd2:	4915      	ldr	r1, [pc, #84]	; (8007028 <xTaskIncrementTick+0x16c>)
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	4413      	add	r3, r2
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	440b      	add	r3, r1
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d907      	bls.n	8006ff4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	617b      	str	r3, [r7, #20]
 8006fe8:	e004      	b.n	8006ff4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006fea:	4b11      	ldr	r3, [pc, #68]	; (8007030 <xTaskIncrementTick+0x174>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	4a0f      	ldr	r2, [pc, #60]	; (8007030 <xTaskIncrementTick+0x174>)
 8006ff2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006ff4:	4b0f      	ldr	r3, [pc, #60]	; (8007034 <xTaskIncrementTick+0x178>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d001      	beq.n	8007000 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007000:	697b      	ldr	r3, [r7, #20]
}
 8007002:	4618      	mov	r0, r3
 8007004:	3718      	adds	r7, #24
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	20000b28 	.word	0x20000b28
 8007010:	20000b04 	.word	0x20000b04
 8007014:	20000ab8 	.word	0x20000ab8
 8007018:	20000abc 	.word	0x20000abc
 800701c:	20000b18 	.word	0x20000b18
 8007020:	20000b20 	.word	0x20000b20
 8007024:	20000b08 	.word	0x20000b08
 8007028:	20000a04 	.word	0x20000a04
 800702c:	20000a00 	.word	0x20000a00
 8007030:	20000b10 	.word	0x20000b10
 8007034:	20000b14 	.word	0x20000b14

08007038 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007038:	b480      	push	{r7}
 800703a:	b087      	sub	sp, #28
 800703c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800703e:	4b29      	ldr	r3, [pc, #164]	; (80070e4 <vTaskSwitchContext+0xac>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d003      	beq.n	800704e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007046:	4b28      	ldr	r3, [pc, #160]	; (80070e8 <vTaskSwitchContext+0xb0>)
 8007048:	2201      	movs	r2, #1
 800704a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800704c:	e044      	b.n	80070d8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800704e:	4b26      	ldr	r3, [pc, #152]	; (80070e8 <vTaskSwitchContext+0xb0>)
 8007050:	2200      	movs	r2, #0
 8007052:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007054:	4b25      	ldr	r3, [pc, #148]	; (80070ec <vTaskSwitchContext+0xb4>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	fab3 f383 	clz	r3, r3
 8007060:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007062:	7afb      	ldrb	r3, [r7, #11]
 8007064:	f1c3 031f 	rsb	r3, r3, #31
 8007068:	617b      	str	r3, [r7, #20]
 800706a:	4921      	ldr	r1, [pc, #132]	; (80070f0 <vTaskSwitchContext+0xb8>)
 800706c:	697a      	ldr	r2, [r7, #20]
 800706e:	4613      	mov	r3, r2
 8007070:	009b      	lsls	r3, r3, #2
 8007072:	4413      	add	r3, r2
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	440b      	add	r3, r1
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d10a      	bne.n	8007094 <vTaskSwitchContext+0x5c>
	__asm volatile
 800707e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007082:	f383 8811 	msr	BASEPRI, r3
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	f3bf 8f4f 	dsb	sy
 800708e:	607b      	str	r3, [r7, #4]
}
 8007090:	bf00      	nop
 8007092:	e7fe      	b.n	8007092 <vTaskSwitchContext+0x5a>
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	4613      	mov	r3, r2
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	4413      	add	r3, r2
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	4a14      	ldr	r2, [pc, #80]	; (80070f0 <vTaskSwitchContext+0xb8>)
 80070a0:	4413      	add	r3, r2
 80070a2:	613b      	str	r3, [r7, #16]
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	685a      	ldr	r2, [r3, #4]
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	605a      	str	r2, [r3, #4]
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	685a      	ldr	r2, [r3, #4]
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	3308      	adds	r3, #8
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d104      	bne.n	80070c4 <vTaskSwitchContext+0x8c>
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	685a      	ldr	r2, [r3, #4]
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	605a      	str	r2, [r3, #4]
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	4a0a      	ldr	r2, [pc, #40]	; (80070f4 <vTaskSwitchContext+0xbc>)
 80070cc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070ce:	4b09      	ldr	r3, [pc, #36]	; (80070f4 <vTaskSwitchContext+0xbc>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	334c      	adds	r3, #76	; 0x4c
 80070d4:	4a08      	ldr	r2, [pc, #32]	; (80070f8 <vTaskSwitchContext+0xc0>)
 80070d6:	6013      	str	r3, [r2, #0]
}
 80070d8:	bf00      	nop
 80070da:	371c      	adds	r7, #28
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr
 80070e4:	20000b28 	.word	0x20000b28
 80070e8:	20000b14 	.word	0x20000b14
 80070ec:	20000b08 	.word	0x20000b08
 80070f0:	20000a04 	.word	0x20000a04
 80070f4:	20000a00 	.word	0x20000a00
 80070f8:	20000078 	.word	0x20000078

080070fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d10a      	bne.n	8007122 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800710c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007110:	f383 8811 	msr	BASEPRI, r3
 8007114:	f3bf 8f6f 	isb	sy
 8007118:	f3bf 8f4f 	dsb	sy
 800711c:	60fb      	str	r3, [r7, #12]
}
 800711e:	bf00      	nop
 8007120:	e7fe      	b.n	8007120 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007122:	4b07      	ldr	r3, [pc, #28]	; (8007140 <vTaskPlaceOnEventList+0x44>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	3318      	adds	r3, #24
 8007128:	4619      	mov	r1, r3
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f7fe fe43 	bl	8005db6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007130:	2101      	movs	r1, #1
 8007132:	6838      	ldr	r0, [r7, #0]
 8007134:	f000 fa9c 	bl	8007670 <prvAddCurrentTaskToDelayedList>
}
 8007138:	bf00      	nop
 800713a:	3710      	adds	r7, #16
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	20000a00 	.word	0x20000a00

08007144 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007144:	b580      	push	{r7, lr}
 8007146:	b086      	sub	sp, #24
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d10a      	bne.n	800716c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715a:	f383 8811 	msr	BASEPRI, r3
 800715e:	f3bf 8f6f 	isb	sy
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	617b      	str	r3, [r7, #20]
}
 8007168:	bf00      	nop
 800716a:	e7fe      	b.n	800716a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800716c:	4b0a      	ldr	r3, [pc, #40]	; (8007198 <vTaskPlaceOnEventListRestricted+0x54>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	3318      	adds	r3, #24
 8007172:	4619      	mov	r1, r3
 8007174:	68f8      	ldr	r0, [r7, #12]
 8007176:	f7fe fdfa 	bl	8005d6e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d002      	beq.n	8007186 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007180:	f04f 33ff 	mov.w	r3, #4294967295
 8007184:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007186:	6879      	ldr	r1, [r7, #4]
 8007188:	68b8      	ldr	r0, [r7, #8]
 800718a:	f000 fa71 	bl	8007670 <prvAddCurrentTaskToDelayedList>
	}
 800718e:	bf00      	nop
 8007190:	3718      	adds	r7, #24
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop
 8007198:	20000a00 	.word	0x20000a00

0800719c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b086      	sub	sp, #24
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d10a      	bne.n	80071c8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80071b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b6:	f383 8811 	msr	BASEPRI, r3
 80071ba:	f3bf 8f6f 	isb	sy
 80071be:	f3bf 8f4f 	dsb	sy
 80071c2:	60fb      	str	r3, [r7, #12]
}
 80071c4:	bf00      	nop
 80071c6:	e7fe      	b.n	80071c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	3318      	adds	r3, #24
 80071cc:	4618      	mov	r0, r3
 80071ce:	f7fe fe2b 	bl	8005e28 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071d2:	4b1d      	ldr	r3, [pc, #116]	; (8007248 <xTaskRemoveFromEventList+0xac>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d11c      	bne.n	8007214 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	3304      	adds	r3, #4
 80071de:	4618      	mov	r0, r3
 80071e0:	f7fe fe22 	bl	8005e28 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e8:	2201      	movs	r2, #1
 80071ea:	409a      	lsls	r2, r3
 80071ec:	4b17      	ldr	r3, [pc, #92]	; (800724c <xTaskRemoveFromEventList+0xb0>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	4a16      	ldr	r2, [pc, #88]	; (800724c <xTaskRemoveFromEventList+0xb0>)
 80071f4:	6013      	str	r3, [r2, #0]
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071fa:	4613      	mov	r3, r2
 80071fc:	009b      	lsls	r3, r3, #2
 80071fe:	4413      	add	r3, r2
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	4a13      	ldr	r2, [pc, #76]	; (8007250 <xTaskRemoveFromEventList+0xb4>)
 8007204:	441a      	add	r2, r3
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	3304      	adds	r3, #4
 800720a:	4619      	mov	r1, r3
 800720c:	4610      	mov	r0, r2
 800720e:	f7fe fdae 	bl	8005d6e <vListInsertEnd>
 8007212:	e005      	b.n	8007220 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	3318      	adds	r3, #24
 8007218:	4619      	mov	r1, r3
 800721a:	480e      	ldr	r0, [pc, #56]	; (8007254 <xTaskRemoveFromEventList+0xb8>)
 800721c:	f7fe fda7 	bl	8005d6e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007224:	4b0c      	ldr	r3, [pc, #48]	; (8007258 <xTaskRemoveFromEventList+0xbc>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722a:	429a      	cmp	r2, r3
 800722c:	d905      	bls.n	800723a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800722e:	2301      	movs	r3, #1
 8007230:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007232:	4b0a      	ldr	r3, [pc, #40]	; (800725c <xTaskRemoveFromEventList+0xc0>)
 8007234:	2201      	movs	r2, #1
 8007236:	601a      	str	r2, [r3, #0]
 8007238:	e001      	b.n	800723e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800723a:	2300      	movs	r3, #0
 800723c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800723e:	697b      	ldr	r3, [r7, #20]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3718      	adds	r7, #24
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	20000b28 	.word	0x20000b28
 800724c:	20000b08 	.word	0x20000b08
 8007250:	20000a04 	.word	0x20000a04
 8007254:	20000ac0 	.word	0x20000ac0
 8007258:	20000a00 	.word	0x20000a00
 800725c:	20000b14 	.word	0x20000b14

08007260 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007268:	4b06      	ldr	r3, [pc, #24]	; (8007284 <vTaskInternalSetTimeOutState+0x24>)
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007270:	4b05      	ldr	r3, [pc, #20]	; (8007288 <vTaskInternalSetTimeOutState+0x28>)
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	605a      	str	r2, [r3, #4]
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr
 8007284:	20000b18 	.word	0x20000b18
 8007288:	20000b04 	.word	0x20000b04

0800728c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b088      	sub	sp, #32
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d10a      	bne.n	80072b2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800729c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a0:	f383 8811 	msr	BASEPRI, r3
 80072a4:	f3bf 8f6f 	isb	sy
 80072a8:	f3bf 8f4f 	dsb	sy
 80072ac:	613b      	str	r3, [r7, #16]
}
 80072ae:	bf00      	nop
 80072b0:	e7fe      	b.n	80072b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10a      	bne.n	80072ce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80072b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072bc:	f383 8811 	msr	BASEPRI, r3
 80072c0:	f3bf 8f6f 	isb	sy
 80072c4:	f3bf 8f4f 	dsb	sy
 80072c8:	60fb      	str	r3, [r7, #12]
}
 80072ca:	bf00      	nop
 80072cc:	e7fe      	b.n	80072cc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80072ce:	f000 fe59 	bl	8007f84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80072d2:	4b1d      	ldr	r3, [pc, #116]	; (8007348 <xTaskCheckForTimeOut+0xbc>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	69ba      	ldr	r2, [r7, #24]
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ea:	d102      	bne.n	80072f2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80072ec:	2300      	movs	r3, #0
 80072ee:	61fb      	str	r3, [r7, #28]
 80072f0:	e023      	b.n	800733a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	4b15      	ldr	r3, [pc, #84]	; (800734c <xTaskCheckForTimeOut+0xc0>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d007      	beq.n	800730e <xTaskCheckForTimeOut+0x82>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	69ba      	ldr	r2, [r7, #24]
 8007304:	429a      	cmp	r2, r3
 8007306:	d302      	bcc.n	800730e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007308:	2301      	movs	r3, #1
 800730a:	61fb      	str	r3, [r7, #28]
 800730c:	e015      	b.n	800733a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	429a      	cmp	r2, r3
 8007316:	d20b      	bcs.n	8007330 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	1ad2      	subs	r2, r2, r3
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f7ff ff9b 	bl	8007260 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800732a:	2300      	movs	r3, #0
 800732c:	61fb      	str	r3, [r7, #28]
 800732e:	e004      	b.n	800733a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007336:	2301      	movs	r3, #1
 8007338:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800733a:	f000 fe53 	bl	8007fe4 <vPortExitCritical>

	return xReturn;
 800733e:	69fb      	ldr	r3, [r7, #28]
}
 8007340:	4618      	mov	r0, r3
 8007342:	3720      	adds	r7, #32
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}
 8007348:	20000b04 	.word	0x20000b04
 800734c:	20000b18 	.word	0x20000b18

08007350 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007350:	b480      	push	{r7}
 8007352:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007354:	4b03      	ldr	r3, [pc, #12]	; (8007364 <vTaskMissedYield+0x14>)
 8007356:	2201      	movs	r2, #1
 8007358:	601a      	str	r2, [r3, #0]
}
 800735a:	bf00      	nop
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr
 8007364:	20000b14 	.word	0x20000b14

08007368 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007370:	f000 f852 	bl	8007418 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007374:	4b06      	ldr	r3, [pc, #24]	; (8007390 <prvIdleTask+0x28>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	2b01      	cmp	r3, #1
 800737a:	d9f9      	bls.n	8007370 <prvIdleTask+0x8>
			{
				taskYIELD();
 800737c:	4b05      	ldr	r3, [pc, #20]	; (8007394 <prvIdleTask+0x2c>)
 800737e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800738c:	e7f0      	b.n	8007370 <prvIdleTask+0x8>
 800738e:	bf00      	nop
 8007390:	20000a04 	.word	0x20000a04
 8007394:	e000ed04 	.word	0xe000ed04

08007398 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b082      	sub	sp, #8
 800739c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800739e:	2300      	movs	r3, #0
 80073a0:	607b      	str	r3, [r7, #4]
 80073a2:	e00c      	b.n	80073be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	4613      	mov	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4a12      	ldr	r2, [pc, #72]	; (80073f8 <prvInitialiseTaskLists+0x60>)
 80073b0:	4413      	add	r3, r2
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7fe fcae 	bl	8005d14 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	3301      	adds	r3, #1
 80073bc:	607b      	str	r3, [r7, #4]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2b06      	cmp	r3, #6
 80073c2:	d9ef      	bls.n	80073a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80073c4:	480d      	ldr	r0, [pc, #52]	; (80073fc <prvInitialiseTaskLists+0x64>)
 80073c6:	f7fe fca5 	bl	8005d14 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80073ca:	480d      	ldr	r0, [pc, #52]	; (8007400 <prvInitialiseTaskLists+0x68>)
 80073cc:	f7fe fca2 	bl	8005d14 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80073d0:	480c      	ldr	r0, [pc, #48]	; (8007404 <prvInitialiseTaskLists+0x6c>)
 80073d2:	f7fe fc9f 	bl	8005d14 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80073d6:	480c      	ldr	r0, [pc, #48]	; (8007408 <prvInitialiseTaskLists+0x70>)
 80073d8:	f7fe fc9c 	bl	8005d14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80073dc:	480b      	ldr	r0, [pc, #44]	; (800740c <prvInitialiseTaskLists+0x74>)
 80073de:	f7fe fc99 	bl	8005d14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80073e2:	4b0b      	ldr	r3, [pc, #44]	; (8007410 <prvInitialiseTaskLists+0x78>)
 80073e4:	4a05      	ldr	r2, [pc, #20]	; (80073fc <prvInitialiseTaskLists+0x64>)
 80073e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80073e8:	4b0a      	ldr	r3, [pc, #40]	; (8007414 <prvInitialiseTaskLists+0x7c>)
 80073ea:	4a05      	ldr	r2, [pc, #20]	; (8007400 <prvInitialiseTaskLists+0x68>)
 80073ec:	601a      	str	r2, [r3, #0]
}
 80073ee:	bf00      	nop
 80073f0:	3708      	adds	r7, #8
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	20000a04 	.word	0x20000a04
 80073fc:	20000a90 	.word	0x20000a90
 8007400:	20000aa4 	.word	0x20000aa4
 8007404:	20000ac0 	.word	0x20000ac0
 8007408:	20000ad4 	.word	0x20000ad4
 800740c:	20000aec 	.word	0x20000aec
 8007410:	20000ab8 	.word	0x20000ab8
 8007414:	20000abc 	.word	0x20000abc

08007418 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800741e:	e019      	b.n	8007454 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007420:	f000 fdb0 	bl	8007f84 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007424:	4b10      	ldr	r3, [pc, #64]	; (8007468 <prvCheckTasksWaitingTermination+0x50>)
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	3304      	adds	r3, #4
 8007430:	4618      	mov	r0, r3
 8007432:	f7fe fcf9 	bl	8005e28 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007436:	4b0d      	ldr	r3, [pc, #52]	; (800746c <prvCheckTasksWaitingTermination+0x54>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3b01      	subs	r3, #1
 800743c:	4a0b      	ldr	r2, [pc, #44]	; (800746c <prvCheckTasksWaitingTermination+0x54>)
 800743e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007440:	4b0b      	ldr	r3, [pc, #44]	; (8007470 <prvCheckTasksWaitingTermination+0x58>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	3b01      	subs	r3, #1
 8007446:	4a0a      	ldr	r2, [pc, #40]	; (8007470 <prvCheckTasksWaitingTermination+0x58>)
 8007448:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800744a:	f000 fdcb 	bl	8007fe4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 f810 	bl	8007474 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007454:	4b06      	ldr	r3, [pc, #24]	; (8007470 <prvCheckTasksWaitingTermination+0x58>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1e1      	bne.n	8007420 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800745c:	bf00      	nop
 800745e:	bf00      	nop
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	20000ad4 	.word	0x20000ad4
 800746c:	20000b00 	.word	0x20000b00
 8007470:	20000ae8 	.word	0x20000ae8

08007474 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	334c      	adds	r3, #76	; 0x4c
 8007480:	4618      	mov	r0, r3
 8007482:	f001 faa9 	bl	80089d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800748c:	2b00      	cmp	r3, #0
 800748e:	d108      	bne.n	80074a2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007494:	4618      	mov	r0, r3
 8007496:	f000 ff5b 	bl	8008350 <vPortFree>
				vPortFree( pxTCB );
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 ff58 	bl	8008350 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80074a0:	e018      	b.n	80074d4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d103      	bne.n	80074b4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 ff4f 	bl	8008350 <vPortFree>
	}
 80074b2:	e00f      	b.n	80074d4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80074ba:	2b02      	cmp	r3, #2
 80074bc:	d00a      	beq.n	80074d4 <prvDeleteTCB+0x60>
	__asm volatile
 80074be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c2:	f383 8811 	msr	BASEPRI, r3
 80074c6:	f3bf 8f6f 	isb	sy
 80074ca:	f3bf 8f4f 	dsb	sy
 80074ce:	60fb      	str	r3, [r7, #12]
}
 80074d0:	bf00      	nop
 80074d2:	e7fe      	b.n	80074d2 <prvDeleteTCB+0x5e>
	}
 80074d4:	bf00      	nop
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074e2:	4b0f      	ldr	r3, [pc, #60]	; (8007520 <prvResetNextTaskUnblockTime+0x44>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d101      	bne.n	80074f0 <prvResetNextTaskUnblockTime+0x14>
 80074ec:	2301      	movs	r3, #1
 80074ee:	e000      	b.n	80074f2 <prvResetNextTaskUnblockTime+0x16>
 80074f0:	2300      	movs	r3, #0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d004      	beq.n	8007500 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80074f6:	4b0b      	ldr	r3, [pc, #44]	; (8007524 <prvResetNextTaskUnblockTime+0x48>)
 80074f8:	f04f 32ff 	mov.w	r2, #4294967295
 80074fc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80074fe:	e008      	b.n	8007512 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007500:	4b07      	ldr	r3, [pc, #28]	; (8007520 <prvResetNextTaskUnblockTime+0x44>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	4a05      	ldr	r2, [pc, #20]	; (8007524 <prvResetNextTaskUnblockTime+0x48>)
 8007510:	6013      	str	r3, [r2, #0]
}
 8007512:	bf00      	nop
 8007514:	370c      	adds	r7, #12
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr
 800751e:	bf00      	nop
 8007520:	20000ab8 	.word	0x20000ab8
 8007524:	20000b20 	.word	0x20000b20

08007528 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800752e:	4b0b      	ldr	r3, [pc, #44]	; (800755c <xTaskGetSchedulerState+0x34>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d102      	bne.n	800753c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007536:	2301      	movs	r3, #1
 8007538:	607b      	str	r3, [r7, #4]
 800753a:	e008      	b.n	800754e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800753c:	4b08      	ldr	r3, [pc, #32]	; (8007560 <xTaskGetSchedulerState+0x38>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d102      	bne.n	800754a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007544:	2302      	movs	r3, #2
 8007546:	607b      	str	r3, [r7, #4]
 8007548:	e001      	b.n	800754e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800754a:	2300      	movs	r3, #0
 800754c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800754e:	687b      	ldr	r3, [r7, #4]
	}
 8007550:	4618      	mov	r0, r3
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr
 800755c:	20000b0c 	.word	0x20000b0c
 8007560:	20000b28 	.word	0x20000b28

08007564 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007564:	b580      	push	{r7, lr}
 8007566:	b086      	sub	sp, #24
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007570:	2300      	movs	r3, #0
 8007572:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d06e      	beq.n	8007658 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800757a:	4b3a      	ldr	r3, [pc, #232]	; (8007664 <xTaskPriorityDisinherit+0x100>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	693a      	ldr	r2, [r7, #16]
 8007580:	429a      	cmp	r2, r3
 8007582:	d00a      	beq.n	800759a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007588:	f383 8811 	msr	BASEPRI, r3
 800758c:	f3bf 8f6f 	isb	sy
 8007590:	f3bf 8f4f 	dsb	sy
 8007594:	60fb      	str	r3, [r7, #12]
}
 8007596:	bf00      	nop
 8007598:	e7fe      	b.n	8007598 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d10a      	bne.n	80075b8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80075a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a6:	f383 8811 	msr	BASEPRI, r3
 80075aa:	f3bf 8f6f 	isb	sy
 80075ae:	f3bf 8f4f 	dsb	sy
 80075b2:	60bb      	str	r3, [r7, #8]
}
 80075b4:	bf00      	nop
 80075b6:	e7fe      	b.n	80075b6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075bc:	1e5a      	subs	r2, r3, #1
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d044      	beq.n	8007658 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d140      	bne.n	8007658 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	3304      	adds	r3, #4
 80075da:	4618      	mov	r0, r3
 80075dc:	f7fe fc24 	bl	8005e28 <uxListRemove>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d115      	bne.n	8007612 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075ea:	491f      	ldr	r1, [pc, #124]	; (8007668 <xTaskPriorityDisinherit+0x104>)
 80075ec:	4613      	mov	r3, r2
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	4413      	add	r3, r2
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	440b      	add	r3, r1
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10a      	bne.n	8007612 <xTaskPriorityDisinherit+0xae>
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007600:	2201      	movs	r2, #1
 8007602:	fa02 f303 	lsl.w	r3, r2, r3
 8007606:	43da      	mvns	r2, r3
 8007608:	4b18      	ldr	r3, [pc, #96]	; (800766c <xTaskPriorityDisinherit+0x108>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4013      	ands	r3, r2
 800760e:	4a17      	ldr	r2, [pc, #92]	; (800766c <xTaskPriorityDisinherit+0x108>)
 8007610:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800761e:	f1c3 0207 	rsb	r2, r3, #7
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800762a:	2201      	movs	r2, #1
 800762c:	409a      	lsls	r2, r3
 800762e:	4b0f      	ldr	r3, [pc, #60]	; (800766c <xTaskPriorityDisinherit+0x108>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4313      	orrs	r3, r2
 8007634:	4a0d      	ldr	r2, [pc, #52]	; (800766c <xTaskPriorityDisinherit+0x108>)
 8007636:	6013      	str	r3, [r2, #0]
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800763c:	4613      	mov	r3, r2
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	4413      	add	r3, r2
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	4a08      	ldr	r2, [pc, #32]	; (8007668 <xTaskPriorityDisinherit+0x104>)
 8007646:	441a      	add	r2, r3
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	3304      	adds	r3, #4
 800764c:	4619      	mov	r1, r3
 800764e:	4610      	mov	r0, r2
 8007650:	f7fe fb8d 	bl	8005d6e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007654:	2301      	movs	r3, #1
 8007656:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007658:	697b      	ldr	r3, [r7, #20]
	}
 800765a:	4618      	mov	r0, r3
 800765c:	3718      	adds	r7, #24
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	20000a00 	.word	0x20000a00
 8007668:	20000a04 	.word	0x20000a04
 800766c:	20000b08 	.word	0x20000b08

08007670 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800767a:	4b29      	ldr	r3, [pc, #164]	; (8007720 <prvAddCurrentTaskToDelayedList+0xb0>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007680:	4b28      	ldr	r3, [pc, #160]	; (8007724 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	3304      	adds	r3, #4
 8007686:	4618      	mov	r0, r3
 8007688:	f7fe fbce 	bl	8005e28 <uxListRemove>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d10b      	bne.n	80076aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007692:	4b24      	ldr	r3, [pc, #144]	; (8007724 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007698:	2201      	movs	r2, #1
 800769a:	fa02 f303 	lsl.w	r3, r2, r3
 800769e:	43da      	mvns	r2, r3
 80076a0:	4b21      	ldr	r3, [pc, #132]	; (8007728 <prvAddCurrentTaskToDelayedList+0xb8>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4013      	ands	r3, r2
 80076a6:	4a20      	ldr	r2, [pc, #128]	; (8007728 <prvAddCurrentTaskToDelayedList+0xb8>)
 80076a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b0:	d10a      	bne.n	80076c8 <prvAddCurrentTaskToDelayedList+0x58>
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d007      	beq.n	80076c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076b8:	4b1a      	ldr	r3, [pc, #104]	; (8007724 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3304      	adds	r3, #4
 80076be:	4619      	mov	r1, r3
 80076c0:	481a      	ldr	r0, [pc, #104]	; (800772c <prvAddCurrentTaskToDelayedList+0xbc>)
 80076c2:	f7fe fb54 	bl	8005d6e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80076c6:	e026      	b.n	8007716 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4413      	add	r3, r2
 80076ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80076d0:	4b14      	ldr	r3, [pc, #80]	; (8007724 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	68ba      	ldr	r2, [r7, #8]
 80076d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80076d8:	68ba      	ldr	r2, [r7, #8]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d209      	bcs.n	80076f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076e0:	4b13      	ldr	r3, [pc, #76]	; (8007730 <prvAddCurrentTaskToDelayedList+0xc0>)
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	4b0f      	ldr	r3, [pc, #60]	; (8007724 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	3304      	adds	r3, #4
 80076ea:	4619      	mov	r1, r3
 80076ec:	4610      	mov	r0, r2
 80076ee:	f7fe fb62 	bl	8005db6 <vListInsert>
}
 80076f2:	e010      	b.n	8007716 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076f4:	4b0f      	ldr	r3, [pc, #60]	; (8007734 <prvAddCurrentTaskToDelayedList+0xc4>)
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	4b0a      	ldr	r3, [pc, #40]	; (8007724 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	3304      	adds	r3, #4
 80076fe:	4619      	mov	r1, r3
 8007700:	4610      	mov	r0, r2
 8007702:	f7fe fb58 	bl	8005db6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007706:	4b0c      	ldr	r3, [pc, #48]	; (8007738 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	68ba      	ldr	r2, [r7, #8]
 800770c:	429a      	cmp	r2, r3
 800770e:	d202      	bcs.n	8007716 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007710:	4a09      	ldr	r2, [pc, #36]	; (8007738 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	6013      	str	r3, [r2, #0]
}
 8007716:	bf00      	nop
 8007718:	3710      	adds	r7, #16
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	20000b04 	.word	0x20000b04
 8007724:	20000a00 	.word	0x20000a00
 8007728:	20000b08 	.word	0x20000b08
 800772c:	20000aec 	.word	0x20000aec
 8007730:	20000abc 	.word	0x20000abc
 8007734:	20000ab8 	.word	0x20000ab8
 8007738:	20000b20 	.word	0x20000b20

0800773c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b08a      	sub	sp, #40	; 0x28
 8007740:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007742:	2300      	movs	r3, #0
 8007744:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007746:	f000 fab1 	bl	8007cac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800774a:	4b1c      	ldr	r3, [pc, #112]	; (80077bc <xTimerCreateTimerTask+0x80>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d021      	beq.n	8007796 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007752:	2300      	movs	r3, #0
 8007754:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007756:	2300      	movs	r3, #0
 8007758:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800775a:	1d3a      	adds	r2, r7, #4
 800775c:	f107 0108 	add.w	r1, r7, #8
 8007760:	f107 030c 	add.w	r3, r7, #12
 8007764:	4618      	mov	r0, r3
 8007766:	f7f8 fda5 	bl	80002b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800776a:	6879      	ldr	r1, [r7, #4]
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	9202      	str	r2, [sp, #8]
 8007772:	9301      	str	r3, [sp, #4]
 8007774:	2302      	movs	r3, #2
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	2300      	movs	r3, #0
 800777a:	460a      	mov	r2, r1
 800777c:	4910      	ldr	r1, [pc, #64]	; (80077c0 <xTimerCreateTimerTask+0x84>)
 800777e:	4811      	ldr	r0, [pc, #68]	; (80077c4 <xTimerCreateTimerTask+0x88>)
 8007780:	f7ff f89c 	bl	80068bc <xTaskCreateStatic>
 8007784:	4603      	mov	r3, r0
 8007786:	4a10      	ldr	r2, [pc, #64]	; (80077c8 <xTimerCreateTimerTask+0x8c>)
 8007788:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800778a:	4b0f      	ldr	r3, [pc, #60]	; (80077c8 <xTimerCreateTimerTask+0x8c>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d001      	beq.n	8007796 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007792:	2301      	movs	r3, #1
 8007794:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d10a      	bne.n	80077b2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800779c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077a0:	f383 8811 	msr	BASEPRI, r3
 80077a4:	f3bf 8f6f 	isb	sy
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	613b      	str	r3, [r7, #16]
}
 80077ae:	bf00      	nop
 80077b0:	e7fe      	b.n	80077b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80077b2:	697b      	ldr	r3, [r7, #20]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3718      	adds	r7, #24
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	20000b5c 	.word	0x20000b5c
 80077c0:	0800975c 	.word	0x0800975c
 80077c4:	080078e9 	.word	0x080078e9
 80077c8:	20000b60 	.word	0x20000b60

080077cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b08a      	sub	sp, #40	; 0x28
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	60f8      	str	r0, [r7, #12]
 80077d4:	60b9      	str	r1, [r7, #8]
 80077d6:	607a      	str	r2, [r7, #4]
 80077d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80077da:	2300      	movs	r3, #0
 80077dc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d10a      	bne.n	80077fa <xTimerGenericCommand+0x2e>
	__asm volatile
 80077e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077e8:	f383 8811 	msr	BASEPRI, r3
 80077ec:	f3bf 8f6f 	isb	sy
 80077f0:	f3bf 8f4f 	dsb	sy
 80077f4:	623b      	str	r3, [r7, #32]
}
 80077f6:	bf00      	nop
 80077f8:	e7fe      	b.n	80077f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80077fa:	4b1a      	ldr	r3, [pc, #104]	; (8007864 <xTimerGenericCommand+0x98>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d02a      	beq.n	8007858 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	2b05      	cmp	r3, #5
 8007812:	dc18      	bgt.n	8007846 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007814:	f7ff fe88 	bl	8007528 <xTaskGetSchedulerState>
 8007818:	4603      	mov	r3, r0
 800781a:	2b02      	cmp	r3, #2
 800781c:	d109      	bne.n	8007832 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800781e:	4b11      	ldr	r3, [pc, #68]	; (8007864 <xTimerGenericCommand+0x98>)
 8007820:	6818      	ldr	r0, [r3, #0]
 8007822:	f107 0114 	add.w	r1, r7, #20
 8007826:	2300      	movs	r3, #0
 8007828:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800782a:	f7fe fc63 	bl	80060f4 <xQueueGenericSend>
 800782e:	6278      	str	r0, [r7, #36]	; 0x24
 8007830:	e012      	b.n	8007858 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007832:	4b0c      	ldr	r3, [pc, #48]	; (8007864 <xTimerGenericCommand+0x98>)
 8007834:	6818      	ldr	r0, [r3, #0]
 8007836:	f107 0114 	add.w	r1, r7, #20
 800783a:	2300      	movs	r3, #0
 800783c:	2200      	movs	r2, #0
 800783e:	f7fe fc59 	bl	80060f4 <xQueueGenericSend>
 8007842:	6278      	str	r0, [r7, #36]	; 0x24
 8007844:	e008      	b.n	8007858 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007846:	4b07      	ldr	r3, [pc, #28]	; (8007864 <xTimerGenericCommand+0x98>)
 8007848:	6818      	ldr	r0, [r3, #0]
 800784a:	f107 0114 	add.w	r1, r7, #20
 800784e:	2300      	movs	r3, #0
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	f7fe fd4d 	bl	80062f0 <xQueueGenericSendFromISR>
 8007856:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800785a:	4618      	mov	r0, r3
 800785c:	3728      	adds	r7, #40	; 0x28
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	20000b5c 	.word	0x20000b5c

08007868 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b088      	sub	sp, #32
 800786c:	af02      	add	r7, sp, #8
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007872:	4b1c      	ldr	r3, [pc, #112]	; (80078e4 <prvProcessExpiredTimer+0x7c>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	3304      	adds	r3, #4
 8007880:	4618      	mov	r0, r3
 8007882:	f7fe fad1 	bl	8005e28 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	69db      	ldr	r3, [r3, #28]
 800788a:	2b01      	cmp	r3, #1
 800788c:	d122      	bne.n	80078d4 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	699a      	ldr	r2, [r3, #24]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	18d1      	adds	r1, r2, r3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	683a      	ldr	r2, [r7, #0]
 800789a:	6978      	ldr	r0, [r7, #20]
 800789c:	f000 f8c8 	bl	8007a30 <prvInsertTimerInActiveList>
 80078a0:	4603      	mov	r3, r0
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d016      	beq.n	80078d4 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80078a6:	2300      	movs	r3, #0
 80078a8:	9300      	str	r3, [sp, #0]
 80078aa:	2300      	movs	r3, #0
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	2100      	movs	r1, #0
 80078b0:	6978      	ldr	r0, [r7, #20]
 80078b2:	f7ff ff8b 	bl	80077cc <xTimerGenericCommand>
 80078b6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d10a      	bne.n	80078d4 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80078be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c2:	f383 8811 	msr	BASEPRI, r3
 80078c6:	f3bf 8f6f 	isb	sy
 80078ca:	f3bf 8f4f 	dsb	sy
 80078ce:	60fb      	str	r3, [r7, #12]
}
 80078d0:	bf00      	nop
 80078d2:	e7fe      	b.n	80078d2 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d8:	6978      	ldr	r0, [r7, #20]
 80078da:	4798      	blx	r3
}
 80078dc:	bf00      	nop
 80078de:	3718      	adds	r7, #24
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}
 80078e4:	20000b54 	.word	0x20000b54

080078e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80078f0:	f107 0308 	add.w	r3, r7, #8
 80078f4:	4618      	mov	r0, r3
 80078f6:	f000 f857 	bl	80079a8 <prvGetNextExpireTime>
 80078fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	4619      	mov	r1, r3
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f000 f803 	bl	800790c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007906:	f000 f8d5 	bl	8007ab4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800790a:	e7f1      	b.n	80078f0 <prvTimerTask+0x8>

0800790c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007916:	f7ff fa17 	bl	8006d48 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800791a:	f107 0308 	add.w	r3, r7, #8
 800791e:	4618      	mov	r0, r3
 8007920:	f000 f866 	bl	80079f0 <prvSampleTimeNow>
 8007924:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d130      	bne.n	800798e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d10a      	bne.n	8007948 <prvProcessTimerOrBlockTask+0x3c>
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	429a      	cmp	r2, r3
 8007938:	d806      	bhi.n	8007948 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800793a:	f7ff fa13 	bl	8006d64 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800793e:	68f9      	ldr	r1, [r7, #12]
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f7ff ff91 	bl	8007868 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007946:	e024      	b.n	8007992 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d008      	beq.n	8007960 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800794e:	4b13      	ldr	r3, [pc, #76]	; (800799c <prvProcessTimerOrBlockTask+0x90>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	2b00      	cmp	r3, #0
 8007956:	bf0c      	ite	eq
 8007958:	2301      	moveq	r3, #1
 800795a:	2300      	movne	r3, #0
 800795c:	b2db      	uxtb	r3, r3
 800795e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007960:	4b0f      	ldr	r3, [pc, #60]	; (80079a0 <prvProcessTimerOrBlockTask+0x94>)
 8007962:	6818      	ldr	r0, [r3, #0]
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	1ad3      	subs	r3, r2, r3
 800796a:	683a      	ldr	r2, [r7, #0]
 800796c:	4619      	mov	r1, r3
 800796e:	f7fe ff71 	bl	8006854 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007972:	f7ff f9f7 	bl	8006d64 <xTaskResumeAll>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d10a      	bne.n	8007992 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800797c:	4b09      	ldr	r3, [pc, #36]	; (80079a4 <prvProcessTimerOrBlockTask+0x98>)
 800797e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007982:	601a      	str	r2, [r3, #0]
 8007984:	f3bf 8f4f 	dsb	sy
 8007988:	f3bf 8f6f 	isb	sy
}
 800798c:	e001      	b.n	8007992 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800798e:	f7ff f9e9 	bl	8006d64 <xTaskResumeAll>
}
 8007992:	bf00      	nop
 8007994:	3710      	adds	r7, #16
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}
 800799a:	bf00      	nop
 800799c:	20000b58 	.word	0x20000b58
 80079a0:	20000b5c 	.word	0x20000b5c
 80079a4:	e000ed04 	.word	0xe000ed04

080079a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80079a8:	b480      	push	{r7}
 80079aa:	b085      	sub	sp, #20
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80079b0:	4b0e      	ldr	r3, [pc, #56]	; (80079ec <prvGetNextExpireTime+0x44>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	bf0c      	ite	eq
 80079ba:	2301      	moveq	r3, #1
 80079bc:	2300      	movne	r3, #0
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	461a      	mov	r2, r3
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d105      	bne.n	80079da <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079ce:	4b07      	ldr	r3, [pc, #28]	; (80079ec <prvGetNextExpireTime+0x44>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	60fb      	str	r3, [r7, #12]
 80079d8:	e001      	b.n	80079de <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80079da:	2300      	movs	r3, #0
 80079dc:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80079de:	68fb      	ldr	r3, [r7, #12]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3714      	adds	r7, #20
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr
 80079ec:	20000b54 	.word	0x20000b54

080079f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80079f8:	f7ff fa50 	bl	8006e9c <xTaskGetTickCount>
 80079fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80079fe:	4b0b      	ldr	r3, [pc, #44]	; (8007a2c <prvSampleTimeNow+0x3c>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	68fa      	ldr	r2, [r7, #12]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d205      	bcs.n	8007a14 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007a08:	f000 f8ee 	bl	8007be8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	601a      	str	r2, [r3, #0]
 8007a12:	e002      	b.n	8007a1a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007a1a:	4a04      	ldr	r2, [pc, #16]	; (8007a2c <prvSampleTimeNow+0x3c>)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007a20:	68fb      	ldr	r3, [r7, #12]
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	20000b64 	.word	0x20000b64

08007a30 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b086      	sub	sp, #24
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	607a      	str	r2, [r7, #4]
 8007a3c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	68ba      	ldr	r2, [r7, #8]
 8007a46:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007a4e:	68ba      	ldr	r2, [r7, #8]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d812      	bhi.n	8007a7c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	1ad2      	subs	r2, r2, r3
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d302      	bcc.n	8007a6a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007a64:	2301      	movs	r3, #1
 8007a66:	617b      	str	r3, [r7, #20]
 8007a68:	e01b      	b.n	8007aa2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007a6a:	4b10      	ldr	r3, [pc, #64]	; (8007aac <prvInsertTimerInActiveList+0x7c>)
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	3304      	adds	r3, #4
 8007a72:	4619      	mov	r1, r3
 8007a74:	4610      	mov	r0, r2
 8007a76:	f7fe f99e 	bl	8005db6 <vListInsert>
 8007a7a:	e012      	b.n	8007aa2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d206      	bcs.n	8007a92 <prvInsertTimerInActiveList+0x62>
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d302      	bcc.n	8007a92 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	617b      	str	r3, [r7, #20]
 8007a90:	e007      	b.n	8007aa2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007a92:	4b07      	ldr	r3, [pc, #28]	; (8007ab0 <prvInsertTimerInActiveList+0x80>)
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	3304      	adds	r3, #4
 8007a9a:	4619      	mov	r1, r3
 8007a9c:	4610      	mov	r0, r2
 8007a9e:	f7fe f98a 	bl	8005db6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007aa2:	697b      	ldr	r3, [r7, #20]
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3718      	adds	r7, #24
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	20000b58 	.word	0x20000b58
 8007ab0:	20000b54 	.word	0x20000b54

08007ab4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b08c      	sub	sp, #48	; 0x30
 8007ab8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007aba:	e081      	b.n	8007bc0 <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	db7e      	blt.n	8007bc0 <prvProcessReceivedCommands+0x10c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac8:	695b      	ldr	r3, [r3, #20]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d004      	beq.n	8007ad8 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad0:	3304      	adds	r3, #4
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f7fe f9a8 	bl	8005e28 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ad8:	1d3b      	adds	r3, r7, #4
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7ff ff88 	bl	80079f0 <prvSampleTimeNow>
 8007ae0:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	2b09      	cmp	r3, #9
 8007ae6:	d86a      	bhi.n	8007bbe <prvProcessReceivedCommands+0x10a>
 8007ae8:	a201      	add	r2, pc, #4	; (adr r2, 8007af0 <prvProcessReceivedCommands+0x3c>)
 8007aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aee:	bf00      	nop
 8007af0:	08007b19 	.word	0x08007b19
 8007af4:	08007b19 	.word	0x08007b19
 8007af8:	08007b19 	.word	0x08007b19
 8007afc:	08007bc1 	.word	0x08007bc1
 8007b00:	08007b75 	.word	0x08007b75
 8007b04:	08007bad 	.word	0x08007bad
 8007b08:	08007b19 	.word	0x08007b19
 8007b0c:	08007b19 	.word	0x08007b19
 8007b10:	08007bc1 	.word	0x08007bc1
 8007b14:	08007b75 	.word	0x08007b75
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b18:	68fa      	ldr	r2, [r7, #12]
 8007b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	18d1      	adds	r1, r2, r3
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6a3a      	ldr	r2, [r7, #32]
 8007b24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b26:	f7ff ff83 	bl	8007a30 <prvInsertTimerInActiveList>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d047      	beq.n	8007bc0 <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b36:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3a:	69db      	ldr	r3, [r3, #28]
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d13f      	bne.n	8007bc0 <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b44:	699b      	ldr	r3, [r3, #24]
 8007b46:	441a      	add	r2, r3
 8007b48:	2300      	movs	r3, #0
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	2100      	movs	r1, #0
 8007b50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b52:	f7ff fe3b 	bl	80077cc <xTimerGenericCommand>
 8007b56:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d130      	bne.n	8007bc0 <prvProcessReceivedCommands+0x10c>
	__asm volatile
 8007b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b62:	f383 8811 	msr	BASEPRI, r3
 8007b66:	f3bf 8f6f 	isb	sy
 8007b6a:	f3bf 8f4f 	dsb	sy
 8007b6e:	61bb      	str	r3, [r7, #24]
}
 8007b70:	bf00      	nop
 8007b72:	e7fe      	b.n	8007b72 <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b78:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b7c:	699b      	ldr	r3, [r3, #24]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10a      	bne.n	8007b98 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	617b      	str	r3, [r7, #20]
}
 8007b94:	bf00      	nop
 8007b96:	e7fe      	b.n	8007b96 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9a:	699a      	ldr	r2, [r3, #24]
 8007b9c:	6a3b      	ldr	r3, [r7, #32]
 8007b9e:	18d1      	adds	r1, r2, r3
 8007ba0:	6a3b      	ldr	r3, [r7, #32]
 8007ba2:	6a3a      	ldr	r2, [r7, #32]
 8007ba4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007ba6:	f7ff ff43 	bl	8007a30 <prvInsertTimerInActiveList>
					break;
 8007baa:	e009      	b.n	8007bc0 <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d104      	bne.n	8007bc0 <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 8007bb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bb8:	f000 fbca 	bl	8008350 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007bbc:	e000      	b.n	8007bc0 <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
 8007bbe:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007bc0:	4b08      	ldr	r3, [pc, #32]	; (8007be4 <prvProcessReceivedCommands+0x130>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f107 0108 	add.w	r1, r7, #8
 8007bc8:	2200      	movs	r2, #0
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7fe fc28 	bl	8006420 <xQueueReceive>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	f47f af72 	bne.w	8007abc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007bd8:	bf00      	nop
 8007bda:	bf00      	nop
 8007bdc:	3728      	adds	r7, #40	; 0x28
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}
 8007be2:	bf00      	nop
 8007be4:	20000b5c 	.word	0x20000b5c

08007be8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b088      	sub	sp, #32
 8007bec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007bee:	e045      	b.n	8007c7c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007bf0:	4b2c      	ldr	r3, [pc, #176]	; (8007ca4 <prvSwitchTimerLists+0xbc>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007bfa:	4b2a      	ldr	r3, [pc, #168]	; (8007ca4 <prvSwitchTimerLists+0xbc>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	68db      	ldr	r3, [r3, #12]
 8007c02:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	3304      	adds	r3, #4
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f7fe f90d 	bl	8005e28 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c12:	68f8      	ldr	r0, [r7, #12]
 8007c14:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	69db      	ldr	r3, [r3, #28]
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d12e      	bne.n	8007c7c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	699b      	ldr	r3, [r3, #24]
 8007c22:	693a      	ldr	r2, [r7, #16]
 8007c24:	4413      	add	r3, r2
 8007c26:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007c28:	68ba      	ldr	r2, [r7, #8]
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d90e      	bls.n	8007c4e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	68ba      	ldr	r2, [r7, #8]
 8007c34:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c3c:	4b19      	ldr	r3, [pc, #100]	; (8007ca4 <prvSwitchTimerLists+0xbc>)
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	3304      	adds	r3, #4
 8007c44:	4619      	mov	r1, r3
 8007c46:	4610      	mov	r0, r2
 8007c48:	f7fe f8b5 	bl	8005db6 <vListInsert>
 8007c4c:	e016      	b.n	8007c7c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c4e:	2300      	movs	r3, #0
 8007c50:	9300      	str	r3, [sp, #0]
 8007c52:	2300      	movs	r3, #0
 8007c54:	693a      	ldr	r2, [r7, #16]
 8007c56:	2100      	movs	r1, #0
 8007c58:	68f8      	ldr	r0, [r7, #12]
 8007c5a:	f7ff fdb7 	bl	80077cc <xTimerGenericCommand>
 8007c5e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d10a      	bne.n	8007c7c <prvSwitchTimerLists+0x94>
	__asm volatile
 8007c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6a:	f383 8811 	msr	BASEPRI, r3
 8007c6e:	f3bf 8f6f 	isb	sy
 8007c72:	f3bf 8f4f 	dsb	sy
 8007c76:	603b      	str	r3, [r7, #0]
}
 8007c78:	bf00      	nop
 8007c7a:	e7fe      	b.n	8007c7a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c7c:	4b09      	ldr	r3, [pc, #36]	; (8007ca4 <prvSwitchTimerLists+0xbc>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1b4      	bne.n	8007bf0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007c86:	4b07      	ldr	r3, [pc, #28]	; (8007ca4 <prvSwitchTimerLists+0xbc>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007c8c:	4b06      	ldr	r3, [pc, #24]	; (8007ca8 <prvSwitchTimerLists+0xc0>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a04      	ldr	r2, [pc, #16]	; (8007ca4 <prvSwitchTimerLists+0xbc>)
 8007c92:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007c94:	4a04      	ldr	r2, [pc, #16]	; (8007ca8 <prvSwitchTimerLists+0xc0>)
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	6013      	str	r3, [r2, #0]
}
 8007c9a:	bf00      	nop
 8007c9c:	3718      	adds	r7, #24
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	20000b54 	.word	0x20000b54
 8007ca8:	20000b58 	.word	0x20000b58

08007cac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007cb2:	f000 f967 	bl	8007f84 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007cb6:	4b15      	ldr	r3, [pc, #84]	; (8007d0c <prvCheckForValidListAndQueue+0x60>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d120      	bne.n	8007d00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007cbe:	4814      	ldr	r0, [pc, #80]	; (8007d10 <prvCheckForValidListAndQueue+0x64>)
 8007cc0:	f7fe f828 	bl	8005d14 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007cc4:	4813      	ldr	r0, [pc, #76]	; (8007d14 <prvCheckForValidListAndQueue+0x68>)
 8007cc6:	f7fe f825 	bl	8005d14 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007cca:	4b13      	ldr	r3, [pc, #76]	; (8007d18 <prvCheckForValidListAndQueue+0x6c>)
 8007ccc:	4a10      	ldr	r2, [pc, #64]	; (8007d10 <prvCheckForValidListAndQueue+0x64>)
 8007cce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007cd0:	4b12      	ldr	r3, [pc, #72]	; (8007d1c <prvCheckForValidListAndQueue+0x70>)
 8007cd2:	4a10      	ldr	r2, [pc, #64]	; (8007d14 <prvCheckForValidListAndQueue+0x68>)
 8007cd4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	9300      	str	r3, [sp, #0]
 8007cda:	4b11      	ldr	r3, [pc, #68]	; (8007d20 <prvCheckForValidListAndQueue+0x74>)
 8007cdc:	4a11      	ldr	r2, [pc, #68]	; (8007d24 <prvCheckForValidListAndQueue+0x78>)
 8007cde:	210c      	movs	r1, #12
 8007ce0:	200a      	movs	r0, #10
 8007ce2:	f7fe f933 	bl	8005f4c <xQueueGenericCreateStatic>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	4a08      	ldr	r2, [pc, #32]	; (8007d0c <prvCheckForValidListAndQueue+0x60>)
 8007cea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007cec:	4b07      	ldr	r3, [pc, #28]	; (8007d0c <prvCheckForValidListAndQueue+0x60>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d005      	beq.n	8007d00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007cf4:	4b05      	ldr	r3, [pc, #20]	; (8007d0c <prvCheckForValidListAndQueue+0x60>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	490b      	ldr	r1, [pc, #44]	; (8007d28 <prvCheckForValidListAndQueue+0x7c>)
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f7fe fd80 	bl	8006800 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d00:	f000 f970 	bl	8007fe4 <vPortExitCritical>
}
 8007d04:	bf00      	nop
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}
 8007d0a:	bf00      	nop
 8007d0c:	20000b5c 	.word	0x20000b5c
 8007d10:	20000b2c 	.word	0x20000b2c
 8007d14:	20000b40 	.word	0x20000b40
 8007d18:	20000b54 	.word	0x20000b54
 8007d1c:	20000b58 	.word	0x20000b58
 8007d20:	20000be0 	.word	0x20000be0
 8007d24:	20000b68 	.word	0x20000b68
 8007d28:	08009764 	.word	0x08009764

08007d2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b085      	sub	sp, #20
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	60f8      	str	r0, [r7, #12]
 8007d34:	60b9      	str	r1, [r7, #8]
 8007d36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	3b04      	subs	r3, #4
 8007d3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007d44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	3b04      	subs	r3, #4
 8007d4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	f023 0201 	bic.w	r2, r3, #1
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	3b04      	subs	r3, #4
 8007d5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d5c:	4a0c      	ldr	r2, [pc, #48]	; (8007d90 <pxPortInitialiseStack+0x64>)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	3b14      	subs	r3, #20
 8007d66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d68:	687a      	ldr	r2, [r7, #4]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	3b04      	subs	r3, #4
 8007d72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f06f 0202 	mvn.w	r2, #2
 8007d7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	3b20      	subs	r3, #32
 8007d80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d82:	68fb      	ldr	r3, [r7, #12]
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	3714      	adds	r7, #20
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr
 8007d90:	08007d95 	.word	0x08007d95

08007d94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d94:	b480      	push	{r7}
 8007d96:	b085      	sub	sp, #20
 8007d98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d9e:	4b12      	ldr	r3, [pc, #72]	; (8007de8 <prvTaskExitError+0x54>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007da6:	d00a      	beq.n	8007dbe <prvTaskExitError+0x2a>
	__asm volatile
 8007da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dac:	f383 8811 	msr	BASEPRI, r3
 8007db0:	f3bf 8f6f 	isb	sy
 8007db4:	f3bf 8f4f 	dsb	sy
 8007db8:	60fb      	str	r3, [r7, #12]
}
 8007dba:	bf00      	nop
 8007dbc:	e7fe      	b.n	8007dbc <prvTaskExitError+0x28>
	__asm volatile
 8007dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dc2:	f383 8811 	msr	BASEPRI, r3
 8007dc6:	f3bf 8f6f 	isb	sy
 8007dca:	f3bf 8f4f 	dsb	sy
 8007dce:	60bb      	str	r3, [r7, #8]
}
 8007dd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007dd2:	bf00      	nop
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d0fc      	beq.n	8007dd4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007dda:	bf00      	nop
 8007ddc:	bf00      	nop
 8007dde:	3714      	adds	r7, #20
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr
 8007de8:	2000001c 	.word	0x2000001c
 8007dec:	00000000 	.word	0x00000000

08007df0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007df0:	4b07      	ldr	r3, [pc, #28]	; (8007e10 <pxCurrentTCBConst2>)
 8007df2:	6819      	ldr	r1, [r3, #0]
 8007df4:	6808      	ldr	r0, [r1, #0]
 8007df6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dfa:	f380 8809 	msr	PSP, r0
 8007dfe:	f3bf 8f6f 	isb	sy
 8007e02:	f04f 0000 	mov.w	r0, #0
 8007e06:	f380 8811 	msr	BASEPRI, r0
 8007e0a:	4770      	bx	lr
 8007e0c:	f3af 8000 	nop.w

08007e10 <pxCurrentTCBConst2>:
 8007e10:	20000a00 	.word	0x20000a00
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007e14:	bf00      	nop
 8007e16:	bf00      	nop

08007e18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007e18:	4808      	ldr	r0, [pc, #32]	; (8007e3c <prvPortStartFirstTask+0x24>)
 8007e1a:	6800      	ldr	r0, [r0, #0]
 8007e1c:	6800      	ldr	r0, [r0, #0]
 8007e1e:	f380 8808 	msr	MSP, r0
 8007e22:	f04f 0000 	mov.w	r0, #0
 8007e26:	f380 8814 	msr	CONTROL, r0
 8007e2a:	b662      	cpsie	i
 8007e2c:	b661      	cpsie	f
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	f3bf 8f6f 	isb	sy
 8007e36:	df00      	svc	0
 8007e38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e3a:	bf00      	nop
 8007e3c:	e000ed08 	.word	0xe000ed08

08007e40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b086      	sub	sp, #24
 8007e44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007e46:	4b46      	ldr	r3, [pc, #280]	; (8007f60 <xPortStartScheduler+0x120>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a46      	ldr	r2, [pc, #280]	; (8007f64 <xPortStartScheduler+0x124>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d10a      	bne.n	8007e66 <xPortStartScheduler+0x26>
	__asm volatile
 8007e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e54:	f383 8811 	msr	BASEPRI, r3
 8007e58:	f3bf 8f6f 	isb	sy
 8007e5c:	f3bf 8f4f 	dsb	sy
 8007e60:	613b      	str	r3, [r7, #16]
}
 8007e62:	bf00      	nop
 8007e64:	e7fe      	b.n	8007e64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e66:	4b3e      	ldr	r3, [pc, #248]	; (8007f60 <xPortStartScheduler+0x120>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a3f      	ldr	r2, [pc, #252]	; (8007f68 <xPortStartScheduler+0x128>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d10a      	bne.n	8007e86 <xPortStartScheduler+0x46>
	__asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	60fb      	str	r3, [r7, #12]
}
 8007e82:	bf00      	nop
 8007e84:	e7fe      	b.n	8007e84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e86:	4b39      	ldr	r3, [pc, #228]	; (8007f6c <xPortStartScheduler+0x12c>)
 8007e88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	22ff      	movs	r2, #255	; 0xff
 8007e96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ea0:	78fb      	ldrb	r3, [r7, #3]
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	4b31      	ldr	r3, [pc, #196]	; (8007f70 <xPortStartScheduler+0x130>)
 8007eac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007eae:	4b31      	ldr	r3, [pc, #196]	; (8007f74 <xPortStartScheduler+0x134>)
 8007eb0:	2207      	movs	r2, #7
 8007eb2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007eb4:	e009      	b.n	8007eca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007eb6:	4b2f      	ldr	r3, [pc, #188]	; (8007f74 <xPortStartScheduler+0x134>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	3b01      	subs	r3, #1
 8007ebc:	4a2d      	ldr	r2, [pc, #180]	; (8007f74 <xPortStartScheduler+0x134>)
 8007ebe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ec0:	78fb      	ldrb	r3, [r7, #3]
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	005b      	lsls	r3, r3, #1
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007eca:	78fb      	ldrb	r3, [r7, #3]
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ed2:	2b80      	cmp	r3, #128	; 0x80
 8007ed4:	d0ef      	beq.n	8007eb6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007ed6:	4b27      	ldr	r3, [pc, #156]	; (8007f74 <xPortStartScheduler+0x134>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f1c3 0307 	rsb	r3, r3, #7
 8007ede:	2b04      	cmp	r3, #4
 8007ee0:	d00a      	beq.n	8007ef8 <xPortStartScheduler+0xb8>
	__asm volatile
 8007ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee6:	f383 8811 	msr	BASEPRI, r3
 8007eea:	f3bf 8f6f 	isb	sy
 8007eee:	f3bf 8f4f 	dsb	sy
 8007ef2:	60bb      	str	r3, [r7, #8]
}
 8007ef4:	bf00      	nop
 8007ef6:	e7fe      	b.n	8007ef6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ef8:	4b1e      	ldr	r3, [pc, #120]	; (8007f74 <xPortStartScheduler+0x134>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	021b      	lsls	r3, r3, #8
 8007efe:	4a1d      	ldr	r2, [pc, #116]	; (8007f74 <xPortStartScheduler+0x134>)
 8007f00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007f02:	4b1c      	ldr	r3, [pc, #112]	; (8007f74 <xPortStartScheduler+0x134>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007f0a:	4a1a      	ldr	r2, [pc, #104]	; (8007f74 <xPortStartScheduler+0x134>)
 8007f0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	b2da      	uxtb	r2, r3
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007f16:	4b18      	ldr	r3, [pc, #96]	; (8007f78 <xPortStartScheduler+0x138>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a17      	ldr	r2, [pc, #92]	; (8007f78 <xPortStartScheduler+0x138>)
 8007f1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f22:	4b15      	ldr	r3, [pc, #84]	; (8007f78 <xPortStartScheduler+0x138>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a14      	ldr	r2, [pc, #80]	; (8007f78 <xPortStartScheduler+0x138>)
 8007f28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007f2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f2e:	f000 f8dd 	bl	80080ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f32:	4b12      	ldr	r3, [pc, #72]	; (8007f7c <xPortStartScheduler+0x13c>)
 8007f34:	2200      	movs	r2, #0
 8007f36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007f38:	f000 f8fc 	bl	8008134 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f3c:	4b10      	ldr	r3, [pc, #64]	; (8007f80 <xPortStartScheduler+0x140>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a0f      	ldr	r2, [pc, #60]	; (8007f80 <xPortStartScheduler+0x140>)
 8007f42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007f46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f48:	f7ff ff66 	bl	8007e18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f4c:	f7ff f874 	bl	8007038 <vTaskSwitchContext>
	prvTaskExitError();
 8007f50:	f7ff ff20 	bl	8007d94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f54:	2300      	movs	r3, #0
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3718      	adds	r7, #24
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	e000ed00 	.word	0xe000ed00
 8007f64:	410fc271 	.word	0x410fc271
 8007f68:	410fc270 	.word	0x410fc270
 8007f6c:	e000e400 	.word	0xe000e400
 8007f70:	20000c28 	.word	0x20000c28
 8007f74:	20000c2c 	.word	0x20000c2c
 8007f78:	e000ed20 	.word	0xe000ed20
 8007f7c:	2000001c 	.word	0x2000001c
 8007f80:	e000ef34 	.word	0xe000ef34

08007f84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
	__asm volatile
 8007f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f8e:	f383 8811 	msr	BASEPRI, r3
 8007f92:	f3bf 8f6f 	isb	sy
 8007f96:	f3bf 8f4f 	dsb	sy
 8007f9a:	607b      	str	r3, [r7, #4]
}
 8007f9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f9e:	4b0f      	ldr	r3, [pc, #60]	; (8007fdc <vPortEnterCritical+0x58>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	4a0d      	ldr	r2, [pc, #52]	; (8007fdc <vPortEnterCritical+0x58>)
 8007fa6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007fa8:	4b0c      	ldr	r3, [pc, #48]	; (8007fdc <vPortEnterCritical+0x58>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d10f      	bne.n	8007fd0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007fb0:	4b0b      	ldr	r3, [pc, #44]	; (8007fe0 <vPortEnterCritical+0x5c>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00a      	beq.n	8007fd0 <vPortEnterCritical+0x4c>
	__asm volatile
 8007fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fbe:	f383 8811 	msr	BASEPRI, r3
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	603b      	str	r3, [r7, #0]
}
 8007fcc:	bf00      	nop
 8007fce:	e7fe      	b.n	8007fce <vPortEnterCritical+0x4a>
	}
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr
 8007fdc:	2000001c 	.word	0x2000001c
 8007fe0:	e000ed04 	.word	0xe000ed04

08007fe4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007fea:	4b12      	ldr	r3, [pc, #72]	; (8008034 <vPortExitCritical+0x50>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d10a      	bne.n	8008008 <vPortExitCritical+0x24>
	__asm volatile
 8007ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff6:	f383 8811 	msr	BASEPRI, r3
 8007ffa:	f3bf 8f6f 	isb	sy
 8007ffe:	f3bf 8f4f 	dsb	sy
 8008002:	607b      	str	r3, [r7, #4]
}
 8008004:	bf00      	nop
 8008006:	e7fe      	b.n	8008006 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008008:	4b0a      	ldr	r3, [pc, #40]	; (8008034 <vPortExitCritical+0x50>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	3b01      	subs	r3, #1
 800800e:	4a09      	ldr	r2, [pc, #36]	; (8008034 <vPortExitCritical+0x50>)
 8008010:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008012:	4b08      	ldr	r3, [pc, #32]	; (8008034 <vPortExitCritical+0x50>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d105      	bne.n	8008026 <vPortExitCritical+0x42>
 800801a:	2300      	movs	r3, #0
 800801c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	f383 8811 	msr	BASEPRI, r3
}
 8008024:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008026:	bf00      	nop
 8008028:	370c      	adds	r7, #12
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
 8008032:	bf00      	nop
 8008034:	2000001c 	.word	0x2000001c
	...

08008040 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008040:	f3ef 8009 	mrs	r0, PSP
 8008044:	f3bf 8f6f 	isb	sy
 8008048:	4b15      	ldr	r3, [pc, #84]	; (80080a0 <pxCurrentTCBConst>)
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	f01e 0f10 	tst.w	lr, #16
 8008050:	bf08      	it	eq
 8008052:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008056:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800805a:	6010      	str	r0, [r2, #0]
 800805c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008060:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008064:	f380 8811 	msr	BASEPRI, r0
 8008068:	f3bf 8f4f 	dsb	sy
 800806c:	f3bf 8f6f 	isb	sy
 8008070:	f7fe ffe2 	bl	8007038 <vTaskSwitchContext>
 8008074:	f04f 0000 	mov.w	r0, #0
 8008078:	f380 8811 	msr	BASEPRI, r0
 800807c:	bc09      	pop	{r0, r3}
 800807e:	6819      	ldr	r1, [r3, #0]
 8008080:	6808      	ldr	r0, [r1, #0]
 8008082:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008086:	f01e 0f10 	tst.w	lr, #16
 800808a:	bf08      	it	eq
 800808c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008090:	f380 8809 	msr	PSP, r0
 8008094:	f3bf 8f6f 	isb	sy
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	f3af 8000 	nop.w

080080a0 <pxCurrentTCBConst>:
 80080a0:	20000a00 	.word	0x20000a00
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80080a4:	bf00      	nop
 80080a6:	bf00      	nop

080080a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b082      	sub	sp, #8
 80080ac:	af00      	add	r7, sp, #0
	__asm volatile
 80080ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b2:	f383 8811 	msr	BASEPRI, r3
 80080b6:	f3bf 8f6f 	isb	sy
 80080ba:	f3bf 8f4f 	dsb	sy
 80080be:	607b      	str	r3, [r7, #4]
}
 80080c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80080c2:	f7fe fefb 	bl	8006ebc <xTaskIncrementTick>
 80080c6:	4603      	mov	r3, r0
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d003      	beq.n	80080d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80080cc:	4b06      	ldr	r3, [pc, #24]	; (80080e8 <SysTick_Handler+0x40>)
 80080ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080d2:	601a      	str	r2, [r3, #0]
 80080d4:	2300      	movs	r3, #0
 80080d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	f383 8811 	msr	BASEPRI, r3
}
 80080de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80080e0:	bf00      	nop
 80080e2:	3708      	adds	r7, #8
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}
 80080e8:	e000ed04 	.word	0xe000ed04

080080ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80080ec:	b480      	push	{r7}
 80080ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80080f0:	4b0b      	ldr	r3, [pc, #44]	; (8008120 <vPortSetupTimerInterrupt+0x34>)
 80080f2:	2200      	movs	r2, #0
 80080f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80080f6:	4b0b      	ldr	r3, [pc, #44]	; (8008124 <vPortSetupTimerInterrupt+0x38>)
 80080f8:	2200      	movs	r2, #0
 80080fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80080fc:	4b0a      	ldr	r3, [pc, #40]	; (8008128 <vPortSetupTimerInterrupt+0x3c>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a0a      	ldr	r2, [pc, #40]	; (800812c <vPortSetupTimerInterrupt+0x40>)
 8008102:	fba2 2303 	umull	r2, r3, r2, r3
 8008106:	099b      	lsrs	r3, r3, #6
 8008108:	4a09      	ldr	r2, [pc, #36]	; (8008130 <vPortSetupTimerInterrupt+0x44>)
 800810a:	3b01      	subs	r3, #1
 800810c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800810e:	4b04      	ldr	r3, [pc, #16]	; (8008120 <vPortSetupTimerInterrupt+0x34>)
 8008110:	2207      	movs	r2, #7
 8008112:	601a      	str	r2, [r3, #0]
}
 8008114:	bf00      	nop
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	e000e010 	.word	0xe000e010
 8008124:	e000e018 	.word	0xe000e018
 8008128:	20000010 	.word	0x20000010
 800812c:	10624dd3 	.word	0x10624dd3
 8008130:	e000e014 	.word	0xe000e014

08008134 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008134:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008144 <vPortEnableVFP+0x10>
 8008138:	6801      	ldr	r1, [r0, #0]
 800813a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800813e:	6001      	str	r1, [r0, #0]
 8008140:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008142:	bf00      	nop
 8008144:	e000ed88 	.word	0xe000ed88

08008148 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008148:	b480      	push	{r7}
 800814a:	b085      	sub	sp, #20
 800814c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800814e:	f3ef 8305 	mrs	r3, IPSR
 8008152:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2b0f      	cmp	r3, #15
 8008158:	d914      	bls.n	8008184 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800815a:	4a17      	ldr	r2, [pc, #92]	; (80081b8 <vPortValidateInterruptPriority+0x70>)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	4413      	add	r3, r2
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008164:	4b15      	ldr	r3, [pc, #84]	; (80081bc <vPortValidateInterruptPriority+0x74>)
 8008166:	781b      	ldrb	r3, [r3, #0]
 8008168:	7afa      	ldrb	r2, [r7, #11]
 800816a:	429a      	cmp	r2, r3
 800816c:	d20a      	bcs.n	8008184 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800816e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008172:	f383 8811 	msr	BASEPRI, r3
 8008176:	f3bf 8f6f 	isb	sy
 800817a:	f3bf 8f4f 	dsb	sy
 800817e:	607b      	str	r3, [r7, #4]
}
 8008180:	bf00      	nop
 8008182:	e7fe      	b.n	8008182 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008184:	4b0e      	ldr	r3, [pc, #56]	; (80081c0 <vPortValidateInterruptPriority+0x78>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800818c:	4b0d      	ldr	r3, [pc, #52]	; (80081c4 <vPortValidateInterruptPriority+0x7c>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	429a      	cmp	r2, r3
 8008192:	d90a      	bls.n	80081aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008198:	f383 8811 	msr	BASEPRI, r3
 800819c:	f3bf 8f6f 	isb	sy
 80081a0:	f3bf 8f4f 	dsb	sy
 80081a4:	603b      	str	r3, [r7, #0]
}
 80081a6:	bf00      	nop
 80081a8:	e7fe      	b.n	80081a8 <vPortValidateInterruptPriority+0x60>
	}
 80081aa:	bf00      	nop
 80081ac:	3714      	adds	r7, #20
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr
 80081b6:	bf00      	nop
 80081b8:	e000e3f0 	.word	0xe000e3f0
 80081bc:	20000c28 	.word	0x20000c28
 80081c0:	e000ed0c 	.word	0xe000ed0c
 80081c4:	20000c2c 	.word	0x20000c2c

080081c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b08a      	sub	sp, #40	; 0x28
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80081d0:	2300      	movs	r3, #0
 80081d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80081d4:	f7fe fdb8 	bl	8006d48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80081d8:	4b58      	ldr	r3, [pc, #352]	; (800833c <pvPortMalloc+0x174>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d101      	bne.n	80081e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80081e0:	f000 f910 	bl	8008404 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80081e4:	4b56      	ldr	r3, [pc, #344]	; (8008340 <pvPortMalloc+0x178>)
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4013      	ands	r3, r2
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	f040 808e 	bne.w	800830e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d01d      	beq.n	8008234 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80081f8:	2208      	movs	r2, #8
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4413      	add	r3, r2
 80081fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f003 0307 	and.w	r3, r3, #7
 8008206:	2b00      	cmp	r3, #0
 8008208:	d014      	beq.n	8008234 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f023 0307 	bic.w	r3, r3, #7
 8008210:	3308      	adds	r3, #8
 8008212:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f003 0307 	and.w	r3, r3, #7
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00a      	beq.n	8008234 <pvPortMalloc+0x6c>
	__asm volatile
 800821e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008222:	f383 8811 	msr	BASEPRI, r3
 8008226:	f3bf 8f6f 	isb	sy
 800822a:	f3bf 8f4f 	dsb	sy
 800822e:	617b      	str	r3, [r7, #20]
}
 8008230:	bf00      	nop
 8008232:	e7fe      	b.n	8008232 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d069      	beq.n	800830e <pvPortMalloc+0x146>
 800823a:	4b42      	ldr	r3, [pc, #264]	; (8008344 <pvPortMalloc+0x17c>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	429a      	cmp	r2, r3
 8008242:	d864      	bhi.n	800830e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008244:	4b40      	ldr	r3, [pc, #256]	; (8008348 <pvPortMalloc+0x180>)
 8008246:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008248:	4b3f      	ldr	r3, [pc, #252]	; (8008348 <pvPortMalloc+0x180>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800824e:	e004      	b.n	800825a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008252:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800825a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	429a      	cmp	r2, r3
 8008262:	d903      	bls.n	800826c <pvPortMalloc+0xa4>
 8008264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1f1      	bne.n	8008250 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800826c:	4b33      	ldr	r3, [pc, #204]	; (800833c <pvPortMalloc+0x174>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008272:	429a      	cmp	r2, r3
 8008274:	d04b      	beq.n	800830e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008276:	6a3b      	ldr	r3, [r7, #32]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	2208      	movs	r2, #8
 800827c:	4413      	add	r3, r2
 800827e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	6a3b      	ldr	r3, [r7, #32]
 8008286:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800828a:	685a      	ldr	r2, [r3, #4]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	1ad2      	subs	r2, r2, r3
 8008290:	2308      	movs	r3, #8
 8008292:	005b      	lsls	r3, r3, #1
 8008294:	429a      	cmp	r2, r3
 8008296:	d91f      	bls.n	80082d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4413      	add	r3, r2
 800829e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	f003 0307 	and.w	r3, r3, #7
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00a      	beq.n	80082c0 <pvPortMalloc+0xf8>
	__asm volatile
 80082aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ae:	f383 8811 	msr	BASEPRI, r3
 80082b2:	f3bf 8f6f 	isb	sy
 80082b6:	f3bf 8f4f 	dsb	sy
 80082ba:	613b      	str	r3, [r7, #16]
}
 80082bc:	bf00      	nop
 80082be:	e7fe      	b.n	80082be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80082c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c2:	685a      	ldr	r2, [r3, #4]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	1ad2      	subs	r2, r2, r3
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80082cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80082d2:	69b8      	ldr	r0, [r7, #24]
 80082d4:	f000 f8f8 	bl	80084c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80082d8:	4b1a      	ldr	r3, [pc, #104]	; (8008344 <pvPortMalloc+0x17c>)
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	1ad3      	subs	r3, r2, r3
 80082e2:	4a18      	ldr	r2, [pc, #96]	; (8008344 <pvPortMalloc+0x17c>)
 80082e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80082e6:	4b17      	ldr	r3, [pc, #92]	; (8008344 <pvPortMalloc+0x17c>)
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	4b18      	ldr	r3, [pc, #96]	; (800834c <pvPortMalloc+0x184>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d203      	bcs.n	80082fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80082f2:	4b14      	ldr	r3, [pc, #80]	; (8008344 <pvPortMalloc+0x17c>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a15      	ldr	r2, [pc, #84]	; (800834c <pvPortMalloc+0x184>)
 80082f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80082fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fc:	685a      	ldr	r2, [r3, #4]
 80082fe:	4b10      	ldr	r3, [pc, #64]	; (8008340 <pvPortMalloc+0x178>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	431a      	orrs	r2, r3
 8008304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008306:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800830a:	2200      	movs	r2, #0
 800830c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800830e:	f7fe fd29 	bl	8006d64 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	f003 0307 	and.w	r3, r3, #7
 8008318:	2b00      	cmp	r3, #0
 800831a:	d00a      	beq.n	8008332 <pvPortMalloc+0x16a>
	__asm volatile
 800831c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008320:	f383 8811 	msr	BASEPRI, r3
 8008324:	f3bf 8f6f 	isb	sy
 8008328:	f3bf 8f4f 	dsb	sy
 800832c:	60fb      	str	r3, [r7, #12]
}
 800832e:	bf00      	nop
 8008330:	e7fe      	b.n	8008330 <pvPortMalloc+0x168>
	return pvReturn;
 8008332:	69fb      	ldr	r3, [r7, #28]
}
 8008334:	4618      	mov	r0, r3
 8008336:	3728      	adds	r7, #40	; 0x28
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}
 800833c:	20001838 	.word	0x20001838
 8008340:	20001844 	.word	0x20001844
 8008344:	2000183c 	.word	0x2000183c
 8008348:	20001830 	.word	0x20001830
 800834c:	20001840 	.word	0x20001840

08008350 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d048      	beq.n	80083f4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008362:	2308      	movs	r3, #8
 8008364:	425b      	negs	r3, r3
 8008366:	697a      	ldr	r2, [r7, #20]
 8008368:	4413      	add	r3, r2
 800836a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	685a      	ldr	r2, [r3, #4]
 8008374:	4b21      	ldr	r3, [pc, #132]	; (80083fc <vPortFree+0xac>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4013      	ands	r3, r2
 800837a:	2b00      	cmp	r3, #0
 800837c:	d10a      	bne.n	8008394 <vPortFree+0x44>
	__asm volatile
 800837e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008382:	f383 8811 	msr	BASEPRI, r3
 8008386:	f3bf 8f6f 	isb	sy
 800838a:	f3bf 8f4f 	dsb	sy
 800838e:	60fb      	str	r3, [r7, #12]
}
 8008390:	bf00      	nop
 8008392:	e7fe      	b.n	8008392 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00a      	beq.n	80083b2 <vPortFree+0x62>
	__asm volatile
 800839c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a0:	f383 8811 	msr	BASEPRI, r3
 80083a4:	f3bf 8f6f 	isb	sy
 80083a8:	f3bf 8f4f 	dsb	sy
 80083ac:	60bb      	str	r3, [r7, #8]
}
 80083ae:	bf00      	nop
 80083b0:	e7fe      	b.n	80083b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	685a      	ldr	r2, [r3, #4]
 80083b6:	4b11      	ldr	r3, [pc, #68]	; (80083fc <vPortFree+0xac>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4013      	ands	r3, r2
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d019      	beq.n	80083f4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d115      	bne.n	80083f4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	685a      	ldr	r2, [r3, #4]
 80083cc:	4b0b      	ldr	r3, [pc, #44]	; (80083fc <vPortFree+0xac>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	43db      	mvns	r3, r3
 80083d2:	401a      	ands	r2, r3
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80083d8:	f7fe fcb6 	bl	8006d48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	685a      	ldr	r2, [r3, #4]
 80083e0:	4b07      	ldr	r3, [pc, #28]	; (8008400 <vPortFree+0xb0>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4413      	add	r3, r2
 80083e6:	4a06      	ldr	r2, [pc, #24]	; (8008400 <vPortFree+0xb0>)
 80083e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083ea:	6938      	ldr	r0, [r7, #16]
 80083ec:	f000 f86c 	bl	80084c8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80083f0:	f7fe fcb8 	bl	8006d64 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083f4:	bf00      	nop
 80083f6:	3718      	adds	r7, #24
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	20001844 	.word	0x20001844
 8008400:	2000183c 	.word	0x2000183c

08008404 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008404:	b480      	push	{r7}
 8008406:	b085      	sub	sp, #20
 8008408:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800840a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800840e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008410:	4b27      	ldr	r3, [pc, #156]	; (80084b0 <prvHeapInit+0xac>)
 8008412:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f003 0307 	and.w	r3, r3, #7
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00c      	beq.n	8008438 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	3307      	adds	r3, #7
 8008422:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f023 0307 	bic.w	r3, r3, #7
 800842a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800842c:	68ba      	ldr	r2, [r7, #8]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	1ad3      	subs	r3, r2, r3
 8008432:	4a1f      	ldr	r2, [pc, #124]	; (80084b0 <prvHeapInit+0xac>)
 8008434:	4413      	add	r3, r2
 8008436:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800843c:	4a1d      	ldr	r2, [pc, #116]	; (80084b4 <prvHeapInit+0xb0>)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008442:	4b1c      	ldr	r3, [pc, #112]	; (80084b4 <prvHeapInit+0xb0>)
 8008444:	2200      	movs	r2, #0
 8008446:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	68ba      	ldr	r2, [r7, #8]
 800844c:	4413      	add	r3, r2
 800844e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008450:	2208      	movs	r2, #8
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	1a9b      	subs	r3, r3, r2
 8008456:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f023 0307 	bic.w	r3, r3, #7
 800845e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	4a15      	ldr	r2, [pc, #84]	; (80084b8 <prvHeapInit+0xb4>)
 8008464:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008466:	4b14      	ldr	r3, [pc, #80]	; (80084b8 <prvHeapInit+0xb4>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	2200      	movs	r2, #0
 800846c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800846e:	4b12      	ldr	r3, [pc, #72]	; (80084b8 <prvHeapInit+0xb4>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	2200      	movs	r2, #0
 8008474:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	1ad2      	subs	r2, r2, r3
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008484:	4b0c      	ldr	r3, [pc, #48]	; (80084b8 <prvHeapInit+0xb4>)
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	4a0a      	ldr	r2, [pc, #40]	; (80084bc <prvHeapInit+0xb8>)
 8008492:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	4a09      	ldr	r2, [pc, #36]	; (80084c0 <prvHeapInit+0xbc>)
 800849a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800849c:	4b09      	ldr	r3, [pc, #36]	; (80084c4 <prvHeapInit+0xc0>)
 800849e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80084a2:	601a      	str	r2, [r3, #0]
}
 80084a4:	bf00      	nop
 80084a6:	3714      	adds	r7, #20
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr
 80084b0:	20000c30 	.word	0x20000c30
 80084b4:	20001830 	.word	0x20001830
 80084b8:	20001838 	.word	0x20001838
 80084bc:	20001840 	.word	0x20001840
 80084c0:	2000183c 	.word	0x2000183c
 80084c4:	20001844 	.word	0x20001844

080084c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80084c8:	b480      	push	{r7}
 80084ca:	b085      	sub	sp, #20
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80084d0:	4b28      	ldr	r3, [pc, #160]	; (8008574 <prvInsertBlockIntoFreeList+0xac>)
 80084d2:	60fb      	str	r3, [r7, #12]
 80084d4:	e002      	b.n	80084dc <prvInsertBlockIntoFreeList+0x14>
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	60fb      	str	r3, [r7, #12]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d8f7      	bhi.n	80084d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	68ba      	ldr	r2, [r7, #8]
 80084f0:	4413      	add	r3, r2
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d108      	bne.n	800850a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	685a      	ldr	r2, [r3, #4]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	441a      	add	r2, r3
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	68ba      	ldr	r2, [r7, #8]
 8008514:	441a      	add	r2, r3
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	429a      	cmp	r2, r3
 800851c:	d118      	bne.n	8008550 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	4b15      	ldr	r3, [pc, #84]	; (8008578 <prvInsertBlockIntoFreeList+0xb0>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	429a      	cmp	r2, r3
 8008528:	d00d      	beq.n	8008546 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	685a      	ldr	r2, [r3, #4]
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	441a      	add	r2, r3
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	601a      	str	r2, [r3, #0]
 8008544:	e008      	b.n	8008558 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008546:	4b0c      	ldr	r3, [pc, #48]	; (8008578 <prvInsertBlockIntoFreeList+0xb0>)
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	601a      	str	r2, [r3, #0]
 800854e:	e003      	b.n	8008558 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008558:	68fa      	ldr	r2, [r7, #12]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	429a      	cmp	r2, r3
 800855e:	d002      	beq.n	8008566 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008566:	bf00      	nop
 8008568:	3714      	adds	r7, #20
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr
 8008572:	bf00      	nop
 8008574:	20001830 	.word	0x20001830
 8008578:	20001838 	.word	0x20001838

0800857c <std>:
 800857c:	2300      	movs	r3, #0
 800857e:	b510      	push	{r4, lr}
 8008580:	4604      	mov	r4, r0
 8008582:	e9c0 3300 	strd	r3, r3, [r0]
 8008586:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800858a:	6083      	str	r3, [r0, #8]
 800858c:	8181      	strh	r1, [r0, #12]
 800858e:	6643      	str	r3, [r0, #100]	; 0x64
 8008590:	81c2      	strh	r2, [r0, #14]
 8008592:	6183      	str	r3, [r0, #24]
 8008594:	4619      	mov	r1, r3
 8008596:	2208      	movs	r2, #8
 8008598:	305c      	adds	r0, #92	; 0x5c
 800859a:	f000 fa05 	bl	80089a8 <memset>
 800859e:	4b0d      	ldr	r3, [pc, #52]	; (80085d4 <std+0x58>)
 80085a0:	6263      	str	r3, [r4, #36]	; 0x24
 80085a2:	4b0d      	ldr	r3, [pc, #52]	; (80085d8 <std+0x5c>)
 80085a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80085a6:	4b0d      	ldr	r3, [pc, #52]	; (80085dc <std+0x60>)
 80085a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80085aa:	4b0d      	ldr	r3, [pc, #52]	; (80085e0 <std+0x64>)
 80085ac:	6323      	str	r3, [r4, #48]	; 0x30
 80085ae:	4b0d      	ldr	r3, [pc, #52]	; (80085e4 <std+0x68>)
 80085b0:	6224      	str	r4, [r4, #32]
 80085b2:	429c      	cmp	r4, r3
 80085b4:	d006      	beq.n	80085c4 <std+0x48>
 80085b6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80085ba:	4294      	cmp	r4, r2
 80085bc:	d002      	beq.n	80085c4 <std+0x48>
 80085be:	33d0      	adds	r3, #208	; 0xd0
 80085c0:	429c      	cmp	r4, r3
 80085c2:	d105      	bne.n	80085d0 <std+0x54>
 80085c4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80085c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085cc:	f000 baba 	b.w	8008b44 <__retarget_lock_init_recursive>
 80085d0:	bd10      	pop	{r4, pc}
 80085d2:	bf00      	nop
 80085d4:	080087f9 	.word	0x080087f9
 80085d8:	0800881b 	.word	0x0800881b
 80085dc:	08008853 	.word	0x08008853
 80085e0:	08008877 	.word	0x08008877
 80085e4:	20001848 	.word	0x20001848

080085e8 <stdio_exit_handler>:
 80085e8:	4a02      	ldr	r2, [pc, #8]	; (80085f4 <stdio_exit_handler+0xc>)
 80085ea:	4903      	ldr	r1, [pc, #12]	; (80085f8 <stdio_exit_handler+0x10>)
 80085ec:	4803      	ldr	r0, [pc, #12]	; (80085fc <stdio_exit_handler+0x14>)
 80085ee:	f000 b869 	b.w	80086c4 <_fwalk_sglue>
 80085f2:	bf00      	nop
 80085f4:	20000020 	.word	0x20000020
 80085f8:	08009435 	.word	0x08009435
 80085fc:	2000002c 	.word	0x2000002c

08008600 <cleanup_stdio>:
 8008600:	6841      	ldr	r1, [r0, #4]
 8008602:	4b0c      	ldr	r3, [pc, #48]	; (8008634 <cleanup_stdio+0x34>)
 8008604:	4299      	cmp	r1, r3
 8008606:	b510      	push	{r4, lr}
 8008608:	4604      	mov	r4, r0
 800860a:	d001      	beq.n	8008610 <cleanup_stdio+0x10>
 800860c:	f000 ff12 	bl	8009434 <_fflush_r>
 8008610:	68a1      	ldr	r1, [r4, #8]
 8008612:	4b09      	ldr	r3, [pc, #36]	; (8008638 <cleanup_stdio+0x38>)
 8008614:	4299      	cmp	r1, r3
 8008616:	d002      	beq.n	800861e <cleanup_stdio+0x1e>
 8008618:	4620      	mov	r0, r4
 800861a:	f000 ff0b 	bl	8009434 <_fflush_r>
 800861e:	68e1      	ldr	r1, [r4, #12]
 8008620:	4b06      	ldr	r3, [pc, #24]	; (800863c <cleanup_stdio+0x3c>)
 8008622:	4299      	cmp	r1, r3
 8008624:	d004      	beq.n	8008630 <cleanup_stdio+0x30>
 8008626:	4620      	mov	r0, r4
 8008628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800862c:	f000 bf02 	b.w	8009434 <_fflush_r>
 8008630:	bd10      	pop	{r4, pc}
 8008632:	bf00      	nop
 8008634:	20001848 	.word	0x20001848
 8008638:	200018b0 	.word	0x200018b0
 800863c:	20001918 	.word	0x20001918

08008640 <global_stdio_init.part.0>:
 8008640:	b510      	push	{r4, lr}
 8008642:	4b0b      	ldr	r3, [pc, #44]	; (8008670 <global_stdio_init.part.0+0x30>)
 8008644:	4c0b      	ldr	r4, [pc, #44]	; (8008674 <global_stdio_init.part.0+0x34>)
 8008646:	4a0c      	ldr	r2, [pc, #48]	; (8008678 <global_stdio_init.part.0+0x38>)
 8008648:	601a      	str	r2, [r3, #0]
 800864a:	4620      	mov	r0, r4
 800864c:	2200      	movs	r2, #0
 800864e:	2104      	movs	r1, #4
 8008650:	f7ff ff94 	bl	800857c <std>
 8008654:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008658:	2201      	movs	r2, #1
 800865a:	2109      	movs	r1, #9
 800865c:	f7ff ff8e 	bl	800857c <std>
 8008660:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008664:	2202      	movs	r2, #2
 8008666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800866a:	2112      	movs	r1, #18
 800866c:	f7ff bf86 	b.w	800857c <std>
 8008670:	20001980 	.word	0x20001980
 8008674:	20001848 	.word	0x20001848
 8008678:	080085e9 	.word	0x080085e9

0800867c <__sfp_lock_acquire>:
 800867c:	4801      	ldr	r0, [pc, #4]	; (8008684 <__sfp_lock_acquire+0x8>)
 800867e:	f000 ba62 	b.w	8008b46 <__retarget_lock_acquire_recursive>
 8008682:	bf00      	nop
 8008684:	20001989 	.word	0x20001989

08008688 <__sfp_lock_release>:
 8008688:	4801      	ldr	r0, [pc, #4]	; (8008690 <__sfp_lock_release+0x8>)
 800868a:	f000 ba5d 	b.w	8008b48 <__retarget_lock_release_recursive>
 800868e:	bf00      	nop
 8008690:	20001989 	.word	0x20001989

08008694 <__sinit>:
 8008694:	b510      	push	{r4, lr}
 8008696:	4604      	mov	r4, r0
 8008698:	f7ff fff0 	bl	800867c <__sfp_lock_acquire>
 800869c:	6a23      	ldr	r3, [r4, #32]
 800869e:	b11b      	cbz	r3, 80086a8 <__sinit+0x14>
 80086a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086a4:	f7ff bff0 	b.w	8008688 <__sfp_lock_release>
 80086a8:	4b04      	ldr	r3, [pc, #16]	; (80086bc <__sinit+0x28>)
 80086aa:	6223      	str	r3, [r4, #32]
 80086ac:	4b04      	ldr	r3, [pc, #16]	; (80086c0 <__sinit+0x2c>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d1f5      	bne.n	80086a0 <__sinit+0xc>
 80086b4:	f7ff ffc4 	bl	8008640 <global_stdio_init.part.0>
 80086b8:	e7f2      	b.n	80086a0 <__sinit+0xc>
 80086ba:	bf00      	nop
 80086bc:	08008601 	.word	0x08008601
 80086c0:	20001980 	.word	0x20001980

080086c4 <_fwalk_sglue>:
 80086c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086c8:	4607      	mov	r7, r0
 80086ca:	4688      	mov	r8, r1
 80086cc:	4614      	mov	r4, r2
 80086ce:	2600      	movs	r6, #0
 80086d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086d4:	f1b9 0901 	subs.w	r9, r9, #1
 80086d8:	d505      	bpl.n	80086e6 <_fwalk_sglue+0x22>
 80086da:	6824      	ldr	r4, [r4, #0]
 80086dc:	2c00      	cmp	r4, #0
 80086de:	d1f7      	bne.n	80086d0 <_fwalk_sglue+0xc>
 80086e0:	4630      	mov	r0, r6
 80086e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086e6:	89ab      	ldrh	r3, [r5, #12]
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d907      	bls.n	80086fc <_fwalk_sglue+0x38>
 80086ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086f0:	3301      	adds	r3, #1
 80086f2:	d003      	beq.n	80086fc <_fwalk_sglue+0x38>
 80086f4:	4629      	mov	r1, r5
 80086f6:	4638      	mov	r0, r7
 80086f8:	47c0      	blx	r8
 80086fa:	4306      	orrs	r6, r0
 80086fc:	3568      	adds	r5, #104	; 0x68
 80086fe:	e7e9      	b.n	80086d4 <_fwalk_sglue+0x10>

08008700 <_puts_r>:
 8008700:	6a03      	ldr	r3, [r0, #32]
 8008702:	b570      	push	{r4, r5, r6, lr}
 8008704:	6884      	ldr	r4, [r0, #8]
 8008706:	4605      	mov	r5, r0
 8008708:	460e      	mov	r6, r1
 800870a:	b90b      	cbnz	r3, 8008710 <_puts_r+0x10>
 800870c:	f7ff ffc2 	bl	8008694 <__sinit>
 8008710:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008712:	07db      	lsls	r3, r3, #31
 8008714:	d405      	bmi.n	8008722 <_puts_r+0x22>
 8008716:	89a3      	ldrh	r3, [r4, #12]
 8008718:	0598      	lsls	r0, r3, #22
 800871a:	d402      	bmi.n	8008722 <_puts_r+0x22>
 800871c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800871e:	f000 fa12 	bl	8008b46 <__retarget_lock_acquire_recursive>
 8008722:	89a3      	ldrh	r3, [r4, #12]
 8008724:	0719      	lsls	r1, r3, #28
 8008726:	d513      	bpl.n	8008750 <_puts_r+0x50>
 8008728:	6923      	ldr	r3, [r4, #16]
 800872a:	b18b      	cbz	r3, 8008750 <_puts_r+0x50>
 800872c:	3e01      	subs	r6, #1
 800872e:	68a3      	ldr	r3, [r4, #8]
 8008730:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008734:	3b01      	subs	r3, #1
 8008736:	60a3      	str	r3, [r4, #8]
 8008738:	b9e9      	cbnz	r1, 8008776 <_puts_r+0x76>
 800873a:	2b00      	cmp	r3, #0
 800873c:	da2e      	bge.n	800879c <_puts_r+0x9c>
 800873e:	4622      	mov	r2, r4
 8008740:	210a      	movs	r1, #10
 8008742:	4628      	mov	r0, r5
 8008744:	f000 f89b 	bl	800887e <__swbuf_r>
 8008748:	3001      	adds	r0, #1
 800874a:	d007      	beq.n	800875c <_puts_r+0x5c>
 800874c:	250a      	movs	r5, #10
 800874e:	e007      	b.n	8008760 <_puts_r+0x60>
 8008750:	4621      	mov	r1, r4
 8008752:	4628      	mov	r0, r5
 8008754:	f000 f8d0 	bl	80088f8 <__swsetup_r>
 8008758:	2800      	cmp	r0, #0
 800875a:	d0e7      	beq.n	800872c <_puts_r+0x2c>
 800875c:	f04f 35ff 	mov.w	r5, #4294967295
 8008760:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008762:	07da      	lsls	r2, r3, #31
 8008764:	d405      	bmi.n	8008772 <_puts_r+0x72>
 8008766:	89a3      	ldrh	r3, [r4, #12]
 8008768:	059b      	lsls	r3, r3, #22
 800876a:	d402      	bmi.n	8008772 <_puts_r+0x72>
 800876c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800876e:	f000 f9eb 	bl	8008b48 <__retarget_lock_release_recursive>
 8008772:	4628      	mov	r0, r5
 8008774:	bd70      	pop	{r4, r5, r6, pc}
 8008776:	2b00      	cmp	r3, #0
 8008778:	da04      	bge.n	8008784 <_puts_r+0x84>
 800877a:	69a2      	ldr	r2, [r4, #24]
 800877c:	429a      	cmp	r2, r3
 800877e:	dc06      	bgt.n	800878e <_puts_r+0x8e>
 8008780:	290a      	cmp	r1, #10
 8008782:	d004      	beq.n	800878e <_puts_r+0x8e>
 8008784:	6823      	ldr	r3, [r4, #0]
 8008786:	1c5a      	adds	r2, r3, #1
 8008788:	6022      	str	r2, [r4, #0]
 800878a:	7019      	strb	r1, [r3, #0]
 800878c:	e7cf      	b.n	800872e <_puts_r+0x2e>
 800878e:	4622      	mov	r2, r4
 8008790:	4628      	mov	r0, r5
 8008792:	f000 f874 	bl	800887e <__swbuf_r>
 8008796:	3001      	adds	r0, #1
 8008798:	d1c9      	bne.n	800872e <_puts_r+0x2e>
 800879a:	e7df      	b.n	800875c <_puts_r+0x5c>
 800879c:	6823      	ldr	r3, [r4, #0]
 800879e:	250a      	movs	r5, #10
 80087a0:	1c5a      	adds	r2, r3, #1
 80087a2:	6022      	str	r2, [r4, #0]
 80087a4:	701d      	strb	r5, [r3, #0]
 80087a6:	e7db      	b.n	8008760 <_puts_r+0x60>

080087a8 <puts>:
 80087a8:	4b02      	ldr	r3, [pc, #8]	; (80087b4 <puts+0xc>)
 80087aa:	4601      	mov	r1, r0
 80087ac:	6818      	ldr	r0, [r3, #0]
 80087ae:	f7ff bfa7 	b.w	8008700 <_puts_r>
 80087b2:	bf00      	nop
 80087b4:	20000078 	.word	0x20000078

080087b8 <siprintf>:
 80087b8:	b40e      	push	{r1, r2, r3}
 80087ba:	b500      	push	{lr}
 80087bc:	b09c      	sub	sp, #112	; 0x70
 80087be:	ab1d      	add	r3, sp, #116	; 0x74
 80087c0:	9002      	str	r0, [sp, #8]
 80087c2:	9006      	str	r0, [sp, #24]
 80087c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80087c8:	4809      	ldr	r0, [pc, #36]	; (80087f0 <siprintf+0x38>)
 80087ca:	9107      	str	r1, [sp, #28]
 80087cc:	9104      	str	r1, [sp, #16]
 80087ce:	4909      	ldr	r1, [pc, #36]	; (80087f4 <siprintf+0x3c>)
 80087d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80087d4:	9105      	str	r1, [sp, #20]
 80087d6:	6800      	ldr	r0, [r0, #0]
 80087d8:	9301      	str	r3, [sp, #4]
 80087da:	a902      	add	r1, sp, #8
 80087dc:	f000 fb16 	bl	8008e0c <_svfiprintf_r>
 80087e0:	9b02      	ldr	r3, [sp, #8]
 80087e2:	2200      	movs	r2, #0
 80087e4:	701a      	strb	r2, [r3, #0]
 80087e6:	b01c      	add	sp, #112	; 0x70
 80087e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80087ec:	b003      	add	sp, #12
 80087ee:	4770      	bx	lr
 80087f0:	20000078 	.word	0x20000078
 80087f4:	ffff0208 	.word	0xffff0208

080087f8 <__sread>:
 80087f8:	b510      	push	{r4, lr}
 80087fa:	460c      	mov	r4, r1
 80087fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008800:	f000 f952 	bl	8008aa8 <_read_r>
 8008804:	2800      	cmp	r0, #0
 8008806:	bfab      	itete	ge
 8008808:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800880a:	89a3      	ldrhlt	r3, [r4, #12]
 800880c:	181b      	addge	r3, r3, r0
 800880e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008812:	bfac      	ite	ge
 8008814:	6563      	strge	r3, [r4, #84]	; 0x54
 8008816:	81a3      	strhlt	r3, [r4, #12]
 8008818:	bd10      	pop	{r4, pc}

0800881a <__swrite>:
 800881a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800881e:	461f      	mov	r7, r3
 8008820:	898b      	ldrh	r3, [r1, #12]
 8008822:	05db      	lsls	r3, r3, #23
 8008824:	4605      	mov	r5, r0
 8008826:	460c      	mov	r4, r1
 8008828:	4616      	mov	r6, r2
 800882a:	d505      	bpl.n	8008838 <__swrite+0x1e>
 800882c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008830:	2302      	movs	r3, #2
 8008832:	2200      	movs	r2, #0
 8008834:	f000 f926 	bl	8008a84 <_lseek_r>
 8008838:	89a3      	ldrh	r3, [r4, #12]
 800883a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800883e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008842:	81a3      	strh	r3, [r4, #12]
 8008844:	4632      	mov	r2, r6
 8008846:	463b      	mov	r3, r7
 8008848:	4628      	mov	r0, r5
 800884a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800884e:	f000 b93d 	b.w	8008acc <_write_r>

08008852 <__sseek>:
 8008852:	b510      	push	{r4, lr}
 8008854:	460c      	mov	r4, r1
 8008856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800885a:	f000 f913 	bl	8008a84 <_lseek_r>
 800885e:	1c43      	adds	r3, r0, #1
 8008860:	89a3      	ldrh	r3, [r4, #12]
 8008862:	bf15      	itete	ne
 8008864:	6560      	strne	r0, [r4, #84]	; 0x54
 8008866:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800886a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800886e:	81a3      	strheq	r3, [r4, #12]
 8008870:	bf18      	it	ne
 8008872:	81a3      	strhne	r3, [r4, #12]
 8008874:	bd10      	pop	{r4, pc}

08008876 <__sclose>:
 8008876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800887a:	f000 b89d 	b.w	80089b8 <_close_r>

0800887e <__swbuf_r>:
 800887e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008880:	460e      	mov	r6, r1
 8008882:	4614      	mov	r4, r2
 8008884:	4605      	mov	r5, r0
 8008886:	b118      	cbz	r0, 8008890 <__swbuf_r+0x12>
 8008888:	6a03      	ldr	r3, [r0, #32]
 800888a:	b90b      	cbnz	r3, 8008890 <__swbuf_r+0x12>
 800888c:	f7ff ff02 	bl	8008694 <__sinit>
 8008890:	69a3      	ldr	r3, [r4, #24]
 8008892:	60a3      	str	r3, [r4, #8]
 8008894:	89a3      	ldrh	r3, [r4, #12]
 8008896:	071a      	lsls	r2, r3, #28
 8008898:	d525      	bpl.n	80088e6 <__swbuf_r+0x68>
 800889a:	6923      	ldr	r3, [r4, #16]
 800889c:	b31b      	cbz	r3, 80088e6 <__swbuf_r+0x68>
 800889e:	6823      	ldr	r3, [r4, #0]
 80088a0:	6922      	ldr	r2, [r4, #16]
 80088a2:	1a98      	subs	r0, r3, r2
 80088a4:	6963      	ldr	r3, [r4, #20]
 80088a6:	b2f6      	uxtb	r6, r6
 80088a8:	4283      	cmp	r3, r0
 80088aa:	4637      	mov	r7, r6
 80088ac:	dc04      	bgt.n	80088b8 <__swbuf_r+0x3a>
 80088ae:	4621      	mov	r1, r4
 80088b0:	4628      	mov	r0, r5
 80088b2:	f000 fdbf 	bl	8009434 <_fflush_r>
 80088b6:	b9e0      	cbnz	r0, 80088f2 <__swbuf_r+0x74>
 80088b8:	68a3      	ldr	r3, [r4, #8]
 80088ba:	3b01      	subs	r3, #1
 80088bc:	60a3      	str	r3, [r4, #8]
 80088be:	6823      	ldr	r3, [r4, #0]
 80088c0:	1c5a      	adds	r2, r3, #1
 80088c2:	6022      	str	r2, [r4, #0]
 80088c4:	701e      	strb	r6, [r3, #0]
 80088c6:	6962      	ldr	r2, [r4, #20]
 80088c8:	1c43      	adds	r3, r0, #1
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d004      	beq.n	80088d8 <__swbuf_r+0x5a>
 80088ce:	89a3      	ldrh	r3, [r4, #12]
 80088d0:	07db      	lsls	r3, r3, #31
 80088d2:	d506      	bpl.n	80088e2 <__swbuf_r+0x64>
 80088d4:	2e0a      	cmp	r6, #10
 80088d6:	d104      	bne.n	80088e2 <__swbuf_r+0x64>
 80088d8:	4621      	mov	r1, r4
 80088da:	4628      	mov	r0, r5
 80088dc:	f000 fdaa 	bl	8009434 <_fflush_r>
 80088e0:	b938      	cbnz	r0, 80088f2 <__swbuf_r+0x74>
 80088e2:	4638      	mov	r0, r7
 80088e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088e6:	4621      	mov	r1, r4
 80088e8:	4628      	mov	r0, r5
 80088ea:	f000 f805 	bl	80088f8 <__swsetup_r>
 80088ee:	2800      	cmp	r0, #0
 80088f0:	d0d5      	beq.n	800889e <__swbuf_r+0x20>
 80088f2:	f04f 37ff 	mov.w	r7, #4294967295
 80088f6:	e7f4      	b.n	80088e2 <__swbuf_r+0x64>

080088f8 <__swsetup_r>:
 80088f8:	b538      	push	{r3, r4, r5, lr}
 80088fa:	4b2a      	ldr	r3, [pc, #168]	; (80089a4 <__swsetup_r+0xac>)
 80088fc:	4605      	mov	r5, r0
 80088fe:	6818      	ldr	r0, [r3, #0]
 8008900:	460c      	mov	r4, r1
 8008902:	b118      	cbz	r0, 800890c <__swsetup_r+0x14>
 8008904:	6a03      	ldr	r3, [r0, #32]
 8008906:	b90b      	cbnz	r3, 800890c <__swsetup_r+0x14>
 8008908:	f7ff fec4 	bl	8008694 <__sinit>
 800890c:	89a3      	ldrh	r3, [r4, #12]
 800890e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008912:	0718      	lsls	r0, r3, #28
 8008914:	d422      	bmi.n	800895c <__swsetup_r+0x64>
 8008916:	06d9      	lsls	r1, r3, #27
 8008918:	d407      	bmi.n	800892a <__swsetup_r+0x32>
 800891a:	2309      	movs	r3, #9
 800891c:	602b      	str	r3, [r5, #0]
 800891e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008922:	81a3      	strh	r3, [r4, #12]
 8008924:	f04f 30ff 	mov.w	r0, #4294967295
 8008928:	e034      	b.n	8008994 <__swsetup_r+0x9c>
 800892a:	0758      	lsls	r0, r3, #29
 800892c:	d512      	bpl.n	8008954 <__swsetup_r+0x5c>
 800892e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008930:	b141      	cbz	r1, 8008944 <__swsetup_r+0x4c>
 8008932:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008936:	4299      	cmp	r1, r3
 8008938:	d002      	beq.n	8008940 <__swsetup_r+0x48>
 800893a:	4628      	mov	r0, r5
 800893c:	f000 f914 	bl	8008b68 <_free_r>
 8008940:	2300      	movs	r3, #0
 8008942:	6363      	str	r3, [r4, #52]	; 0x34
 8008944:	89a3      	ldrh	r3, [r4, #12]
 8008946:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800894a:	81a3      	strh	r3, [r4, #12]
 800894c:	2300      	movs	r3, #0
 800894e:	6063      	str	r3, [r4, #4]
 8008950:	6923      	ldr	r3, [r4, #16]
 8008952:	6023      	str	r3, [r4, #0]
 8008954:	89a3      	ldrh	r3, [r4, #12]
 8008956:	f043 0308 	orr.w	r3, r3, #8
 800895a:	81a3      	strh	r3, [r4, #12]
 800895c:	6923      	ldr	r3, [r4, #16]
 800895e:	b94b      	cbnz	r3, 8008974 <__swsetup_r+0x7c>
 8008960:	89a3      	ldrh	r3, [r4, #12]
 8008962:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008966:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800896a:	d003      	beq.n	8008974 <__swsetup_r+0x7c>
 800896c:	4621      	mov	r1, r4
 800896e:	4628      	mov	r0, r5
 8008970:	f000 fdae 	bl	80094d0 <__smakebuf_r>
 8008974:	89a0      	ldrh	r0, [r4, #12]
 8008976:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800897a:	f010 0301 	ands.w	r3, r0, #1
 800897e:	d00a      	beq.n	8008996 <__swsetup_r+0x9e>
 8008980:	2300      	movs	r3, #0
 8008982:	60a3      	str	r3, [r4, #8]
 8008984:	6963      	ldr	r3, [r4, #20]
 8008986:	425b      	negs	r3, r3
 8008988:	61a3      	str	r3, [r4, #24]
 800898a:	6923      	ldr	r3, [r4, #16]
 800898c:	b943      	cbnz	r3, 80089a0 <__swsetup_r+0xa8>
 800898e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008992:	d1c4      	bne.n	800891e <__swsetup_r+0x26>
 8008994:	bd38      	pop	{r3, r4, r5, pc}
 8008996:	0781      	lsls	r1, r0, #30
 8008998:	bf58      	it	pl
 800899a:	6963      	ldrpl	r3, [r4, #20]
 800899c:	60a3      	str	r3, [r4, #8]
 800899e:	e7f4      	b.n	800898a <__swsetup_r+0x92>
 80089a0:	2000      	movs	r0, #0
 80089a2:	e7f7      	b.n	8008994 <__swsetup_r+0x9c>
 80089a4:	20000078 	.word	0x20000078

080089a8 <memset>:
 80089a8:	4402      	add	r2, r0
 80089aa:	4603      	mov	r3, r0
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d100      	bne.n	80089b2 <memset+0xa>
 80089b0:	4770      	bx	lr
 80089b2:	f803 1b01 	strb.w	r1, [r3], #1
 80089b6:	e7f9      	b.n	80089ac <memset+0x4>

080089b8 <_close_r>:
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	4d06      	ldr	r5, [pc, #24]	; (80089d4 <_close_r+0x1c>)
 80089bc:	2300      	movs	r3, #0
 80089be:	4604      	mov	r4, r0
 80089c0:	4608      	mov	r0, r1
 80089c2:	602b      	str	r3, [r5, #0]
 80089c4:	f7f8 fbaf 	bl	8001126 <_close>
 80089c8:	1c43      	adds	r3, r0, #1
 80089ca:	d102      	bne.n	80089d2 <_close_r+0x1a>
 80089cc:	682b      	ldr	r3, [r5, #0]
 80089ce:	b103      	cbz	r3, 80089d2 <_close_r+0x1a>
 80089d0:	6023      	str	r3, [r4, #0]
 80089d2:	bd38      	pop	{r3, r4, r5, pc}
 80089d4:	20001984 	.word	0x20001984

080089d8 <_reclaim_reent>:
 80089d8:	4b29      	ldr	r3, [pc, #164]	; (8008a80 <_reclaim_reent+0xa8>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4283      	cmp	r3, r0
 80089de:	b570      	push	{r4, r5, r6, lr}
 80089e0:	4604      	mov	r4, r0
 80089e2:	d04b      	beq.n	8008a7c <_reclaim_reent+0xa4>
 80089e4:	69c3      	ldr	r3, [r0, #28]
 80089e6:	b143      	cbz	r3, 80089fa <_reclaim_reent+0x22>
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d144      	bne.n	8008a78 <_reclaim_reent+0xa0>
 80089ee:	69e3      	ldr	r3, [r4, #28]
 80089f0:	6819      	ldr	r1, [r3, #0]
 80089f2:	b111      	cbz	r1, 80089fa <_reclaim_reent+0x22>
 80089f4:	4620      	mov	r0, r4
 80089f6:	f000 f8b7 	bl	8008b68 <_free_r>
 80089fa:	6961      	ldr	r1, [r4, #20]
 80089fc:	b111      	cbz	r1, 8008a04 <_reclaim_reent+0x2c>
 80089fe:	4620      	mov	r0, r4
 8008a00:	f000 f8b2 	bl	8008b68 <_free_r>
 8008a04:	69e1      	ldr	r1, [r4, #28]
 8008a06:	b111      	cbz	r1, 8008a0e <_reclaim_reent+0x36>
 8008a08:	4620      	mov	r0, r4
 8008a0a:	f000 f8ad 	bl	8008b68 <_free_r>
 8008a0e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008a10:	b111      	cbz	r1, 8008a18 <_reclaim_reent+0x40>
 8008a12:	4620      	mov	r0, r4
 8008a14:	f000 f8a8 	bl	8008b68 <_free_r>
 8008a18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a1a:	b111      	cbz	r1, 8008a22 <_reclaim_reent+0x4a>
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	f000 f8a3 	bl	8008b68 <_free_r>
 8008a22:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008a24:	b111      	cbz	r1, 8008a2c <_reclaim_reent+0x54>
 8008a26:	4620      	mov	r0, r4
 8008a28:	f000 f89e 	bl	8008b68 <_free_r>
 8008a2c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008a2e:	b111      	cbz	r1, 8008a36 <_reclaim_reent+0x5e>
 8008a30:	4620      	mov	r0, r4
 8008a32:	f000 f899 	bl	8008b68 <_free_r>
 8008a36:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008a38:	b111      	cbz	r1, 8008a40 <_reclaim_reent+0x68>
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	f000 f894 	bl	8008b68 <_free_r>
 8008a40:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008a42:	b111      	cbz	r1, 8008a4a <_reclaim_reent+0x72>
 8008a44:	4620      	mov	r0, r4
 8008a46:	f000 f88f 	bl	8008b68 <_free_r>
 8008a4a:	6a23      	ldr	r3, [r4, #32]
 8008a4c:	b1b3      	cbz	r3, 8008a7c <_reclaim_reent+0xa4>
 8008a4e:	4620      	mov	r0, r4
 8008a50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008a54:	4718      	bx	r3
 8008a56:	5949      	ldr	r1, [r1, r5]
 8008a58:	b941      	cbnz	r1, 8008a6c <_reclaim_reent+0x94>
 8008a5a:	3504      	adds	r5, #4
 8008a5c:	69e3      	ldr	r3, [r4, #28]
 8008a5e:	2d80      	cmp	r5, #128	; 0x80
 8008a60:	68d9      	ldr	r1, [r3, #12]
 8008a62:	d1f8      	bne.n	8008a56 <_reclaim_reent+0x7e>
 8008a64:	4620      	mov	r0, r4
 8008a66:	f000 f87f 	bl	8008b68 <_free_r>
 8008a6a:	e7c0      	b.n	80089ee <_reclaim_reent+0x16>
 8008a6c:	680e      	ldr	r6, [r1, #0]
 8008a6e:	4620      	mov	r0, r4
 8008a70:	f000 f87a 	bl	8008b68 <_free_r>
 8008a74:	4631      	mov	r1, r6
 8008a76:	e7ef      	b.n	8008a58 <_reclaim_reent+0x80>
 8008a78:	2500      	movs	r5, #0
 8008a7a:	e7ef      	b.n	8008a5c <_reclaim_reent+0x84>
 8008a7c:	bd70      	pop	{r4, r5, r6, pc}
 8008a7e:	bf00      	nop
 8008a80:	20000078 	.word	0x20000078

08008a84 <_lseek_r>:
 8008a84:	b538      	push	{r3, r4, r5, lr}
 8008a86:	4d07      	ldr	r5, [pc, #28]	; (8008aa4 <_lseek_r+0x20>)
 8008a88:	4604      	mov	r4, r0
 8008a8a:	4608      	mov	r0, r1
 8008a8c:	4611      	mov	r1, r2
 8008a8e:	2200      	movs	r2, #0
 8008a90:	602a      	str	r2, [r5, #0]
 8008a92:	461a      	mov	r2, r3
 8008a94:	f7f8 fb6e 	bl	8001174 <_lseek>
 8008a98:	1c43      	adds	r3, r0, #1
 8008a9a:	d102      	bne.n	8008aa2 <_lseek_r+0x1e>
 8008a9c:	682b      	ldr	r3, [r5, #0]
 8008a9e:	b103      	cbz	r3, 8008aa2 <_lseek_r+0x1e>
 8008aa0:	6023      	str	r3, [r4, #0]
 8008aa2:	bd38      	pop	{r3, r4, r5, pc}
 8008aa4:	20001984 	.word	0x20001984

08008aa8 <_read_r>:
 8008aa8:	b538      	push	{r3, r4, r5, lr}
 8008aaa:	4d07      	ldr	r5, [pc, #28]	; (8008ac8 <_read_r+0x20>)
 8008aac:	4604      	mov	r4, r0
 8008aae:	4608      	mov	r0, r1
 8008ab0:	4611      	mov	r1, r2
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	602a      	str	r2, [r5, #0]
 8008ab6:	461a      	mov	r2, r3
 8008ab8:	f7f8 fb18 	bl	80010ec <_read>
 8008abc:	1c43      	adds	r3, r0, #1
 8008abe:	d102      	bne.n	8008ac6 <_read_r+0x1e>
 8008ac0:	682b      	ldr	r3, [r5, #0]
 8008ac2:	b103      	cbz	r3, 8008ac6 <_read_r+0x1e>
 8008ac4:	6023      	str	r3, [r4, #0]
 8008ac6:	bd38      	pop	{r3, r4, r5, pc}
 8008ac8:	20001984 	.word	0x20001984

08008acc <_write_r>:
 8008acc:	b538      	push	{r3, r4, r5, lr}
 8008ace:	4d07      	ldr	r5, [pc, #28]	; (8008aec <_write_r+0x20>)
 8008ad0:	4604      	mov	r4, r0
 8008ad2:	4608      	mov	r0, r1
 8008ad4:	4611      	mov	r1, r2
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	602a      	str	r2, [r5, #0]
 8008ada:	461a      	mov	r2, r3
 8008adc:	f7f7 fe25 	bl	800072a <_write>
 8008ae0:	1c43      	adds	r3, r0, #1
 8008ae2:	d102      	bne.n	8008aea <_write_r+0x1e>
 8008ae4:	682b      	ldr	r3, [r5, #0]
 8008ae6:	b103      	cbz	r3, 8008aea <_write_r+0x1e>
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	20001984 	.word	0x20001984

08008af0 <__errno>:
 8008af0:	4b01      	ldr	r3, [pc, #4]	; (8008af8 <__errno+0x8>)
 8008af2:	6818      	ldr	r0, [r3, #0]
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	20000078 	.word	0x20000078

08008afc <__libc_init_array>:
 8008afc:	b570      	push	{r4, r5, r6, lr}
 8008afe:	4d0d      	ldr	r5, [pc, #52]	; (8008b34 <__libc_init_array+0x38>)
 8008b00:	4c0d      	ldr	r4, [pc, #52]	; (8008b38 <__libc_init_array+0x3c>)
 8008b02:	1b64      	subs	r4, r4, r5
 8008b04:	10a4      	asrs	r4, r4, #2
 8008b06:	2600      	movs	r6, #0
 8008b08:	42a6      	cmp	r6, r4
 8008b0a:	d109      	bne.n	8008b20 <__libc_init_array+0x24>
 8008b0c:	4d0b      	ldr	r5, [pc, #44]	; (8008b3c <__libc_init_array+0x40>)
 8008b0e:	4c0c      	ldr	r4, [pc, #48]	; (8008b40 <__libc_init_array+0x44>)
 8008b10:	f000 fd9e 	bl	8009650 <_init>
 8008b14:	1b64      	subs	r4, r4, r5
 8008b16:	10a4      	asrs	r4, r4, #2
 8008b18:	2600      	movs	r6, #0
 8008b1a:	42a6      	cmp	r6, r4
 8008b1c:	d105      	bne.n	8008b2a <__libc_init_array+0x2e>
 8008b1e:	bd70      	pop	{r4, r5, r6, pc}
 8008b20:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b24:	4798      	blx	r3
 8008b26:	3601      	adds	r6, #1
 8008b28:	e7ee      	b.n	8008b08 <__libc_init_array+0xc>
 8008b2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b2e:	4798      	blx	r3
 8008b30:	3601      	adds	r6, #1
 8008b32:	e7f2      	b.n	8008b1a <__libc_init_array+0x1e>
 8008b34:	080097d8 	.word	0x080097d8
 8008b38:	080097d8 	.word	0x080097d8
 8008b3c:	080097d8 	.word	0x080097d8
 8008b40:	080097dc 	.word	0x080097dc

08008b44 <__retarget_lock_init_recursive>:
 8008b44:	4770      	bx	lr

08008b46 <__retarget_lock_acquire_recursive>:
 8008b46:	4770      	bx	lr

08008b48 <__retarget_lock_release_recursive>:
 8008b48:	4770      	bx	lr

08008b4a <memcpy>:
 8008b4a:	440a      	add	r2, r1
 8008b4c:	4291      	cmp	r1, r2
 8008b4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b52:	d100      	bne.n	8008b56 <memcpy+0xc>
 8008b54:	4770      	bx	lr
 8008b56:	b510      	push	{r4, lr}
 8008b58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b60:	4291      	cmp	r1, r2
 8008b62:	d1f9      	bne.n	8008b58 <memcpy+0xe>
 8008b64:	bd10      	pop	{r4, pc}
	...

08008b68 <_free_r>:
 8008b68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b6a:	2900      	cmp	r1, #0
 8008b6c:	d044      	beq.n	8008bf8 <_free_r+0x90>
 8008b6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b72:	9001      	str	r0, [sp, #4]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	f1a1 0404 	sub.w	r4, r1, #4
 8008b7a:	bfb8      	it	lt
 8008b7c:	18e4      	addlt	r4, r4, r3
 8008b7e:	f000 f8df 	bl	8008d40 <__malloc_lock>
 8008b82:	4a1e      	ldr	r2, [pc, #120]	; (8008bfc <_free_r+0x94>)
 8008b84:	9801      	ldr	r0, [sp, #4]
 8008b86:	6813      	ldr	r3, [r2, #0]
 8008b88:	b933      	cbnz	r3, 8008b98 <_free_r+0x30>
 8008b8a:	6063      	str	r3, [r4, #4]
 8008b8c:	6014      	str	r4, [r2, #0]
 8008b8e:	b003      	add	sp, #12
 8008b90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b94:	f000 b8da 	b.w	8008d4c <__malloc_unlock>
 8008b98:	42a3      	cmp	r3, r4
 8008b9a:	d908      	bls.n	8008bae <_free_r+0x46>
 8008b9c:	6825      	ldr	r5, [r4, #0]
 8008b9e:	1961      	adds	r1, r4, r5
 8008ba0:	428b      	cmp	r3, r1
 8008ba2:	bf01      	itttt	eq
 8008ba4:	6819      	ldreq	r1, [r3, #0]
 8008ba6:	685b      	ldreq	r3, [r3, #4]
 8008ba8:	1949      	addeq	r1, r1, r5
 8008baa:	6021      	streq	r1, [r4, #0]
 8008bac:	e7ed      	b.n	8008b8a <_free_r+0x22>
 8008bae:	461a      	mov	r2, r3
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	b10b      	cbz	r3, 8008bb8 <_free_r+0x50>
 8008bb4:	42a3      	cmp	r3, r4
 8008bb6:	d9fa      	bls.n	8008bae <_free_r+0x46>
 8008bb8:	6811      	ldr	r1, [r2, #0]
 8008bba:	1855      	adds	r5, r2, r1
 8008bbc:	42a5      	cmp	r5, r4
 8008bbe:	d10b      	bne.n	8008bd8 <_free_r+0x70>
 8008bc0:	6824      	ldr	r4, [r4, #0]
 8008bc2:	4421      	add	r1, r4
 8008bc4:	1854      	adds	r4, r2, r1
 8008bc6:	42a3      	cmp	r3, r4
 8008bc8:	6011      	str	r1, [r2, #0]
 8008bca:	d1e0      	bne.n	8008b8e <_free_r+0x26>
 8008bcc:	681c      	ldr	r4, [r3, #0]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	6053      	str	r3, [r2, #4]
 8008bd2:	440c      	add	r4, r1
 8008bd4:	6014      	str	r4, [r2, #0]
 8008bd6:	e7da      	b.n	8008b8e <_free_r+0x26>
 8008bd8:	d902      	bls.n	8008be0 <_free_r+0x78>
 8008bda:	230c      	movs	r3, #12
 8008bdc:	6003      	str	r3, [r0, #0]
 8008bde:	e7d6      	b.n	8008b8e <_free_r+0x26>
 8008be0:	6825      	ldr	r5, [r4, #0]
 8008be2:	1961      	adds	r1, r4, r5
 8008be4:	428b      	cmp	r3, r1
 8008be6:	bf04      	itt	eq
 8008be8:	6819      	ldreq	r1, [r3, #0]
 8008bea:	685b      	ldreq	r3, [r3, #4]
 8008bec:	6063      	str	r3, [r4, #4]
 8008bee:	bf04      	itt	eq
 8008bf0:	1949      	addeq	r1, r1, r5
 8008bf2:	6021      	streq	r1, [r4, #0]
 8008bf4:	6054      	str	r4, [r2, #4]
 8008bf6:	e7ca      	b.n	8008b8e <_free_r+0x26>
 8008bf8:	b003      	add	sp, #12
 8008bfa:	bd30      	pop	{r4, r5, pc}
 8008bfc:	2000198c 	.word	0x2000198c

08008c00 <sbrk_aligned>:
 8008c00:	b570      	push	{r4, r5, r6, lr}
 8008c02:	4e0e      	ldr	r6, [pc, #56]	; (8008c3c <sbrk_aligned+0x3c>)
 8008c04:	460c      	mov	r4, r1
 8008c06:	6831      	ldr	r1, [r6, #0]
 8008c08:	4605      	mov	r5, r0
 8008c0a:	b911      	cbnz	r1, 8008c12 <sbrk_aligned+0x12>
 8008c0c:	f000 fcd8 	bl	80095c0 <_sbrk_r>
 8008c10:	6030      	str	r0, [r6, #0]
 8008c12:	4621      	mov	r1, r4
 8008c14:	4628      	mov	r0, r5
 8008c16:	f000 fcd3 	bl	80095c0 <_sbrk_r>
 8008c1a:	1c43      	adds	r3, r0, #1
 8008c1c:	d00a      	beq.n	8008c34 <sbrk_aligned+0x34>
 8008c1e:	1cc4      	adds	r4, r0, #3
 8008c20:	f024 0403 	bic.w	r4, r4, #3
 8008c24:	42a0      	cmp	r0, r4
 8008c26:	d007      	beq.n	8008c38 <sbrk_aligned+0x38>
 8008c28:	1a21      	subs	r1, r4, r0
 8008c2a:	4628      	mov	r0, r5
 8008c2c:	f000 fcc8 	bl	80095c0 <_sbrk_r>
 8008c30:	3001      	adds	r0, #1
 8008c32:	d101      	bne.n	8008c38 <sbrk_aligned+0x38>
 8008c34:	f04f 34ff 	mov.w	r4, #4294967295
 8008c38:	4620      	mov	r0, r4
 8008c3a:	bd70      	pop	{r4, r5, r6, pc}
 8008c3c:	20001990 	.word	0x20001990

08008c40 <_malloc_r>:
 8008c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c44:	1ccd      	adds	r5, r1, #3
 8008c46:	f025 0503 	bic.w	r5, r5, #3
 8008c4a:	3508      	adds	r5, #8
 8008c4c:	2d0c      	cmp	r5, #12
 8008c4e:	bf38      	it	cc
 8008c50:	250c      	movcc	r5, #12
 8008c52:	2d00      	cmp	r5, #0
 8008c54:	4607      	mov	r7, r0
 8008c56:	db01      	blt.n	8008c5c <_malloc_r+0x1c>
 8008c58:	42a9      	cmp	r1, r5
 8008c5a:	d905      	bls.n	8008c68 <_malloc_r+0x28>
 8008c5c:	230c      	movs	r3, #12
 8008c5e:	603b      	str	r3, [r7, #0]
 8008c60:	2600      	movs	r6, #0
 8008c62:	4630      	mov	r0, r6
 8008c64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c68:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008d3c <_malloc_r+0xfc>
 8008c6c:	f000 f868 	bl	8008d40 <__malloc_lock>
 8008c70:	f8d8 3000 	ldr.w	r3, [r8]
 8008c74:	461c      	mov	r4, r3
 8008c76:	bb5c      	cbnz	r4, 8008cd0 <_malloc_r+0x90>
 8008c78:	4629      	mov	r1, r5
 8008c7a:	4638      	mov	r0, r7
 8008c7c:	f7ff ffc0 	bl	8008c00 <sbrk_aligned>
 8008c80:	1c43      	adds	r3, r0, #1
 8008c82:	4604      	mov	r4, r0
 8008c84:	d155      	bne.n	8008d32 <_malloc_r+0xf2>
 8008c86:	f8d8 4000 	ldr.w	r4, [r8]
 8008c8a:	4626      	mov	r6, r4
 8008c8c:	2e00      	cmp	r6, #0
 8008c8e:	d145      	bne.n	8008d1c <_malloc_r+0xdc>
 8008c90:	2c00      	cmp	r4, #0
 8008c92:	d048      	beq.n	8008d26 <_malloc_r+0xe6>
 8008c94:	6823      	ldr	r3, [r4, #0]
 8008c96:	4631      	mov	r1, r6
 8008c98:	4638      	mov	r0, r7
 8008c9a:	eb04 0903 	add.w	r9, r4, r3
 8008c9e:	f000 fc8f 	bl	80095c0 <_sbrk_r>
 8008ca2:	4581      	cmp	r9, r0
 8008ca4:	d13f      	bne.n	8008d26 <_malloc_r+0xe6>
 8008ca6:	6821      	ldr	r1, [r4, #0]
 8008ca8:	1a6d      	subs	r5, r5, r1
 8008caa:	4629      	mov	r1, r5
 8008cac:	4638      	mov	r0, r7
 8008cae:	f7ff ffa7 	bl	8008c00 <sbrk_aligned>
 8008cb2:	3001      	adds	r0, #1
 8008cb4:	d037      	beq.n	8008d26 <_malloc_r+0xe6>
 8008cb6:	6823      	ldr	r3, [r4, #0]
 8008cb8:	442b      	add	r3, r5
 8008cba:	6023      	str	r3, [r4, #0]
 8008cbc:	f8d8 3000 	ldr.w	r3, [r8]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d038      	beq.n	8008d36 <_malloc_r+0xf6>
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	42a2      	cmp	r2, r4
 8008cc8:	d12b      	bne.n	8008d22 <_malloc_r+0xe2>
 8008cca:	2200      	movs	r2, #0
 8008ccc:	605a      	str	r2, [r3, #4]
 8008cce:	e00f      	b.n	8008cf0 <_malloc_r+0xb0>
 8008cd0:	6822      	ldr	r2, [r4, #0]
 8008cd2:	1b52      	subs	r2, r2, r5
 8008cd4:	d41f      	bmi.n	8008d16 <_malloc_r+0xd6>
 8008cd6:	2a0b      	cmp	r2, #11
 8008cd8:	d917      	bls.n	8008d0a <_malloc_r+0xca>
 8008cda:	1961      	adds	r1, r4, r5
 8008cdc:	42a3      	cmp	r3, r4
 8008cde:	6025      	str	r5, [r4, #0]
 8008ce0:	bf18      	it	ne
 8008ce2:	6059      	strne	r1, [r3, #4]
 8008ce4:	6863      	ldr	r3, [r4, #4]
 8008ce6:	bf08      	it	eq
 8008ce8:	f8c8 1000 	streq.w	r1, [r8]
 8008cec:	5162      	str	r2, [r4, r5]
 8008cee:	604b      	str	r3, [r1, #4]
 8008cf0:	4638      	mov	r0, r7
 8008cf2:	f104 060b 	add.w	r6, r4, #11
 8008cf6:	f000 f829 	bl	8008d4c <__malloc_unlock>
 8008cfa:	f026 0607 	bic.w	r6, r6, #7
 8008cfe:	1d23      	adds	r3, r4, #4
 8008d00:	1af2      	subs	r2, r6, r3
 8008d02:	d0ae      	beq.n	8008c62 <_malloc_r+0x22>
 8008d04:	1b9b      	subs	r3, r3, r6
 8008d06:	50a3      	str	r3, [r4, r2]
 8008d08:	e7ab      	b.n	8008c62 <_malloc_r+0x22>
 8008d0a:	42a3      	cmp	r3, r4
 8008d0c:	6862      	ldr	r2, [r4, #4]
 8008d0e:	d1dd      	bne.n	8008ccc <_malloc_r+0x8c>
 8008d10:	f8c8 2000 	str.w	r2, [r8]
 8008d14:	e7ec      	b.n	8008cf0 <_malloc_r+0xb0>
 8008d16:	4623      	mov	r3, r4
 8008d18:	6864      	ldr	r4, [r4, #4]
 8008d1a:	e7ac      	b.n	8008c76 <_malloc_r+0x36>
 8008d1c:	4634      	mov	r4, r6
 8008d1e:	6876      	ldr	r6, [r6, #4]
 8008d20:	e7b4      	b.n	8008c8c <_malloc_r+0x4c>
 8008d22:	4613      	mov	r3, r2
 8008d24:	e7cc      	b.n	8008cc0 <_malloc_r+0x80>
 8008d26:	230c      	movs	r3, #12
 8008d28:	603b      	str	r3, [r7, #0]
 8008d2a:	4638      	mov	r0, r7
 8008d2c:	f000 f80e 	bl	8008d4c <__malloc_unlock>
 8008d30:	e797      	b.n	8008c62 <_malloc_r+0x22>
 8008d32:	6025      	str	r5, [r4, #0]
 8008d34:	e7dc      	b.n	8008cf0 <_malloc_r+0xb0>
 8008d36:	605b      	str	r3, [r3, #4]
 8008d38:	deff      	udf	#255	; 0xff
 8008d3a:	bf00      	nop
 8008d3c:	2000198c 	.word	0x2000198c

08008d40 <__malloc_lock>:
 8008d40:	4801      	ldr	r0, [pc, #4]	; (8008d48 <__malloc_lock+0x8>)
 8008d42:	f7ff bf00 	b.w	8008b46 <__retarget_lock_acquire_recursive>
 8008d46:	bf00      	nop
 8008d48:	20001988 	.word	0x20001988

08008d4c <__malloc_unlock>:
 8008d4c:	4801      	ldr	r0, [pc, #4]	; (8008d54 <__malloc_unlock+0x8>)
 8008d4e:	f7ff befb 	b.w	8008b48 <__retarget_lock_release_recursive>
 8008d52:	bf00      	nop
 8008d54:	20001988 	.word	0x20001988

08008d58 <__ssputs_r>:
 8008d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d5c:	688e      	ldr	r6, [r1, #8]
 8008d5e:	461f      	mov	r7, r3
 8008d60:	42be      	cmp	r6, r7
 8008d62:	680b      	ldr	r3, [r1, #0]
 8008d64:	4682      	mov	sl, r0
 8008d66:	460c      	mov	r4, r1
 8008d68:	4690      	mov	r8, r2
 8008d6a:	d82c      	bhi.n	8008dc6 <__ssputs_r+0x6e>
 8008d6c:	898a      	ldrh	r2, [r1, #12]
 8008d6e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008d72:	d026      	beq.n	8008dc2 <__ssputs_r+0x6a>
 8008d74:	6965      	ldr	r5, [r4, #20]
 8008d76:	6909      	ldr	r1, [r1, #16]
 8008d78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d7c:	eba3 0901 	sub.w	r9, r3, r1
 8008d80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d84:	1c7b      	adds	r3, r7, #1
 8008d86:	444b      	add	r3, r9
 8008d88:	106d      	asrs	r5, r5, #1
 8008d8a:	429d      	cmp	r5, r3
 8008d8c:	bf38      	it	cc
 8008d8e:	461d      	movcc	r5, r3
 8008d90:	0553      	lsls	r3, r2, #21
 8008d92:	d527      	bpl.n	8008de4 <__ssputs_r+0x8c>
 8008d94:	4629      	mov	r1, r5
 8008d96:	f7ff ff53 	bl	8008c40 <_malloc_r>
 8008d9a:	4606      	mov	r6, r0
 8008d9c:	b360      	cbz	r0, 8008df8 <__ssputs_r+0xa0>
 8008d9e:	6921      	ldr	r1, [r4, #16]
 8008da0:	464a      	mov	r2, r9
 8008da2:	f7ff fed2 	bl	8008b4a <memcpy>
 8008da6:	89a3      	ldrh	r3, [r4, #12]
 8008da8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008dac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008db0:	81a3      	strh	r3, [r4, #12]
 8008db2:	6126      	str	r6, [r4, #16]
 8008db4:	6165      	str	r5, [r4, #20]
 8008db6:	444e      	add	r6, r9
 8008db8:	eba5 0509 	sub.w	r5, r5, r9
 8008dbc:	6026      	str	r6, [r4, #0]
 8008dbe:	60a5      	str	r5, [r4, #8]
 8008dc0:	463e      	mov	r6, r7
 8008dc2:	42be      	cmp	r6, r7
 8008dc4:	d900      	bls.n	8008dc8 <__ssputs_r+0x70>
 8008dc6:	463e      	mov	r6, r7
 8008dc8:	6820      	ldr	r0, [r4, #0]
 8008dca:	4632      	mov	r2, r6
 8008dcc:	4641      	mov	r1, r8
 8008dce:	f000 fbbb 	bl	8009548 <memmove>
 8008dd2:	68a3      	ldr	r3, [r4, #8]
 8008dd4:	1b9b      	subs	r3, r3, r6
 8008dd6:	60a3      	str	r3, [r4, #8]
 8008dd8:	6823      	ldr	r3, [r4, #0]
 8008dda:	4433      	add	r3, r6
 8008ddc:	6023      	str	r3, [r4, #0]
 8008dde:	2000      	movs	r0, #0
 8008de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008de4:	462a      	mov	r2, r5
 8008de6:	f000 fbfb 	bl	80095e0 <_realloc_r>
 8008dea:	4606      	mov	r6, r0
 8008dec:	2800      	cmp	r0, #0
 8008dee:	d1e0      	bne.n	8008db2 <__ssputs_r+0x5a>
 8008df0:	6921      	ldr	r1, [r4, #16]
 8008df2:	4650      	mov	r0, sl
 8008df4:	f7ff feb8 	bl	8008b68 <_free_r>
 8008df8:	230c      	movs	r3, #12
 8008dfa:	f8ca 3000 	str.w	r3, [sl]
 8008dfe:	89a3      	ldrh	r3, [r4, #12]
 8008e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e04:	81a3      	strh	r3, [r4, #12]
 8008e06:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0a:	e7e9      	b.n	8008de0 <__ssputs_r+0x88>

08008e0c <_svfiprintf_r>:
 8008e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e10:	4698      	mov	r8, r3
 8008e12:	898b      	ldrh	r3, [r1, #12]
 8008e14:	061b      	lsls	r3, r3, #24
 8008e16:	b09d      	sub	sp, #116	; 0x74
 8008e18:	4607      	mov	r7, r0
 8008e1a:	460d      	mov	r5, r1
 8008e1c:	4614      	mov	r4, r2
 8008e1e:	d50e      	bpl.n	8008e3e <_svfiprintf_r+0x32>
 8008e20:	690b      	ldr	r3, [r1, #16]
 8008e22:	b963      	cbnz	r3, 8008e3e <_svfiprintf_r+0x32>
 8008e24:	2140      	movs	r1, #64	; 0x40
 8008e26:	f7ff ff0b 	bl	8008c40 <_malloc_r>
 8008e2a:	6028      	str	r0, [r5, #0]
 8008e2c:	6128      	str	r0, [r5, #16]
 8008e2e:	b920      	cbnz	r0, 8008e3a <_svfiprintf_r+0x2e>
 8008e30:	230c      	movs	r3, #12
 8008e32:	603b      	str	r3, [r7, #0]
 8008e34:	f04f 30ff 	mov.w	r0, #4294967295
 8008e38:	e0d0      	b.n	8008fdc <_svfiprintf_r+0x1d0>
 8008e3a:	2340      	movs	r3, #64	; 0x40
 8008e3c:	616b      	str	r3, [r5, #20]
 8008e3e:	2300      	movs	r3, #0
 8008e40:	9309      	str	r3, [sp, #36]	; 0x24
 8008e42:	2320      	movs	r3, #32
 8008e44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e48:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e4c:	2330      	movs	r3, #48	; 0x30
 8008e4e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008ff4 <_svfiprintf_r+0x1e8>
 8008e52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e56:	f04f 0901 	mov.w	r9, #1
 8008e5a:	4623      	mov	r3, r4
 8008e5c:	469a      	mov	sl, r3
 8008e5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e62:	b10a      	cbz	r2, 8008e68 <_svfiprintf_r+0x5c>
 8008e64:	2a25      	cmp	r2, #37	; 0x25
 8008e66:	d1f9      	bne.n	8008e5c <_svfiprintf_r+0x50>
 8008e68:	ebba 0b04 	subs.w	fp, sl, r4
 8008e6c:	d00b      	beq.n	8008e86 <_svfiprintf_r+0x7a>
 8008e6e:	465b      	mov	r3, fp
 8008e70:	4622      	mov	r2, r4
 8008e72:	4629      	mov	r1, r5
 8008e74:	4638      	mov	r0, r7
 8008e76:	f7ff ff6f 	bl	8008d58 <__ssputs_r>
 8008e7a:	3001      	adds	r0, #1
 8008e7c:	f000 80a9 	beq.w	8008fd2 <_svfiprintf_r+0x1c6>
 8008e80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e82:	445a      	add	r2, fp
 8008e84:	9209      	str	r2, [sp, #36]	; 0x24
 8008e86:	f89a 3000 	ldrb.w	r3, [sl]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f000 80a1 	beq.w	8008fd2 <_svfiprintf_r+0x1c6>
 8008e90:	2300      	movs	r3, #0
 8008e92:	f04f 32ff 	mov.w	r2, #4294967295
 8008e96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e9a:	f10a 0a01 	add.w	sl, sl, #1
 8008e9e:	9304      	str	r3, [sp, #16]
 8008ea0:	9307      	str	r3, [sp, #28]
 8008ea2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ea6:	931a      	str	r3, [sp, #104]	; 0x68
 8008ea8:	4654      	mov	r4, sl
 8008eaa:	2205      	movs	r2, #5
 8008eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eb0:	4850      	ldr	r0, [pc, #320]	; (8008ff4 <_svfiprintf_r+0x1e8>)
 8008eb2:	f7f7 f995 	bl	80001e0 <memchr>
 8008eb6:	9a04      	ldr	r2, [sp, #16]
 8008eb8:	b9d8      	cbnz	r0, 8008ef2 <_svfiprintf_r+0xe6>
 8008eba:	06d0      	lsls	r0, r2, #27
 8008ebc:	bf44      	itt	mi
 8008ebe:	2320      	movmi	r3, #32
 8008ec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ec4:	0711      	lsls	r1, r2, #28
 8008ec6:	bf44      	itt	mi
 8008ec8:	232b      	movmi	r3, #43	; 0x2b
 8008eca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ece:	f89a 3000 	ldrb.w	r3, [sl]
 8008ed2:	2b2a      	cmp	r3, #42	; 0x2a
 8008ed4:	d015      	beq.n	8008f02 <_svfiprintf_r+0xf6>
 8008ed6:	9a07      	ldr	r2, [sp, #28]
 8008ed8:	4654      	mov	r4, sl
 8008eda:	2000      	movs	r0, #0
 8008edc:	f04f 0c0a 	mov.w	ip, #10
 8008ee0:	4621      	mov	r1, r4
 8008ee2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ee6:	3b30      	subs	r3, #48	; 0x30
 8008ee8:	2b09      	cmp	r3, #9
 8008eea:	d94d      	bls.n	8008f88 <_svfiprintf_r+0x17c>
 8008eec:	b1b0      	cbz	r0, 8008f1c <_svfiprintf_r+0x110>
 8008eee:	9207      	str	r2, [sp, #28]
 8008ef0:	e014      	b.n	8008f1c <_svfiprintf_r+0x110>
 8008ef2:	eba0 0308 	sub.w	r3, r0, r8
 8008ef6:	fa09 f303 	lsl.w	r3, r9, r3
 8008efa:	4313      	orrs	r3, r2
 8008efc:	9304      	str	r3, [sp, #16]
 8008efe:	46a2      	mov	sl, r4
 8008f00:	e7d2      	b.n	8008ea8 <_svfiprintf_r+0x9c>
 8008f02:	9b03      	ldr	r3, [sp, #12]
 8008f04:	1d19      	adds	r1, r3, #4
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	9103      	str	r1, [sp, #12]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	bfbb      	ittet	lt
 8008f0e:	425b      	neglt	r3, r3
 8008f10:	f042 0202 	orrlt.w	r2, r2, #2
 8008f14:	9307      	strge	r3, [sp, #28]
 8008f16:	9307      	strlt	r3, [sp, #28]
 8008f18:	bfb8      	it	lt
 8008f1a:	9204      	strlt	r2, [sp, #16]
 8008f1c:	7823      	ldrb	r3, [r4, #0]
 8008f1e:	2b2e      	cmp	r3, #46	; 0x2e
 8008f20:	d10c      	bne.n	8008f3c <_svfiprintf_r+0x130>
 8008f22:	7863      	ldrb	r3, [r4, #1]
 8008f24:	2b2a      	cmp	r3, #42	; 0x2a
 8008f26:	d134      	bne.n	8008f92 <_svfiprintf_r+0x186>
 8008f28:	9b03      	ldr	r3, [sp, #12]
 8008f2a:	1d1a      	adds	r2, r3, #4
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	9203      	str	r2, [sp, #12]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	bfb8      	it	lt
 8008f34:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f38:	3402      	adds	r4, #2
 8008f3a:	9305      	str	r3, [sp, #20]
 8008f3c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009004 <_svfiprintf_r+0x1f8>
 8008f40:	7821      	ldrb	r1, [r4, #0]
 8008f42:	2203      	movs	r2, #3
 8008f44:	4650      	mov	r0, sl
 8008f46:	f7f7 f94b 	bl	80001e0 <memchr>
 8008f4a:	b138      	cbz	r0, 8008f5c <_svfiprintf_r+0x150>
 8008f4c:	9b04      	ldr	r3, [sp, #16]
 8008f4e:	eba0 000a 	sub.w	r0, r0, sl
 8008f52:	2240      	movs	r2, #64	; 0x40
 8008f54:	4082      	lsls	r2, r0
 8008f56:	4313      	orrs	r3, r2
 8008f58:	3401      	adds	r4, #1
 8008f5a:	9304      	str	r3, [sp, #16]
 8008f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f60:	4825      	ldr	r0, [pc, #148]	; (8008ff8 <_svfiprintf_r+0x1ec>)
 8008f62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008f66:	2206      	movs	r2, #6
 8008f68:	f7f7 f93a 	bl	80001e0 <memchr>
 8008f6c:	2800      	cmp	r0, #0
 8008f6e:	d038      	beq.n	8008fe2 <_svfiprintf_r+0x1d6>
 8008f70:	4b22      	ldr	r3, [pc, #136]	; (8008ffc <_svfiprintf_r+0x1f0>)
 8008f72:	bb1b      	cbnz	r3, 8008fbc <_svfiprintf_r+0x1b0>
 8008f74:	9b03      	ldr	r3, [sp, #12]
 8008f76:	3307      	adds	r3, #7
 8008f78:	f023 0307 	bic.w	r3, r3, #7
 8008f7c:	3308      	adds	r3, #8
 8008f7e:	9303      	str	r3, [sp, #12]
 8008f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f82:	4433      	add	r3, r6
 8008f84:	9309      	str	r3, [sp, #36]	; 0x24
 8008f86:	e768      	b.n	8008e5a <_svfiprintf_r+0x4e>
 8008f88:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f8c:	460c      	mov	r4, r1
 8008f8e:	2001      	movs	r0, #1
 8008f90:	e7a6      	b.n	8008ee0 <_svfiprintf_r+0xd4>
 8008f92:	2300      	movs	r3, #0
 8008f94:	3401      	adds	r4, #1
 8008f96:	9305      	str	r3, [sp, #20]
 8008f98:	4619      	mov	r1, r3
 8008f9a:	f04f 0c0a 	mov.w	ip, #10
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fa4:	3a30      	subs	r2, #48	; 0x30
 8008fa6:	2a09      	cmp	r2, #9
 8008fa8:	d903      	bls.n	8008fb2 <_svfiprintf_r+0x1a6>
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d0c6      	beq.n	8008f3c <_svfiprintf_r+0x130>
 8008fae:	9105      	str	r1, [sp, #20]
 8008fb0:	e7c4      	b.n	8008f3c <_svfiprintf_r+0x130>
 8008fb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e7f0      	b.n	8008f9e <_svfiprintf_r+0x192>
 8008fbc:	ab03      	add	r3, sp, #12
 8008fbe:	9300      	str	r3, [sp, #0]
 8008fc0:	462a      	mov	r2, r5
 8008fc2:	4b0f      	ldr	r3, [pc, #60]	; (8009000 <_svfiprintf_r+0x1f4>)
 8008fc4:	a904      	add	r1, sp, #16
 8008fc6:	4638      	mov	r0, r7
 8008fc8:	f3af 8000 	nop.w
 8008fcc:	1c42      	adds	r2, r0, #1
 8008fce:	4606      	mov	r6, r0
 8008fd0:	d1d6      	bne.n	8008f80 <_svfiprintf_r+0x174>
 8008fd2:	89ab      	ldrh	r3, [r5, #12]
 8008fd4:	065b      	lsls	r3, r3, #25
 8008fd6:	f53f af2d 	bmi.w	8008e34 <_svfiprintf_r+0x28>
 8008fda:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008fdc:	b01d      	add	sp, #116	; 0x74
 8008fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fe2:	ab03      	add	r3, sp, #12
 8008fe4:	9300      	str	r3, [sp, #0]
 8008fe6:	462a      	mov	r2, r5
 8008fe8:	4b05      	ldr	r3, [pc, #20]	; (8009000 <_svfiprintf_r+0x1f4>)
 8008fea:	a904      	add	r1, sp, #16
 8008fec:	4638      	mov	r0, r7
 8008fee:	f000 f879 	bl	80090e4 <_printf_i>
 8008ff2:	e7eb      	b.n	8008fcc <_svfiprintf_r+0x1c0>
 8008ff4:	080097a4 	.word	0x080097a4
 8008ff8:	080097ae 	.word	0x080097ae
 8008ffc:	00000000 	.word	0x00000000
 8009000:	08008d59 	.word	0x08008d59
 8009004:	080097aa 	.word	0x080097aa

08009008 <_printf_common>:
 8009008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800900c:	4616      	mov	r6, r2
 800900e:	4699      	mov	r9, r3
 8009010:	688a      	ldr	r2, [r1, #8]
 8009012:	690b      	ldr	r3, [r1, #16]
 8009014:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009018:	4293      	cmp	r3, r2
 800901a:	bfb8      	it	lt
 800901c:	4613      	movlt	r3, r2
 800901e:	6033      	str	r3, [r6, #0]
 8009020:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009024:	4607      	mov	r7, r0
 8009026:	460c      	mov	r4, r1
 8009028:	b10a      	cbz	r2, 800902e <_printf_common+0x26>
 800902a:	3301      	adds	r3, #1
 800902c:	6033      	str	r3, [r6, #0]
 800902e:	6823      	ldr	r3, [r4, #0]
 8009030:	0699      	lsls	r1, r3, #26
 8009032:	bf42      	ittt	mi
 8009034:	6833      	ldrmi	r3, [r6, #0]
 8009036:	3302      	addmi	r3, #2
 8009038:	6033      	strmi	r3, [r6, #0]
 800903a:	6825      	ldr	r5, [r4, #0]
 800903c:	f015 0506 	ands.w	r5, r5, #6
 8009040:	d106      	bne.n	8009050 <_printf_common+0x48>
 8009042:	f104 0a19 	add.w	sl, r4, #25
 8009046:	68e3      	ldr	r3, [r4, #12]
 8009048:	6832      	ldr	r2, [r6, #0]
 800904a:	1a9b      	subs	r3, r3, r2
 800904c:	42ab      	cmp	r3, r5
 800904e:	dc26      	bgt.n	800909e <_printf_common+0x96>
 8009050:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009054:	1e13      	subs	r3, r2, #0
 8009056:	6822      	ldr	r2, [r4, #0]
 8009058:	bf18      	it	ne
 800905a:	2301      	movne	r3, #1
 800905c:	0692      	lsls	r2, r2, #26
 800905e:	d42b      	bmi.n	80090b8 <_printf_common+0xb0>
 8009060:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009064:	4649      	mov	r1, r9
 8009066:	4638      	mov	r0, r7
 8009068:	47c0      	blx	r8
 800906a:	3001      	adds	r0, #1
 800906c:	d01e      	beq.n	80090ac <_printf_common+0xa4>
 800906e:	6823      	ldr	r3, [r4, #0]
 8009070:	6922      	ldr	r2, [r4, #16]
 8009072:	f003 0306 	and.w	r3, r3, #6
 8009076:	2b04      	cmp	r3, #4
 8009078:	bf02      	ittt	eq
 800907a:	68e5      	ldreq	r5, [r4, #12]
 800907c:	6833      	ldreq	r3, [r6, #0]
 800907e:	1aed      	subeq	r5, r5, r3
 8009080:	68a3      	ldr	r3, [r4, #8]
 8009082:	bf0c      	ite	eq
 8009084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009088:	2500      	movne	r5, #0
 800908a:	4293      	cmp	r3, r2
 800908c:	bfc4      	itt	gt
 800908e:	1a9b      	subgt	r3, r3, r2
 8009090:	18ed      	addgt	r5, r5, r3
 8009092:	2600      	movs	r6, #0
 8009094:	341a      	adds	r4, #26
 8009096:	42b5      	cmp	r5, r6
 8009098:	d11a      	bne.n	80090d0 <_printf_common+0xc8>
 800909a:	2000      	movs	r0, #0
 800909c:	e008      	b.n	80090b0 <_printf_common+0xa8>
 800909e:	2301      	movs	r3, #1
 80090a0:	4652      	mov	r2, sl
 80090a2:	4649      	mov	r1, r9
 80090a4:	4638      	mov	r0, r7
 80090a6:	47c0      	blx	r8
 80090a8:	3001      	adds	r0, #1
 80090aa:	d103      	bne.n	80090b4 <_printf_common+0xac>
 80090ac:	f04f 30ff 	mov.w	r0, #4294967295
 80090b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090b4:	3501      	adds	r5, #1
 80090b6:	e7c6      	b.n	8009046 <_printf_common+0x3e>
 80090b8:	18e1      	adds	r1, r4, r3
 80090ba:	1c5a      	adds	r2, r3, #1
 80090bc:	2030      	movs	r0, #48	; 0x30
 80090be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80090c2:	4422      	add	r2, r4
 80090c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80090c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80090cc:	3302      	adds	r3, #2
 80090ce:	e7c7      	b.n	8009060 <_printf_common+0x58>
 80090d0:	2301      	movs	r3, #1
 80090d2:	4622      	mov	r2, r4
 80090d4:	4649      	mov	r1, r9
 80090d6:	4638      	mov	r0, r7
 80090d8:	47c0      	blx	r8
 80090da:	3001      	adds	r0, #1
 80090dc:	d0e6      	beq.n	80090ac <_printf_common+0xa4>
 80090de:	3601      	adds	r6, #1
 80090e0:	e7d9      	b.n	8009096 <_printf_common+0x8e>
	...

080090e4 <_printf_i>:
 80090e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090e8:	7e0f      	ldrb	r7, [r1, #24]
 80090ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80090ec:	2f78      	cmp	r7, #120	; 0x78
 80090ee:	4691      	mov	r9, r2
 80090f0:	4680      	mov	r8, r0
 80090f2:	460c      	mov	r4, r1
 80090f4:	469a      	mov	sl, r3
 80090f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80090fa:	d807      	bhi.n	800910c <_printf_i+0x28>
 80090fc:	2f62      	cmp	r7, #98	; 0x62
 80090fe:	d80a      	bhi.n	8009116 <_printf_i+0x32>
 8009100:	2f00      	cmp	r7, #0
 8009102:	f000 80d4 	beq.w	80092ae <_printf_i+0x1ca>
 8009106:	2f58      	cmp	r7, #88	; 0x58
 8009108:	f000 80c0 	beq.w	800928c <_printf_i+0x1a8>
 800910c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009110:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009114:	e03a      	b.n	800918c <_printf_i+0xa8>
 8009116:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800911a:	2b15      	cmp	r3, #21
 800911c:	d8f6      	bhi.n	800910c <_printf_i+0x28>
 800911e:	a101      	add	r1, pc, #4	; (adr r1, 8009124 <_printf_i+0x40>)
 8009120:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009124:	0800917d 	.word	0x0800917d
 8009128:	08009191 	.word	0x08009191
 800912c:	0800910d 	.word	0x0800910d
 8009130:	0800910d 	.word	0x0800910d
 8009134:	0800910d 	.word	0x0800910d
 8009138:	0800910d 	.word	0x0800910d
 800913c:	08009191 	.word	0x08009191
 8009140:	0800910d 	.word	0x0800910d
 8009144:	0800910d 	.word	0x0800910d
 8009148:	0800910d 	.word	0x0800910d
 800914c:	0800910d 	.word	0x0800910d
 8009150:	08009295 	.word	0x08009295
 8009154:	080091bd 	.word	0x080091bd
 8009158:	0800924f 	.word	0x0800924f
 800915c:	0800910d 	.word	0x0800910d
 8009160:	0800910d 	.word	0x0800910d
 8009164:	080092b7 	.word	0x080092b7
 8009168:	0800910d 	.word	0x0800910d
 800916c:	080091bd 	.word	0x080091bd
 8009170:	0800910d 	.word	0x0800910d
 8009174:	0800910d 	.word	0x0800910d
 8009178:	08009257 	.word	0x08009257
 800917c:	682b      	ldr	r3, [r5, #0]
 800917e:	1d1a      	adds	r2, r3, #4
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	602a      	str	r2, [r5, #0]
 8009184:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009188:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800918c:	2301      	movs	r3, #1
 800918e:	e09f      	b.n	80092d0 <_printf_i+0x1ec>
 8009190:	6820      	ldr	r0, [r4, #0]
 8009192:	682b      	ldr	r3, [r5, #0]
 8009194:	0607      	lsls	r7, r0, #24
 8009196:	f103 0104 	add.w	r1, r3, #4
 800919a:	6029      	str	r1, [r5, #0]
 800919c:	d501      	bpl.n	80091a2 <_printf_i+0xbe>
 800919e:	681e      	ldr	r6, [r3, #0]
 80091a0:	e003      	b.n	80091aa <_printf_i+0xc6>
 80091a2:	0646      	lsls	r6, r0, #25
 80091a4:	d5fb      	bpl.n	800919e <_printf_i+0xba>
 80091a6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80091aa:	2e00      	cmp	r6, #0
 80091ac:	da03      	bge.n	80091b6 <_printf_i+0xd2>
 80091ae:	232d      	movs	r3, #45	; 0x2d
 80091b0:	4276      	negs	r6, r6
 80091b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091b6:	485a      	ldr	r0, [pc, #360]	; (8009320 <_printf_i+0x23c>)
 80091b8:	230a      	movs	r3, #10
 80091ba:	e012      	b.n	80091e2 <_printf_i+0xfe>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	6820      	ldr	r0, [r4, #0]
 80091c0:	1d19      	adds	r1, r3, #4
 80091c2:	6029      	str	r1, [r5, #0]
 80091c4:	0605      	lsls	r5, r0, #24
 80091c6:	d501      	bpl.n	80091cc <_printf_i+0xe8>
 80091c8:	681e      	ldr	r6, [r3, #0]
 80091ca:	e002      	b.n	80091d2 <_printf_i+0xee>
 80091cc:	0641      	lsls	r1, r0, #25
 80091ce:	d5fb      	bpl.n	80091c8 <_printf_i+0xe4>
 80091d0:	881e      	ldrh	r6, [r3, #0]
 80091d2:	4853      	ldr	r0, [pc, #332]	; (8009320 <_printf_i+0x23c>)
 80091d4:	2f6f      	cmp	r7, #111	; 0x6f
 80091d6:	bf0c      	ite	eq
 80091d8:	2308      	moveq	r3, #8
 80091da:	230a      	movne	r3, #10
 80091dc:	2100      	movs	r1, #0
 80091de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80091e2:	6865      	ldr	r5, [r4, #4]
 80091e4:	60a5      	str	r5, [r4, #8]
 80091e6:	2d00      	cmp	r5, #0
 80091e8:	bfa2      	ittt	ge
 80091ea:	6821      	ldrge	r1, [r4, #0]
 80091ec:	f021 0104 	bicge.w	r1, r1, #4
 80091f0:	6021      	strge	r1, [r4, #0]
 80091f2:	b90e      	cbnz	r6, 80091f8 <_printf_i+0x114>
 80091f4:	2d00      	cmp	r5, #0
 80091f6:	d04b      	beq.n	8009290 <_printf_i+0x1ac>
 80091f8:	4615      	mov	r5, r2
 80091fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80091fe:	fb03 6711 	mls	r7, r3, r1, r6
 8009202:	5dc7      	ldrb	r7, [r0, r7]
 8009204:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009208:	4637      	mov	r7, r6
 800920a:	42bb      	cmp	r3, r7
 800920c:	460e      	mov	r6, r1
 800920e:	d9f4      	bls.n	80091fa <_printf_i+0x116>
 8009210:	2b08      	cmp	r3, #8
 8009212:	d10b      	bne.n	800922c <_printf_i+0x148>
 8009214:	6823      	ldr	r3, [r4, #0]
 8009216:	07de      	lsls	r6, r3, #31
 8009218:	d508      	bpl.n	800922c <_printf_i+0x148>
 800921a:	6923      	ldr	r3, [r4, #16]
 800921c:	6861      	ldr	r1, [r4, #4]
 800921e:	4299      	cmp	r1, r3
 8009220:	bfde      	ittt	le
 8009222:	2330      	movle	r3, #48	; 0x30
 8009224:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009228:	f105 35ff 	addle.w	r5, r5, #4294967295
 800922c:	1b52      	subs	r2, r2, r5
 800922e:	6122      	str	r2, [r4, #16]
 8009230:	f8cd a000 	str.w	sl, [sp]
 8009234:	464b      	mov	r3, r9
 8009236:	aa03      	add	r2, sp, #12
 8009238:	4621      	mov	r1, r4
 800923a:	4640      	mov	r0, r8
 800923c:	f7ff fee4 	bl	8009008 <_printf_common>
 8009240:	3001      	adds	r0, #1
 8009242:	d14a      	bne.n	80092da <_printf_i+0x1f6>
 8009244:	f04f 30ff 	mov.w	r0, #4294967295
 8009248:	b004      	add	sp, #16
 800924a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800924e:	6823      	ldr	r3, [r4, #0]
 8009250:	f043 0320 	orr.w	r3, r3, #32
 8009254:	6023      	str	r3, [r4, #0]
 8009256:	4833      	ldr	r0, [pc, #204]	; (8009324 <_printf_i+0x240>)
 8009258:	2778      	movs	r7, #120	; 0x78
 800925a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800925e:	6823      	ldr	r3, [r4, #0]
 8009260:	6829      	ldr	r1, [r5, #0]
 8009262:	061f      	lsls	r7, r3, #24
 8009264:	f851 6b04 	ldr.w	r6, [r1], #4
 8009268:	d402      	bmi.n	8009270 <_printf_i+0x18c>
 800926a:	065f      	lsls	r7, r3, #25
 800926c:	bf48      	it	mi
 800926e:	b2b6      	uxthmi	r6, r6
 8009270:	07df      	lsls	r7, r3, #31
 8009272:	bf48      	it	mi
 8009274:	f043 0320 	orrmi.w	r3, r3, #32
 8009278:	6029      	str	r1, [r5, #0]
 800927a:	bf48      	it	mi
 800927c:	6023      	strmi	r3, [r4, #0]
 800927e:	b91e      	cbnz	r6, 8009288 <_printf_i+0x1a4>
 8009280:	6823      	ldr	r3, [r4, #0]
 8009282:	f023 0320 	bic.w	r3, r3, #32
 8009286:	6023      	str	r3, [r4, #0]
 8009288:	2310      	movs	r3, #16
 800928a:	e7a7      	b.n	80091dc <_printf_i+0xf8>
 800928c:	4824      	ldr	r0, [pc, #144]	; (8009320 <_printf_i+0x23c>)
 800928e:	e7e4      	b.n	800925a <_printf_i+0x176>
 8009290:	4615      	mov	r5, r2
 8009292:	e7bd      	b.n	8009210 <_printf_i+0x12c>
 8009294:	682b      	ldr	r3, [r5, #0]
 8009296:	6826      	ldr	r6, [r4, #0]
 8009298:	6961      	ldr	r1, [r4, #20]
 800929a:	1d18      	adds	r0, r3, #4
 800929c:	6028      	str	r0, [r5, #0]
 800929e:	0635      	lsls	r5, r6, #24
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	d501      	bpl.n	80092a8 <_printf_i+0x1c4>
 80092a4:	6019      	str	r1, [r3, #0]
 80092a6:	e002      	b.n	80092ae <_printf_i+0x1ca>
 80092a8:	0670      	lsls	r0, r6, #25
 80092aa:	d5fb      	bpl.n	80092a4 <_printf_i+0x1c0>
 80092ac:	8019      	strh	r1, [r3, #0]
 80092ae:	2300      	movs	r3, #0
 80092b0:	6123      	str	r3, [r4, #16]
 80092b2:	4615      	mov	r5, r2
 80092b4:	e7bc      	b.n	8009230 <_printf_i+0x14c>
 80092b6:	682b      	ldr	r3, [r5, #0]
 80092b8:	1d1a      	adds	r2, r3, #4
 80092ba:	602a      	str	r2, [r5, #0]
 80092bc:	681d      	ldr	r5, [r3, #0]
 80092be:	6862      	ldr	r2, [r4, #4]
 80092c0:	2100      	movs	r1, #0
 80092c2:	4628      	mov	r0, r5
 80092c4:	f7f6 ff8c 	bl	80001e0 <memchr>
 80092c8:	b108      	cbz	r0, 80092ce <_printf_i+0x1ea>
 80092ca:	1b40      	subs	r0, r0, r5
 80092cc:	6060      	str	r0, [r4, #4]
 80092ce:	6863      	ldr	r3, [r4, #4]
 80092d0:	6123      	str	r3, [r4, #16]
 80092d2:	2300      	movs	r3, #0
 80092d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092d8:	e7aa      	b.n	8009230 <_printf_i+0x14c>
 80092da:	6923      	ldr	r3, [r4, #16]
 80092dc:	462a      	mov	r2, r5
 80092de:	4649      	mov	r1, r9
 80092e0:	4640      	mov	r0, r8
 80092e2:	47d0      	blx	sl
 80092e4:	3001      	adds	r0, #1
 80092e6:	d0ad      	beq.n	8009244 <_printf_i+0x160>
 80092e8:	6823      	ldr	r3, [r4, #0]
 80092ea:	079b      	lsls	r3, r3, #30
 80092ec:	d413      	bmi.n	8009316 <_printf_i+0x232>
 80092ee:	68e0      	ldr	r0, [r4, #12]
 80092f0:	9b03      	ldr	r3, [sp, #12]
 80092f2:	4298      	cmp	r0, r3
 80092f4:	bfb8      	it	lt
 80092f6:	4618      	movlt	r0, r3
 80092f8:	e7a6      	b.n	8009248 <_printf_i+0x164>
 80092fa:	2301      	movs	r3, #1
 80092fc:	4632      	mov	r2, r6
 80092fe:	4649      	mov	r1, r9
 8009300:	4640      	mov	r0, r8
 8009302:	47d0      	blx	sl
 8009304:	3001      	adds	r0, #1
 8009306:	d09d      	beq.n	8009244 <_printf_i+0x160>
 8009308:	3501      	adds	r5, #1
 800930a:	68e3      	ldr	r3, [r4, #12]
 800930c:	9903      	ldr	r1, [sp, #12]
 800930e:	1a5b      	subs	r3, r3, r1
 8009310:	42ab      	cmp	r3, r5
 8009312:	dcf2      	bgt.n	80092fa <_printf_i+0x216>
 8009314:	e7eb      	b.n	80092ee <_printf_i+0x20a>
 8009316:	2500      	movs	r5, #0
 8009318:	f104 0619 	add.w	r6, r4, #25
 800931c:	e7f5      	b.n	800930a <_printf_i+0x226>
 800931e:	bf00      	nop
 8009320:	080097b5 	.word	0x080097b5
 8009324:	080097c6 	.word	0x080097c6

08009328 <__sflush_r>:
 8009328:	898a      	ldrh	r2, [r1, #12]
 800932a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800932e:	4605      	mov	r5, r0
 8009330:	0710      	lsls	r0, r2, #28
 8009332:	460c      	mov	r4, r1
 8009334:	d458      	bmi.n	80093e8 <__sflush_r+0xc0>
 8009336:	684b      	ldr	r3, [r1, #4]
 8009338:	2b00      	cmp	r3, #0
 800933a:	dc05      	bgt.n	8009348 <__sflush_r+0x20>
 800933c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800933e:	2b00      	cmp	r3, #0
 8009340:	dc02      	bgt.n	8009348 <__sflush_r+0x20>
 8009342:	2000      	movs	r0, #0
 8009344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009348:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800934a:	2e00      	cmp	r6, #0
 800934c:	d0f9      	beq.n	8009342 <__sflush_r+0x1a>
 800934e:	2300      	movs	r3, #0
 8009350:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009354:	682f      	ldr	r7, [r5, #0]
 8009356:	6a21      	ldr	r1, [r4, #32]
 8009358:	602b      	str	r3, [r5, #0]
 800935a:	d032      	beq.n	80093c2 <__sflush_r+0x9a>
 800935c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800935e:	89a3      	ldrh	r3, [r4, #12]
 8009360:	075a      	lsls	r2, r3, #29
 8009362:	d505      	bpl.n	8009370 <__sflush_r+0x48>
 8009364:	6863      	ldr	r3, [r4, #4]
 8009366:	1ac0      	subs	r0, r0, r3
 8009368:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800936a:	b10b      	cbz	r3, 8009370 <__sflush_r+0x48>
 800936c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800936e:	1ac0      	subs	r0, r0, r3
 8009370:	2300      	movs	r3, #0
 8009372:	4602      	mov	r2, r0
 8009374:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009376:	6a21      	ldr	r1, [r4, #32]
 8009378:	4628      	mov	r0, r5
 800937a:	47b0      	blx	r6
 800937c:	1c43      	adds	r3, r0, #1
 800937e:	89a3      	ldrh	r3, [r4, #12]
 8009380:	d106      	bne.n	8009390 <__sflush_r+0x68>
 8009382:	6829      	ldr	r1, [r5, #0]
 8009384:	291d      	cmp	r1, #29
 8009386:	d82b      	bhi.n	80093e0 <__sflush_r+0xb8>
 8009388:	4a29      	ldr	r2, [pc, #164]	; (8009430 <__sflush_r+0x108>)
 800938a:	410a      	asrs	r2, r1
 800938c:	07d6      	lsls	r6, r2, #31
 800938e:	d427      	bmi.n	80093e0 <__sflush_r+0xb8>
 8009390:	2200      	movs	r2, #0
 8009392:	6062      	str	r2, [r4, #4]
 8009394:	04d9      	lsls	r1, r3, #19
 8009396:	6922      	ldr	r2, [r4, #16]
 8009398:	6022      	str	r2, [r4, #0]
 800939a:	d504      	bpl.n	80093a6 <__sflush_r+0x7e>
 800939c:	1c42      	adds	r2, r0, #1
 800939e:	d101      	bne.n	80093a4 <__sflush_r+0x7c>
 80093a0:	682b      	ldr	r3, [r5, #0]
 80093a2:	b903      	cbnz	r3, 80093a6 <__sflush_r+0x7e>
 80093a4:	6560      	str	r0, [r4, #84]	; 0x54
 80093a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093a8:	602f      	str	r7, [r5, #0]
 80093aa:	2900      	cmp	r1, #0
 80093ac:	d0c9      	beq.n	8009342 <__sflush_r+0x1a>
 80093ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093b2:	4299      	cmp	r1, r3
 80093b4:	d002      	beq.n	80093bc <__sflush_r+0x94>
 80093b6:	4628      	mov	r0, r5
 80093b8:	f7ff fbd6 	bl	8008b68 <_free_r>
 80093bc:	2000      	movs	r0, #0
 80093be:	6360      	str	r0, [r4, #52]	; 0x34
 80093c0:	e7c0      	b.n	8009344 <__sflush_r+0x1c>
 80093c2:	2301      	movs	r3, #1
 80093c4:	4628      	mov	r0, r5
 80093c6:	47b0      	blx	r6
 80093c8:	1c41      	adds	r1, r0, #1
 80093ca:	d1c8      	bne.n	800935e <__sflush_r+0x36>
 80093cc:	682b      	ldr	r3, [r5, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d0c5      	beq.n	800935e <__sflush_r+0x36>
 80093d2:	2b1d      	cmp	r3, #29
 80093d4:	d001      	beq.n	80093da <__sflush_r+0xb2>
 80093d6:	2b16      	cmp	r3, #22
 80093d8:	d101      	bne.n	80093de <__sflush_r+0xb6>
 80093da:	602f      	str	r7, [r5, #0]
 80093dc:	e7b1      	b.n	8009342 <__sflush_r+0x1a>
 80093de:	89a3      	ldrh	r3, [r4, #12]
 80093e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093e4:	81a3      	strh	r3, [r4, #12]
 80093e6:	e7ad      	b.n	8009344 <__sflush_r+0x1c>
 80093e8:	690f      	ldr	r7, [r1, #16]
 80093ea:	2f00      	cmp	r7, #0
 80093ec:	d0a9      	beq.n	8009342 <__sflush_r+0x1a>
 80093ee:	0793      	lsls	r3, r2, #30
 80093f0:	680e      	ldr	r6, [r1, #0]
 80093f2:	bf08      	it	eq
 80093f4:	694b      	ldreq	r3, [r1, #20]
 80093f6:	600f      	str	r7, [r1, #0]
 80093f8:	bf18      	it	ne
 80093fa:	2300      	movne	r3, #0
 80093fc:	eba6 0807 	sub.w	r8, r6, r7
 8009400:	608b      	str	r3, [r1, #8]
 8009402:	f1b8 0f00 	cmp.w	r8, #0
 8009406:	dd9c      	ble.n	8009342 <__sflush_r+0x1a>
 8009408:	6a21      	ldr	r1, [r4, #32]
 800940a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800940c:	4643      	mov	r3, r8
 800940e:	463a      	mov	r2, r7
 8009410:	4628      	mov	r0, r5
 8009412:	47b0      	blx	r6
 8009414:	2800      	cmp	r0, #0
 8009416:	dc06      	bgt.n	8009426 <__sflush_r+0xfe>
 8009418:	89a3      	ldrh	r3, [r4, #12]
 800941a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800941e:	81a3      	strh	r3, [r4, #12]
 8009420:	f04f 30ff 	mov.w	r0, #4294967295
 8009424:	e78e      	b.n	8009344 <__sflush_r+0x1c>
 8009426:	4407      	add	r7, r0
 8009428:	eba8 0800 	sub.w	r8, r8, r0
 800942c:	e7e9      	b.n	8009402 <__sflush_r+0xda>
 800942e:	bf00      	nop
 8009430:	dfbffffe 	.word	0xdfbffffe

08009434 <_fflush_r>:
 8009434:	b538      	push	{r3, r4, r5, lr}
 8009436:	690b      	ldr	r3, [r1, #16]
 8009438:	4605      	mov	r5, r0
 800943a:	460c      	mov	r4, r1
 800943c:	b913      	cbnz	r3, 8009444 <_fflush_r+0x10>
 800943e:	2500      	movs	r5, #0
 8009440:	4628      	mov	r0, r5
 8009442:	bd38      	pop	{r3, r4, r5, pc}
 8009444:	b118      	cbz	r0, 800944e <_fflush_r+0x1a>
 8009446:	6a03      	ldr	r3, [r0, #32]
 8009448:	b90b      	cbnz	r3, 800944e <_fflush_r+0x1a>
 800944a:	f7ff f923 	bl	8008694 <__sinit>
 800944e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d0f3      	beq.n	800943e <_fflush_r+0xa>
 8009456:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009458:	07d0      	lsls	r0, r2, #31
 800945a:	d404      	bmi.n	8009466 <_fflush_r+0x32>
 800945c:	0599      	lsls	r1, r3, #22
 800945e:	d402      	bmi.n	8009466 <_fflush_r+0x32>
 8009460:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009462:	f7ff fb70 	bl	8008b46 <__retarget_lock_acquire_recursive>
 8009466:	4628      	mov	r0, r5
 8009468:	4621      	mov	r1, r4
 800946a:	f7ff ff5d 	bl	8009328 <__sflush_r>
 800946e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009470:	07da      	lsls	r2, r3, #31
 8009472:	4605      	mov	r5, r0
 8009474:	d4e4      	bmi.n	8009440 <_fflush_r+0xc>
 8009476:	89a3      	ldrh	r3, [r4, #12]
 8009478:	059b      	lsls	r3, r3, #22
 800947a:	d4e1      	bmi.n	8009440 <_fflush_r+0xc>
 800947c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800947e:	f7ff fb63 	bl	8008b48 <__retarget_lock_release_recursive>
 8009482:	e7dd      	b.n	8009440 <_fflush_r+0xc>

08009484 <__swhatbuf_r>:
 8009484:	b570      	push	{r4, r5, r6, lr}
 8009486:	460c      	mov	r4, r1
 8009488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800948c:	2900      	cmp	r1, #0
 800948e:	b096      	sub	sp, #88	; 0x58
 8009490:	4615      	mov	r5, r2
 8009492:	461e      	mov	r6, r3
 8009494:	da0d      	bge.n	80094b2 <__swhatbuf_r+0x2e>
 8009496:	89a3      	ldrh	r3, [r4, #12]
 8009498:	f013 0f80 	tst.w	r3, #128	; 0x80
 800949c:	f04f 0100 	mov.w	r1, #0
 80094a0:	bf0c      	ite	eq
 80094a2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80094a6:	2340      	movne	r3, #64	; 0x40
 80094a8:	2000      	movs	r0, #0
 80094aa:	6031      	str	r1, [r6, #0]
 80094ac:	602b      	str	r3, [r5, #0]
 80094ae:	b016      	add	sp, #88	; 0x58
 80094b0:	bd70      	pop	{r4, r5, r6, pc}
 80094b2:	466a      	mov	r2, sp
 80094b4:	f000 f862 	bl	800957c <_fstat_r>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	dbec      	blt.n	8009496 <__swhatbuf_r+0x12>
 80094bc:	9901      	ldr	r1, [sp, #4]
 80094be:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80094c2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80094c6:	4259      	negs	r1, r3
 80094c8:	4159      	adcs	r1, r3
 80094ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094ce:	e7eb      	b.n	80094a8 <__swhatbuf_r+0x24>

080094d0 <__smakebuf_r>:
 80094d0:	898b      	ldrh	r3, [r1, #12]
 80094d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80094d4:	079d      	lsls	r5, r3, #30
 80094d6:	4606      	mov	r6, r0
 80094d8:	460c      	mov	r4, r1
 80094da:	d507      	bpl.n	80094ec <__smakebuf_r+0x1c>
 80094dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80094e0:	6023      	str	r3, [r4, #0]
 80094e2:	6123      	str	r3, [r4, #16]
 80094e4:	2301      	movs	r3, #1
 80094e6:	6163      	str	r3, [r4, #20]
 80094e8:	b002      	add	sp, #8
 80094ea:	bd70      	pop	{r4, r5, r6, pc}
 80094ec:	ab01      	add	r3, sp, #4
 80094ee:	466a      	mov	r2, sp
 80094f0:	f7ff ffc8 	bl	8009484 <__swhatbuf_r>
 80094f4:	9900      	ldr	r1, [sp, #0]
 80094f6:	4605      	mov	r5, r0
 80094f8:	4630      	mov	r0, r6
 80094fa:	f7ff fba1 	bl	8008c40 <_malloc_r>
 80094fe:	b948      	cbnz	r0, 8009514 <__smakebuf_r+0x44>
 8009500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009504:	059a      	lsls	r2, r3, #22
 8009506:	d4ef      	bmi.n	80094e8 <__smakebuf_r+0x18>
 8009508:	f023 0303 	bic.w	r3, r3, #3
 800950c:	f043 0302 	orr.w	r3, r3, #2
 8009510:	81a3      	strh	r3, [r4, #12]
 8009512:	e7e3      	b.n	80094dc <__smakebuf_r+0xc>
 8009514:	89a3      	ldrh	r3, [r4, #12]
 8009516:	6020      	str	r0, [r4, #0]
 8009518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800951c:	81a3      	strh	r3, [r4, #12]
 800951e:	9b00      	ldr	r3, [sp, #0]
 8009520:	6163      	str	r3, [r4, #20]
 8009522:	9b01      	ldr	r3, [sp, #4]
 8009524:	6120      	str	r0, [r4, #16]
 8009526:	b15b      	cbz	r3, 8009540 <__smakebuf_r+0x70>
 8009528:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800952c:	4630      	mov	r0, r6
 800952e:	f000 f837 	bl	80095a0 <_isatty_r>
 8009532:	b128      	cbz	r0, 8009540 <__smakebuf_r+0x70>
 8009534:	89a3      	ldrh	r3, [r4, #12]
 8009536:	f023 0303 	bic.w	r3, r3, #3
 800953a:	f043 0301 	orr.w	r3, r3, #1
 800953e:	81a3      	strh	r3, [r4, #12]
 8009540:	89a3      	ldrh	r3, [r4, #12]
 8009542:	431d      	orrs	r5, r3
 8009544:	81a5      	strh	r5, [r4, #12]
 8009546:	e7cf      	b.n	80094e8 <__smakebuf_r+0x18>

08009548 <memmove>:
 8009548:	4288      	cmp	r0, r1
 800954a:	b510      	push	{r4, lr}
 800954c:	eb01 0402 	add.w	r4, r1, r2
 8009550:	d902      	bls.n	8009558 <memmove+0x10>
 8009552:	4284      	cmp	r4, r0
 8009554:	4623      	mov	r3, r4
 8009556:	d807      	bhi.n	8009568 <memmove+0x20>
 8009558:	1e43      	subs	r3, r0, #1
 800955a:	42a1      	cmp	r1, r4
 800955c:	d008      	beq.n	8009570 <memmove+0x28>
 800955e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009562:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009566:	e7f8      	b.n	800955a <memmove+0x12>
 8009568:	4402      	add	r2, r0
 800956a:	4601      	mov	r1, r0
 800956c:	428a      	cmp	r2, r1
 800956e:	d100      	bne.n	8009572 <memmove+0x2a>
 8009570:	bd10      	pop	{r4, pc}
 8009572:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009576:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800957a:	e7f7      	b.n	800956c <memmove+0x24>

0800957c <_fstat_r>:
 800957c:	b538      	push	{r3, r4, r5, lr}
 800957e:	4d07      	ldr	r5, [pc, #28]	; (800959c <_fstat_r+0x20>)
 8009580:	2300      	movs	r3, #0
 8009582:	4604      	mov	r4, r0
 8009584:	4608      	mov	r0, r1
 8009586:	4611      	mov	r1, r2
 8009588:	602b      	str	r3, [r5, #0]
 800958a:	f7f7 fdd8 	bl	800113e <_fstat>
 800958e:	1c43      	adds	r3, r0, #1
 8009590:	d102      	bne.n	8009598 <_fstat_r+0x1c>
 8009592:	682b      	ldr	r3, [r5, #0]
 8009594:	b103      	cbz	r3, 8009598 <_fstat_r+0x1c>
 8009596:	6023      	str	r3, [r4, #0]
 8009598:	bd38      	pop	{r3, r4, r5, pc}
 800959a:	bf00      	nop
 800959c:	20001984 	.word	0x20001984

080095a0 <_isatty_r>:
 80095a0:	b538      	push	{r3, r4, r5, lr}
 80095a2:	4d06      	ldr	r5, [pc, #24]	; (80095bc <_isatty_r+0x1c>)
 80095a4:	2300      	movs	r3, #0
 80095a6:	4604      	mov	r4, r0
 80095a8:	4608      	mov	r0, r1
 80095aa:	602b      	str	r3, [r5, #0]
 80095ac:	f7f7 fdd7 	bl	800115e <_isatty>
 80095b0:	1c43      	adds	r3, r0, #1
 80095b2:	d102      	bne.n	80095ba <_isatty_r+0x1a>
 80095b4:	682b      	ldr	r3, [r5, #0]
 80095b6:	b103      	cbz	r3, 80095ba <_isatty_r+0x1a>
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	bd38      	pop	{r3, r4, r5, pc}
 80095bc:	20001984 	.word	0x20001984

080095c0 <_sbrk_r>:
 80095c0:	b538      	push	{r3, r4, r5, lr}
 80095c2:	4d06      	ldr	r5, [pc, #24]	; (80095dc <_sbrk_r+0x1c>)
 80095c4:	2300      	movs	r3, #0
 80095c6:	4604      	mov	r4, r0
 80095c8:	4608      	mov	r0, r1
 80095ca:	602b      	str	r3, [r5, #0]
 80095cc:	f7f7 fde0 	bl	8001190 <_sbrk>
 80095d0:	1c43      	adds	r3, r0, #1
 80095d2:	d102      	bne.n	80095da <_sbrk_r+0x1a>
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	b103      	cbz	r3, 80095da <_sbrk_r+0x1a>
 80095d8:	6023      	str	r3, [r4, #0]
 80095da:	bd38      	pop	{r3, r4, r5, pc}
 80095dc:	20001984 	.word	0x20001984

080095e0 <_realloc_r>:
 80095e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095e4:	4680      	mov	r8, r0
 80095e6:	4614      	mov	r4, r2
 80095e8:	460e      	mov	r6, r1
 80095ea:	b921      	cbnz	r1, 80095f6 <_realloc_r+0x16>
 80095ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095f0:	4611      	mov	r1, r2
 80095f2:	f7ff bb25 	b.w	8008c40 <_malloc_r>
 80095f6:	b92a      	cbnz	r2, 8009604 <_realloc_r+0x24>
 80095f8:	f7ff fab6 	bl	8008b68 <_free_r>
 80095fc:	4625      	mov	r5, r4
 80095fe:	4628      	mov	r0, r5
 8009600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009604:	f000 f81b 	bl	800963e <_malloc_usable_size_r>
 8009608:	4284      	cmp	r4, r0
 800960a:	4607      	mov	r7, r0
 800960c:	d802      	bhi.n	8009614 <_realloc_r+0x34>
 800960e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009612:	d812      	bhi.n	800963a <_realloc_r+0x5a>
 8009614:	4621      	mov	r1, r4
 8009616:	4640      	mov	r0, r8
 8009618:	f7ff fb12 	bl	8008c40 <_malloc_r>
 800961c:	4605      	mov	r5, r0
 800961e:	2800      	cmp	r0, #0
 8009620:	d0ed      	beq.n	80095fe <_realloc_r+0x1e>
 8009622:	42bc      	cmp	r4, r7
 8009624:	4622      	mov	r2, r4
 8009626:	4631      	mov	r1, r6
 8009628:	bf28      	it	cs
 800962a:	463a      	movcs	r2, r7
 800962c:	f7ff fa8d 	bl	8008b4a <memcpy>
 8009630:	4631      	mov	r1, r6
 8009632:	4640      	mov	r0, r8
 8009634:	f7ff fa98 	bl	8008b68 <_free_r>
 8009638:	e7e1      	b.n	80095fe <_realloc_r+0x1e>
 800963a:	4635      	mov	r5, r6
 800963c:	e7df      	b.n	80095fe <_realloc_r+0x1e>

0800963e <_malloc_usable_size_r>:
 800963e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009642:	1f18      	subs	r0, r3, #4
 8009644:	2b00      	cmp	r3, #0
 8009646:	bfbc      	itt	lt
 8009648:	580b      	ldrlt	r3, [r1, r0]
 800964a:	18c0      	addlt	r0, r0, r3
 800964c:	4770      	bx	lr
	...

08009650 <_init>:
 8009650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009652:	bf00      	nop
 8009654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009656:	bc08      	pop	{r3}
 8009658:	469e      	mov	lr, r3
 800965a:	4770      	bx	lr

0800965c <_fini>:
 800965c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965e:	bf00      	nop
 8009660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009662:	bc08      	pop	{r3}
 8009664:	469e      	mov	lr, r3
 8009666:	4770      	bx	lr
