<stg><name>rx_driver</name>


<trans_list>

<trans id="172" from="1" to="3">
<condition id="62">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="1" to="2">
<condition id="64">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="2" to="2">
<condition id="66">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="37">
<condition id="67">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="3" to="4">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="4" to="5">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="5" to="6">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="7">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="8">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="9">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="9" to="10">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="10" to="11">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="11" to="12">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="12" to="13">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="13" to="14">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="14" to="15">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="15" to="16">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="16" to="17">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="17" to="18">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="18" to="19">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="19" to="20">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="20" to="21">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="21" to="22">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="22" to="23">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="23" to="24">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="24" to="37">
<condition id="90">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="24" to="25">
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="25" to="26">
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="25" to="34">
<condition id="93">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="26" to="27">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="27" to="28">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="28" to="29">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="29" to="30">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="30" to="31">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="31" to="32">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="32" to="33">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="33" to="25">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="34" to="35">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="35" to="36">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="36" to="37">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="37" to="38">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="38" to="38">
<condition id="112">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %AXI_UART), !map !37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %SBUS_data), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
:2  %dummy_2 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
:3  %dummy = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @rx_driver_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_UART, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [4 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i8* %SBUS_data, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [4 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecReset(i1* @firstSample, i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1">
<![CDATA[
:9  %firstSample_load = load i1* @firstSample, align 1

]]></Node>
<StgValue><ssdm name="firstSample_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %firstSample_load, label %.critedge, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @delay_until_ms_MD_3u) nounwind

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.critedge:0  %AXI_UART_addr = getelementptr i32* %AXI_UART, i64 4108

]]></Node>
<StgValue><ssdm name="AXI_UART_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:1  %AXI_UART_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_req"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:28  store i1 false, i1* @firstSample, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i = phi i19 [ 0, %2 ], [ %ctr_V, %4 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1  %tmp_1 = icmp eq i19 %p_014_0_i, -224288

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300000, i64 300000, i64 300000) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %ctr_V = add i19 %p_014_0_i, 1

]]></Node>
<StgValue><ssdm name="ctr_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1, label %"delay_until_ms<3ull, 100000000ull>.exit", label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_1 = load volatile i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name="dummy_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_1, i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<3ull, 100000000ull>.exit:0  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @delay_until_ms_MD_3u, i32 %rbegin) nounwind

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
delay_until_ms<3ull, 100000000ull>.exit:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:2  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr, i32 128, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.critedge:4  %AXI_UART_addr_1 = getelementptr i32* %AXI_UART, i64 4096

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:5  %AXI_UART_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:3  %AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:6  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_1, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.critedge:8  %AXI_UART_addr_2 = getelementptr i32* %AXI_UART, i64 4100

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:9  %AXI_UART_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:3  %AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:7  %AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_1_resp"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:10  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_2, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:12  %AXI_UART_addr_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_req4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:3  %AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:7  %AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_1_resp"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:11  %AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:13  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr, i32 31, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.critedge:15  %AXI_UART_addr_3 = getelementptr i32* %AXI_UART, i64 4104

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:16  %AXI_UART_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:3  %AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:7  %AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_1_resp"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:11  %AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:14  %AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:17  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_3, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:19  %AXI_UART_addr_3_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_req8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:3  %AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:7  %AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_1_resp"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:11  %AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:14  %AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp5"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:18  %AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:20  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_3, i32 7, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:22  %AXI_UART_addr_3_req1 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_req1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:7  %AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_1_resp"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:11  %AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:14  %AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp5"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:18  %AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:21  %AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:23  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_3, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:25  %AXI_UART_addr_2_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_req6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:11  %AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:14  %AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp5"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:18  %AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:21  %AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_1"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:24  %AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_2"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.critedge:26  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_2, i32 17, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:14  %AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_resp5"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:18  %AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:21  %AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_1"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:24  %AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_2"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:27  %AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:18  %AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:21  %AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_1"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:24  %AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_2"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:27  %AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:21  %AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_1"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:24  %AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_2"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:27  %AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:24  %AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_3_resp_2"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:27  %AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="123" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.critedge:27  %AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_2_resp_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="124" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:29  %AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="125" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:29  %AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="126" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:29  %AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="127" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:29  %AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:29  %AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="129" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:29  %AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="130" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:29  %AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="131" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:30  %AXI_UART_addr_1_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_UART_addr_1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_1_read"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="132" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:31  %tmp = icmp eq i32 %AXI_UART_addr_1_read, 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:32  br i1 %tmp, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %SBUS_data_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %SBUS_data, i32 25)

]]></Node>
<StgValue><ssdm name="SBUS_data_wr_req"/></StgValue>
</operation>

<operation id="135" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="136" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %index = phi i5 [ %index_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="137" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %index, -7

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="139" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %index_1 = add i5 %index, 1

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="140" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_1_req"/></StgValue>
</operation>

<operation id="142" st_id="25" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.loopexit.loopexit:0  %SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)

]]></Node>
<StgValue><ssdm name="SBUS_data_wr_resp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="143" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="144" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="145" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="146" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="147" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="148" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="149" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %AXI_UART_addr_1_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_UART_addr_1)

]]></Node>
<StgValue><ssdm name="AXI_UART_addr_1_read_1"/></StgValue>
</operation>

<operation id="150" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
:2  %tmp_2 = trunc i32 %AXI_UART_addr_1_read_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="151" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.i8P(i8* %SBUS_data, i8 %tmp_2, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="153" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.loopexit.loopexit:0  %SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)

]]></Node>
<StgValue><ssdm name="SBUS_data_wr_resp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="154" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.loopexit.loopexit:0  %SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)

]]></Node>
<StgValue><ssdm name="SBUS_data_wr_resp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="155" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.loopexit.loopexit:0  %SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)

]]></Node>
<StgValue><ssdm name="SBUS_data_wr_resp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="156" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.loopexit.loopexit:0  %SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)

]]></Node>
<StgValue><ssdm name="SBUS_data_wr_resp"/></StgValue>
</operation>

<operation id="157" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @delay_until_ms_MD_6u) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="160" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="162" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i4 = phi i20 [ 0, %5 ], [ %ctr_V_1, %7 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i4"/></StgValue>
</operation>

<operation id="163" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_6 = icmp eq i20 %p_014_0_i4, -448576

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="164" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 600000, i64 600000, i64 600000) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="165" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %ctr_V_1 = add i20 %p_014_0_i4, 1

]]></Node>
<StgValue><ssdm name="ctr_V_1"/></StgValue>
</operation>

<operation id="166" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_6, label %"delay_until_ms<6ull, 100000000ull>.exit", label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_3 = load volatile i8* %dummy_2, align 1

]]></Node>
<StgValue><ssdm name="dummy_3"/></StgValue>
</operation>

<operation id="168" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_3, i8* %dummy_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<6ull, 100000000ull>.exit:0  %rend2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @delay_until_ms_MD_6u, i32 %rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="171" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
delay_until_ms<6ull, 100000000ull>.exit:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
