Oh no...

Cycle: 18
MARS instruction number: 15	Instruction: lw $19,0($11)
Expected:	Register Write to Reg: 0x13 Val: 0x00000001
Got     :	Register Write to Reg: 0x13 Val: 0x10010000
Incorrect write

Cycle: 23
MARS instruction number: 20	Instruction: lw $20,0($11)
Expected:	Register Write to Reg: 0x14 Val: 0x00000042
Got     :	Register Write to Reg: 0x14 Val: 0x10010004
Incorrect write

Cycle: 32
MARS instruction number: 32	Instruction: addi $9,$9,1
Expected:	Register Write to Reg: 0x09 Val: 0x00000002
Got     :	Memory Write to Addr: 0x10010004 Val: 0x10010000
Wrote to incorrect structure

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


