INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/ALU_control_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_part
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/ALU_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_part
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_part
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MEM_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_part
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MUX_3ways.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3ways
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MUX_4ways.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4ways
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/PC_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/PC_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_part
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/RF_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_part
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/lab5/bcdTo7Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdTo7Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/regflie.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regflie
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU_tb
