

================================================================
== Vivado HLS Report for 'mty2keep'
================================================================
* Date:           Thu Jul 25 02:36:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lbus_fifo_read
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     0.778|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%ena_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %ena_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40]   --->   Operation 2 'read' 'ena_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%mty_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %mty_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40]   --->   Operation 3 'read' 'mty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.65ns)   --->   "%rhs_V = icmp ne i4 %mty_V_read, -1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40]   --->   Operation 4 'icmp' 'rhs_V' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.12ns)   --->   "%ret_V = and i1 %rhs_V, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40]   --->   Operation 5 'and' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "%rhs_V_1 = icmp ult i4 %mty_V_read, -2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:41]   --->   Operation 6 'icmp' 'rhs_V_1' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.12ns)   --->   "%ret_V_1 = and i1 %rhs_V_1, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:41]   --->   Operation 7 'and' 'ret_V_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.65ns)   --->   "%rhs_V_2 = icmp ult i4 %mty_V_read, -3" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:42]   --->   Operation 8 'icmp' 'rhs_V_2' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.12ns)   --->   "%ret_V_2 = and i1 %rhs_V_2, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:42]   --->   Operation 9 'and' 'ret_V_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%rhs_V_3 = icmp ult i4 %mty_V_read, -4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:43]   --->   Operation 10 'icmp' 'rhs_V_3' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.12ns)   --->   "%ret_V_3 = and i1 %rhs_V_3, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:43]   --->   Operation 11 'and' 'ret_V_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "%rhs_V_4 = icmp ult i4 %mty_V_read, -5" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:44]   --->   Operation 12 'icmp' 'rhs_V_4' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.12ns)   --->   "%ret_V_4 = and i1 %rhs_V_4, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:44]   --->   Operation 13 'and' 'ret_V_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%rhs_V_5 = icmp ult i4 %mty_V_read, -6" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:45]   --->   Operation 14 'icmp' 'rhs_V_5' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.12ns)   --->   "%ret_V_5 = and i1 %rhs_V_5, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:45]   --->   Operation 15 'and' 'ret_V_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%rhs_V_6 = icmp ult i4 %mty_V_read, -7" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:46]   --->   Operation 16 'icmp' 'rhs_V_6' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.12ns)   --->   "%ret_V_6 = and i1 %rhs_V_6, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:46]   --->   Operation 17 'and' 'ret_V_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mty_V_read, i32 3)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:47]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%xor_ln1355 = xor i1 %tmp, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:47]   --->   Operation 19 'xor' 'xor_ln1355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_7 = and i1 %ena_V_read, %xor_ln1355" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:47]   --->   Operation 20 'and' 'ret_V_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%rhs_V_7 = icmp ult i4 %mty_V_read, 7" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:48]   --->   Operation 21 'icmp' 'rhs_V_7' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.12ns)   --->   "%ret_V_8 = and i1 %rhs_V_7, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:48]   --->   Operation 22 'and' 'ret_V_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%rhs_V_8 = icmp ult i4 %mty_V_read, 6" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:49]   --->   Operation 23 'icmp' 'rhs_V_8' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.12ns)   --->   "%ret_V_9 = and i1 %rhs_V_8, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:49]   --->   Operation 24 'and' 'ret_V_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "%rhs_V_9 = icmp ult i4 %mty_V_read, 5" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:50]   --->   Operation 25 'icmp' 'rhs_V_9' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%ret_V_10 = and i1 %rhs_V_9, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:50]   --->   Operation 26 'and' 'ret_V_10' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %mty_V_read, i32 2, i32 3)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:51]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.34ns)   --->   "%rhs_V_10 = icmp eq i2 %tmp_1, 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:51]   --->   Operation 28 'icmp' 'rhs_V_10' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.12ns)   --->   "%ret_V_11 = and i1 %rhs_V_10, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:51]   --->   Operation 29 'and' 'ret_V_11' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "%rhs_V_11 = icmp ult i4 %mty_V_read, 3" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:52]   --->   Operation 30 'icmp' 'rhs_V_11' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.12ns)   --->   "%ret_V_12 = and i1 %rhs_V_11, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:52]   --->   Operation 31 'and' 'ret_V_12' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %mty_V_read, i32 1, i32 3)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:53]   --->   Operation 32 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.49ns)   --->   "%rhs_V_12 = icmp eq i3 %tmp_2, 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:53]   --->   Operation 33 'icmp' 'rhs_V_12' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.12ns)   --->   "%ret_V_13 = and i1 %rhs_V_12, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:53]   --->   Operation 34 'and' 'ret_V_13' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "%rhs_V_13 = icmp eq i4 %mty_V_read, 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:54]   --->   Operation 35 'icmp' 'rhs_V_13' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%ret_V_14 = and i1 %rhs_V_13, %ena_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:54]   --->   Operation 36 'and' 'ret_V_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %ena_V_read, i1 %ret_V, i1 %ret_V_1, i1 %ret_V_2, i1 %ret_V_3, i1 %ret_V_4, i1 %ret_V_5, i1 %ret_V_6, i1 %ret_V_7, i1 %ret_V_8, i1 %ret_V_9, i1 %ret_V_10, i1 %ret_V_11, i1 %ret_V_12, i1 %ret_V_13, i1 %ret_V_14)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:54]   --->   Operation 37 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "ret i16 %p_Result_s" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:55]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.388ns.

 <State 1>: 0.778ns
The critical path consists of the following:
	wire read on port 'mty_V' (/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40) [4]  (0 ns)
	'icmp' operation ('i_op', /home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40) [5]  (0.656 ns)
	'and' operation ('ret.V', /home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:40) [6]  (0.122 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
