Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 22 20:43:26 2023
| Host         : SACHINNAIRA924 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RCA_4bits_timing_summary_routed.rpt -pb RCA_4bits_timing_summary_routed.pb -rpx RCA_4bits_timing_summary_routed.rpx -warn_on_violation
| Design       : RCA_4bits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (9)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            r/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 1.606ns (23.915%)  route 5.111ns (76.085%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=2, routed)           4.053     5.508    r/Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.152     5.660 r  r/Q[1]_i_1/O
                         net (fo=1, routed)           1.058     6.718    r/data[1]
    SLICE_X0Y27          FDRE                                         r  r/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            r/Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.236ns  (logic 1.728ns (27.716%)  route 4.508ns (72.284%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=2, routed)           4.053     5.508    r/Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.632 r  r/Q[4]_i_2/O
                         net (fo=3, routed)           0.455     6.086    r/C1
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.150     6.236 r  r/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.236    r/data[4]
    SLICE_X0Y11          FDRE                                         r  r/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            r/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 1.702ns (27.413%)  route 4.508ns (72.587%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=2, routed)           4.053     5.508    r/Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.632 r  r/Q[4]_i_2/O
                         net (fo=3, routed)           0.455     6.086    r/C1
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.124     6.210 r  r/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.210    r/data[3]
    SLICE_X0Y11          FDRE                                         r  r/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 3.986ns (65.432%)  route 2.106ns (34.568%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  r/Q_reg[1]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/Q_reg[1]/Q
                         net (fo=1, routed)           2.106     2.562    Q_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.091 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.091    Q[1]
    E19                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.023ns  (logic 3.957ns (65.692%)  route 2.067ns (34.308%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  r/Q_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/Q_reg[2]/Q
                         net (fo=1, routed)           2.067     2.523    Q_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.023 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.023    Q[2]
    U19                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 4.103ns (68.636%)  route 1.875ns (31.364%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  r/Q_reg[4]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r/Q_reg[4]/Q
                         net (fo=1, routed)           1.875     2.294    Q_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684     5.977 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.977    Q[4]
    W18                                                               r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            r/Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.925ns  (logic 1.702ns (28.736%)  route 4.222ns (71.264%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=2, routed)           4.053     5.508    r/Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.632 r  r/Q[4]_i_2/O
                         net (fo=3, routed)           0.169     5.801    r/C1
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     5.925 r  r/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     5.925    r/data[2]
    SLICE_X0Y11          FDRE                                         r  r/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 3.965ns (67.934%)  route 1.872ns (32.066%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  r/Q_reg[3]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/Q_reg[3]/Q
                         net (fo=1, routed)           1.872     2.328    Q_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.837 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.837    Q[3]
    V19                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            r/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.272ns (39.716%)  route 0.413ns (60.284%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.413     0.640    r/B_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.045     0.685 r  r/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.685    r/data[3]
    SLICE_X0Y11          FDRE                                         r  r/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            r/Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.275ns (39.979%)  route 0.413ns (60.021%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.413     0.640    r/B_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.048     0.688 r  r/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.688    r/data[4]
    SLICE_X0Y11          FDRE                                         r  r/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            r/Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.311ns (40.073%)  route 0.465ns (59.927%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=2, routed)           0.396     0.617    r/A_IBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.045     0.662 r  r/Q[4]_i_2/O
                         net (fo=3, routed)           0.069     0.731    r/C1
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.776 r  r/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.776    r/data[2]
    SLICE_X0Y11          FDRE                                         r  r/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            r/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.096ns  (logic 0.264ns (24.084%)  route 0.832ns (75.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=2, routed)           0.396     0.617    r/A_IBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.043     0.660 r  r/Q[1]_i_1/O
                         net (fo=1, routed)           0.436     1.096    r/data[1]
    SLICE_X0Y27          FDRE                                         r  r/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.351ns (75.875%)  route 0.430ns (24.125%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  r/Q_reg[3]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/Q_reg[3]/Q
                         net (fo=1, routed)           0.430     0.571    Q_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.781 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.781    Q[3]
    V19                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.392ns (76.575%)  route 0.426ns (23.425%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  r/Q_reg[4]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  r/Q_reg[4]/Q
                         net (fo=1, routed)           0.426     0.554    Q_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.264     1.817 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.817    Q[4]
    W18                                                               r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.343ns (72.931%)  route 0.499ns (27.069%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  r/Q_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/Q_reg[2]/Q
                         net (fo=1, routed)           0.499     0.640    Q_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.842 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.842    Q[2]
    U19                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.372ns (72.448%)  route 0.522ns (27.552%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  r/Q_reg[1]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/Q_reg[1]/Q
                         net (fo=1, routed)           0.522     0.663    Q_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.893 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.893    Q[1]
    E19                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------





