
---------- Begin Simulation Statistics ----------
final_tick                               119131652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169763                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731460                       # Number of bytes of host memory used
host_op_rate                                   171669                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   589.06                       # Real time elapsed on the host
host_tick_rate                              202241758                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119132                       # Number of seconds simulated
sim_ticks                                119131652000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.845043                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4087796                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4817955                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345779                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5103548                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102842                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675266                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572424                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6510964                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312492                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35006                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.191317                       # CPI: cycles per instruction
system.cpu.discardedOps                        963266                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48860345                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40546291                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262391                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3272670                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.839407                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        119131652                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115858982                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10897                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          854                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       130418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       263860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3594                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7303                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3594                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       348704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  348704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10897                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10897    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10897                       # Request fanout histogram
system.membus.respLayer1.occupancy           36137000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            10897000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             28497                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       123811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3287                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104957                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4287                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       385453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                397314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       242368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8095296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8337664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133454                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006489                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080294                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 132588     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    866      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133454                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          390958000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         258342991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8574999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               120444                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122547                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2103                       # number of overall hits
system.l2.overall_hits::.cpu.data              120444                       # number of overall hits
system.l2.overall_hits::total                  122547                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2184                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8723                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10907                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2184                       # number of overall misses
system.l2.overall_misses::.cpu.data              8723                       # number of overall misses
system.l2.overall_misses::total                 10907                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    210668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    855448000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1066116000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    210668000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    855448000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1066116000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           129167                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               133454                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          129167                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              133454                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.509447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.067533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081729                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.509447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.067533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081729                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96459.706960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98068.095839                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97746.034657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96459.706960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98068.095839                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97746.034657                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10897                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    166945000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    680382000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    847327000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    166945000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    680382000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    847327000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.509214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.067463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081654                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.509214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.067463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081654                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76475.034356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78079.182924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77757.823254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76475.034356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78079.182924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77757.823254                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       123811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           123811                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       123811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       123811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3186                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3186                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3186                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3186                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             97654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 97654                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7303                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    715077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     715077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        104957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            104957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.069581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.069581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97915.514172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97915.514172                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    569017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    569017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.069581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.069581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77915.514172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77915.514172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    210668000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    210668000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.509447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96459.706960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96459.706960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    166945000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    166945000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.509214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.509214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76475.034356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76475.034356                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    140371000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    140371000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.058653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98852.816901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98852.816901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    111365000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    111365000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.058282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78926.293409                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78926.293409                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10460.258764                       # Cycle average of tags in use
system.l2.tags.total_refs                      262996                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10897                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.134716                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2167.761873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8292.496891                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.033077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.126533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.159611                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10897                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.166275                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2114945                       # Number of tag accesses
system.l2.tags.data_accesses                  2114945                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         278848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             348704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69856                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10897                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            586376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2340671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2927047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       586376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           586376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           586376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2340671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2927047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               52380                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10897                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10897                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     83815250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   54485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               288134000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7691.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26441.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8458                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10897                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.940139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.303524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.232427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          572     23.45%     23.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1122     46.00%     69.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          277     11.36%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      3.28%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           38      1.56%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      1.85%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      1.19%     88.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.86%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          255     10.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2439                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 697408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  348704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83017250000                       # Total gap between requests
system.mem_ctrls.avgGap                    7618358.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        69856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       278848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 586376.490439333487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2340670.974662552122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54939250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    233194750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25166.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26760.93                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8632260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4588155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            37277940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9403992000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3236477670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43021099680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55712067705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.651265                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 111814862500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3978000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3338789500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8782200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4667850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            40526640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9403992000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3425458320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42861958080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55745385090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.930933                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 111399244750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3978000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3754407250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    119131652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     19660267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19660267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19660267                       # number of overall hits
system.cpu.icache.overall_hits::total        19660267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4287                       # number of overall misses
system.cpu.icache.overall_misses::total          4287                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    276507000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    276507000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    276507000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    276507000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19664554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19664554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19664554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19664554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000218                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000218                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000218                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000218                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64498.950315                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64498.950315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64498.950315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64498.950315                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3287                       # number of writebacks
system.cpu.icache.writebacks::total              3287                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4287                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4287                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4287                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    267933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    267933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    267933000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    267933000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62498.950315                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62498.950315                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62498.950315                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62498.950315                       # average overall mshr miss latency
system.cpu.icache.replacements                   3287                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19660267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19660267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4287                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    276507000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    276507000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19664554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19664554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64498.950315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64498.950315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    267933000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    267933000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62498.950315                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62498.950315                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           998.371359                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19664554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4587.019827                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   998.371359                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.974972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.974972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1000                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          996                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39333395                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39333395                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43700946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43700946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43709418                       # number of overall hits
system.cpu.dcache.overall_hits::total        43709418                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       137506                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         137506                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       137727                       # number of overall misses
system.cpu.dcache.overall_misses::total        137727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4512557000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4512557000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4512557000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4512557000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43838452                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43838452                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43847145                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43847145                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003141                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32817.164342                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32817.164342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32764.505144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32764.505144                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       123811                       # number of writebacks
system.cpu.dcache.writebacks::total            123811                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8559                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8559                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       128947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       128947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       129166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       129166                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3760357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3760357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3774786000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3774786000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002946                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29162.035565                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29162.035565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29224.300513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29224.300513                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127119                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37489174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37489174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    744594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    744594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37513492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37513492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30619.047619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30619.047619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23990                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23990                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    678896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    678896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28299.124635                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28299.124635                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6211772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6211772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       113188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       113188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3767963000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3767963000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33289.421140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33289.421140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       104957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       104957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3081461000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3081461000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29359.270940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29359.270940                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          221                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          221                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8693                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8693                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.025423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.025423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          219                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          219                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     14429000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     14429000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.025193                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.025193                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 65885.844749                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65885.844749                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2027.781997                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43838916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            129167                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            339.397183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2027.781997                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          799                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1078                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87824121                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87824121                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 119131652000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
