{
    "DESIGN_NAME": "y_huff",
    "VERILOG_FILES": "dir::src/y_huff.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "GPL_CELL_PADDING": 4,
    "DPL_CELL_PADDING": 4,
    "FP_CORE_UTIL": 25,
    "pdk::sky130*": {
        "FP_SIZING": "absolute",
        "DIE_AREA": "0 0 700 700",
        "CLOCK_PERIOD": 11.35,
        "SYNTH_MAX_FANOUT": 6
    },
    "pdk::gf180mcu*": {
        "DIODE_INSERTION_STRATEGY": 3
    }
}