CSSTE_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlslice_0_0/sim/CSSTE_xlslice_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlslice_0_1/sim/CSSTE_xlslice_0_1.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlslice_0_2/sim/CSSTE_xlslice_0_2.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
clk_div.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/d063/sources_1/new/clk_div.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_clk_div_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_clk_div_0_0/sim/CSSTE_clk_div_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_BTN_OK0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_BTN_OK0_0/sim/CSSTE_BTN_OK0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_dist_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_dist_mem_gen_0_0/sim/CSSTE_dist_mem_gen_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_util_vector_logic_0_0/sim/CSSTE_util_vector_logic_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_util_vector_logic_0_1.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_util_vector_logic_0_1/sim/CSSTE_util_vector_logic_0_1.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_SW8_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_SW8_0/sim/CSSTE_SW8_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_SW8_1.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_SW8_1/sim/CSSTE_SW8_1.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_SW8_2.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_SW8_2/sim/CSSTE_SW8_2.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlconcat_0_0/sim/CSSTE_xlconcat_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlslice_0_3/sim/CSSTE_xlslice_0_3.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_div20_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_div20_0/sim/CSSTE_div20_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlconstant_0_0/sim/CSSTE_xlconstant_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlconcat_1_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlconcat_1_0/sim/CSSTE_xlconcat_1_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlslice_0_4.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlslice_0_4/sim/CSSTE_xlslice_0_4.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlconstant_0_1/sim/CSSTE_xlconstant_0_1.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlslice_0_5.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlslice_0_5/sim/CSSTE_xlslice_0_5.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlslice_0_6.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlslice_0_6/sim/CSSTE_xlslice_0_6.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_xlslice_0_7.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_xlslice_0_7/sim/CSSTE_xlslice_0_7.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
HexTo8SEG.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/67de/HexTo8SEG.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
MC14495_ZJU.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/67de/MC14495_ZJU.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
MUX2T1_64.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/67de/MUX2T1_64.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
P2S.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/67de/P2S.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
SSeg_map.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/67de/SSeg_map.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
SSeg7_Dev.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/67de/SSeg7_Dev.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_SSeg7_Dev_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_SSeg7_Dev_0_0/sim/CSSTE_SSeg7_Dev_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
RAM.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
RAM_B.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_RAM_B_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_RAM_B_0_0/sim/CSSTE_RAM_B_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
stall_controller.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/7ac8/stall_controller.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
pipeline_CPU.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/7ac8/pipeline_CPU.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_pipeline_CPU_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_pipeline_CPU_0_0/sim/CSSTE_pipeline_CPU_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
VgaController.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/22f1/imports/Framework/VgaController.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
VgaDebugger.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/22f1/imports/Framework/VgaDebugger.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
VgaDisplay.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/22f1/imports/Framework/VgaDisplay.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
VGA.v,verilog,xil_defaultlib,../../../bd/CSSTE/ipshared/22f1/imports/Framework/VGA.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE_VGA_0_0.v,verilog,xil_defaultlib,../../../bd/CSSTE/ip/CSSTE_VGA_0_0/sim/CSSTE_VGA_0_0.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
CSSTE.v,verilog,xil_defaultlib,../../../bd/CSSTE/sim/CSSTE.v,incdir="$ref_dir/../../../bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/7ac8"incdir="../../../../pipeline_stall.srcs/sources_1/bd/CSSTE/ipshared/22f1/imports/Framework"
glbl.v,Verilog,xil_defaultlib,glbl.v
