From 57b99b5d05972a6a119e0be675ed8526042be439 Mon Sep 17 00:00:00 2001
From: Radu Pirea <radu-nicolae.pirea@nxp.com>
Date: Tue, 15 Dec 2020 11:53:36 +0200
Subject: [PATCH 29/76] s32-gen1: add picntrl nodes

Add pinctrl nodes for s32g274a and s32r45.

Issue: ALB-5668

Signed-off-by: Radu Pirea <radu-nicolae.pirea@nxp.com>
---
 arch/arm/dts/fsl-s32g274a.dtsi | 34 +++++++++++++++++++++++++++++++++-
 arch/arm/dts/fsl-s32r45.dts    | 33 ++++++++++++++++++++++++++++++++-
 2 files changed, 65 insertions(+), 2 deletions(-)

diff --git a/arch/arm/dts/fsl-s32g274a.dtsi b/arch/arm/dts/fsl-s32g274a.dtsi
index 70fffd605b..9583b9a032 100644
--- a/arch/arm/dts/fsl-s32g274a.dtsi
+++ b/arch/arm/dts/fsl-s32g274a.dtsi
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
- * Copyright 2017-2020 NXP
+ * Copyright 2017-2021 NXP
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License as published by
@@ -158,6 +158,38 @@
 			"mac2_rx_rgmii", "mac2_tx_rgmii";
 		status = "disabled";
 	};
+
+	siul2_0@4009C000 {
+		compatible = "simple-mfd";
+		status = "okay";
+		reg = <0x0 0x4009C000 0x0 0x2000>;
+
+		pinctrl0: siul2-pinctrl0 {
+			compatible = "fsl,s32-gen1-siul2-pinctrl";
+			#pinctrl-cells = <2>;
+			/* MSCR range */
+			pins = <&pinctrl0 0 101>,
+			/* IMCR range */
+			<&pinctrl0 512 595>;
+			status = "okay";
+		};
+	};
+
+	siul2_1@44010000 {
+		compatible = "simple-mfd";
+		status = "okay";
+		reg = <0x0 0x44010000 0x0 0x2000>;
+
+		pinctrl1: siul2-pinctrl1 {
+			compatible = "fsl,s32-gen1-siul2-pinctrl";
+			#pinctrl-cells = <2>;
+			/* MSCR range */
+			pins = <&pinctrl1 112 190>,
+			/* IMCR range */
+			<&pinctrl1 631 1023>;
+			status = "okay";
+		};
+	};
 };
 
 &clks {
diff --git a/arch/arm/dts/fsl-s32r45.dts b/arch/arm/dts/fsl-s32r45.dts
index d84ec8b646..cf4595f4ef 100644
--- a/arch/arm/dts/fsl-s32r45.dts
+++ b/arch/arm/dts/fsl-s32r45.dts
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
- * Copyright 2017-2020 NXP
+ * Copyright 2017-2021 NXP
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License as published by
@@ -57,6 +57,37 @@
 		#clock-cells = <1>;
 	};
 
+	siul2_0@4009C000 {
+		compatible = "simple-mfd";
+		status = "okay";
+		reg = <0x0 0x4009C000 0x0 0x2000>;
+
+		pinctrl0: siul2-pinctrl0 {
+			compatible = "fsl,s32-gen1-siul2-pinctrl";
+			#pinctrl-cells = <2>;
+			/* MSCR range */
+			pins = <&pinctrl0 0 101>,
+			/* IMCR range */
+			<&pinctrl0 512 573>;
+			status = "okay";
+		};
+	};
+
+	siul2_1@4403C000 {
+		compatible = "simple-mfd";
+		status = "okay";
+		reg = <0x0 0x4403C000 0x0 0x2000>;
+
+		pinctrl1: siul2-pinctrl1 {
+			compatible = "fsl,s32-gen1-siul2-pinctrl";
+			#pinctrl-cells = <2>;
+			/* MSCR range */
+			pins = <&pinctrl1 102 133>,
+			/* IMCR range */
+			<&pinctrl1 603 785>;
+			status = "okay";
+		};
+	};
 };
 
 &serdes0 {
-- 
2.17.1

