//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-36037853
// Cuda compilation tools, release 12.9, V12.9.86
// Based on NVVM 7.0.1
//

.version 8.8
.target sm_89
.address_size 64

	// .globl	_Z20masked_branch_kernelPfi

.visible .entry _Z20masked_branch_kernelPfi(
	.param .u64 _Z20masked_branch_kernelPfi_param_0,
	.param .u32 _Z20masked_branch_kernelPfi_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;
	.loc	1 4 0


	ld.param.u64 	%rd1, [_Z20masked_branch_kernelPfi_param_0];
	.loc	1 6 5
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	.loc	1 8 5
	cvt.rn.f32.s32 	%f1, %r4;
	.loc	1 12 5
	and.b32  	%r5, %r3, 1;
	setp.eq.b32 	%p1, %r5, 1;
	.loc	1 13 9
	fma.rn.f32 	%f2, %f1, 0f40000000, 0f3F800000;
	.loc	1 14 9
	mul.f32 	%f3, %f2, 0f3F000000;
	.loc	1 17 9
	fma.rn.f32 	%f4, %f1, 0f40000000, 0fBF800000;
	.loc	1 18 9
	mul.f32 	%f5, %f4, 0f3FC00000;
	.loc	1 12 5
	selp.f32 	%f6, %f3, %f5, %p1;
	.loc	1 21 5
	mul.wide.s32 	%rd3, %r4, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.f32 	[%rd4], %f6;
	.loc	1 22 1
	ret;

}

	.file	1 "/home/mmy/work/gpgpu-sim/GPU-CIM/10_test_small_predicated/small_predicated.cu"
