

================================================================
== Vitis HLS Report for 'kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3'
================================================================
* Date:           Sat Nov  1 16:29:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_cholesky_0
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  5.022 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       12|       12|  72.000 ns|  72.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_734_3  |       10|       10|         5|          3|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.74>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 8 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixLStrm, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln734 = store i2 0, i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 10 'store' 'store_ln734' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_736_4.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_1 = load i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 12 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.56ns)   --->   "%icmp_ln734 = icmp_eq  i2 %r_1, i2 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 13 'icmp' 'icmp_ln734' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.56ns)   --->   "%add_ln734 = add i2 %r_1, i2 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 14 'add' 'add_ln734' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln734 = br i1 %icmp_ln734, void %VITIS_LOOP_736_4.i.split, void %_ZN2xf6solver8choleskyILb0ELi3EN3hls9x_complexI8ap_fixedILi16ELi1EL9ap_q_mode4EL9ap_o_mode3ELi0EEEES8_NS0_14choleskyTraitsILb0ELi3ES8_S8_EEEEiRNS2_6streamIT1_Li0EEERNSB_IT2_Li0EEE.exit.exitStub" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 15 'br' 'br_ln734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln737 = zext i2 %r_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 16 'zext' 'zext_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %r_1, i2 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 17 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%sub_ln737 = sub i4 %p_shl, i4 %zext_ln737" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 18 'sub' 'sub_ln737' <Predicate = (!icmp_ln734)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln737 = trunc i4 %sub_ln737" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 19 'trunc' 'trunc_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln734 = store i2 %add_ln734, i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 20 'store' 'store_ln734' <Predicate = (!icmp_ln734)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln737_1 = zext i4 %sub_ln737" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 21 'zext' 'zext_ln737_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%L_re_addr = getelementptr i16 %L_re, i64 0, i64 %zext_ln737_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 22 'getelementptr' 'L_re_addr' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln737 = add i3 %trunc_ln737, i3 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 23 'add' 'add_ln737' <Predicate = (!icmp_ln734)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln737_2 = zext i3 %add_ln737" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 24 'zext' 'zext_ln737_2' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%L_re_addr_1 = getelementptr i16 %L_re, i64 0, i64 %zext_ln737_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 25 'getelementptr' 'L_re_addr_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln737_1 = add i4 %sub_ln737, i4 2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 26 'add' 'add_ln737_1' <Predicate = (!icmp_ln734)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%L_im_addr = getelementptr i16 %L_im, i64 0, i64 %zext_ln737_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 27 'getelementptr' 'L_im_addr' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%L_im_addr_1 = getelementptr i16 %L_im, i64 0, i64 %zext_ln737_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 28 'getelementptr' 'L_im_addr_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%L_re_load = load i4 %L_re_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 29 'load' 'L_re_load' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%L_im_load = load i4 %L_im_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 30 'load' 'L_im_load' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%L_re_load_1 = load i4 %L_re_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 31 'load' 'L_re_load_1' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%L_im_load_1 = load i4 %L_im_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 32 'load' 'L_im_load_1' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln734)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln737_3 = zext i4 %add_ln737_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 33 'zext' 'zext_ln737_3' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%L_re_addr_2 = getelementptr i16 %L_re, i64 0, i64 %zext_ln737_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 34 'getelementptr' 'L_re_addr_2' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%L_im_addr_2 = getelementptr i16 %L_im, i64 0, i64 %zext_ln737_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 35 'getelementptr' 'L_im_addr_2' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 36 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_re_load = load i4 %L_re_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 36 'load' 'L_re_load' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 37 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_im_load = load i4 %L_im_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 37 'load' 'L_im_load' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load, i16 %L_re_load" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 38 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] ( I:2.70ns O:2.70ns )   --->   "%write_ln737 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_s" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 39 'write' 'write_ln737' <Predicate = (!icmp_ln734)> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 40 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_re_load_1 = load i4 %L_re_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 40 'load' 'L_re_load_1' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_im_load_1 = load i4 %L_im_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 41 'load' 'L_im_load_1' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%L_re_load_2 = load i4 %L_re_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 42 'load' 'L_re_load_2' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%L_im_load_2 = load i4 %L_im_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 43 'load' 'L_im_load_2' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load_1, i16 %L_re_load_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 44 'bitconcatenate' 'p_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] ( I:2.70ns O:2.70ns )   --->   "%write_ln737 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 45 'write' 'write_ln737' <Predicate = true> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 46 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_re_load_2 = load i4 %L_re_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 46 'load' 'L_re_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 47 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_im_load_2 = load i4 %L_im_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 47 'load' 'L_im_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln735 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:735->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 48 'specpipeline' 'specpipeline_ln735' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln734 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln734' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln734 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 50 'specloopname' 'specloopname_ln734' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load_2, i16 %L_re_load_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 51 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] ( I:2.70ns O:2.70ns )   --->   "%write_ln737 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 52 'write' 'write_ln737' <Predicate = true> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln734 = br void %VITIS_LOOP_736_4.i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 53 'br' 'br_ln734' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ L_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ L_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ matrixLStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                       (alloca           ) [ 010000]
specinterface_ln0       (specinterface    ) [ 000000]
store_ln734             (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
r_1                     (load             ) [ 000000]
icmp_ln734              (icmp             ) [ 011100]
add_ln734               (add              ) [ 000000]
br_ln734                (br               ) [ 000000]
zext_ln737              (zext             ) [ 000000]
p_shl                   (bitconcatenate   ) [ 000000]
sub_ln737               (sub              ) [ 001000]
trunc_ln737             (trunc            ) [ 001000]
store_ln734             (store            ) [ 000000]
zext_ln737_1            (zext             ) [ 000000]
L_re_addr               (getelementptr    ) [ 000100]
add_ln737               (add              ) [ 000000]
zext_ln737_2            (zext             ) [ 000000]
L_re_addr_1             (getelementptr    ) [ 000100]
add_ln737_1             (add              ) [ 000100]
L_im_addr               (getelementptr    ) [ 000100]
L_im_addr_1             (getelementptr    ) [ 000100]
zext_ln737_3            (zext             ) [ 000000]
L_re_addr_2             (getelementptr    ) [ 010010]
L_im_addr_2             (getelementptr    ) [ 010010]
L_re_load               (load             ) [ 000000]
L_im_load               (load             ) [ 000000]
p_s                     (bitconcatenate   ) [ 000000]
write_ln737             (write            ) [ 000000]
L_re_load_1             (load             ) [ 010010]
L_im_load_1             (load             ) [ 010010]
p_1                     (bitconcatenate   ) [ 000000]
write_ln737             (write            ) [ 000000]
L_re_load_2             (load             ) [ 001001]
L_im_load_2             (load             ) [ 001001]
specpipeline_ln735      (specpipeline     ) [ 000000]
speclooptripcount_ln734 (speclooptripcount) [ 000000]
specloopname_ln734      (specloopname     ) [ 000000]
p_0                     (bitconcatenate   ) [ 000000]
write_ln737             (write            ) [ 000000]
br_ln734                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="L_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_re"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="L_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_im"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrixLStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixLStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="r_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln737/3 write_ln737/4 write_ln737/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="L_re_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="4" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_re_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="L_re_addr_1_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_re_addr_1/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="L_im_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_im_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="L_im_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_im_addr_1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="16" slack="1"/>
<pin id="93" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_re_load/2 L_re_load_1/2 L_re_load_2/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="101" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="1"/>
<pin id="103" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_im_load/2 L_im_load_1/2 L_im_load_2/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="L_re_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_re_addr_2/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="L_im_addr_2_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_im_addr_2/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="1"/>
<pin id="125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_re_load_1 L_re_load_2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="1"/>
<pin id="129" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_im_load_1 L_im_load_2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln734_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="2" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln734/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="r_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln734_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln734/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln734_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln734/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln737_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln737/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_shl_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sub_ln737_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln737/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln737_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln737/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln734_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln734/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln737_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln737_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln737_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="1"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln737/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln737_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln737_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln737_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln737_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln737_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln737_3/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="1"/>
<pin id="216" dir="0" index="2" bw="16" slack="1"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_0_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="1"/>
<pin id="225" dir="0" index="2" bw="16" slack="1"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="r_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="238" class="1005" name="icmp_ln734_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln734 "/>
</bind>
</comp>

<comp id="242" class="1005" name="sub_ln737_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln737 "/>
</bind>
</comp>

<comp id="248" class="1005" name="trunc_ln737_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln737 "/>
</bind>
</comp>

<comp id="253" class="1005" name="L_re_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_re_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="L_re_addr_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="1"/>
<pin id="260" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_re_addr_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="add_ln737_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln737_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="L_im_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_im_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="L_im_addr_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_im_addr_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="L_re_addr_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_re_addr_2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="L_im_addr_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_im_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="34" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="57" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="104"><net_src comp="71" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="105"><net_src comp="64" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="106"><net_src comp="78" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="107" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="122"><net_src comp="114" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="126"><net_src comp="85" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="95" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="136" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="136" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="151" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="145" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="178" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="95" pin="7"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="85" pin="7"/><net_sink comp="204" pin=2"/></net>

<net id="212"><net_src comp="204" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="127" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="123" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="221"><net_src comp="213" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="127" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="123" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="230"><net_src comp="222" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="234"><net_src comp="46" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="241"><net_src comp="139" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="163" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="251"><net_src comp="169" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="256"><net_src comp="57" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="261"><net_src comp="64" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="266"><net_src comp="194" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="271"><net_src comp="71" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="276"><net_src comp="78" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="281"><net_src comp="107" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="286"><net_src comp="114" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matrixLStrm | {3 4 5 }
 - Input state : 
	Port: kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 : L_re | {2 3 4 }
	Port: kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3 : L_im | {2 3 4 }
  - Chain level:
	State 1
		store_ln734 : 1
		r_1 : 1
		icmp_ln734 : 2
		add_ln734 : 2
		br_ln734 : 3
		zext_ln737 : 2
		p_shl : 2
		sub_ln737 : 3
		trunc_ln737 : 4
		store_ln734 : 3
	State 2
		L_re_addr : 1
		zext_ln737_2 : 1
		L_re_addr_1 : 2
		L_im_addr : 1
		L_im_addr_1 : 2
		L_re_load : 2
		L_im_load : 2
		L_re_load_1 : 3
		L_im_load_1 : 3
	State 3
		L_re_addr_2 : 1
		L_im_addr_2 : 1
		p_s : 1
		write_ln737 : 2
		L_re_load_2 : 2
		L_im_load_2 : 2
	State 4
		write_ln737 : 1
	State 5
		write_ln737 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln734_fu_145  |    0    |    10   |
|    add   |   add_ln737_fu_183  |    0    |    11   |
|          |  add_ln737_1_fu_194 |    0    |    13   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln737_fu_163  |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln734_fu_139  |    0    |    10   |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_50   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln737_fu_151  |    0    |    0    |
|   zext   | zext_ln737_1_fu_178 |    0    |    0    |
|          | zext_ln737_2_fu_188 |    0    |    0    |
|          | zext_ln737_3_fu_199 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     p_shl_fu_155    |    0    |    0    |
|bitconcatenate|      p_s_fu_204     |    0    |    0    |
|          |      p_1_fu_213     |    0    |    0    |
|          |      p_0_fu_222     |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln737_fu_169 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    57   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|L_im_addr_1_reg_273|    4   |
|L_im_addr_2_reg_283|    4   |
| L_im_addr_reg_268 |    4   |
|L_re_addr_1_reg_258|    4   |
|L_re_addr_2_reg_278|    4   |
| L_re_addr_reg_253 |    4   |
|add_ln737_1_reg_263|    4   |
| icmp_ln734_reg_238|    1   |
|     r_reg_231     |    2   |
|      reg_123      |   16   |
|      reg_127      |   16   |
| sub_ln737_reg_242 |    4   |
|trunc_ln737_reg_248|    3   |
+-------------------+--------+
|       Total       |   70   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_50 |  p2  |   3  |  32  |   96   ||    0    ||    14   |
| grp_access_fu_85 |  p0  |   4  |   4  |   16   ||    0    ||    20   |
| grp_access_fu_85 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_95 |  p0  |   4  |   4  |   16   ||    0    ||    20   |
| grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   128  ||  8.5365 ||    0    ||    72   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    0   |   72   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   70   |   129  |
+-----------+--------+--------+--------+
