// Seed: 1968478435
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output tri id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7
    , id_18,
    input supply1 id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12,
    input uwire id_13,
    input wor id_14
    , id_19,
    input tri id_15,
    input tri id_16
);
  wire id_20 = 1;
  wire id_21;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wand id_2
);
  uwire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  module_0(
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1
  );
  always @(negedge id_8 & id_7)
    if (id_4) begin
      $display(1, 1, 1);
    end
endmodule
