

================================================================
== Vivado HLS Report for 'CNN'
================================================================
* Date:           Tue Dec  3 11:18:59 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+------+------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  |  min |  max |   Type   |
    +-------+-------+------+------+----------+
    |  22500|  22534|  3978|  3978| dataflow |
    +-------+-------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %b_V)"   --->   Operation 21 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %a_V)"   --->   Operation 22 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_bias_L1_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %conv_bias_L1_V)"   --->   Operation 23 'read' 'conv_bias_L1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_bias_L2_3_V_c = alloca i48, align 8"   --->   Operation 24 'alloca' 'conv_bias_L2_3_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_bias_L2_2_V_c = alloca i48, align 8"   --->   Operation 25 'alloca' 'conv_bias_L2_2_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_bias_L2_1_V_c = alloca i48, align 8"   --->   Operation 26 'alloca' 'conv_bias_L2_1_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_bias_L2_0_V_c = alloca i48, align 8"   --->   Operation 27 'alloca' 'conv_bias_L2_0_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b_V_c = alloca i18, align 4"   --->   Operation 28 'alloca' 'b_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_V_c = alloca i18, align 4"   --->   Operation 29 'alloca' 'a_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_bias_L1_V_c = alloca i48, align 8"   --->   Operation 30 'alloca' 'conv_bias_L1_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_kernel_L1_8_V_s = alloca i18, align 4"   --->   Operation 31 'alloca' 'conv_kernel_L1_8_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_kernel_L1_7_V_s = alloca i18, align 4"   --->   Operation 32 'alloca' 'conv_kernel_L1_7_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_kernel_L1_6_V_s = alloca i18, align 4"   --->   Operation 33 'alloca' 'conv_kernel_L1_6_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_kernel_L1_5_V_s = alloca i18, align 4"   --->   Operation 34 'alloca' 'conv_kernel_L1_5_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_kernel_L1_4_V_s = alloca i18, align 4"   --->   Operation 35 'alloca' 'conv_kernel_L1_4_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_kernel_L1_3_V_s = alloca i18, align 4"   --->   Operation 36 'alloca' 'conv_kernel_L1_3_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_kernel_L1_2_V_s = alloca i18, align 4"   --->   Operation 37 'alloca' 'conv_kernel_L1_2_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_kernel_L1_1_V_s = alloca i18, align 4"   --->   Operation 38 'alloca' 'conv_kernel_L1_1_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_kernel_L1_0_V_s = alloca i18, align 4"   --->   Operation 39 'alloca' 'conv_kernel_L1_0_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.17> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 10> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mean_removed_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:7]   --->   Operation 40 'alloca' 'mean_removed_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%padded_0_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 41 'alloca' 'padded_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%padded_1_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 42 'alloca' 'padded_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%padded_2_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 43 'alloca' 'padded_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%padded_3_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 44 'alloca' 'padded_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%padded_4_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 45 'alloca' 'padded_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%padded_5_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 46 'alloca' 'padded_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%padded_6_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 47 'alloca' 'padded_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%padded_7_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 48 'alloca' 'padded_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%padded_8_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 49 'alloca' 'padded_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%padded_9_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 50 'alloca' 'padded_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%padded_10_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 51 'alloca' 'padded_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%padded_11_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 52 'alloca' 'padded_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%padded_12_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 53 'alloca' 'padded_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%padded_13_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 54 'alloca' 'padded_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%padded_14_V = alloca [60 x i18], align 4" [../src/CNN_final.cpp:8]   --->   Operation 55 'alloca' 'padded_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%resampled_0_0_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 56 'alloca' 'resampled_0_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%resampled_0_1_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 57 'alloca' 'resampled_0_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%resampled_0_2_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 58 'alloca' 'resampled_0_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%resampled_0_3_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 59 'alloca' 'resampled_0_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%resampled_0_4_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 60 'alloca' 'resampled_0_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%resampled_1_0_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 61 'alloca' 'resampled_1_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%resampled_1_1_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 62 'alloca' 'resampled_1_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%resampled_1_2_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 63 'alloca' 'resampled_1_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%resampled_1_3_V = alloca [784 x i18], align 4" [../src/CNN_final.cpp:9]   --->   Operation 64 'alloca' 'resampled_1_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_0_V = alloca [112 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 65 'alloca' 'conv_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_1_V = alloca [112 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 66 'alloca' 'conv_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_2_V = alloca [112 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 67 'alloca' 'conv_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_3_V = alloca [112 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 68 'alloca' 'conv_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_4_V = alloca [112 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 69 'alloca' 'conv_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_5_V = alloca [112 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 70 'alloca' 'conv_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_6_V = alloca [112 x i25], align 4" [../src/CNN_final.cpp:10]   --->   Operation 71 'alloca' 'conv_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%batchnorm_V = alloca [784 x i48], align 8" [../src/CNN_final.cpp:11]   --->   Operation 72 'alloca' 'batchnorm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ReLU_V = alloca [784 x i48], align 8" [../src/CNN_final.cpp:12]   --->   Operation 73 'alloca' 'ReLU_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%maxpool_V = alloca [196 x i25], align 4" [../src/CNN_final.cpp:14]   --->   Operation 74 'alloca' 'maxpool_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%padded_L2_0_V = alloca [64 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 75 'alloca' 'padded_L2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%padded_L2_1_V = alloca [64 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 76 'alloca' 'padded_L2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%padded_L2_2_V = alloca [64 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 77 'alloca' 'padded_L2_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%padded_L2_3_V = alloca [64 x i25], align 4" [../src/CNN_final.cpp:15]   --->   Operation 78 'alloca' 'padded_L2_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%resampled_L2_0_V = alloca [980 x i25], align 4" [../src/CNN_final.cpp:16]   --->   Operation 79 'alloca' 'resampled_L2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%resampled_L2_1_V = alloca [784 x i25], align 4" [../src/CNN_final.cpp:16]   --->   Operation 80 'alloca' 'resampled_L2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (2.18ns)   --->   "call fastcc void @zero_mean_1chan64([784 x i18]* %in_image_V, [784 x i18]* %mean_removed_V, [784 x i18]* %means_V, i18* %conv_kernel_L1_0_V, i18* %conv_kernel_L1_1_V, i18* %conv_kernel_L1_2_V, i18* %conv_kernel_L1_3_V, i18* %conv_kernel_L1_4_V, i18* %conv_kernel_L1_5_V, i18* %conv_kernel_L1_6_V, i18* %conv_kernel_L1_7_V, i18* %conv_kernel_L1_8_V, i48 %conv_bias_L1_V_read, i18 %a_V_read, i18 %b_V_read, i48* %conv_bias_L2_0_V, i48* %conv_bias_L2_1_V, i48* %conv_bias_L2_2_V, i48* %conv_bias_L2_3_V, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_8_V_s, i48* %conv_bias_L1_V_c, i18* %a_V_c, i18* %b_V_c, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_3_V_c)"   --->   Operation 81 'call' <Predicate = true> <Delay = 2.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (0.00ns)   --->   "call fastcc void @zero_mean_1chan64([784 x i18]* %in_image_V, [784 x i18]* %mean_removed_V, [784 x i18]* %means_V, i18* %conv_kernel_L1_0_V, i18* %conv_kernel_L1_1_V, i18* %conv_kernel_L1_2_V, i18* %conv_kernel_L1_3_V, i18* %conv_kernel_L1_4_V, i18* %conv_kernel_L1_5_V, i18* %conv_kernel_L1_6_V, i18* %conv_kernel_L1_7_V, i18* %conv_kernel_L1_8_V, i48 %conv_bias_L1_V_read, i18 %a_V_read, i18 %b_V_read, i48* %conv_bias_L2_0_V, i48* %conv_bias_L2_1_V, i48* %conv_bias_L2_2_V, i48* %conv_bias_L2_3_V, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_8_V_s, i48* %conv_bias_L1_V_c, i18* %a_V_c, i18* %b_V_c, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_3_V_c)"   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @efficient_pad_n_1cha([784 x i18]* %mean_removed_V, [60 x i18]* %padded_0_V, [60 x i18]* %padded_1_V, [60 x i18]* %padded_2_V, [60 x i18]* %padded_3_V, [60 x i18]* %padded_4_V, [60 x i18]* %padded_5_V, [60 x i18]* %padded_6_V, [60 x i18]* %padded_7_V, [60 x i18]* %padded_8_V, [60 x i18]* %padded_9_V, [60 x i18]* %padded_10_V, [60 x i18]* %padded_11_V, [60 x i18]* %padded_12_V, [60 x i18]* %padded_13_V, [60 x i18]* %padded_14_V)" [../src/CNN_final.cpp:19]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @efficient_pad_n_1cha([784 x i18]* %mean_removed_V, [60 x i18]* %padded_0_V, [60 x i18]* %padded_1_V, [60 x i18]* %padded_2_V, [60 x i18]* %padded_3_V, [60 x i18]* %padded_4_V, [60 x i18]* %padded_5_V, [60 x i18]* %padded_6_V, [60 x i18]* %padded_7_V, [60 x i18]* %padded_8_V, [60 x i18]* %padded_9_V, [60 x i18]* %padded_10_V, [60 x i18]* %padded_11_V, [60 x i18]* %padded_12_V, [60 x i18]* %padded_13_V, [60 x i18]* %padded_14_V)" [../src/CNN_final.cpp:19]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (0.00ns)   --->   "call fastcc void @resample([60 x i18]* %padded_0_V, [60 x i18]* %padded_1_V, [60 x i18]* %padded_2_V, [60 x i18]* %padded_3_V, [60 x i18]* %padded_4_V, [60 x i18]* %padded_5_V, [60 x i18]* %padded_6_V, [60 x i18]* %padded_7_V, [60 x i18]* %padded_8_V, [60 x i18]* %padded_9_V, [60 x i18]* %padded_10_V, [60 x i18]* %padded_11_V, [60 x i18]* %padded_12_V, [60 x i18]* %padded_13_V, [60 x i18]* %padded_14_V, [784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_0_3_V, [784 x i18]* %resampled_0_4_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_1_3_V)" [../src/CNN_final.cpp:20]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 86 [1/2] (0.00ns)   --->   "call fastcc void @resample([60 x i18]* %padded_0_V, [60 x i18]* %padded_1_V, [60 x i18]* %padded_2_V, [60 x i18]* %padded_3_V, [60 x i18]* %padded_4_V, [60 x i18]* %padded_5_V, [60 x i18]* %padded_6_V, [60 x i18]* %padded_7_V, [60 x i18]* %padded_8_V, [60 x i18]* %padded_9_V, [60 x i18]* %padded_10_V, [60 x i18]* %padded_11_V, [60 x i18]* %padded_12_V, [60 x i18]* %padded_13_V, [60 x i18]* %padded_14_V, [784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_0_3_V, [784 x i18]* %resampled_0_4_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_1_3_V)" [../src/CNN_final.cpp:20]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (0.00ns)   --->   "call fastcc void @conv2d_3x3_1chan_rev([784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_0_3_V, [784 x i18]* %resampled_0_4_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_1_3_V, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_8_V_s, i48* %conv_bias_L1_V_c, [112 x i25]* %conv_0_V, [112 x i25]* %conv_1_V, [112 x i25]* %conv_2_V, [112 x i25]* %conv_3_V, [112 x i25]* %conv_4_V, [112 x i25]* %conv_5_V, [112 x i25]* %conv_6_V)" [../src/CNN_final.cpp:21]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @conv2d_3x3_1chan_rev([784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_0_3_V, [784 x i18]* %resampled_0_4_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_1_3_V, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_8_V_s, i48* %conv_bias_L1_V_c, [112 x i25]* %conv_0_V, [112 x i25]* %conv_1_V, [112 x i25]* %conv_2_V, [112 x i25]* %conv_3_V, [112 x i25]* %conv_4_V, [112 x i25]* %conv_5_V, [112 x i25]* %conv_6_V)" [../src/CNN_final.cpp:21]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @batch_norm([112 x i25]* %conv_0_V, [112 x i25]* %conv_1_V, [112 x i25]* %conv_2_V, [112 x i25]* %conv_3_V, [112 x i25]* %conv_4_V, [112 x i25]* %conv_5_V, [112 x i25]* %conv_6_V, i18* %a_V_c, i18* %b_V_c, [784 x i48]* %batchnorm_V)" [../src/CNN_final.cpp:22]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @batch_norm([112 x i25]* %conv_0_V, [112 x i25]* %conv_1_V, [112 x i25]* %conv_2_V, [112 x i25]* %conv_3_V, [112 x i25]* %conv_4_V, [112 x i25]* %conv_5_V, [112 x i25]* %conv_6_V, i18* %a_V_c, i18* %b_V_c, [784 x i48]* %batchnorm_V)" [../src/CNN_final.cpp:22]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 91 [2/2] (0.00ns)   --->   "call fastcc void @relu([784 x i48]* %batchnorm_V, [784 x i48]* %ReLU_V)" [../src/CNN_final.cpp:23]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @relu([784 x i48]* %batchnorm_V, [784 x i48]* %ReLU_V)" [../src/CNN_final.cpp:23]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1chan([784 x i48]* %ReLU_V, [196 x i25]* %maxpool_V)" [../src/CNN_final.cpp:24]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1chan([784 x i48]* %ReLU_V, [196 x i25]* %maxpool_V)" [../src/CNN_final.cpp:24]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 95 [2/2] (0.00ns)   --->   "call fastcc void @pad_for_conv2([196 x i25]* %maxpool_V, [64 x i25]* %padded_L2_0_V, [64 x i25]* %padded_L2_1_V, [64 x i25]* %padded_L2_2_V, [64 x i25]* %padded_L2_3_V)" [../src/CNN_final.cpp:27]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @pad_for_conv2([196 x i25]* %maxpool_V, [64 x i25]* %padded_L2_0_V, [64 x i25]* %padded_L2_1_V, [64 x i25]* %padded_L2_2_V, [64 x i25]* %padded_L2_3_V)" [../src/CNN_final.cpp:27]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 97 [2/2] (0.00ns)   --->   "call fastcc void @resample_for_conv2([64 x i25]* %padded_L2_0_V, [64 x i25]* %padded_L2_1_V, [64 x i25]* %padded_L2_2_V, [64 x i25]* %padded_L2_3_V, [980 x i25]* %resampled_L2_0_V, [784 x i25]* %resampled_L2_1_V)" [../src/CNN_final.cpp:28]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @resample_for_conv2([64 x i25]* %padded_L2_0_V, [64 x i25]* %padded_L2_1_V, [64 x i25]* %padded_L2_2_V, [64 x i25]* %padded_L2_3_V, [980 x i25]* %resampled_L2_0_V, [784 x i25]* %resampled_L2_1_V)" [../src/CNN_final.cpp:28]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 99 [2/2] (0.00ns)   --->   "call fastcc void @conv2d_3x3_4chan_rev([980 x i25]* %resampled_L2_0_V, [784 x i25]* %resampled_L2_1_V, [4 x i18]* %conv_kernel_L2_0_V, [4 x i18]* %conv_kernel_L2_1_V, [4 x i18]* %conv_kernel_L2_2_V, [4 x i18]* %conv_kernel_L2_3_V, [4 x i18]* %conv_kernel_L2_4_V, [4 x i18]* %conv_kernel_L2_5_V, [4 x i18]* %conv_kernel_L2_6_V, [4 x i18]* %conv_kernel_L2_7_V, [4 x i18]* %conv_kernel_L2_8_V, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_3_V_c, [112 x i48]* %result_0_V, [112 x i48]* %result_1_V, [112 x i48]* %result_2_V, [112 x i48]* %result_3_V, [112 x i48]* %result_4_V, [112 x i48]* %result_5_V, [112 x i48]* %result_6_V)" [../src/CNN_final.cpp:29]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:7]   --->   Operation 100 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_6_V), !map !216"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_5_V), !map !224"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_4_V), !map !230"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_3_V), !map !236"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_2_V), !map !242"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_1_V), !map !248"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_0_V), !map !254"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_8_V), !map !260"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_7_V), !map !266"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_6_V), !map !272"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_5_V), !map !278"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_4_V), !map !284"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_3_V), !map !290"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_2_V), !map !296"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_1_V), !map !302"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_0_V), !map !308"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_8_V), !map !314"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_7_V), !map !319"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_6_V), !map !324"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_5_V), !map !329"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_4_V), !map !334"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_3_V), !map !339"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_2_V), !map !344"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_1_V), !map !349"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_0_V), !map !354"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_3_V), !map !359"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_2_V), !map !363"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_1_V), !map !367"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_0_V), !map !371"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x i18]* %in_image_V), !map !375"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x i18]* %means_V), !map !381"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %conv_bias_L1_V), !map !385"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %a_V), !map !391"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %b_V), !map !395"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @CNN_str) nounwind"   --->   Operation 135 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_0_V_s)"   --->   Operation 136 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_0_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_1_V_s)"   --->   Operation 138 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_1_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_2_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_2_V_s)"   --->   Operation 140 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_2_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_3_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_3_V_s)"   --->   Operation 142 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_3_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_4_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_4_V_s)"   --->   Operation 144 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_4_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_5_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_5_V_s)"   --->   Operation 146 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_5_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_6_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_6_V_s)"   --->   Operation 148 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_6_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 149 'specinterface' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_7_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_7_V_s)"   --->   Operation 150 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_7_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_8_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_8_V_s, i18* %conv_kernel_L1_8_V_s)"   --->   Operation 152 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_8_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @conv_bias_L1_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i48* %conv_bias_L1_V_c, i48* %conv_bias_L1_V_c)"   --->   Operation 154 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 155 'specinterface' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @a_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %a_V_c, i18* %a_V_c)"   --->   Operation 156 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %a_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @b_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %b_V_c, i18* %b_V_c)"   --->   Operation 158 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %b_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @conv_bias_L2_LF_0_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 0, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_0_V_c)"   --->   Operation 160 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_0_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 161 'specinterface' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @conv_bias_L2_LF_1_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 0, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_1_V_c)"   --->   Operation 162 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @conv_bias_L2_LF_2_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 0, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_2_V_c)"   --->   Operation 164 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_2_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 165 'specinterface' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @conv_bias_L2_LF_3_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 0, i48* %conv_bias_L2_3_V_c, i48* %conv_bias_L2_3_V_c)"   --->   Operation 166 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_3_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 167 'specinterface' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @conv2d_3x3_4chan_rev([980 x i25]* %resampled_L2_0_V, [784 x i25]* %resampled_L2_1_V, [4 x i18]* %conv_kernel_L2_0_V, [4 x i18]* %conv_kernel_L2_1_V, [4 x i18]* %conv_kernel_L2_2_V, [4 x i18]* %conv_kernel_L2_3_V, [4 x i18]* %conv_kernel_L2_4_V, [4 x i18]* %conv_kernel_L2_5_V, [4 x i18]* %conv_kernel_L2_6_V, [4 x i18]* %conv_kernel_L2_7_V, [4 x i18]* %conv_kernel_L2_8_V, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_3_V_c, [112 x i48]* %result_0_V, [112 x i48]* %result_1_V, [112 x i48]* %result_2_V, [112 x i48]* %result_3_V, [112 x i48]* %result_4_V, [112 x i48]* %result_5_V, [112 x i48]* %result_6_V)" [../src/CNN_final.cpp:29]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:32]   --->   Operation 169 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	wire read on port 'b_V' [35]  (0 ns)
	'call' operation to 'zero_mean_1chan64' [163]  (2.19 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
