/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [8:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  reg [7:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [13:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~celloutsig_1_5z;
  assign celloutsig_0_13z = ~celloutsig_0_6z[9];
  assign celloutsig_0_20z = ~celloutsig_0_3z;
  assign celloutsig_0_0z = ~((in_data[39] | in_data[64]) & in_data[69]);
  assign celloutsig_1_9z = ~((celloutsig_1_6z | celloutsig_1_7z) & celloutsig_1_5z);
  assign celloutsig_0_12z = ~((celloutsig_0_7z | celloutsig_0_8z) & celloutsig_0_8z);
  assign celloutsig_0_23z = ~((celloutsig_0_13z | celloutsig_0_3z) & celloutsig_0_15z[4]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[153]) & celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_15z = celloutsig_1_2z | ~(celloutsig_1_11z);
  assign celloutsig_0_7z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_1_2z = in_data[159] | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = in_data[146] | ~(celloutsig_1_1z);
  assign celloutsig_1_7z = { in_data[148:144], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } <= { in_data[186:182], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_2z[3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } <= { in_data[85:82], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[31:26] % { 1'h1, in_data[46:45], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_14z[5:2], celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_15z } % { 1'h1, in_data[189:176], celloutsig_1_16z };
  assign celloutsig_0_5z = { celloutsig_0_2z[4:3], celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[13:12], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_5z[7:2], celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_2z[4] ? { celloutsig_0_2z[5], 1'h1, celloutsig_0_2z[3], celloutsig_0_3z } : { celloutsig_0_2z[2:0], celloutsig_0_1z };
  assign celloutsig_1_10z = | { in_data[115:99], celloutsig_1_0z };
  assign celloutsig_1_17z = | { in_data[116:112], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_8z = | in_data[87:81];
  assign celloutsig_1_8z = ~^ { in_data[124:119], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_6z[10:3], celloutsig_0_0z };
  assign celloutsig_1_4z = ~^ in_data[160:144];
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z };
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 9'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_15z = { in_data[14:9], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_14z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_24z = 8'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_24z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_1_13z = ~((celloutsig_1_8z & celloutsig_1_2z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_1_16z = ~((celloutsig_1_1z & celloutsig_1_13z) | (celloutsig_1_12z & celloutsig_1_1z));
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_13z) | (celloutsig_1_4z & celloutsig_1_11z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[75]) | (in_data[91] & celloutsig_0_0z));
  assign celloutsig_1_0z = ~((in_data[166] & in_data[123]) | (in_data[139] & in_data[96]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_5z) | (celloutsig_1_2z & celloutsig_1_5z));
  assign { out_data[143:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
