INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1214/32w604e/Full_Adder/Full_Adder.srcs/sim_1/new/Full_Adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder_tb'
