=====
SETUP
12.490
13.356
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
13.356
=====
SETUP
12.490
13.356
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
13.356
=====
SETUP
12.678
13.169
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
13.169
=====
SETUP
12.678
13.169
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
13.169
=====
SETUP
12.678
13.169
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
13.169
=====
SETUP
12.678
13.169
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
13.169
=====
SETUP
12.678
13.169
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
13.169
=====
SETUP
12.685
13.161
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
13.161
=====
SETUP
12.685
13.161
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
13.161
=====
SETUP
12.690
13.156
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
13.156
=====
SETUP
12.698
13.149
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s2
5.826
6.197
u_v9958/u_v9958_core/u_vdp_command/n312_s3
6.607
7.177
u_v9958/u_v9958_core/u_vdp_command/n312_s0
7.180
7.697
u_v9958/u_v9958_core/u_vdp_command/n704_s0
8.103
8.652
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.652
8.687
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.687
8.722
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.722
8.757
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.757
8.792
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.792
8.828
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.739
10.110
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.285
10.747
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.748
11.201
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.863
12.433
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
13.149
=====
SETUP
13.143
12.703
25.846
u_msx_slot/ff_address_5_s0
2.601
2.833
u_v9958/u_v9958_core/w_write_s2
5.587
6.104
u_v9958/u_v9958_core/w_write_s1
6.954
7.407
u_v9958/u_v9958_core/u_vdp_register/n1235_s2
8.356
8.911
u_v9958/u_v9958_core/u_vdp_register/n1249_s2
9.342
9.897
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s5
10.561
11.014
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s4
11.432
12.002
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_0_s0
12.703
=====
SETUP
13.143
12.703
25.846
u_msx_slot/ff_address_5_s0
2.601
2.833
u_v9958/u_v9958_core/w_write_s2
5.587
6.104
u_v9958/u_v9958_core/w_write_s1
6.954
7.407
u_v9958/u_v9958_core/u_vdp_register/n1235_s2
8.356
8.911
u_v9958/u_v9958_core/u_vdp_register/n1249_s2
9.342
9.897
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s5
10.561
11.014
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s4
11.432
12.002
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_1_s0
12.703
=====
SETUP
13.143
12.703
25.846
u_msx_slot/ff_address_5_s0
2.601
2.833
u_v9958/u_v9958_core/w_write_s2
5.587
6.104
u_v9958/u_v9958_core/w_write_s1
6.954
7.407
u_v9958/u_v9958_core/u_vdp_register/n1235_s2
8.356
8.911
u_v9958/u_v9958_core/u_vdp_register/n1249_s2
9.342
9.897
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s5
10.561
11.014
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s4
11.432
12.002
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_2_s0
12.703
=====
SETUP
13.143
12.703
25.846
u_msx_slot/ff_address_5_s0
2.601
2.833
u_v9958/u_v9958_core/w_write_s2
5.587
6.104
u_v9958/u_v9958_core/w_write_s1
6.954
7.407
u_v9958/u_v9958_core/u_vdp_register/n1235_s2
8.356
8.911
u_v9958/u_v9958_core/u_vdp_register/n1249_s2
9.342
9.897
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s5
10.561
11.014
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s4
11.432
12.002
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s0
12.703
=====
SETUP
13.382
12.465
25.846
u_msx_slot/ff_address_5_s0
2.601
2.833
u_v9958/u_v9958_core/w_write_s2
5.587
6.104
u_v9958/u_v9958_core/w_write_s1
6.954
7.407
u_v9958/u_v9958_core/u_vdp_register/n1235_s2
8.356
8.911
u_v9958/u_v9958_core/u_vdp_register/n1249_s2
9.342
9.897
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s5
10.561
11.014
u_v9958/u_v9958_core/u_vdp_register/vdp_p2_is_1st_byte_s5
11.675
12.137
u_v9958/u_v9958_core/u_vdp_register/vdp_p2_is_1st_byte_s0
12.465
=====
SETUP
13.426
12.420
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
3.850
4.405
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
4.827
5.280
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
5.956
6.511
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
7.177
7.726
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
7.907
8.360
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
8.360
8.463
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s7
9.152
9.722
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s3
9.724
10.177
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s9
10.596
11.145
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s3
11.321
11.870
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s0
11.871
12.420
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
12.420
=====
SETUP
13.520
12.327
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
3.850
4.405
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
4.827
5.280
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
5.956
6.511
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
7.177
7.726
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
7.907
8.360
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
8.360
8.463
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s7
9.152
9.722
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s3
9.724
10.177
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s9
10.596
11.145
u_v9958/u_v9958_core/u_vdp_color_decoder/n225_s4
11.321
11.783
u_v9958/u_v9958_core/u_vdp_color_decoder/n225_s2
11.956
12.327
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0
12.327
=====
SETUP
13.688
12.159
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
3.850
4.405
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
4.827
5.280
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
5.956
6.511
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
7.177
7.726
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
7.907
8.360
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
8.360
8.463
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s7
9.152
9.722
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s3
9.724
10.177
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s9
10.596
11.145
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s3
11.321
11.692
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s0
11.697
12.159
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
12.159
=====
SETUP
13.774
12.072
25.846
u_msx_slot/ff_address_5_s0
2.601
2.833
u_v9958/u_v9958_core/w_write_s2
5.587
6.104
u_v9958/u_v9958_core/w_write_s1
6.954
7.407
u_v9958/u_v9958_core/w_write_s0
8.398
8.851
u_v9958/u_v9958_core/u_vdp_register/n1211_s1
9.647
10.164
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_rd_req_s3
10.604
11.174
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_rd_req_s1
12.072
=====
SETUP
13.799
12.047
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n190_s1
6.075
6.528
u_v9958/u_v9958_core/u_vdp_command/n190_s0
7.214
7.585
u_v9958/u_v9958_core/u_vdp_command/n217_s0
7.594
8.047
u_v9958/u_v9958_core/u_vdp_command/n724_s
9.249
9.620
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.620
9.656
u_v9958/u_v9958_core/u_vdp_command/n722_s
9.656
9.691
u_v9958/u_v9958_core/u_vdp_command/n721_s
9.691
9.726
u_v9958/u_v9958_core/u_vdp_command/n720_s
9.726
10.196
u_v9958/u_v9958_core/u_vdp_command/n1558_s27
11.123
11.494
u_v9958/u_v9958_core/u_vdp_command/n1558_s25
11.498
12.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
12.047
=====
SETUP
13.862
11.984
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
3.850
4.405
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
4.827
5.280
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
5.956
6.511
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
7.177
7.726
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
7.907
8.360
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
8.360
8.463
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s7
9.152
9.722
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s3
9.724
10.177
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s9
10.596
11.145
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s4
11.150
11.612
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s8
11.613
11.984
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0
11.984
=====
SETUP
13.903
11.943
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n190_s1
6.075
6.528
u_v9958/u_v9958_core/u_vdp_command/n190_s0
7.214
7.585
u_v9958/u_v9958_core/u_vdp_command/n217_s0
7.594
8.047
u_v9958/u_v9958_core/u_vdp_command/n724_s
9.249
9.620
u_v9958/u_v9958_core/u_vdp_command/n1562_s27
10.183
10.738
u_v9958/u_v9958_core/u_vdp_command/n1562_s25
11.394
11.943
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
11.943
=====
SETUP
13.983
11.864
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
4.119
4.674
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
6.161
6.532
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
6.532
6.567
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
6.567
7.037
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s10
7.046
7.616
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
7.618
8.071
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
8.912
9.429
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s3
10.200
10.571
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
10.589
11.138
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0
11.864
=====
SETUP
14.020
11.827
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
4.119
4.674
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
6.161
6.532
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
6.532
6.567
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
6.567
7.037
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s10
7.046
7.616
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
7.618
8.071
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
8.912
9.429
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s3
10.200
10.571
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
10.589
11.138
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0
11.827
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.076
2.166
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.166
=====
HOLD
0.076
2.166
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_0_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.166
=====
HOLD
0.198
2.288
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_3_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.288
=====
HOLD
0.202
2.292
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_9_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.292
=====
HOLD
0.202
2.292
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_6_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.292
=====
HOLD
0.202
2.292
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_5_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.292
=====
HOLD
0.202
2.292
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_1_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.292
=====
HOLD
0.213
2.303
2.090
u_v9958/ff_wdata_0_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_17_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_15_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_14_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_13_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_8_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_7_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_4_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_13_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_9_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_6_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_5_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_4_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
