`timescale 1ns/1ps

module mult_array (
    input  wire       clk,
    input  wire       rst_n,
    input  wire [3:0] a,
    input  wire [3:0] b,
    output reg  [7:0] p
);
    reg [3:0] a_reg;
    reg [3:0] b_reg;

    wire [3:0] pp0;
    wire [3:0] pp1;
    wire [3:0] pp2;
    wire [3:0] pp3;
    wire [3:0] r0;
    wire [3:0] r1;
    wire [3:0] r2;
    wire [3:0] s1;
    wire [3:0] s2;
    wire [3:0] s3;
    wire [4:0] c1;
    wire [4:0] c2;
    wire [4:0] c3;
    wire [7:0] product_next;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            a_reg <= 4'b0;
            b_reg <= 4'b0;
            p     <= 8'b0;
        end else begin
            a_reg <= a;
            b_reg <= b;
            p     <= product_next;
        end
    end

    assign pp0[0] = a_reg[0] & b_reg[0];
    assign pp0[1] = a_reg[1] & b_reg[0];
    assign pp0[2] = a_reg[2] & b_reg[0];
    assign pp0[3] = a_reg[3] & b_reg[0];
    assign pp1[0] = a_reg[0] & b_reg[1];
    assign pp1[1] = a_reg[1] & b_reg[1];
    assign pp1[2] = a_reg[2] & b_reg[1];
    assign pp1[3] = a_reg[3] & b_reg[1];
    assign pp2[0] = a_reg[0] & b_reg[2];
    assign pp2[1] = a_reg[1] & b_reg[2];
    assign pp2[2] = a_reg[2] & b_reg[2];
    assign pp2[3] = a_reg[3] & b_reg[2];
    assign pp3[0] = a_reg[0] & b_reg[3];
    assign pp3[1] = a_reg[1] & b_reg[3];
    assign pp3[2] = a_reg[2] & b_reg[3];
    assign pp3[3] = a_reg[3] & b_reg[3];

    assign r0 = {1'b0, pp0[3], pp0[2], pp0[1]};
    assign c1[0] = 1'b0;
    full_adder fa_row1_0 (.a(pp1[0]), .b(r0[0]), .cin(c1[0]), .sum(s1[0]), .cout(c1[1]));
    full_adder fa_row1_1 (.a(pp1[1]), .b(r0[1]), .cin(c1[1]), .sum(s1[1]), .cout(c1[2]));
    full_adder fa_row1_2 (.a(pp1[2]), .b(r0[2]), .cin(c1[2]), .sum(s1[2]), .cout(c1[3]));
    full_adder fa_row1_3 (.a(pp1[3]), .b(r0[3]), .cin(c1[3]), .sum(s1[3]), .cout(c1[4]));

    assign r1 = {c1[4], s1[3], s1[2], s1[1]};
    assign c2[0] = 1'b0;
    full_adder fa_row2_0 (.a(pp2[0]), .b(r1[0]), .cin(c2[0]), .sum(s2[0]), .cout(c2[1]));
    full_adder fa_row2_1 (.a(pp2[1]), .b(r1[1]), .cin(c2[1]), .sum(s2[1]), .cout(c2[2]));
    full_adder fa_row2_2 (.a(pp2[2]), .b(r1[2]), .cin(c2[2]), .sum(s2[2]), .cout(c2[3]));
    full_adder fa_row2_3 (.a(pp2[3]), .b(r1[3]), .cin(c2[3]), .sum(s2[3]), .cout(c2[4]));

    assign r2 = {c2[4], s2[3], s2[2], s2[1]};
    assign c3[0] = 1'b0;
    full_adder fa_row3_0 (.a(pp3[0]), .b(r2[0]), .cin(c3[0]), .sum(s3[0]), .cout(c3[1]));
    full_adder fa_row3_1 (.a(pp3[1]), .b(r2[1]), .cin(c3[1]), .sum(s3[1]), .cout(c3[2]));
    full_adder fa_row3_2 (.a(pp3[2]), .b(r2[2]), .cin(c3[2]), .sum(s3[2]), .cout(c3[3]));
    full_adder fa_row3_3 (.a(pp3[3]), .b(r2[3]), .cin(c3[3]), .sum(s3[3]), .cout(c3[4]));

    assign product_next = {c3[4], s3[3], s3[2], s3[1], s3[0], s2[0], s1[0], pp0[0]};
endmodule
