Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 02c661459de44cffbf4ddf61d506cc75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator_select_tb_behav xil_defaultlib.comparator_select_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture selected of entity xil_defaultlib.Comparator_select [comparator_select_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_select_tb
Built simulation snapshot comparator_select_tb_behav
