
attiny_study.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000011c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  0000011c  00000190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  000001a2  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000001d4  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000080  00000000  00000000  00000214  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000082f  00000000  00000000  00000294  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000670  00000000  00000000  00000ac3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000003f8  00000000  00000000  00001133  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000b4  00000000  00000000  0000152c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000372  00000000  00000000  000015e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000008e  00000000  00000000  00001952  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  000019e0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	14 c0       	rjmp	.+40     	; 0x2a <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>
  26:	1a c0       	rjmp	.+52     	; 0x5c <__bad_interrupt>
  28:	19 c0       	rjmp	.+50     	; 0x5c <__bad_interrupt>

0000002a <__ctors_end>:
  2a:	11 24       	eor	r1, r1
  2c:	1f be       	out	0x3f, r1	; 63
  2e:	cf ed       	ldi	r28, 0xDF	; 223
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ec e1       	ldi	r30, 0x1C	; 28
  3a:	f1 e0       	ldi	r31, 0x01	; 1
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	a2 37       	cpi	r26, 0x72	; 114
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_L__+0x1>

00000048 <__do_clear_bss>:
  48:	20 e0       	ldi	r18, 0x00	; 0
  4a:	a2 e7       	ldi	r26, 0x72	; 114
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a2 37       	cpi	r26, 0x72	; 114
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	02 d0       	rcall	.+4      	; 0x5e <main>
  5a:	5e c0       	rjmp	.+188    	; 0x118 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <main>:
#include "common.h"


int main(void)
{
	USART_Init(68);
  5e:	84 e4       	ldi	r24, 0x44	; 68
  60:	90 e0       	ldi	r25, 0x00	; 0
  62:	33 d0       	rcall	.+102    	; 0xca <USART_Init>
	init_max7219();
  64:	22 d0       	rcall	.+68     	; 0xaa <init_max7219>
	while(1) {
		//if(USART_transmit_byte(digit[digit_counter++]));
		max7219_send_cmd(data[digit_counter++],0X01);
  66:	e0 91 70 00 	lds	r30, 0x0070	; 0x800070 <digit_counter>
  6a:	81 e0       	ldi	r24, 0x01	; 1
  6c:	8e 0f       	add	r24, r30
  6e:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <digit_counter>
  72:	f0 e0       	ldi	r31, 0x00	; 0
  74:	e0 5a       	subi	r30, 0xA0	; 160
  76:	ff 4f       	sbci	r31, 0xFF	; 255
  78:	61 e0       	ldi	r22, 0x01	; 1
  7a:	80 81       	ld	r24, Z
  7c:	0e d0       	rcall	.+28     	; 0x9a <max7219_send_cmd>
		digit_counter %=9; //digit_counter가 0~7을 순환하도록 모듈러 연산
  7e:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <digit_counter>
  82:	69 e0       	ldi	r22, 0x09	; 9
  84:	3d d0       	rcall	.+122    	; 0x100 <__udivmodqi4>
  86:	90 93 70 00 	sts	0x0070, r25	; 0x800070 <digit_counter>
  8a:	ed cf       	rjmp	.-38     	; 0x66 <main+0x8>

0000008c <signal_load>:
	max7219_send_cmd(0x0B, 0x07);
}

void signal_load()
{
	PORTD |= ( 1<< LOAD);
  8c:	82 b3       	in	r24, 0x12	; 18
  8e:	88 60       	ori	r24, 0x08	; 8
  90:	82 bb       	out	0x12, r24	; 18
	PORTD &= ~( 1<< LOAD);
  92:	82 b3       	in	r24, 0x12	; 18
  94:	87 7f       	andi	r24, 0xF7	; 247
  96:	82 bb       	out	0x12, r24	; 18
  98:	08 95       	ret

0000009a <max7219_send_cmd>:
}

void max7219_send_cmd(uint8_t address, uint8_t data)
{
  9a:	cf 93       	push	r28
  9c:	c6 2f       	mov	r28, r22
	USART_transmit_byte(address);
  9e:	2b d0       	rcall	.+86     	; 0xf6 <USART_transmit_byte>
	USART_transmit_byte(data);
  a0:	8c 2f       	mov	r24, r28
  a2:	29 d0       	rcall	.+82     	; 0xf6 <USART_transmit_byte>
	signal_load();
  a4:	f3 df       	rcall	.-26     	; 0x8c <signal_load>
}
  a6:	cf 91       	pop	r28
  a8:	08 95       	ret

000000aa <init_max7219>:
 */ 
#include "max7219.h"

void init_max7219()
{
	DDRD |= (1 << LOAD);
  aa:	81 b3       	in	r24, 0x11	; 17
  ac:	88 60       	ori	r24, 0x08	; 8
  ae:	81 bb       	out	0x11, r24	; 17
	PORTD &= ~( 1<< LOAD);
  b0:	82 b3       	in	r24, 0x12	; 18
  b2:	87 7f       	andi	r24, 0xF7	; 247
  b4:	82 bb       	out	0x12, r24	; 18
	max7219_send_cmd(0x0C, 0x01);
  b6:	61 e0       	ldi	r22, 0x01	; 1
  b8:	8c e0       	ldi	r24, 0x0C	; 12
  ba:	ef df       	rcall	.-34     	; 0x9a <max7219_send_cmd>
	max7219_send_cmd(0x09, 0xFF);
  bc:	6f ef       	ldi	r22, 0xFF	; 255
  be:	89 e0       	ldi	r24, 0x09	; 9
  c0:	ec df       	rcall	.-40     	; 0x9a <max7219_send_cmd>
	max7219_send_cmd(0x0B, 0x07);
  c2:	67 e0       	ldi	r22, 0x07	; 7
  c4:	8b e0       	ldi	r24, 0x0B	; 11
  c6:	e9 df       	rcall	.-46     	; 0x9a <max7219_send_cmd>
  c8:	08 95       	ret

000000ca <USART_Init>:
uint8_t data[16] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F};

void USART_Init( uint16_t baud )//baud에는 UBRR에 적을 데이터 넣어주면 됨.
 //115200 hz : 68(0b1000100), 4Mhz : 1  , 8Mhz : 0
{
	UBRRH = 0;
  ca:	12 b8       	out	0x02, r1	; 2
	UBRRL = 0;
  cc:	19 b8       	out	0x09, r1	; 9
	/* Setting the XCK port pin as output, enables master mode. */
	XCK_DDR |= (1<<XCK); //XCK의 방향을 출력으로 설정
  ce:	21 b3       	in	r18, 0x11	; 17
  d0:	24 60       	ori	r18, 0x04	; 4
  d2:	21 bb       	out	0x11, r18	; 17
	DDRD |= (1 << DDD1);
  d4:	21 b3       	in	r18, 0x11	; 17
  d6:	22 60       	ori	r18, 0x02	; 2
  d8:	21 bb       	out	0x11, r18	; 17
	DDRD &= ~(1 << DDD0);
  da:	21 b3       	in	r18, 0x11	; 17
  dc:	2e 7f       	andi	r18, 0xFE	; 254
  de:	21 bb       	out	0x11, r18	; 17
	/* Set MSPI mode of operation and SPI data mode 0. */
	UCSRC |= (1<<UMSEL1)|(1<<UMSEL0); //USART IN MSPIM 활성화 및 클럭 극성 설정
  e0:	23 b1       	in	r18, 0x03	; 3
  e2:	20 6c       	ori	r18, 0xC0	; 192
  e4:	23 b9       	out	0x03, r18	; 3
	UCSRC &= ~( (1 << UDORD) | (1 << UCPHA) | ( 1 << UCPOL));
  e6:	23 b1       	in	r18, 0x03	; 3
  e8:	28 7f       	andi	r18, 0xF8	; 248
  ea:	23 b9       	out	0x03, r18	; 3
	/* Enable receiver and transmitter. */
	UCSRB = (1<<RXEN)|(1<<TXEN); // UDRIE 활성화
  ec:	28 e1       	ldi	r18, 0x18	; 24
  ee:	2a b9       	out	0x0a, r18	; 10
	/* Set baud rate. */
	/* IMPORTANT: The Baud Rate must be set after the transmitter is enabled
	*/
	UBRRH = (uint8_t)(baud>>8);
  f0:	92 b9       	out	0x02, r25	; 2
	UBRRL = (uint8_t) baud;
  f2:	89 b9       	out	0x09, r24	; 9
  f4:	08 95       	ret

000000f6 <USART_transmit_byte>:



uint8_t USART_transmit_byte(uint8_t data)
{
	while ( !( UCSRA & (1<<UDRE)) ); //UDRE가 0인동안 무한루프타며 대기
  f6:	5d 9b       	sbis	0x0b, 5	; 11
  f8:	fe cf       	rjmp	.-4      	; 0xf6 <USART_transmit_byte>
	/* Put data into buffer, sends the data */
	UDR = data;
  fa:	8c b9       	out	0x0c, r24	; 12
	return 0;
}
  fc:	80 e0       	ldi	r24, 0x00	; 0
  fe:	08 95       	ret

00000100 <__udivmodqi4>:
 100:	99 1b       	sub	r25, r25
 102:	79 e0       	ldi	r23, 0x09	; 9
 104:	04 c0       	rjmp	.+8      	; 0x10e <__udivmodqi4_ep>

00000106 <__udivmodqi4_loop>:
 106:	99 1f       	adc	r25, r25
 108:	96 17       	cp	r25, r22
 10a:	08 f0       	brcs	.+2      	; 0x10e <__udivmodqi4_ep>
 10c:	96 1b       	sub	r25, r22

0000010e <__udivmodqi4_ep>:
 10e:	88 1f       	adc	r24, r24
 110:	7a 95       	dec	r23
 112:	c9 f7       	brne	.-14     	; 0x106 <__udivmodqi4_loop>
 114:	80 95       	com	r24
 116:	08 95       	ret

00000118 <_exit>:
 118:	f8 94       	cli

0000011a <__stop_program>:
 11a:	ff cf       	rjmp	.-2      	; 0x11a <__stop_program>
