
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'nnd25' on host 'en-ec-ecelinux-13.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.92.1.el7.x86_64) on Fri Dec 08 22:23:24 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/nnd25/ECE6775/ECEFinal_Clean/ecelinux'
Sourcing Tcl script 'run_dataflow.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/nnd25/ECE6775/ECEFinal_Clean/ecelinux/juliaDataflow.prj'.
INFO: [HLS 200-10] Adding design file 'julia_dataflow.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'julia_test_dataflow.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/nnd25/ECE6775/ECEFinal_Clean/ecelinux/juliaDataflow.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 40.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../julia_test_dataflow.cpp in release mode
   Compiling ../../../../julia_dataflow.cpp in release mode
   Generating csim.exe
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'julia_dataflow.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: julia_dataflow.cpp:96:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file julia_dataflow.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1179.582 ; gain = 527.219 ; free physical = 8540 ; free virtual = 27775
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1179.582 ; gain = 527.219 ; free physical = 8540 ; free virtual = 27776
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1179.582 ; gain = 527.219 ; free physical = 8536 ; free virtual = 27772
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1179.582 ; gain = 527.219 ; free physical = 8534 ; free virtual = 27771
INFO: [HLS 200-489] Unrolling loop 'DUT_LOOP' (julia_dataflow.cpp:97) in function 'dut' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'real_val' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imag_val' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'num_iter' .
INFO: [XFORM 203-101] Partitioning array 'real_val' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'imag_val' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_iter' in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'dut', detected/extracted 34 process function(s): 
	 'dispatch'
	 'juliaIterator25'
	 'juliaIterator26'
	 'juliaIterator27'
	 'juliaIterator28'
	 'juliaIterator29'
	 'juliaIterator30'
	 'juliaIterator31'
	 'juliaIterator32'
	 'juliaIterator33'
	 'juliaIterator34'
	 'juliaIterator35'
	 'juliaIterator36'
	 'juliaIterator37'
	 'juliaIterator38'
	 'juliaIterator39'
	 'juliaIterator40'
	 'juliaIterator41'
	 'juliaIterator42'
	 'juliaIterator43'
	 'juliaIterator44'
	 'juliaIterator45'
	 'juliaIterator46'
	 'juliaIterator47'
	 'juliaIterator48'
	 'juliaIterator49'
	 'juliaIterator50'
	 'juliaIterator51'
	 'juliaIterator52'
	 'juliaIterator53'
	 'juliaIterator54'
	 'juliaIterator55'
	 'juliaIterator56'
	 'merge'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1179.582 ; gain = 527.219 ; free physical = 8508 ; free virtual = 27745
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator56' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator55' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator54' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator53' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator52' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator51' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator50' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator49' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator48' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator47' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator46' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator45' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator44' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator43' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator42' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator41' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator40' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator39' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator38' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator37' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator36' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator35' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator34' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator33' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator32' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator31' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator30' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator29' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator28' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator27' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator26' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (julia_dataflow.cpp:39:19) in function 'juliaIterator25' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.582 ; gain = 783.219 ; free physical = 8203 ; free virtual = 27441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dispatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DISPATCH_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dispatch' (Loop: DISPATCH_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'strm_in_V_V' (julia_dataflow.cpp:22) and fifo read on port 'strm_in_V_V' (julia_dataflow.cpp:20).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.04 seconds; current allocated memory: 473.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 474.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator25' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator25' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator25' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 475.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 475.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator26' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator26' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator26' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 475.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 476.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator27' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator27' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator27' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 476.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 476.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator28' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator28' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator28' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 477.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 477.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator29' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator29' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator29' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 477.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 478.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator30' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator30' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator30' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 478.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 478.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator31' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator31' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator31' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 478.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 479.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator32' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator32' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator32' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 479.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 479.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator33' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator33' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator33' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 480.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 480.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator34' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator34' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator34' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 480.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 481.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator35' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator35' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator35' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 481.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 481.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator36' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator36' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator36' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 482.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 482.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator37' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator37' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator37' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 482.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 483.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator38' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator38' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator38' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 483.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 483.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator39' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator39' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator39' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 483.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 484.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator40' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator40' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator40' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 484.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 484.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator41' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator41' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator41' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 485.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 485.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator42' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator42' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator42' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 485.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 486.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator43' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator43' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator43' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 486.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 486.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator44' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator44' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator44' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 487.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 487.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator45' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator45' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator45' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 487.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 488.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator46' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator46' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator46' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 488.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 488.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator47' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator47' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator47' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 489.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 489.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator48' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator48' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator48' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 489.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 490.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator49' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator49' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator49' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 490.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 490.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator50' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator50' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator50' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 490.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 491.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator51' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator51' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator51' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 491.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 491.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator52' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator52' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator52' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 492.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 492.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator53' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator53' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator53' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 492.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 493.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator54' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator54' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator54' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 493.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 493.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator55' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator55' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator55' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 494.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 494.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'juliaIterator56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'JULIA_ITERATOR_LOOP'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln47', julia_dataflow.cpp:47)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator56' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator56' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'juliaIterator56' (Loop: JULIA_ITERATOR_LOOP): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'fadd' operation ('imag', julia_dataflow.cpp:51) and 'fmul' operation ('tmp_4', julia_dataflow.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 23, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 494.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 495.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MERGE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 495.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 497.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 497.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 501.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dispatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dispatch'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 503.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator25'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 506.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator26'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 508.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator27'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 510.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator28'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 511.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator29'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 513.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator30'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 514.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator31'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 516.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator32'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 518.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator33'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 519.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator34'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 521.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator35'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 522.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator36'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 524.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator37'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 526.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator38'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 527.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator39'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 529.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator40'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 530.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator41'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 532.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator42'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 534.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator43'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 535.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator44'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 537.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator45'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 538.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator46'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 540.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator47'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 542.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator48'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 543.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator49'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 545.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator50'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 546.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator51'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 548.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator52'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 550.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator53'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 551.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator54'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 553.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator55'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 555.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'juliaIterator56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'juliaIterator56'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 556.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 558.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 566.428 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.37 MHz
INFO: [RTMG 210-285] Implementing FIFO 'real_val_0_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_1_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_2_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_3_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_4_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_5_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_6_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_7_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_8_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_9_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_10_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_11_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_12_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_13_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_14_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_15_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_16_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_17_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_18_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_19_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_20_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_21_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_22_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_23_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_24_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_25_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_26_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_27_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_28_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_29_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_30_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_val_31_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_0_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_1_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_2_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_3_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_4_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_5_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_6_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_7_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_8_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_9_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_10_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_11_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_12_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_13_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_14_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_15_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_16_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_17_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_18_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_19_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_20_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_21_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_22_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_23_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_24_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_25_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_26_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_27_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_28_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_29_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_30_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imag_val_31_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_0_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_1_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_2_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_3_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_4_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_5_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_6_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_7_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_8_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_9_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_10_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_11_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_12_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_13_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_14_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_15_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_16_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_17_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_18_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_19_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_20_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_21_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_22_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_23_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_24_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_25_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_26_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_27_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_28_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_29_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_30_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_iter_31_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator25_U0_U(start_for_juliaIterator25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator26_U0_U(start_for_juliaIterator26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator27_U0_U(start_for_juliaIterator27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator28_U0_U(start_for_juliaIterator28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator29_U0_U(start_for_juliaIterator29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator30_U0_U(start_for_juliaIterator30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator31_U0_U(start_for_juliaIterator31_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator32_U0_U(start_for_juliaIterator32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator33_U0_U(start_for_juliaIterator33_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator34_U0_U(start_for_juliaIterator34_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator35_U0_U(start_for_juliaIterator35_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator36_U0_U(start_for_juliaIterator36_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator37_U0_U(start_for_juliaIterator37_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator38_U0_U(start_for_juliaIterator38_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator39_U0_U(start_for_juliaIterator39_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator40_U0_U(start_for_juliaIterator40_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator41_U0_U(start_for_juliaIterator41_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator42_U0_U(start_for_juliaIterator42_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator43_U0_U(start_for_juliaIterator43_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator44_U0_U(start_for_juliaIterator44_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator45_U0_U(start_for_juliaIterator45_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator46_U0_U(start_for_juliaIterator46_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator47_U0_U(start_for_juliaIterator47_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator48_U0_U(start_for_juliaIterator48_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator49_U0_U(start_for_juliaIterator49_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator50_U0_U(start_for_juliaIterator50_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator51_U0_U(start_for_juliaIterator51_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator52_U0_U(start_for_juliaIterator52_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator53_U0_U(start_for_juliaIterator53_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator54_U0_U(start_for_juliaIterator54_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator55_U0_U(start_for_juliaIterator55_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_juliaIterator56_U0_U(start_for_juliaIterator56_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_U0_U(start_for_merge_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:18 ; elapsed = 00:02:07 . Memory (MB): peak = 1627.582 ; gain = 975.219 ; free physical = 8044 ; free virtual = 27334
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 127.35 seconds; peak allocated memory: 566.428 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Dec  8 22:25:30 2023...
