in_source: |-
  org 0
  in: word: 4094
  out: word: 4095

  line_end: word: 10

  hello: word: 18, 'What is your name?'
  hello_addr: word: hello
  hello_cnt: word: 0

  hello_user: word: 7, 'Hello, '
  hello_user_addr: word: hello_user
  hello_user_cnt: word: 0

  org 1024
  start: load hello
      store hello_cnt
      loop1: load hello_addr
             inc
             store hello_addr
             load (hello_addr)
             store (out)
             load hello_cnt
             dec
             store hello_cnt
             jmnz loop1
      input: load (in)
             cmp line_end
             jmz hello_p
             store (user_name_ptr)
             load user_name_ptr
             inc
             store user_name_ptr
             load user_name_cnt
             inc
             store user_name_cnt
             jmp input
      hello_p: load line_end
             store (out)
             load hello_user
             store hello_user_cnt
      loop2: load hello_user_addr
             inc
             store hello_user_addr
             load (hello_user_addr)
             store (out)
             load hello_user_cnt
             dec
             store hello_user_cnt
             jmnz loop2
      print: load user_name_start
             store user_name_ptr
      print_loop: load user_name_cnt
             jmz end
             dec
             store user_name_cnt
             load (user_name_ptr)
             store (out)
             load user_name_ptr
             inc
             store user_name_ptr
             jmp print_loop
      end: hlt

  user_name_start: word: user_name
  user_name_cnt: word: 0
  user_name_ptr: word: user_name
  user_name: word: 0
in_stdin: |
  ['A', 'l', 'i', 'c', 'e', '\n']
out_stdout: |
  LINES OF CODES: 68 NUMBER OF INSTRUCTIONS: 86
  Output: What is your name?
  Hello, Alice
  Instruction number: 343
  Ticks: 1032
out_code: |
  [
  {'start_addr': 1024 },
  {'index': 0, 'value': 4094, 'opcode': 'nop'},
  {'index': 1, 'value': 4095, 'opcode': 'nop'},
  {'index': 2, 'value': 10, 'opcode': 'nop'},
  {'index': 3, 'value': 18, 'opcode': 'nop'},
  {'index': 4, 'value': 87, 'opcode': 'nop'},
  {'index': 5, 'value': 104, 'opcode': 'nop'},
  {'index': 6, 'value': 97, 'opcode': 'nop'},
  {'index': 7, 'value': 116, 'opcode': 'nop'},
  {'index': 8, 'value': 32, 'opcode': 'nop'},
  {'index': 9, 'value': 105, 'opcode': 'nop'},
  {'index': 10, 'value': 115, 'opcode': 'nop'},
  {'index': 11, 'value': 32, 'opcode': 'nop'},
  {'index': 12, 'value': 121, 'opcode': 'nop'},
  {'index': 13, 'value': 111, 'opcode': 'nop'},
  {'index': 14, 'value': 117, 'opcode': 'nop'},
  {'index': 15, 'value': 114, 'opcode': 'nop'},
  {'index': 16, 'value': 32, 'opcode': 'nop'},
  {'index': 17, 'value': 110, 'opcode': 'nop'},
  {'index': 18, 'value': 97, 'opcode': 'nop'},
  {'index': 19, 'value': 109, 'opcode': 'nop'},
  {'index': 20, 'value': 101, 'opcode': 'nop'},
  {'index': 21, 'value': 63, 'opcode': 'nop'},
  {'index': 22, 'value': 3, 'opcode': 'nop'},
  {'index': 23, 'value': 0, 'opcode': 'nop'},
  {'index': 24, 'value': 7, 'opcode': 'nop'},
  {'index': 25, 'value': 72, 'opcode': 'nop'},
  {'index': 26, 'value': 101, 'opcode': 'nop'},
  {'index': 27, 'value': 108, 'opcode': 'nop'},
  {'index': 28, 'value': 108, 'opcode': 'nop'},
  {'index': 29, 'value': 111, 'opcode': 'nop'},
  {'index': 30, 'value': 44, 'opcode': 'nop'},
  {'index': 31, 'value': 32, 'opcode': 'nop'},
  {'index': 32, 'value': 24, 'opcode': 'nop'},
  {'index': 33, 'value': 0, 'opcode': 'nop'},
  {'index': 1024, 'opcode': 'load', 'operand': 3, 'value': 0, 'address': False},
  {'index': 1025, 'opcode': 'store', 'operand': 23, 'value': 0, 'address': False},
  {'index': 1026, 'opcode': 'load', 'operand': 22, 'value': 0, 'address': False},
  {'index': 1027, 'opcode': 'inc', 'value': 0},
  {'index': 1028, 'opcode': 'store', 'operand': 22, 'value': 0, 'address': False},
  {'index': 1029, 'opcode': 'load', 'operand': 22, 'value': 0, 'address': True},
  {'index': 1030, 'opcode': 'store', 'operand': 1, 'value': 0, 'address': True},
  {'index': 1031, 'opcode': 'load', 'operand': 23, 'value': 0, 'address': False},
  {'index': 1032, 'opcode': 'dec', 'value': 0},
  {'index': 1033, 'opcode': 'store', 'operand': 23, 'value': 0, 'address': False},
  {'index': 1034, 'opcode': 'jmnz', 'operand': 1026, 'value': 0, 'address': False},
  {'index': 1035, 'opcode': 'load', 'operand': 0, 'value': 0, 'address': True},
  {'index': 1036, 'opcode': 'cmp', 'operand': 2, 'value': 0, 'address': False},
  {'index': 1037, 'opcode': 'jmz', 'operand': 1046, 'value': 0, 'address': False},
  {'index': 1038, 'opcode': 'store', 'operand': 1074, 'value': 0, 'address': True},
  {'index': 1039, 'opcode': 'load', 'operand': 1074, 'value': 0, 'address': False},
  {'index': 1040, 'opcode': 'inc', 'value': 0},
  {'index': 1041, 'opcode': 'store', 'operand': 1074, 'value': 0, 'address': False},
  {'index': 1042, 'opcode': 'load', 'operand': 1073, 'value': 0, 'address': False},
  {'index': 1043, 'opcode': 'inc', 'value': 0},
  {'index': 1044, 'opcode': 'store', 'operand': 1073, 'value': 0, 'address': False},
  {'index': 1045, 'opcode': 'jmp', 'operand': 1035, 'value': 0, 'address': False},
  {'index': 1046, 'opcode': 'load', 'operand': 2, 'value': 0, 'address': False},
  {'index': 1047, 'opcode': 'store', 'operand': 1, 'value': 0, 'address': True},
  {'index': 1048, 'opcode': 'load', 'operand': 24, 'value': 0, 'address': False},
  {'index': 1049, 'opcode': 'store', 'operand': 33, 'value': 0, 'address': False},
  {'index': 1050, 'opcode': 'load', 'operand': 32, 'value': 0, 'address': False},
  {'index': 1051, 'opcode': 'inc', 'value': 0},
  {'index': 1052, 'opcode': 'store', 'operand': 32, 'value': 0, 'address': False},
  {'index': 1053, 'opcode': 'load', 'operand': 32, 'value': 0, 'address': True},
  {'index': 1054, 'opcode': 'store', 'operand': 1, 'value': 0, 'address': True},
  {'index': 1055, 'opcode': 'load', 'operand': 33, 'value': 0, 'address': False},
  {'index': 1056, 'opcode': 'dec', 'value': 0},
  {'index': 1057, 'opcode': 'store', 'operand': 33, 'value': 0, 'address': False},
  {'index': 1058, 'opcode': 'jmnz', 'operand': 1050, 'value': 0, 'address': False},
  {'index': 1059, 'opcode': 'load', 'operand': 1072, 'value': 0, 'address': False},
  {'index': 1060, 'opcode': 'store', 'operand': 1074, 'value': 0, 'address': False},
  {'index': 1061, 'opcode': 'load', 'operand': 1073, 'value': 0, 'address': False},
  {'index': 1062, 'opcode': 'jmz', 'operand': 1071, 'value': 0, 'address': False},
  {'index': 1063, 'opcode': 'dec', 'value': 0},
  {'index': 1064, 'opcode': 'store', 'operand': 1073, 'value': 0, 'address': False},
  {'index': 1065, 'opcode': 'load', 'operand': 1074, 'value': 0, 'address': True},
  {'index': 1066, 'opcode': 'store', 'operand': 1, 'value': 0, 'address': True},
  {'index': 1067, 'opcode': 'load', 'operand': 1074, 'value': 0, 'address': False},
  {'index': 1068, 'opcode': 'inc', 'value': 0},
  {'index': 1069, 'opcode': 'store', 'operand': 1074, 'value': 0, 'address': False},
  {'index': 1070, 'opcode': 'jmp', 'operand': 1061, 'value': 0, 'address': False},
  {'index': 1071, 'opcode': 'hlt', 'value': 0},
  {'index': 1072, 'value': 1075, 'opcode': 'nop'},
  {'index': 1073, 'value': 0, 'opcode': 'nop'},
  {'index': 1074, 'value': 1075, 'opcode': 'nop'},
  {'index': 1075, 'value': 0, 'opcode': 'nop'}]
out_log: |
  INFO    TICK:    0 | AC 0       | IP: 1025 | AR: 1024 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 3       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:    1 | AC 0       | IP: 1025 | AR: 3    | SP: 0    | PS: 00010 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: load 3       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:    2 | AC 18      | IP: 1025 | AR: 3    | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: load 3       | main: EF: DR -> AC
  INFO    TICK:    3 | AC 18      | IP: 1026 | AR: 1025 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:    4 | AC 18      | IP: 1026 | AR: 23   | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:    5 | AC 18      | IP: 1026 | AR: 23   | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:    6 | AC 18      | IP: 1027 | AR: 1026 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:    7 | AC 18      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:    8 | AC 3       | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:    9 | AC 3       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   10 | AC 4       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:   11 | AC 4       | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   12 | AC 4       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   13 | AC 4       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   14 | AC 4       | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   15 | AC 4       | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   16 | AC 4       | IP: 1030 | AR: 4    | SP: 0    | PS: 00000 | DR: 87      | MEM[AR] 87      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   17 | AC 87      | IP: 1030 | AR: 4    | SP: 0    | PS: 00000 | DR: 87      | MEM[AR] 87      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:   18 | AC 87      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 87      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   19 | AC 87      | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   20 | AC 87      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT W
  INFO    TICK:   21 | AC 87      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 87      | MEM[AR] 87      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   22 | AC 87      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 87      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   23 | AC 87      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   24 | AC 18      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:   25 | AC 18      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   26 | AC 17      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 18      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:   27 | AC 17      | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 18      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   28 | AC 17      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   29 | AC 17      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   30 | AC 17      | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   31 | AC 17      | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   32 | AC 17      | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:   33 | AC 17      | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   34 | AC 17      | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   35 | AC 4       | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:   36 | AC 4       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   37 | AC 5       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:   38 | AC 5       | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   39 | AC 5       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   40 | AC 5       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   41 | AC 5       | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   42 | AC 5       | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   43 | AC 5       | IP: 1030 | AR: 5    | SP: 0    | PS: 00000 | DR: 104     | MEM[AR] 104     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   44 | AC 104     | IP: 1030 | AR: 5    | SP: 0    | PS: 00000 | DR: 104     | MEM[AR] 104     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:   45 | AC 104     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 104     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   46 | AC 104     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   47 | AC 104     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 87      | MEM[AR] 87      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT h
  INFO    TICK:   48 | AC 104     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 104     | MEM[AR] 104     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   49 | AC 104     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 104     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   50 | AC 104     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   51 | AC 17      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:   52 | AC 17      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   53 | AC 16      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:   54 | AC 16      | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   55 | AC 16      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   56 | AC 16      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 16      | MEM[AR] 16      | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   57 | AC 16      | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 16      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   58 | AC 16      | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   59 | AC 16      | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:   60 | AC 16      | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   61 | AC 16      | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   62 | AC 5       | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:   63 | AC 5       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   64 | AC 6       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:   65 | AC 6       | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   66 | AC 6       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   67 | AC 6       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   68 | AC 6       | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   69 | AC 6       | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   70 | AC 6       | IP: 1030 | AR: 6    | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 97      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   71 | AC 97      | IP: 1030 | AR: 6    | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 97      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:   72 | AC 97      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   73 | AC 97      | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   74 | AC 97      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 104     | MEM[AR] 104     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT a
  INFO    TICK:   75 | AC 97      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 97      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   76 | AC 97      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   77 | AC 97      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   78 | AC 16      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:   79 | AC 16      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   80 | AC 15      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 16      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:   81 | AC 15      | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 16      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   82 | AC 15      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 16      | MEM[AR] 16      | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   83 | AC 15      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 15      | MEM[AR] 15      | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   84 | AC 15      | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 15      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   85 | AC 15      | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   86 | AC 15      | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:   87 | AC 15      | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   88 | AC 15      | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   89 | AC 6       | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:   90 | AC 6       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   91 | AC 7       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:   92 | AC 7       | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   93 | AC 7       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   94 | AC 7       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:   95 | AC 7       | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:   96 | AC 7       | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   97 | AC 7       | IP: 1030 | AR: 7    | SP: 0    | PS: 00000 | DR: 116     | MEM[AR] 116     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:   98 | AC 116     | IP: 1030 | AR: 7    | SP: 0    | PS: 00000 | DR: 116     | MEM[AR] 116     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:   99 | AC 116     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 116     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  100 | AC 116     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  101 | AC 116     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 97      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT t
  INFO    TICK:  102 | AC 116     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 116     | MEM[AR] 116     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  103 | AC 116     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 116     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  104 | AC 116     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  105 | AC 15      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  106 | AC 15      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  107 | AC 14      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 15      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  108 | AC 14      | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 15      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  109 | AC 14      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 15      | MEM[AR] 15      | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  110 | AC 14      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 14      | MEM[AR] 14      | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  111 | AC 14      | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 14      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  112 | AC 14      | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  113 | AC 14      | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  114 | AC 14      | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  115 | AC 14      | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  116 | AC 7       | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  117 | AC 7       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  118 | AC 8       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  119 | AC 8       | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  120 | AC 8       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  121 | AC 8       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  122 | AC 8       | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  123 | AC 8       | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  124 | AC 8       | IP: 1030 | AR: 8    | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  125 | AC 32      | IP: 1030 | AR: 8    | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  126 | AC 32      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  127 | AC 32      | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  128 | AC 32      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 116     | MEM[AR] 116     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT  
  INFO    TICK:  129 | AC 32      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  130 | AC 32      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  131 | AC 32      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  132 | AC 14      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  133 | AC 14      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  134 | AC 13      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 14      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  135 | AC 13      | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 14      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  136 | AC 13      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 14      | MEM[AR] 14      | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  137 | AC 13      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 13      | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  138 | AC 13      | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  139 | AC 13      | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  140 | AC 13      | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  141 | AC 13      | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  142 | AC 13      | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 8       | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  143 | AC 8       | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  144 | AC 8       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  145 | AC 9       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  146 | AC 9       | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  147 | AC 9       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  148 | AC 9       | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 9       | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  149 | AC 9       | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  150 | AC 9       | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 9       | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  151 | AC 9       | IP: 1030 | AR: 9    | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  152 | AC 105     | IP: 1030 | AR: 9    | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  153 | AC 105     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  154 | AC 105     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  155 | AC 105     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT i
  INFO    TICK:  156 | AC 105     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  157 | AC 105     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  158 | AC 105     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  159 | AC 13      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  160 | AC 13      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  161 | AC 12      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  162 | AC 12      | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  163 | AC 12      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 13      | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  164 | AC 12      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 12      | MEM[AR] 12      | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  165 | AC 12      | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 12      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  166 | AC 12      | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  167 | AC 12      | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  168 | AC 12      | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  169 | AC 12      | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 9       | MEM[AR] 9       | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  170 | AC 9       | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 9       | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  171 | AC 9       | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  172 | AC 10      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  173 | AC 10      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  174 | AC 10      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 9       | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  175 | AC 10      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  176 | AC 10      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  177 | AC 10      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  178 | AC 10      | IP: 1030 | AR: 10   | SP: 0    | PS: 00000 | DR: 115     | MEM[AR] 115     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  179 | AC 115     | IP: 1030 | AR: 10   | SP: 0    | PS: 00000 | DR: 115     | MEM[AR] 115     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  180 | AC 115     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 115     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  181 | AC 115     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  182 | AC 115     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT s
  INFO    TICK:  183 | AC 115     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 115     | MEM[AR] 115     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  184 | AC 115     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 115     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  185 | AC 115     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  186 | AC 12      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  187 | AC 12      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  188 | AC 11      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 12      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  189 | AC 11      | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 12      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  190 | AC 11      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 12      | MEM[AR] 12      | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  191 | AC 11      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 11      | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  192 | AC 11      | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  193 | AC 11      | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  194 | AC 11      | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  195 | AC 11      | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  196 | AC 11      | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  197 | AC 10      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  198 | AC 10      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  199 | AC 11      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  200 | AC 11      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  201 | AC 11      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  202 | AC 11      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  203 | AC 11      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  204 | AC 11      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  205 | AC 11      | IP: 1030 | AR: 11   | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  206 | AC 32      | IP: 1030 | AR: 11   | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  207 | AC 32      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  208 | AC 32      | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  209 | AC 32      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 115     | MEM[AR] 115     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT  
  INFO    TICK:  210 | AC 32      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  211 | AC 32      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  212 | AC 32      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  213 | AC 11      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  214 | AC 11      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  215 | AC 10      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  216 | AC 10      | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  217 | AC 10      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 11      | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  218 | AC 10      | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  219 | AC 10      | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  220 | AC 10      | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  221 | AC 10      | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  222 | AC 10      | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  223 | AC 10      | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 11      | MEM[AR] 11      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  224 | AC 11      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  225 | AC 11      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  226 | AC 12      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  227 | AC 12      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  228 | AC 12      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 11      | MEM[AR] 11      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  229 | AC 12      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  230 | AC 12      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  231 | AC 12      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  232 | AC 12      | IP: 1030 | AR: 12   | SP: 0    | PS: 00000 | DR: 121     | MEM[AR] 121     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  233 | AC 121     | IP: 1030 | AR: 12   | SP: 0    | PS: 00000 | DR: 121     | MEM[AR] 121     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  234 | AC 121     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 121     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  235 | AC 121     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  236 | AC 121     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT y
  INFO    TICK:  237 | AC 121     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 121     | MEM[AR] 121     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  238 | AC 121     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 121     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  239 | AC 121     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  240 | AC 10      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  241 | AC 10      | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  242 | AC 9       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  243 | AC 9       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  244 | AC 9       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  245 | AC 9       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 9       | MEM[AR] 9       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  246 | AC 9       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 9       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  247 | AC 9       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  248 | AC 9       | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  249 | AC 9       | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  250 | AC 9       | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 12      | MEM[AR] 12      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  251 | AC 12      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  252 | AC 12      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  253 | AC 13      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  254 | AC 13      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  255 | AC 13      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 12      | MEM[AR] 12      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  256 | AC 13      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  257 | AC 13      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  258 | AC 13      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  259 | AC 13      | IP: 1030 | AR: 13   | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 111     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  260 | AC 111     | IP: 1030 | AR: 13   | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 111     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  261 | AC 111     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  262 | AC 111     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  263 | AC 111     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 121     | MEM[AR] 121     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT o
  INFO    TICK:  264 | AC 111     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 111     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  265 | AC 111     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  266 | AC 111     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 9       | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  267 | AC 9       | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 9       | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  268 | AC 9       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 9       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  269 | AC 8       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 9       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  270 | AC 8       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 9       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  271 | AC 8       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 9       | MEM[AR] 9       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  272 | AC 8       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 8       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  273 | AC 8       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  274 | AC 8       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  275 | AC 8       | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  276 | AC 8       | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  277 | AC 8       | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 13      | MEM[AR] 13      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  278 | AC 13      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  279 | AC 13      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  280 | AC 14      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  281 | AC 14      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  282 | AC 14      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 13      | MEM[AR] 13      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  283 | AC 14      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  284 | AC 14      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  285 | AC 14      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  286 | AC 14      | IP: 1030 | AR: 14   | SP: 0    | PS: 00000 | DR: 117     | MEM[AR] 117     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  287 | AC 117     | IP: 1030 | AR: 14   | SP: 0    | PS: 00000 | DR: 117     | MEM[AR] 117     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  288 | AC 117     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 117     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  289 | AC 117     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  290 | AC 117     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 111     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT u
  INFO    TICK:  291 | AC 117     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 117     | MEM[AR] 117     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  292 | AC 117     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 117     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  293 | AC 117     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  294 | AC 8       | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 8       | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  295 | AC 8       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 8       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  296 | AC 7       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  297 | AC 7       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  298 | AC 7       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 8       | MEM[AR] 8       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  299 | AC 7       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  300 | AC 7       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  301 | AC 7       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  302 | AC 7       | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  303 | AC 7       | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  304 | AC 7       | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 14      | MEM[AR] 14      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  305 | AC 14      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  306 | AC 14      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  307 | AC 15      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  308 | AC 15      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  309 | AC 15      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 14      | MEM[AR] 14      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  310 | AC 15      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  311 | AC 15      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  312 | AC 15      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  313 | AC 15      | IP: 1030 | AR: 15   | SP: 0    | PS: 00000 | DR: 114     | MEM[AR] 114     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  314 | AC 114     | IP: 1030 | AR: 15   | SP: 0    | PS: 00000 | DR: 114     | MEM[AR] 114     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  315 | AC 114     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 114     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  316 | AC 114     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  317 | AC 114     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 117     | MEM[AR] 117     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT r
  INFO    TICK:  318 | AC 114     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 114     | MEM[AR] 114     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  319 | AC 114     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 114     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  320 | AC 114     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  321 | AC 7       | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  322 | AC 7       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  323 | AC 6       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  324 | AC 6       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  325 | AC 6       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  326 | AC 6       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  327 | AC 6       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  328 | AC 6       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  329 | AC 6       | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  330 | AC 6       | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  331 | AC 6       | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 15      | MEM[AR] 15      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  332 | AC 15      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  333 | AC 15      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  334 | AC 16      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  335 | AC 16      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  336 | AC 16      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 15      | MEM[AR] 15      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  337 | AC 16      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  338 | AC 16      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  339 | AC 16      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  340 | AC 16      | IP: 1030 | AR: 16   | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  341 | AC 32      | IP: 1030 | AR: 16   | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  342 | AC 32      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  343 | AC 32      | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  344 | AC 32      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 114     | MEM[AR] 114     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT  
  INFO    TICK:  345 | AC 32      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  346 | AC 32      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  347 | AC 32      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  348 | AC 6       | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  349 | AC 6       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  350 | AC 5       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  351 | AC 5       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  352 | AC 5       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  353 | AC 5       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  354 | AC 5       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  355 | AC 5       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  356 | AC 5       | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  357 | AC 5       | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  358 | AC 5       | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 16      | MEM[AR] 16      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  359 | AC 16      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  360 | AC 16      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  361 | AC 17      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  362 | AC 17      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  363 | AC 17      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 16      | MEM[AR] 16      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  364 | AC 17      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  365 | AC 17      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  366 | AC 17      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  367 | AC 17      | IP: 1030 | AR: 17   | SP: 0    | PS: 00000 | DR: 110     | MEM[AR] 110     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  368 | AC 110     | IP: 1030 | AR: 17   | SP: 0    | PS: 00000 | DR: 110     | MEM[AR] 110     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  369 | AC 110     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 110     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  370 | AC 110     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  371 | AC 110     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT n
  INFO    TICK:  372 | AC 110     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 110     | MEM[AR] 110     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  373 | AC 110     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 110     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  374 | AC 110     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  375 | AC 5       | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  376 | AC 5       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  377 | AC 4       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  378 | AC 4       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  379 | AC 4       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  380 | AC 4       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  381 | AC 4       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  382 | AC 4       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  383 | AC 4       | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  384 | AC 4       | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  385 | AC 4       | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 17      | MEM[AR] 17      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  386 | AC 17      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  387 | AC 17      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  388 | AC 18      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  389 | AC 18      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  390 | AC 18      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 17      | MEM[AR] 17      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  391 | AC 18      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  392 | AC 18      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  393 | AC 18      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  394 | AC 18      | IP: 1030 | AR: 18   | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 97      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  395 | AC 97      | IP: 1030 | AR: 18   | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 97      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  396 | AC 97      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  397 | AC 97      | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  398 | AC 97      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 110     | MEM[AR] 110     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT a
  INFO    TICK:  399 | AC 97      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 97      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  400 | AC 97      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  401 | AC 97      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  402 | AC 4       | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  403 | AC 4       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  404 | AC 3       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  405 | AC 3       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  406 | AC 3       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  407 | AC 3       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  408 | AC 3       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  409 | AC 3       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  410 | AC 3       | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  411 | AC 3       | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  412 | AC 3       | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  413 | AC 18      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  414 | AC 18      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  415 | AC 19      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  416 | AC 19      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  417 | AC 19      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 18      | MEM[AR] 18      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  418 | AC 19      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  419 | AC 19      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  420 | AC 19      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  421 | AC 19      | IP: 1030 | AR: 19   | SP: 0    | PS: 00000 | DR: 109     | MEM[AR] 109     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  422 | AC 109     | IP: 1030 | AR: 19   | SP: 0    | PS: 00000 | DR: 109     | MEM[AR] 109     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  423 | AC 109     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 109     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  424 | AC 109     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  425 | AC 109     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 97      | MEM[AR] 97      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT m
  INFO    TICK:  426 | AC 109     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 109     | MEM[AR] 109     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  427 | AC 109     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 109     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  428 | AC 109     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  429 | AC 3       | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  430 | AC 3       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  431 | AC 2       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  432 | AC 2       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  433 | AC 2       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  434 | AC 2       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  435 | AC 2       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  436 | AC 2       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  437 | AC 2       | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  438 | AC 2       | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  439 | AC 2       | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 19      | MEM[AR] 19      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  440 | AC 19      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  441 | AC 19      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  442 | AC 20      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  443 | AC 20      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  444 | AC 20      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 19      | MEM[AR] 19      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  445 | AC 20      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  446 | AC 20      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  447 | AC 20      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  448 | AC 20      | IP: 1030 | AR: 20   | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  449 | AC 101     | IP: 1030 | AR: 20   | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  450 | AC 101     | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  451 | AC 101     | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  452 | AC 101     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 109     | MEM[AR] 109     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT e
  INFO    TICK:  453 | AC 101     | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  454 | AC 101     | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  455 | AC 101     | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  456 | AC 2       | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  457 | AC 2       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  458 | AC 1       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  459 | AC 1       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  460 | AC 1       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  461 | AC 1       | IP: 1034 | AR: 23   | SP: 0    | PS: 00001 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  462 | AC 1       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00001 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  463 | AC 1       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  464 | AC 1       | IP: 1026 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: AR -> IP
  INFO    TICK:  465 | AC 1       | IP: 1027 | AR: 1026 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  466 | AC 1       | IP: 1027 | AR: 22   | SP: 0    | PS: 00001 | DR: 20      | MEM[AR] 20      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  467 | AC 20      | IP: 1027 | AR: 22   | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  468 | AC 20      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  469 | AC 21      | IP: 1028 | AR: 1027 | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  470 | AC 21      | IP: 1029 | AR: 1028 | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 22     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  471 | AC 21      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 20      | MEM[AR] 20      | MEM[SP] 4094    | CR: store 22     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  472 | AC 21      | IP: 1029 | AR: 22   | SP: 0    | PS: 00000 | DR: 21      | MEM[AR] 21      | MEM[SP] 4094    | CR: store 22     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  473 | AC 21      | IP: 1030 | AR: 1029 | SP: 0    | PS: 00000 | DR: 21      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 22      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  474 | AC 21      | IP: 1030 | AR: 22   | SP: 0    | PS: 00000 | DR: 21      | MEM[AR] 21      | MEM[SP] 4094    | CR: load 22      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  475 | AC 21      | IP: 1030 | AR: 21   | SP: 0    | PS: 00000 | DR: 63      | MEM[AR] 63      | MEM[SP] 4094    | CR: load 22      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  476 | AC 63      | IP: 1030 | AR: 21   | SP: 0    | PS: 00000 | DR: 63      | MEM[AR] 63      | MEM[SP] 4094    | CR: load 22      | main: EF: DR -> AC
  INFO    TICK:  477 | AC 63      | IP: 1031 | AR: 1030 | SP: 0    | PS: 00000 | DR: 63      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  478 | AC 63      | IP: 1031 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  479 | AC 63      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT ?
  INFO    TICK:  480 | AC 63      | IP: 1031 | AR: 4095 | SP: 0    | PS: 00000 | DR: 63      | MEM[AR] 63      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  481 | AC 63      | IP: 1032 | AR: 1031 | SP: 0    | PS: 00000 | DR: 63      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 23      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  482 | AC 63      | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: load 23      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  483 | AC 1       | IP: 1032 | AR: 23   | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: load 23      | main: EF: DR -> AC
  INFO    TICK:  484 | AC 1       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  485 | AC 0       | IP: 1033 | AR: 1032 | SP: 0    | PS: 00011 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  486 | AC 0       | IP: 1034 | AR: 1033 | SP: 0    | PS: 00011 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  487 | AC 0       | IP: 1034 | AR: 23   | SP: 0    | PS: 00011 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: store 23     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  488 | AC 0       | IP: 1034 | AR: 23   | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 23     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  489 | AC 0       | IP: 1035 | AR: 1034 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  490 | AC 0       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  491 | AC 0       | IP: 1035 | AR: 1026 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1026    | main: EF: NOP
  INFO    TICK:  492 | AC 0       | IP: 1036 | AR: 1035 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 0       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  493 | AC 0       | IP: 1036 | AR: 0    | SP: 0    | PS: 00011 | DR: 4094    | MEM[AR] 4094    | MEM[SP] 4094    | CR: load 0       | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    INPUT A
  INFO    TICK:  494 | AC 0       | IP: 1036 | AR: 4094 | SP: 0    | PS: 00011 | DR: 65      | MEM[AR] 65      | MEM[SP] 4094    | CR: load 0       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  495 | AC 65      | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 65      | MEM[AR] 65      | MEM[SP] 4094    | CR: load 0       | main: EF: DR -> AC
  INFO    TICK:  496 | AC 65      | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 65      | MEM[AR] 0       | MEM[SP] 4094    | CR: cmp 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  497 | AC 65      | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  498 | AC 65      | IP: 1037 | AR: 2    | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: EF: AC cmp DR -> AC
  INFO    TICK:  499 | AC 65      | IP: 1038 | AR: 1037 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  500 | AC 65      | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  501 | AC 65      | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: EF: NOP
  INFO    TICK:  502 | AC 65      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  503 | AC 65      | IP: 1039 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: store 1074   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  504 | AC 65      | IP: 1039 | AR: 1075 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  505 | AC 65      | IP: 1039 | AR: 1075 | SP: 0    | PS: 00001 | DR: 65      | MEM[AR] 65      | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  506 | AC 65      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00001 | DR: 65      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  507 | AC 65      | IP: 1040 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  508 | AC 1075    | IP: 1040 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  509 | AC 1075    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  510 | AC 1076    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  511 | AC 1076    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  512 | AC 1076    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  513 | AC 1076    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  514 | AC 1076    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  515 | AC 1076    | IP: 1043 | AR: 1073 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  516 | AC 0       | IP: 1043 | AR: 1073 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  517 | AC 0       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  518 | AC 1       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  519 | AC 1       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  520 | AC 1       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  521 | AC 1       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  522 | AC 1       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  523 | AC 1       | IP: 1046 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  524 | AC 1       | IP: 1035 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: EF: AR -> IP
  INFO    TICK:  525 | AC 1       | IP: 1036 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 0       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  526 | AC 1       | IP: 1036 | AR: 0    | SP: 0    | PS: 00000 | DR: 4094    | MEM[AR] 4094    | MEM[SP] 4094    | CR: load 0       | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    INPUT l
  INFO    TICK:  527 | AC 1       | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: load 0       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  528 | AC 108     | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: load 0       | main: EF: DR -> AC
  INFO    TICK:  529 | AC 108     | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 0       | MEM[SP] 4094    | CR: cmp 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  530 | AC 108     | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  531 | AC 108     | IP: 1037 | AR: 2    | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: EF: AC cmp DR -> AC
  INFO    TICK:  532 | AC 108     | IP: 1038 | AR: 1037 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  533 | AC 108     | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  534 | AC 108     | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: EF: NOP
  INFO    TICK:  535 | AC 108     | IP: 1039 | AR: 1038 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  536 | AC 108     | IP: 1039 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: store 1074   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  537 | AC 108     | IP: 1039 | AR: 1076 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  538 | AC 108     | IP: 1039 | AR: 1076 | SP: 0    | PS: 00001 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  539 | AC 108     | IP: 1040 | AR: 1039 | SP: 0    | PS: 00001 | DR: 108     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  540 | AC 108     | IP: 1040 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  541 | AC 1076    | IP: 1040 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  542 | AC 1076    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  543 | AC 1077    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  544 | AC 1077    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  545 | AC 1077    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  546 | AC 1077    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  547 | AC 1077    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  548 | AC 1077    | IP: 1043 | AR: 1073 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  549 | AC 1       | IP: 1043 | AR: 1073 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  550 | AC 1       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  551 | AC 2       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  552 | AC 2       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  553 | AC 2       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  554 | AC 2       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  555 | AC 2       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  556 | AC 2       | IP: 1046 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  557 | AC 2       | IP: 1035 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: EF: AR -> IP
  INFO    TICK:  558 | AC 2       | IP: 1036 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 0       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  559 | AC 2       | IP: 1036 | AR: 0    | SP: 0    | PS: 00000 | DR: 4094    | MEM[AR] 4094    | MEM[SP] 4094    | CR: load 0       | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    INPUT i
  INFO    TICK:  560 | AC 2       | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: load 0       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  561 | AC 105     | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: load 0       | main: EF: DR -> AC
  INFO    TICK:  562 | AC 105     | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 0       | MEM[SP] 4094    | CR: cmp 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  563 | AC 105     | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  564 | AC 105     | IP: 1037 | AR: 2    | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: EF: AC cmp DR -> AC
  INFO    TICK:  565 | AC 105     | IP: 1038 | AR: 1037 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  566 | AC 105     | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  567 | AC 105     | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: EF: NOP
  INFO    TICK:  568 | AC 105     | IP: 1039 | AR: 1038 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  569 | AC 105     | IP: 1039 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: store 1074   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  570 | AC 105     | IP: 1039 | AR: 1077 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  571 | AC 105     | IP: 1039 | AR: 1077 | SP: 0    | PS: 00001 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  572 | AC 105     | IP: 1040 | AR: 1039 | SP: 0    | PS: 00001 | DR: 105     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  573 | AC 105     | IP: 1040 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  574 | AC 1077    | IP: 1040 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  575 | AC 1077    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  576 | AC 1078    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  577 | AC 1078    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  578 | AC 1078    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  579 | AC 1078    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  580 | AC 1078    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  581 | AC 1078    | IP: 1043 | AR: 1073 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  582 | AC 2       | IP: 1043 | AR: 1073 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  583 | AC 2       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  584 | AC 3       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  585 | AC 3       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  586 | AC 3       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  587 | AC 3       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  588 | AC 3       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  589 | AC 3       | IP: 1046 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  590 | AC 3       | IP: 1035 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: EF: AR -> IP
  INFO    TICK:  591 | AC 3       | IP: 1036 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 0       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  592 | AC 3       | IP: 1036 | AR: 0    | SP: 0    | PS: 00000 | DR: 4094    | MEM[AR] 4094    | MEM[SP] 4094    | CR: load 0       | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    INPUT c
  INFO    TICK:  593 | AC 3       | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 99      | MEM[AR] 99      | MEM[SP] 4094    | CR: load 0       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  594 | AC 99      | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 99      | MEM[AR] 99      | MEM[SP] 4094    | CR: load 0       | main: EF: DR -> AC
  INFO    TICK:  595 | AC 99      | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 99      | MEM[AR] 0       | MEM[SP] 4094    | CR: cmp 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  596 | AC 99      | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  597 | AC 99      | IP: 1037 | AR: 2    | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: EF: AC cmp DR -> AC
  INFO    TICK:  598 | AC 99      | IP: 1038 | AR: 1037 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  599 | AC 99      | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  600 | AC 99      | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: EF: NOP
  INFO    TICK:  601 | AC 99      | IP: 1039 | AR: 1038 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  602 | AC 99      | IP: 1039 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: store 1074   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  603 | AC 99      | IP: 1039 | AR: 1078 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  604 | AC 99      | IP: 1039 | AR: 1078 | SP: 0    | PS: 00001 | DR: 99      | MEM[AR] 99      | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  605 | AC 99      | IP: 1040 | AR: 1039 | SP: 0    | PS: 00001 | DR: 99      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  606 | AC 99      | IP: 1040 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  607 | AC 1078    | IP: 1040 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  608 | AC 1078    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  609 | AC 1079    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  610 | AC 1079    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  611 | AC 1079    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  612 | AC 1079    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  613 | AC 1079    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  614 | AC 1079    | IP: 1043 | AR: 1073 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  615 | AC 3       | IP: 1043 | AR: 1073 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  616 | AC 3       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  617 | AC 4       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  618 | AC 4       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  619 | AC 4       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  620 | AC 4       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  621 | AC 4       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  622 | AC 4       | IP: 1046 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  623 | AC 4       | IP: 1035 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: EF: AR -> IP
  INFO    TICK:  624 | AC 4       | IP: 1036 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 0       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  625 | AC 4       | IP: 1036 | AR: 0    | SP: 0    | PS: 00000 | DR: 4094    | MEM[AR] 4094    | MEM[SP] 4094    | CR: load 0       | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    INPUT e
  INFO    TICK:  626 | AC 4       | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: load 0       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  627 | AC 101     | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: load 0       | main: EF: DR -> AC
  INFO    TICK:  628 | AC 101     | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 0       | MEM[SP] 4094    | CR: cmp 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  629 | AC 101     | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  630 | AC 101     | IP: 1037 | AR: 2    | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: EF: AC cmp DR -> AC
  INFO    TICK:  631 | AC 101     | IP: 1038 | AR: 1037 | SP: 0    | PS: 00001 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  632 | AC 101     | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  633 | AC 101     | IP: 1038 | AR: 1046 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: EF: NOP
  INFO    TICK:  634 | AC 101     | IP: 1039 | AR: 1038 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  635 | AC 101     | IP: 1039 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: store 1074   | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  636 | AC 101     | IP: 1039 | AR: 1079 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  637 | AC 101     | IP: 1039 | AR: 1079 | SP: 0    | PS: 00001 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  638 | AC 101     | IP: 1040 | AR: 1039 | SP: 0    | PS: 00001 | DR: 101     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  639 | AC 101     | IP: 1040 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  640 | AC 1079    | IP: 1040 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  641 | AC 1079    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  642 | AC 1080    | IP: 1041 | AR: 1040 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  643 | AC 1080    | IP: 1042 | AR: 1041 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  644 | AC 1080    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  645 | AC 1080    | IP: 1042 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1080    | MEM[AR] 1080    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  646 | AC 1080    | IP: 1043 | AR: 1042 | SP: 0    | PS: 00000 | DR: 1080    | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  647 | AC 1080    | IP: 1043 | AR: 1073 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  648 | AC 4       | IP: 1043 | AR: 1073 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  649 | AC 4       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  650 | AC 5       | IP: 1044 | AR: 1043 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  651 | AC 5       | IP: 1045 | AR: 1044 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  652 | AC 5       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  653 | AC 5       | IP: 1045 | AR: 1073 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  654 | AC 5       | IP: 1046 | AR: 1045 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  655 | AC 5       | IP: 1046 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  656 | AC 5       | IP: 1035 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1035     | main: EF: AR -> IP
  INFO    TICK:  657 | AC 5       | IP: 1036 | AR: 1035 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 0       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  658 | AC 5       | IP: 1036 | AR: 0    | SP: 0    | PS: 00000 | DR: 4094    | MEM[AR] 4094    | MEM[SP] 4094    | CR: load 0       | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    INPUT 

  INFO    TICK:  659 | AC 5       | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: load 0       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  660 | AC 10      | IP: 1036 | AR: 4094 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: load 0       | main: EF: DR -> AC
  INFO    TICK:  661 | AC 10      | IP: 1037 | AR: 1036 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: cmp 2        | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  662 | AC 10      | IP: 1037 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  663 | AC 10      | IP: 1037 | AR: 2    | SP: 0    | PS: 00011 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: cmp 2        | main: EF: AC cmp DR -> AC
  INFO    TICK:  664 | AC 10      | IP: 1038 | AR: 1037 | SP: 0    | PS: 00011 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  665 | AC 10      | IP: 1038 | AR: 1046 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  666 | AC 10      | IP: 1046 | AR: 1046 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1046     | main: EF: AR -> IP
  INFO    TICK:  667 | AC 10      | IP: 1047 | AR: 1046 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 2       | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  668 | AC 10      | IP: 1047 | AR: 2    | SP: 0    | PS: 00011 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: load 2       | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  669 | AC 10      | IP: 1047 | AR: 2    | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: load 2       | main: EF: DR -> AC
  INFO    TICK:  670 | AC 10      | IP: 1048 | AR: 1047 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  671 | AC 10      | IP: 1048 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  672 | AC 10      | IP: 1048 | AR: 4095 | SP: 0    | PS: 00000 | DR: 63      | MEM[AR] 63      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT 

  INFO    TICK:  673 | AC 10      | IP: 1048 | AR: 4095 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  674 | AC 10      | IP: 1049 | AR: 1048 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 24      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  675 | AC 10      | IP: 1049 | AR: 24   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: load 24      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  676 | AC 7       | IP: 1049 | AR: 24   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: load 24      | main: EF: DR -> AC
  INFO    TICK:  677 | AC 7       | IP: 1050 | AR: 1049 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  678 | AC 7       | IP: 1050 | AR: 33   | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  679 | AC 7       | IP: 1050 | AR: 33   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: store 33     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  680 | AC 7       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  681 | AC 7       | IP: 1051 | AR: 32   | SP: 0    | PS: 00000 | DR: 24      | MEM[AR] 24      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  682 | AC 24      | IP: 1051 | AR: 32   | SP: 0    | PS: 00000 | DR: 24      | MEM[AR] 24      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  683 | AC 24      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 24      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  684 | AC 25      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 24      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  685 | AC 25      | IP: 1053 | AR: 1052 | SP: 0    | PS: 00000 | DR: 24      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 32     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  686 | AC 25      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 24      | MEM[AR] 24      | MEM[SP] 4094    | CR: store 32     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  687 | AC 25      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 25      | MEM[AR] 25      | MEM[SP] 4094    | CR: store 32     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  688 | AC 25      | IP: 1054 | AR: 1053 | SP: 0    | PS: 00000 | DR: 25      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  689 | AC 25      | IP: 1054 | AR: 32   | SP: 0    | PS: 00000 | DR: 25      | MEM[AR] 25      | MEM[SP] 4094    | CR: load 32      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  690 | AC 25      | IP: 1054 | AR: 25   | SP: 0    | PS: 00000 | DR: 72      | MEM[AR] 72      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  691 | AC 72      | IP: 1054 | AR: 25   | SP: 0    | PS: 00000 | DR: 72      | MEM[AR] 72      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  692 | AC 72      | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 72      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  693 | AC 72      | IP: 1055 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  694 | AC 72      | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 10      | MEM[AR] 10      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT H
  INFO    TICK:  695 | AC 72      | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 72      | MEM[AR] 72      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  696 | AC 72      | IP: 1056 | AR: 1055 | SP: 0    | PS: 00000 | DR: 72      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 33      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  697 | AC 72      | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: load 33      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  698 | AC 7       | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: load 33      | main: EF: DR -> AC
  INFO    TICK:  699 | AC 7       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00000 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  700 | AC 6       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  701 | AC 6       | IP: 1058 | AR: 1057 | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  702 | AC 6       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 7       | MEM[AR] 7       | MEM[SP] 4094    | CR: store 33     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  703 | AC 6       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: store 33     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  704 | AC 6       | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  705 | AC 6       | IP: 1059 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  706 | AC 6       | IP: 1050 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: EF: AR -> IP
  INFO    TICK:  707 | AC 6       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  708 | AC 6       | IP: 1051 | AR: 32   | SP: 0    | PS: 00001 | DR: 25      | MEM[AR] 25      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  709 | AC 25      | IP: 1051 | AR: 32   | SP: 0    | PS: 00000 | DR: 25      | MEM[AR] 25      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  710 | AC 25      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 25      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  711 | AC 26      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 25      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  712 | AC 26      | IP: 1053 | AR: 1052 | SP: 0    | PS: 00000 | DR: 25      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 32     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  713 | AC 26      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 25      | MEM[AR] 25      | MEM[SP] 4094    | CR: store 32     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  714 | AC 26      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 26      | MEM[AR] 26      | MEM[SP] 4094    | CR: store 32     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  715 | AC 26      | IP: 1054 | AR: 1053 | SP: 0    | PS: 00000 | DR: 26      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  716 | AC 26      | IP: 1054 | AR: 32   | SP: 0    | PS: 00000 | DR: 26      | MEM[AR] 26      | MEM[SP] 4094    | CR: load 32      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  717 | AC 26      | IP: 1054 | AR: 26   | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  718 | AC 101     | IP: 1054 | AR: 26   | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  719 | AC 101     | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  720 | AC 101     | IP: 1055 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  721 | AC 101     | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 72      | MEM[AR] 72      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT e
  INFO    TICK:  722 | AC 101     | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  723 | AC 101     | IP: 1056 | AR: 1055 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 33      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  724 | AC 101     | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: load 33      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  725 | AC 6       | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: load 33      | main: EF: DR -> AC
  INFO    TICK:  726 | AC 6       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00000 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  727 | AC 5       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  728 | AC 5       | IP: 1058 | AR: 1057 | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  729 | AC 5       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 6       | MEM[AR] 6       | MEM[SP] 4094    | CR: store 33     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  730 | AC 5       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: store 33     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  731 | AC 5       | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  732 | AC 5       | IP: 1059 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  733 | AC 5       | IP: 1050 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: EF: AR -> IP
  INFO    TICK:  734 | AC 5       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  735 | AC 5       | IP: 1051 | AR: 32   | SP: 0    | PS: 00001 | DR: 26      | MEM[AR] 26      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  736 | AC 26      | IP: 1051 | AR: 32   | SP: 0    | PS: 00000 | DR: 26      | MEM[AR] 26      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  737 | AC 26      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 26      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  738 | AC 27      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 26      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  739 | AC 27      | IP: 1053 | AR: 1052 | SP: 0    | PS: 00000 | DR: 26      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 32     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  740 | AC 27      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 26      | MEM[AR] 26      | MEM[SP] 4094    | CR: store 32     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  741 | AC 27      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 27      | MEM[AR] 27      | MEM[SP] 4094    | CR: store 32     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  742 | AC 27      | IP: 1054 | AR: 1053 | SP: 0    | PS: 00000 | DR: 27      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  743 | AC 27      | IP: 1054 | AR: 32   | SP: 0    | PS: 00000 | DR: 27      | MEM[AR] 27      | MEM[SP] 4094    | CR: load 32      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  744 | AC 27      | IP: 1054 | AR: 27   | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  745 | AC 108     | IP: 1054 | AR: 27   | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  746 | AC 108     | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  747 | AC 108     | IP: 1055 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  748 | AC 108     | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT l
  INFO    TICK:  749 | AC 108     | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  750 | AC 108     | IP: 1056 | AR: 1055 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 33      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  751 | AC 108     | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: load 33      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  752 | AC 5       | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: load 33      | main: EF: DR -> AC
  INFO    TICK:  753 | AC 5       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  754 | AC 4       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  755 | AC 4       | IP: 1058 | AR: 1057 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  756 | AC 4       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: store 33     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  757 | AC 4       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 33     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  758 | AC 4       | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  759 | AC 4       | IP: 1059 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  760 | AC 4       | IP: 1050 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: EF: AR -> IP
  INFO    TICK:  761 | AC 4       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  762 | AC 4       | IP: 1051 | AR: 32   | SP: 0    | PS: 00001 | DR: 27      | MEM[AR] 27      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  763 | AC 27      | IP: 1051 | AR: 32   | SP: 0    | PS: 00000 | DR: 27      | MEM[AR] 27      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  764 | AC 27      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 27      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  765 | AC 28      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 27      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  766 | AC 28      | IP: 1053 | AR: 1052 | SP: 0    | PS: 00000 | DR: 27      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 32     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  767 | AC 28      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 27      | MEM[AR] 27      | MEM[SP] 4094    | CR: store 32     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  768 | AC 28      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 28      | MEM[AR] 28      | MEM[SP] 4094    | CR: store 32     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  769 | AC 28      | IP: 1054 | AR: 1053 | SP: 0    | PS: 00000 | DR: 28      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  770 | AC 28      | IP: 1054 | AR: 32   | SP: 0    | PS: 00000 | DR: 28      | MEM[AR] 28      | MEM[SP] 4094    | CR: load 32      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  771 | AC 28      | IP: 1054 | AR: 28   | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  772 | AC 108     | IP: 1054 | AR: 28   | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  773 | AC 108     | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  774 | AC 108     | IP: 1055 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  775 | AC 108     | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT l
  INFO    TICK:  776 | AC 108     | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  777 | AC 108     | IP: 1056 | AR: 1055 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 33      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  778 | AC 108     | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 33      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  779 | AC 4       | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 33      | main: EF: DR -> AC
  INFO    TICK:  780 | AC 4       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  781 | AC 3       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  782 | AC 3       | IP: 1058 | AR: 1057 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  783 | AC 3       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 33     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  784 | AC 3       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: store 33     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  785 | AC 3       | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  786 | AC 3       | IP: 1059 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  787 | AC 3       | IP: 1050 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: EF: AR -> IP
  INFO    TICK:  788 | AC 3       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  789 | AC 3       | IP: 1051 | AR: 32   | SP: 0    | PS: 00001 | DR: 28      | MEM[AR] 28      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  790 | AC 28      | IP: 1051 | AR: 32   | SP: 0    | PS: 00000 | DR: 28      | MEM[AR] 28      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  791 | AC 28      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 28      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  792 | AC 29      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 28      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  793 | AC 29      | IP: 1053 | AR: 1052 | SP: 0    | PS: 00000 | DR: 28      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 32     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  794 | AC 29      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 28      | MEM[AR] 28      | MEM[SP] 4094    | CR: store 32     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  795 | AC 29      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 29      | MEM[AR] 29      | MEM[SP] 4094    | CR: store 32     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  796 | AC 29      | IP: 1054 | AR: 1053 | SP: 0    | PS: 00000 | DR: 29      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  797 | AC 29      | IP: 1054 | AR: 32   | SP: 0    | PS: 00000 | DR: 29      | MEM[AR] 29      | MEM[SP] 4094    | CR: load 32      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  798 | AC 29      | IP: 1054 | AR: 29   | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 111     | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  799 | AC 111     | IP: 1054 | AR: 29   | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 111     | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  800 | AC 111     | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  801 | AC 111     | IP: 1055 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  802 | AC 111     | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT o
  INFO    TICK:  803 | AC 111     | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 111     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  804 | AC 111     | IP: 1056 | AR: 1055 | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 33      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  805 | AC 111     | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 33      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  806 | AC 3       | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 33      | main: EF: DR -> AC
  INFO    TICK:  807 | AC 3       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  808 | AC 2       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  809 | AC 2       | IP: 1058 | AR: 1057 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  810 | AC 2       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: store 33     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  811 | AC 2       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: store 33     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  812 | AC 2       | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  813 | AC 2       | IP: 1059 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  814 | AC 2       | IP: 1050 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: EF: AR -> IP
  INFO    TICK:  815 | AC 2       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  816 | AC 2       | IP: 1051 | AR: 32   | SP: 0    | PS: 00001 | DR: 29      | MEM[AR] 29      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  817 | AC 29      | IP: 1051 | AR: 32   | SP: 0    | PS: 00000 | DR: 29      | MEM[AR] 29      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  818 | AC 29      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 29      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  819 | AC 30      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 29      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  820 | AC 30      | IP: 1053 | AR: 1052 | SP: 0    | PS: 00000 | DR: 29      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 32     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  821 | AC 30      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 29      | MEM[AR] 29      | MEM[SP] 4094    | CR: store 32     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  822 | AC 30      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 30      | MEM[AR] 30      | MEM[SP] 4094    | CR: store 32     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  823 | AC 30      | IP: 1054 | AR: 1053 | SP: 0    | PS: 00000 | DR: 30      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  824 | AC 30      | IP: 1054 | AR: 32   | SP: 0    | PS: 00000 | DR: 30      | MEM[AR] 30      | MEM[SP] 4094    | CR: load 32      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  825 | AC 30      | IP: 1054 | AR: 30   | SP: 0    | PS: 00000 | DR: 44      | MEM[AR] 44      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  826 | AC 44      | IP: 1054 | AR: 30   | SP: 0    | PS: 00000 | DR: 44      | MEM[AR] 44      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  827 | AC 44      | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 44      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  828 | AC 44      | IP: 1055 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  829 | AC 44      | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 111     | MEM[AR] 111     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT ,
  INFO    TICK:  830 | AC 44      | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 44      | MEM[AR] 44      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  831 | AC 44      | IP: 1056 | AR: 1055 | SP: 0    | PS: 00000 | DR: 44      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 33      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  832 | AC 44      | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: load 33      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  833 | AC 2       | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: load 33      | main: EF: DR -> AC
  INFO    TICK:  834 | AC 2       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  835 | AC 1       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  836 | AC 1       | IP: 1058 | AR: 1057 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  837 | AC 1       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: store 33     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  838 | AC 1       | IP: 1058 | AR: 33   | SP: 0    | PS: 00001 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: store 33     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  839 | AC 1       | IP: 1059 | AR: 1058 | SP: 0    | PS: 00001 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  840 | AC 1       | IP: 1059 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  841 | AC 1       | IP: 1050 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: EF: AR -> IP
  INFO    TICK:  842 | AC 1       | IP: 1051 | AR: 1050 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  843 | AC 1       | IP: 1051 | AR: 32   | SP: 0    | PS: 00001 | DR: 30      | MEM[AR] 30      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  844 | AC 30      | IP: 1051 | AR: 32   | SP: 0    | PS: 00000 | DR: 30      | MEM[AR] 30      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  845 | AC 30      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 30      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  846 | AC 31      | IP: 1052 | AR: 1051 | SP: 0    | PS: 00000 | DR: 30      | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  847 | AC 31      | IP: 1053 | AR: 1052 | SP: 0    | PS: 00000 | DR: 30      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 32     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  848 | AC 31      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 30      | MEM[AR] 30      | MEM[SP] 4094    | CR: store 32     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  849 | AC 31      | IP: 1053 | AR: 32   | SP: 0    | PS: 00000 | DR: 31      | MEM[AR] 31      | MEM[SP] 4094    | CR: store 32     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  850 | AC 31      | IP: 1054 | AR: 1053 | SP: 0    | PS: 00000 | DR: 31      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 32      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  851 | AC 31      | IP: 1054 | AR: 32   | SP: 0    | PS: 00000 | DR: 31      | MEM[AR] 31      | MEM[SP] 4094    | CR: load 32      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  852 | AC 31      | IP: 1054 | AR: 31   | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: load 32      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  853 | AC 32      | IP: 1054 | AR: 31   | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: load 32      | main: EF: DR -> AC
  INFO    TICK:  854 | AC 32      | IP: 1055 | AR: 1054 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  855 | AC 32      | IP: 1055 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  856 | AC 32      | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 44      | MEM[AR] 44      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT  
  INFO    TICK:  857 | AC 32      | IP: 1055 | AR: 4095 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  858 | AC 32      | IP: 1056 | AR: 1055 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 33      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  859 | AC 32      | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: load 33      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  860 | AC 1       | IP: 1056 | AR: 33   | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: load 33      | main: EF: DR -> AC
  INFO    TICK:  861 | AC 1       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  862 | AC 0       | IP: 1057 | AR: 1056 | SP: 0    | PS: 00011 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  863 | AC 0       | IP: 1058 | AR: 1057 | SP: 0    | PS: 00011 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  864 | AC 0       | IP: 1058 | AR: 33   | SP: 0    | PS: 00011 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: store 33     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  865 | AC 0       | IP: 1058 | AR: 33   | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 33     | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  866 | AC 0       | IP: 1059 | AR: 1058 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  867 | AC 0       | IP: 1059 | AR: 1050 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  868 | AC 0       | IP: 1059 | AR: 1050 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmnz 1050    | main: EF: NOP
  INFO    TICK:  869 | AC 0       | IP: 1060 | AR: 1059 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1072    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  870 | AC 0       | IP: 1060 | AR: 1072 | SP: 0    | PS: 00011 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: load 1072    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  871 | AC 1075    | IP: 1060 | AR: 1072 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: load 1072    | main: EF: DR -> AC
  INFO    TICK:  872 | AC 1075    | IP: 1061 | AR: 1060 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  873 | AC 1075    | IP: 1061 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1080    | MEM[AR] 1080    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  874 | AC 1075    | IP: 1061 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  875 | AC 1075    | IP: 1062 | AR: 1061 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  876 | AC 1075    | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  877 | AC 5       | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  878 | AC 5       | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 5       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  879 | AC 5       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  880 | AC 5       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: EF: NOP
  INFO    TICK:  881 | AC 5       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  882 | AC 4       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  883 | AC 4       | IP: 1065 | AR: 1064 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  884 | AC 4       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00001 | DR: 5       | MEM[AR] 5       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  885 | AC 4       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  886 | AC 4       | IP: 1066 | AR: 1065 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  887 | AC 4       | IP: 1066 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: load 1074    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  888 | AC 4       | IP: 1066 | AR: 1075 | SP: 0    | PS: 00001 | DR: 65      | MEM[AR] 65      | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  889 | AC 65      | IP: 1066 | AR: 1075 | SP: 0    | PS: 00000 | DR: 65      | MEM[AR] 65      | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  890 | AC 65      | IP: 1067 | AR: 1066 | SP: 0    | PS: 00000 | DR: 65      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  891 | AC 65      | IP: 1067 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  892 | AC 65      | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 32      | MEM[AR] 32      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT A
  INFO    TICK:  893 | AC 65      | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 65      | MEM[AR] 65      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  894 | AC 65      | IP: 1068 | AR: 1067 | SP: 0    | PS: 00000 | DR: 65      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  895 | AC 65      | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  896 | AC 1075    | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  897 | AC 1075    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  898 | AC 1076    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  899 | AC 1076    | IP: 1070 | AR: 1069 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  900 | AC 1076    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1075    | MEM[AR] 1075    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  901 | AC 1076    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  902 | AC 1076    | IP: 1071 | AR: 1070 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  903 | AC 1076    | IP: 1071 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  904 | AC 1076    | IP: 1061 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: EF: AR -> IP
  INFO    TICK:  905 | AC 1076    | IP: 1062 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  906 | AC 1076    | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  907 | AC 4       | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  908 | AC 4       | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 4       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  909 | AC 4       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  910 | AC 4       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: EF: NOP
  INFO    TICK:  911 | AC 4       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  912 | AC 3       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  913 | AC 3       | IP: 1065 | AR: 1064 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  914 | AC 3       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00001 | DR: 4       | MEM[AR] 4       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  915 | AC 3       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  916 | AC 3       | IP: 1066 | AR: 1065 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  917 | AC 3       | IP: 1066 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: load 1074    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  918 | AC 3       | IP: 1066 | AR: 1076 | SP: 0    | PS: 00001 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  919 | AC 108     | IP: 1066 | AR: 1076 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  920 | AC 108     | IP: 1067 | AR: 1066 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  921 | AC 108     | IP: 1067 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  922 | AC 108     | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 65      | MEM[AR] 65      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT l
  INFO    TICK:  923 | AC 108     | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  924 | AC 108     | IP: 1068 | AR: 1067 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  925 | AC 108     | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  926 | AC 1076    | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  927 | AC 1076    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  928 | AC 1077    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  929 | AC 1077    | IP: 1070 | AR: 1069 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  930 | AC 1077    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1076    | MEM[AR] 1076    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  931 | AC 1077    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  932 | AC 1077    | IP: 1071 | AR: 1070 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  933 | AC 1077    | IP: 1071 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  934 | AC 1077    | IP: 1061 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: EF: AR -> IP
  INFO    TICK:  935 | AC 1077    | IP: 1062 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  936 | AC 1077    | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  937 | AC 3       | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  938 | AC 3       | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 3       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  939 | AC 3       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  940 | AC 3       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: EF: NOP
  INFO    TICK:  941 | AC 3       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  942 | AC 2       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  943 | AC 2       | IP: 1065 | AR: 1064 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  944 | AC 2       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00001 | DR: 3       | MEM[AR] 3       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  945 | AC 2       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  946 | AC 2       | IP: 1066 | AR: 1065 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  947 | AC 2       | IP: 1066 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: load 1074    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  948 | AC 2       | IP: 1066 | AR: 1077 | SP: 0    | PS: 00001 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  949 | AC 105     | IP: 1066 | AR: 1077 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  950 | AC 105     | IP: 1067 | AR: 1066 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  951 | AC 105     | IP: 1067 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  952 | AC 105     | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 108     | MEM[AR] 108     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT i
  INFO    TICK:  953 | AC 105     | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  954 | AC 105     | IP: 1068 | AR: 1067 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  955 | AC 105     | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  956 | AC 1077    | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  957 | AC 1077    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  958 | AC 1078    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  959 | AC 1078    | IP: 1070 | AR: 1069 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  960 | AC 1078    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1077    | MEM[AR] 1077    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  961 | AC 1078    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  962 | AC 1078    | IP: 1071 | AR: 1070 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  963 | AC 1078    | IP: 1071 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  964 | AC 1078    | IP: 1061 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: EF: AR -> IP
  INFO    TICK:  965 | AC 1078    | IP: 1062 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  966 | AC 1078    | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  967 | AC 2       | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  968 | AC 2       | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 2       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  969 | AC 2       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  970 | AC 2       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: EF: NOP
  INFO    TICK:  971 | AC 2       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  972 | AC 1       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK:  973 | AC 1       | IP: 1065 | AR: 1064 | SP: 0    | PS: 00001 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  974 | AC 1       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00001 | DR: 2       | MEM[AR] 2       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  975 | AC 1       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00001 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  976 | AC 1       | IP: 1066 | AR: 1065 | SP: 0    | PS: 00001 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  977 | AC 1       | IP: 1066 | AR: 1074 | SP: 0    | PS: 00001 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: load 1074    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  978 | AC 1       | IP: 1066 | AR: 1078 | SP: 0    | PS: 00001 | DR: 99      | MEM[AR] 99      | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  979 | AC 99      | IP: 1066 | AR: 1078 | SP: 0    | PS: 00000 | DR: 99      | MEM[AR] 99      | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  980 | AC 99      | IP: 1067 | AR: 1066 | SP: 0    | PS: 00000 | DR: 99      | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  981 | AC 99      | IP: 1067 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  982 | AC 99      | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 105     | MEM[AR] 105     | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT c
  INFO    TICK:  983 | AC 99      | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 99      | MEM[AR] 99      | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  984 | AC 99      | IP: 1068 | AR: 1067 | SP: 0    | PS: 00000 | DR: 99      | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  985 | AC 99      | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  986 | AC 1078    | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK:  987 | AC 1078    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  988 | AC 1079    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK:  989 | AC 1079    | IP: 1070 | AR: 1069 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  990 | AC 1079    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1078    | MEM[AR] 1078    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  991 | AC 1079    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK:  992 | AC 1079    | IP: 1071 | AR: 1070 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  993 | AC 1079    | IP: 1071 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  994 | AC 1079    | IP: 1061 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: EF: AR -> IP
  INFO    TICK:  995 | AC 1079    | IP: 1062 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  996 | AC 1079    | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK:  997 | AC 1       | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK:  998 | AC 1       | IP: 1063 | AR: 1062 | SP: 0    | PS: 00000 | DR: 1       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK:  999 | AC 1       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1000 | AC 1       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: EF: NOP
  INFO    TICK: 1001 | AC 1       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1002 | AC 0       | IP: 1064 | AR: 1063 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: dec          | main: EF:  dec AC -> AC
  INFO    TICK: 1003 | AC 0       | IP: 1065 | AR: 1064 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1004 | AC 0       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00011 | DR: 1       | MEM[AR] 1       | MEM[SP] 4094    | CR: store 1073   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1005 | AC 0       | IP: 1065 | AR: 1073 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1073   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1006 | AC 0       | IP: 1066 | AR: 1065 | SP: 0    | PS: 00011 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1007 | AC 0       | IP: 1066 | AR: 1074 | SP: 0    | PS: 00011 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: load 1074    | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1008 | AC 0       | IP: 1066 | AR: 1079 | SP: 0    | PS: 00011 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1009 | AC 101     | IP: 1066 | AR: 1079 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK: 1010 | AC 101     | IP: 1067 | AR: 1066 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1      | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1011 | AC 101     | IP: 1067 | AR: 1    | SP: 0    | PS: 00000 | DR: 4095    | MEM[AR] 4095    | MEM[SP] 4094    | CR: store 1      | main: AF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1012 | AC 101     | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 99      | MEM[AR] 99      | MEM[SP] 4094    | CR: store 1      | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    OUTPUT e
  INFO    TICK: 1013 | AC 101     | IP: 1067 | AR: 4095 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 101     | MEM[SP] 4094    | CR: store 1      | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1014 | AC 101     | IP: 1068 | AR: 1067 | SP: 0    | PS: 00000 | DR: 101     | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1074    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1015 | AC 101     | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: load 1074    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1016 | AC 1079    | IP: 1068 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: load 1074    | main: EF: DR -> AC
  INFO    TICK: 1017 | AC 1079    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1018 | AC 1080    | IP: 1069 | AR: 1068 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 0       | MEM[SP] 4094    | CR: inc          | main: EF:  inc AC -> AC
  INFO    TICK: 1019 | AC 1080    | IP: 1070 | AR: 1069 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 0       | MEM[SP] 4094    | CR: store 1074   | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1020 | AC 1080    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1079    | MEM[AR] 1079    | MEM[SP] 4094    | CR: store 1074   | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1021 | AC 1080    | IP: 1070 | AR: 1074 | SP: 0    | PS: 00000 | DR: 1080    | MEM[AR] 1080    | MEM[SP] 4094    | CR: store 1074   | main: EF: AC -> DR, DR -> MEM[AR]
  INFO    TICK: 1022 | AC 1080    | IP: 1071 | AR: 1070 | SP: 0    | PS: 00000 | DR: 1080    | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1023 | AC 1080    | IP: 1071 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1024 | AC 1080    | IP: 1061 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmp 1061     | main: EF: AR -> IP
  INFO    TICK: 1025 | AC 1080    | IP: 1062 | AR: 1061 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1026 | AC 1080    | IP: 1062 | AR: 1073 | SP: 0    | PS: 00000 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1027 | AC 0       | IP: 1062 | AR: 1073 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: load 1073    | main: EF: DR -> AC
  INFO    TICK: 1028 | AC 0       | IP: 1063 | AR: 1062 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1029 | AC 0       | IP: 1063 | AR: 1071 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: OF: CR[operand] -> DR, DR -> AR, MEM[AR] -> DR
  INFO    TICK: 1030 | AC 0       | IP: 1071 | AR: 1071 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: jmz 1071     | main: EF: AR -> IP
  INFO    TICK: 1031 | AC 0       | IP: 1072 | AR: 1071 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: hlt          | main: IF: IP -> AR, IP + 1 -> IP, MEM[AR] -> DR, DR -> CR
  INFO    TICK: 1032 | AC 0       | IP: 1072 | AR: 1071 | SP: 0    | PS: 00010 | DR: 0       | MEM[AR] 0       | MEM[SP] 4094    | CR: hlt          | main: EF: END OF THE SIMULATION
