0.7
2020.2
Nov 18 2020
09:47:47
D:/viviado2020/work/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sim_1/new/test_for_mult.sv,1688222061,systemVerilog,,,,tfm,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sim_1/new/testbench.v,1688176357,systemVerilog,,,,testbench,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/adder.v,1688190130,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v,,adder,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/alu.v,1688221705,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sim_1/new/test_for_mult.sv,,alu;mul;mul_test,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/arm.v,1688198264,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v,,arm,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/condlogic.v,1688190673,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v,,condcheck;condlogic,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/controller.v,1688198279,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v,,controller,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/datapath.v,1688198200,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v,,datapath,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/decoder.v,1688110088,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/dmem.v,,decoder,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/extend.v,1688113565,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v,,extend,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopenr.v,1688111529,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v,,flopenr,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/flopr.v,1688113683,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/imem.v,,flopr,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/mux2.v,1688113838,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v,,mux2,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/regfile.v,1688112934,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/top.v,,regfile,,uvm,,,,,,
D:/viviado2020/work/final_project/final_project.srcs/sources_1/new/top.v,1688147397,systemVerilog,,D:/viviado2020/work/final_project/final_project.srcs/sim_1/new/testbench.v,,top,,uvm,,,,,,
