CSV.ON,,,,,,,,,,,,,,,
AUTOINDENT.ON CENTER TREE,,,,,,,,,,,,,,,
width 16.,,,,,,,,,,,,,,,
PERCMD,Address,AccessWidth,Name,Tooltip,From,To,RW,Choices,,,,,,,
TREE "GMAC",,,,,,,,,,,,,,,
TREE "GMAC Controller",,,,,,,,,,,,,,,
BASE 0xA0900000,,,,,,,,,,,,,,,
,0x0,32.,MACC,MAC Configuration Register,,,,,,,,,,,
,,,ARPEN,<R/W> [31] ARP Offload Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SARC,<R/W> [30:28] Source Address Insertion or Replacement Control,28.,30.,RW,,,,,,,,
,,,IPC,<R/W> [27] Checksum Offload,27.,27.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,IPG,<R/W> [26:24] Inter-Packet Gap,24.,26.,RW,'IPG96,IPG88,IPG80,IPG72,IPG64,IPG56,IPG48,IPG40'
,,,GPSLCE,<R/W> [23] Giant Packet Size Limit Control Enable,23.,23.,RW,'DISABLE,ENABLE',,,,,,
,,,S2KP,<R/W> [22] IEEE 802 3 as Support for 2K Packets,22.,22.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CST,<R/W> [21] CRC stripping for Type packets,21.,21.,RW,'DISABLE,ENABLE',,,,,,
,,,ACS,<R/W> [20] Automatic Pad or CRC Stripping,20.,20.,RW,'DISABLE,ENABLE',,,,,,
,,,WD,<R/W> [19] Watchdog Disable,19.,19.,RW,'ENABLE,DISABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,BE,<R/W> [18] Packet Burst Enable,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,JD,<R/W> [17] Jabber Disable,17.,17.,RW,'ENABLE,DISABLE',,,,,,
,,,JE,<R/W> [16] Jumbo Packet Enable,16.,16.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,PS,<R/W> [15] Port Select,15.,15.,RW,,,,,,,,
,,,FES,<R/W> [14] Speed,14.,14.,RW,,,,,,,,
,,,DM,<R/W> [13] Duplex Mode,13.,13.,RW,'HDUPLX,FDUPLX',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,LM,<R/W> [12] Loopback Mode,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,ECRSFD,<R/W> [11] Enable Carrier Sense Before Transmission in Full-Duplex,11.,11.,RW,'DISABLE,ENABLE',,,,,,
,,,DO,<R/W> [10] Disable Receive Own,10.,10.,RW,'ENABLE,DISABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,DCRS,<R/W> [9] Disable Carrier Sense During Transmission,9.,9.,RW,'ENABLE,DISALBE',,,,,,
,,,DR,<R/W> [8] Disable Retry,8.,8.,RW,'ENABLE,DISALBE',,,,,,
,,,BL,<R/W> [6:5] Back-Off Limit,5.,6.,RW,'MIN N 10,MIN N 8,MIN N 4,MIN N 1',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,DC,<R/W> [4] Deferral Check,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,PRELEN,<R/W> [3:2] Preamble Length for Transmit packets,2.,3.,RW,'7BYTES,5BYTES,3BYTES,RSVD',,,,
,,,TE,<R/W> [1] Transmitter Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RE,<R/W> [0] Receiver Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x4,32.,MAEC,MAC Extended Configuration Register,,,,,,,,,,,
,,,EIPG,<R/W> [29:25] Extended Inter-Packet Gap,25.,29.,RW,,,,,,,,
,,,EIPGEN,<R/W> [24] Extended Inter-Packet Gap Enable,24.,24.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,HDSMS,<R/W> [22:20] Maximum Size for Splitting the Header Data,20.,22.,RW,'64BYTES,128BYTES,256BYTES,512BYTES,1024BYTES,RSVD,RSVD,RSVD'
,,,USP,<R/W> [18] Unicast Slow Protocol Packet Detect,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,SPEN,<R/W> [17] Slow Protocol Detection Enable,17.,17.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,DCRCC,<R/W> [16] Disable CRC Checking for Received Packets,16.,16.,RW,'ENABLE,DISABLE',,,,,,
,,,GPSL,<R/W> [13:0] Giant Packet Size Limit,0.,13.,,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x8,32.,MAPF,MAC Packet Filter register,,,,,,,,,,,
,,,RA,<R/W> [31] Receive All,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,DNTU,<R/W> [21] Drop Non-TCP/UDP over IP Packets,21.,21.,RW,'FWD,DROP',,,,,,
,,,IPFE,<R/W> [20] Layer 3 and Layer 4 Filter Enable,20.,20.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,VTFE,<R/W> [16] VLAN Tag Filter Enable,16.,16.,RW,'DISABLE,ENABLE',,,,,,
,,,HPF,<R/W> [10] Hash or Perfect Filter,10.,10.,RW,'DISABLE,ENABLE',,,,,,
,,,SAF,<R/W> [9] Source Address Filter Enable,9.,9.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,SAIF,<R/W> [8] SA Inverse Filtering,8.,8.,RW,'DISABLE,ENABLE',,,,,,
,,,PCF,<R/W> [7:6] Pass Control Packets,6.,7.,RW,'FLTR ALL,FW XCPT PAU,FW ALL,FW PASS',,,,
,,,DBF,<R/W> [5] Disable Broadcast Packets,5.,5.,RW,'ENABLE,DISABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,PM,<R/W> [4] Pass All Multicast,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,DAIF,<R/W> [3] DA Inverse Filtering,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,HMC,<R/W> [2] Hash Multicast,2.,2.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,HUC,<R/W> [1] Hash Unicast,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,PR,<R/W> [0] Promiscuous Mode,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x0C,32.,MAWT,MAC Watchdog Timeout register,,,,,,,,,,,
,,,PWE,<R/W> [8] Programmable Watchdog Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
,,,WTO,<R/W> [3:0] Watchdog Timeout,0.,3.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x10,32.,MAHT0,MAC Hash Table Register 0,,,RW,,,,,,,,
,0x14,32.,MAHT1,MAC Hash Table Register 1,,,RW,,,,,,,,
,0x18,32.,MAHT2,MAC Hash Table Register 2,,,RW,,,,,,,,
,0x1C,32.,MAHT3,MAC Hash Table Register 3,,,RW,,,,,,,,
,0x20,32.,MAHT4,MAC Hash Table Register 4,,,RW,,,,,,,,
,0x24,32.,MAHT5,MAC Hash Table Register 5,,,RW,,,,,,,,
,0x28,32.,MAHT6,MAC Hash Table Register 6,,,RW,,,,,,,,
,0x2C,32.,MAHT7,MAC Hash Table Register 7,,,RW,,,,,,,,
TEXTLINE "MAVTC",,,,,,,,,,,,,,,
TEXTLINE "MAVTF",,,,,,,,,,,,,,,
,0x58,32.,MAVHT,MAC VLAN Hash Table Register,,,,,,,,,,,
,,,VLHT,<R/W> [15:0] VLAN Hash Table,0.,15.,RW,,,,,,,,
TEXTLINE "MAVI",,,,,,,,,,,,,,,
,0x64,32.,MAIVI,MAC Inner VLAN Tag Inclusion/Replacement Register,,,,,,,,,,,
,,,VLTI,<R/W> [20] VLAN Tag Input,20.,20.,RW,'DISABLE,ENABLE',,,,,,
,,,CSVL,<R/W> [19] C-VLAN or S-VLAN,19.,19.,RW,'C-VLAN,S-VLAN',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,VLP,<R/W> [18] VLAN Priority Control,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,VLC,<R/W> [17:16] VLAN Tag Control in Transmit Packets,16.,17.,RW,'NONE,DELETE,INSERT,REPLACE',,,,
,,,VLT,<R/W> [15:0] VLAN Tag for Transmit Packets,0.,15.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x70,32.,MA0TFC,DMA Channel 0 Flow Control register,,,,,,,,,,,
,,,PT,<R/W> [31:16] Pause Time,16.,31.,RW,,,,,,,,
,,,DZPQ,<R/W> [7] Disable Zero-Quanta Pause,7.,7.,RW,'ENABLE,DISABLE',,,,,,
,,,PLT,<R/W> [6:4] Pause Low Threshold,4.,6.,RW,'PT4,PT28,PT36,PT144,PT256,PT512,RSVD,RSVD'
NEWLINE,,,,,,,,,,,,,,,
,,,TFE,<R/W> [1] Transmit Flow Control Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,FCB_BPA,<R/W> [0] Flow Control Busy or Backpressure Activate,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x74,32.,MA1TFC,DMA Channel 1 Flow Control register,,,,,,,,,,,
,,,PT,<R/W> [31:16] Pause Time,16.,31.,RW,,,,,,,,
,,,DZPQ,<R/W> [7] Disable Zero-Quanta Pause,7.,7.,RW,'ENABLE,DISABLE',,,,,,
,,,PLT,<R/W> [6:4] Pause Low Threshold,4.,6.,RW,'PT4,PT28,PT36,PT144,PT256,PT512,RSVD,RSVD'
NEWLINE,,,,,,,,,,,,,,,
,,,TFE,<R/W> [1] Transmit Flow Control Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,FCB_BPA,<R/W> [0] Flow Control Busy or Backpressure Activate,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x78,32.,MA2TFC,DMA Channel 2 Flow Control register,,,,,,,,,,,
,,,PT,<R/W> [31:16] Pause Time,16.,31.,RW,,,,,,,,
,,,DZPQ,<R/W> [7] Disable Zero-Quanta Pause,7.,7.,RW,'ENABLE,DISABLE',,,,,,
,,,PLT,<R/W> [6:4] Pause Low Threshold,4.,6.,RW,'PT4,PT28,PT36,PT144,PT256,PT512,RSVD,RSVD'
NEWLINE,,,,,,,,,,,,,,,
,,,TFE,<R/W> [1] Transmit Flow Control Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,FCB_BPA,<R/W> [0] Flow Control Busy or Backpressure Activate,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x90,32.,MARFC,MAC Receive Flow Control register,,,,,,,,,,,
,,,PFCE,<R/W> [8] Priority Based Flow Control Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
,,,UP,<R/W> [1] Unicast Pause Packet Detect,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,RFE,<R/W> [0] Receive Flow Control Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x94,32.,MARC4,MAC Receive Queue Control 4 register,,,,,,,,,,,
,,,VFFQ,<R/W> [18:17] VLAN Tag Filter Fail Packets Queue,17.,18.,RW,,,,,,,,
,,,VFFQE,<R/W> [16] VLAN Tag Filter Fail Packets Queuing Enable,16.,16.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MFFQ,<R/W> [10:9] Multicast Address Filter Fail Packets Queue,9.,10.,RW,,,,,,,,
,,,MFFQE,<R/W> [8] Multicast Address Filter Fail Packets Queuing Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,UFFQ,<R/W> [2:1] Unicast Address Filter Fail Packets Queue,1.,2.,RW,,,,,,,,
,,,UFFQE,<R/W> [0] Unicast Address Filter Fail Packets Queuing Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x98,32.,MATPM0,MAC Transmit Queue Priority Mapping 0 register,,,,,,,,,,,
,,,PSTQ2,<R/W> [23:16] Priorities Selected in Transmit Queue 2,16.,23.,RW,,,,,,,,
,,,PSTQ1,<R/W> [15:8] Priorities Selected in Transmit Queue 1,8.,15.,RW,,,,,,,,
,,,PSTQ0,<R/W> [7:0] Priorities Selected in Transmit Queue 0,0.,7.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0xA0,32.,MARC0,MAC Receive Queue Control 0 register,,,,,,,,,,,
,,,RXQ2EN,<R/W> [5:4] Receive Queue 2 Enable,4.,5.,RW,'DISABLE,EN AV,EN DCV GEN,RSVD',,,,
,,,RXQ1EN,<R/W> [3:2] Receive Queue 1 Enable,2.,3.,RW,'DISABLE,EN AV,EN DCV GEN,RSVD',,,,
,,,RXQ0EN,<R/W> [1:0] Receive Queue 0 Enable,0.,1.,RW,'DISABLE,EN AV,EN DCV GEN,RSVD',,,,
,0xA4,32.,MARC1,MAC Receive Queue Control 1 register,,,,,,,,,,,
,,,FPRQ,<R/W> [26:24] Frame Preemption Residue Queue,24.,26.,RW,,,,,,,,
,,,TPQC,<R/W> [23:22] Tagged PTP over Ethernet Packets Queuing Control,22.,23.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TACPQE,<R/W> [21] Tagged AV Control Packets Queuing Enable,21.,21.,RW,'DISABLE,ENABLE',,,,,,
,,,MCBCQEN,<R/W> [20] Multicast and Broadcast Queue Enable,20.,20.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MCBCQ,<R/W> [18:16] Multicast and Broadcast Queue,16.,18.,RW,'QUEUE0,QUEUE1,QUEUE2,RSVD,RSVD,RSVD,RSVD,RSVD'
,,,UPQ,<R/W> [14:12] Untagged Packet Queue,12.,14.,RW,'QUEUE0,QUEUE1,QUEUE2,RSVD,RSVD,RSVD,RSVD,RSVD'
NEWLINE,,,,,,,,,,,,,,,
,,,DCBCPQ,<R/W> [10:8] DCB Control Packets Queue,8.,10.,RW,'QUEUE0,QUEUE1,QUEUE2,RSVD,RSVD,RSVD,RSVD,RSVD'
,,,PTPQ,<R/W> [6:4] PTP Packets Queue,4.,6.,RW,'QUEUE0,QUEUE1,QUEUE2,RSVD,RSVD,RSVD,RSVD,RSVD'
,0xA8,32.,MARC2,MAC Receive Queue Control 2 register,,,,,,,,,,,
,,,PSRQ2,<R/W> [23:16] Priorities Selected in the Receive Queue 2,16.,23.,RW,,,,,,,,
,,,PSRQ1,<R/W> [15:8] Priorities Selected in the Receive Queue 1,8.,15.,RW,,,,,,,,
,,,PSRQ0,<R/W> [7:0] Priorities Selected in the Receive Queue 0,0.,7.,RW,,,,,,,,
TEXTLINE "MARC3",,,,,,,,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0xB0,32.,MAIS,MAC Interrupt Status register,,,RD,,,,,,,,
,,,MDIOIS,<R> [18] MDIO Interrupt Status,18.,18.,RD,'INACTIVE,ACTIVE',,,,,,
,,,GPIIS,<R> [15] GPI Interrupt Status,15.,15.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXSTSIS,<R> [14] Receive Status Interrupt,14.,14.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXSTSIS,<R> [13] Transmit Status Interrupt,13.,13.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TSIS,<R> [12] Timestamp Interrupt Status,12.,12.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MMCRXIPIS,<R> [11] MMC Receive Checksum Offload Interrupt Status,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MMCTXIS,<R> [10] MMC Transmit Interrupt Status,10.,10.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MMCRXIS,<R> [9] MMC Receive Interrupt Status,9.,9.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MMCIS,<R> [8] MMC Interrupt Status,8.,8.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,PHYIS,<R> [3] PHY Interrupt,3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RGSMIIIS,<R> [0] RGMII or SMII Interrupt Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0xB4,32.,MAIE,MAC Interrupt Enable register,,,,,,,,,,,
,,,MDIOIE,<R/W> [18] MDIO Interrupt Enable,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,RXSTSIE,<R/W> [14] Receive Status Interrupt Enable,14.,14.,RW,'DISABLE,ENABLE',,,,,,
,,,TXSTSIE,<R/W> [13] Transmit Status Interrupt Enable,13.,13.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSIE,<R/W> [12] Timestamp Interrupt Enable,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,PHYIE,<R/W> [3] PHY Interrupt Enable,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,RGSMIIIE,<R/W> [0] RGMII or SMII Interrupt Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0xB8,32.,MARTS,MAC Receive Transmit Status register,,,RD,,,,,,,,
,,,RWT,<R> [8] Receive Watchdog Timeout,8.,8.,RD,'INACTIVE,ACTIVE',,,,,,
,,,EXCOL,<R> [5] Excessive Collisions,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
,,,LCOL,<R> [4] Late Collision,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,EXDEF,<R> [3] Excessive Deferral,3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,LCARR,<R> [2] Loss of Carrier,2.,2.,RD,'INACTIVE,ACTIVE',,,,,,
,,,NCARR,<R> [1] No Carrier,1.,1.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TJT,<R> [0] Transmit Jabber Timeout,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
TEXTLINE "MAPCS",,,,,,,,,,,,,,,
TEXTLINE "MARWKPF",,,,,,,,,,,,,,,
TEXTLINE "MALPICS",,,,,,,,,,,,,,,
TEXTLINE "MALPITC",,,,,,,,,,,,,,,
TEXTLINE "MALPIET",,,,,,,,,,,,,,,
TEXTLINE "MA1usTC",,,,,,,,,,,,,,,
TEXTLINE "MAANC",,,,,,,,,,,,,,,
TEXTLINE "MAANS",,,,,,,,,,,,,,,
TEXTLINE "MAANA",,,,,,,,,,,,,,,
TEXTLINE "MAANLPA",,,,,,,,,,,,,,,
TEXTLINE "MAANE",,,,,,,,,,,,,,,
TEXTLINE "MATBIES",,,,,,,,,,,,,,,
,0xF8,32.,MAPCS,MAC PHY Interface Control and Status register,,,,,,,,,,,
,,,LNKSTS,<R> [19] Link Status,19.,19.,RD,'INACTIVE,ACTIVE',,,,,,
,,,LNKSPEED,<R> [18:17] Link Speed,17.,18.,RD,'2500K,25M,125M,RSVD',,,,
,,,LNKMOD,<R> [16] Link Mode,16.,16.,RD,'HDUPLX,FDUPLX',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,LUD,<R/W> [1] Link Up or Down,1.,1.,RW,'LINKDOWN,LINKUP',,,,,,
,,,TC,<R/W> [0] Transmit Configuration in RGMII SGMII or SMII,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x110,32.,MAV,MAC version register,,,RD,,,,,,,,
,,,USERVER,<R> [15:8] User-defined Version,8.,15.,RD,,,,,,,,
,,,SNPSVER,<R> [7:0] Synopsys-defined Version,0.,7.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x114,32.,MAC Debug,The Debug register provides the debug status of various MAC blocks,,,RD,,,,,,,,
,,,TFCSTS,<R> [18:17] MAC Transmit Packet Controller Status,17.,18.,RD,'IDLE,WAITING,GEN TX PAU,TRNSFR',,,,
,,,TPESTS,<R> [16] MAC GMII or MII Transmit Protocol Engine Status,16.,16.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RFCFCSTS,<R> [2:1] MAC Receive Packet Controller FIFO Status,1.,2.,RD,,,,,,,,
,,,RPESTS,<R> [0] MAC GMII or MII Receive Protocol Engine Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x11C,32.,MAHWF0,This register indicates the presence of first set of the optional features or functions of the DWC_ether_qos,,,RD,,,,,,,,
,,,ACTPHYSEL,<R> [30:28] Active PHY Selected,28.,30.,RD,'GMII MII,RGMII,SGMII,TBI,RMII,RTBI,SMII,REVMII'
,,,SAVLANINS,<R> [27] Source Address or VLAN Insertion Enable,27.,27.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TSSTSSEL,<R> [26:25] Timestamp System Time Source,25.,26.,RD,'INTRNL,EXTRNL,BOTH,RSVD',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MACADR64SEL,<R> [24] MAC Addresses 64-127 Selected,24.,24.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MACADR32SEL,<R> [23] MAC Addresses 32-63 Selected,23.,23.,RD,'INACTIVE,ACTIVE',,,,,,
,,,ADDMACADRSEL,<R> [22:18] MAC Addresses 1-31 Selected,18.,22.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXCOESEL,<R> [16] Receive Checksum Offload Enabled,16.,16.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXCOESEL,<R> [14] Transmit Checksum Offload Enabled,14.,14.,RD,'INACTIVE,ACTIVE',,,,,,
,,,EEESEL,<R> [13] Energy Efficient Ethernet Enabled,13.,13.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSSEL,<R> [12] IEEE 1588-2008 Timestamp Enabled,12.,12.,RD,'INACTIVE,ACTIVE',,,,,,
,,,ARPOFFSEL,<R> [9] ARP Offload Enabled,9.,9.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MMCSEL,<R> [8] RMON Module Enable,8.,8.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MGKSEL,<R> [7] PMT Magic Packet Enable,7.,7.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RWKSEL,<R> [6] PMT Remote Wake-up Packet Enable,6.,6.,RD,'INACTIVE,ACTIVE',,,,,,
,,,SMASEL,<R> [5] SMA "MDIO" Interface,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,VLHASH,<R> [4] VLAN Hash Filter Selected,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
,,,PCSSEL,<R> [3] PCS Registers "TBI SGMII or RTBI PHY interface",3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,HDSEL,<R> [2] Half-duplex Support,2.,2.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,GMIISEL,<R> [1] 1000 Mbps Support,1.,1.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MIISEL,<R> [0] 10 or 100 Mbps Support,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0x120,32.,MAHWF1,This register indicates the presence of second set of the optional features or functions of the DWC_ether_qos,,,,,,,,,,,
,,,L3L4FNUM,<R> [30:27] Total number of L3 or L4 Filters,27.,30.,RD,,,,,,,,
,,,HASHTBLSZ,<R> [25:24] Hash Table Size,24.,25.,RD,'NO HT,64HT,128HT,256HT',,,,
,,,POUOST,<R> [23] One Step for PTP over UDP/IP Feature Enable,23.,23.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RAVSEL,<R> [21] Rx Side Only AV Feature Enable,21.,21.,RD,'INACTIVE,ACTIVE',,,,,,
,,,AVSEL,<R> [20] AV Feature Enable,20.,20.,RD,'INACTIVE,ACTIVE',,,,,,
,,,DBGMEMA,<R> [19] DMA Debug Registers Enable,19.,19.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSOEN,<R> [18] TCP Segmentation Offload Enable,18.,18.,RD,'INACTIVE,ACTIVE',,,,,,
,,,SPHEN,<R> [17] Split Header Feature Enable,17.,17.,RD,'INACTIVE,ACTIVE',,,,,,
,,,DCBEN,<R> [16] DCB Feature Enable,16.,16.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDR64,<R> [15:14] Address Width,14.,15.,RD,'32BIT,40BIT,48BIT,RSVD',,,,
,,,ADVTHWORD,<R> [13] IEEE 1588 High Word Register Enable,13.,13.,RD,'INACTIVE,ACTIVE',,,,,,
,,,PTOEN,<R> [12] PTP Offload Enable,12.,12.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,OSTEN,<R> [11] One-Step Timestamping Enable,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXFIFOSIZE,<R> [10:6]  MTL Transmit FIFO Size,6.,10.,RD,,,,,,,,
,,,SPRAM,<R> [5] Single Port RAM Enable,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXFIFOSIZE,<R> [4:0] MTL Receive FIFO Size,0.,4.,RD,,,,,,,,
,0x124,32.,MAHWF2,This register indicates the presence of third set of the optional features or functions of the DWC_ether_qos,,,RD,,,,,,,,
,,,AUXSNAPNUM,<R> [30:28] Number of Auxiliary Snapshot Inputs,28.,30.,RD,'NO AUXI,1 AUXI,2 AUXI,3 AUXI,4 AUXI,RSVD',,
,,,PPSOUTNUM,<R> [26:24] Number of PPS Outputs,24.,26.,RD,'NO PPSO,1 PPSO,2 PPSO,3 PPSO,4 PPSO,RSVD',,
NEWLINE,,,,,,,,,,,,,,,
,,,TXCHCNT,<R> [21:18] Number of DMA Transmit Channels,18.,21.,RD,'1TXCH,2TXCH,3TXCH,4TXCH,5TXCH,6TXCH,7TXCH,8TXCH'
,,,RXCHCNT,<R> [15:12]  Number of DMA Receive Channels,12.,15.,RD,'1RXCH,2RXCH,3RXCH,4RXCH,5RXCH,6RXCH,7RXCH,8RXCH'
NEWLINE,,,,,,,,,,,,,,,
,,,TXQCNT,<R> [9:6] Number of MTL Transmit Queues,6.,9.,RD,'1TXQ,2TXQ,3TXQ,4TXQ,5TXQ,6TXQ,7TXQ,8TXQ'
,,,RXQCNT,<R> [3:0] Number of MTL Receive Queues,0.,3.,RD,'1RXQ,2RXQ,3RXQ,4RXQ,5RXQ,6RXQ,7RXQ,8RXQ'
,0x128,32.,MAHWF3,This register indicates the presence of fourth set the optional features or functions of the DWC_ether_qos,,,RD,,,,,,,,
,,,ASP,<R> [29:28] Automotive Safety Package,28.,29.,RD,'NONE,ECC ONLY,AS NPPE,AS PPE',,,,
,,,TBSSEL,<R> [27] Time Based Scheduling Enable,27.,27.,RD,'INACTIVE,ACTIVE',,,,,,
,,,FPESEL,<R> [26] Frame Preemption Enable,26.,26.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ESTWID,<R> [21:20] Width of the Time Interval field in the Gate Control List,20.,21.,RD,'NOWIDTH,WIDTH16,WIDTH20,WIDTH24',,,,
,,,ESTDEP,<R> [19:17] Depth of the Gate Control List,17.,19.,RD,'NODEPTH,DEPTH64,DEPTH128,DEPTH256,DEPTH512,DEPTH1024,RSVD',
NEWLINE,,,,,,,,,,,,,,,
,,,ESTSEL,<R> [16] Enhancements to Scheduling Traffic Enable,16.,16.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,FRPES,<R> [14:13] Flexible Receive Parser Table Entries size,13.,14.,RD,'64ENTR,128ENTR,256ENTR,RSVD',,,,
,,,FRPBS,<R> [12:11] Flexible Receive Parser Buffer size,11.,12.,RD,'64BYTES,128BYTES,256BYTES,RSVD',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,FRPSEL,<R> [10]  Flexible Receive Parser Selected,10.,10.,RD,'INACTIVE,ACTIVE',,,,,,
,,,PDUPSEL,<R> [9] Broadcast/Multicast Packet Duplication,9.,9.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,DVLAN,<R> [5] Double VLAN Tag Processing Selected,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
,,,CBTISEL,<R> [4] Queue/Channel based VLAN tag insertion on Tx Enable,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,NRVF,<R> [2:0] Number of Extended VLAN Tag Filters Enabled,0.,2.,RD,'NO ERVLAN,4 ERVLAN,8 ERVLAN,16 ERVLAN,24 ERVLAN,32 ERVLAN,RSVD',
TEXTLINE "MACDPPFSMIS",,,,,,,,,,,,,,,
TEXTLINE "MAASPS",,,,,,,,,,,,,,,
TEXTLINE "MAFSMC",,,,,,,,,,,,,,,
TEXTLINE "MAFSMACTT",,,,,,,,,,,,,,,
,0x200,32.,MAMA,MAC MDIO Address register,,,,,,,,,,,
,,,PSE,<R/W> [27] Preamble Suppression Enable,27.,27.,RW,'DISABLE,ENABLE',,,,,,
,,,BTB,<R/W> [26] Back to Back transactions,26.,26.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,PA,<R/W> [25:21] Physical Layer Address,21.,25.,RW,,,,,,,,
,,,RDA,<R/W> [20:16] Register/Device Address These bits select the PHY register in selected,16.,20.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,NTC,<R/W> [14:12] Number of Trailing Clocks,12.,14.,RW,,,,,,,,
,,,CR,<R/W> [11:8] CSR Clock Range,8.,11.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,SKAP,<R/W> [4] Skip Address Packet,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,GOC_1,<R/W> [3] GMII Operation Command 1,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,GOC_0,<R/W> [2] GMII Operation Command 0,2.,2.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,C45E,<R/W> [1] Clause 45 PHY Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,GB,<R/W> [0] GMII Busy,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x204,32.,MAMD,MAC MDIO Data register,,,,,,,,,,,
,,,RA,<R/W> [31:16] Register Address,16.,31.,RW,,,,,,,,
,,,GD,<R/W> [15:0] GMII Data,0.,15.,RW,,,,,,,,
,0x208,32.,MAGPIOC,The GPIO Control register controls the GPIO,,,,,,,,,,,
,,,GPIT,<R/W> [19:16] GPI Type,16.,19.,RW,,,,,,,,
,,,GPIE,<R/W> [3:0] GPI Interrupt Enable,0.,3.,RW,,,,,,,,
TEXTLINE "MAGPIOS",,,,,,,,,,,,,,,
,0x210,32.,MAAA,MAC ARP Address register,,,,,,,,,,,
,,,ARPPA,<R/W> [31:0] ARP Protocol Address,0.,31.,RW,,,,,,,,
,0x230,32.,MACSC,MAC SW programmable controls register,,,,,,,,,,,
,,,SEEN,<R/W> [8] Slave Error Response Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
,,,RCWE,<R/W> [0] Register Clear on Write 1 Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
TEXTLINE "MAFPEC",,,,,,,,,,,,,,,
,0x238,32.,MAEC1,MAC External Configuration register,,,,,,,,,,,
,,,SPLM,<R/W> [9:8] Split Mode,8.,9.,RW,'L3L4,L2OFST,COMBN,RSVD',,,,
,,,SPLOFST,<R/W> [6:0] Split Offset,0.,6.,RW,,,,,,,,
TEXTLINE "MAPTns",,,,,,,,,,,,,,,
TEXTLINE "MAPTU",,,,,,,,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x300,32.,MA0AH,MAC Address0 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x304,32.,MA0AL,MAC Address0 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x308,32.,MA1AH,MAC Address1 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x30C,32.,MA1AL,MAC Address1 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x310,32.,MA2AH,MAC Address2 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x314,32.,MA2AL,MAC Address2 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x318,32.,MA3AH,MAC Address3 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x31C,32.,MA3AL,MAC Address3 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x320,32.,MA4AH,MAC Address4 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x324,32.,MA4AL,MAC Address4 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x328,32.,MA5AH,MAC Address5 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x32C,32.,MA5AL,MAC Address5 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x330,32.,MA6AH,MAC Address6 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x334,32.,MA6AL,MAC Address6 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x338,32.,MA7AH,MAC Address7 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x33C,32.,MA7AL,MAC Address7 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x340,32.,MA8AH,MAC Address8 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x344,32.,MA8AL,MAC Address8 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x348,32.,MA9AH,MAC Address9 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x34C,32.,MA9AL,MAC Address9 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x350,32.,MA10AH,MAC Address10 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x354,32.,MA10AL,MAC Address10 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x358,32.,MA11AH,MAC Address11 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x35C,32.,MA11AL,MAC Address11 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x360,32.,MA12AH,MAC Address12 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x364,32.,MA12AL,MAC Address12 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x368,32.,MA13AH,MAC Address13 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x36C,32.,MA13AL,MAC Address13 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x370,32.,MA14AH,MAC Address14 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x374,32.,MA14AL,MAC Address14 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
,0x378,32.,MA15AH,MAC Address15 High register "Upper 16 bits",,,,,,,,,,,
,,,AE,<R/W> [31] Address Enable,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,SA,<R/W> [30] Source Address,30.,30.,RW,'DA,SA',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MBC,<R/W> [29:24] Mask Byte Control,24.,29.,RW,,,,,,,,
,,,DCS,<R/W> [17:16] DMA Channel Select,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ADDRHI,<R/W> [15:0] MAC Address1 [47:32],0.,15.,RW,,,,,,,,
,0x37C,32.,MA15AL,MAC Address15 Low register "Lower 32 bits",,,,,,,,,,,
,,,ADDRLO,<R/W> [31:0] MAC Address1 [31:0],0.,31.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x700,32.,MMC,MMC Operating mode register,,,,,,,,,,,
,,,UCDBC,<R/W> [8] Update MMC Counters for Dropped Broadcast Packets,8.,8.,RW,'DISABLE,ENABLE',,,,,,
,,,CNTPRSTLVL,<R/W> [5] Full-Half Preset,5.,5.,RW,'DISABLE,ENABLE',,,,,,
,,,CNTPRST,<R/W> [4] Counters Preset,4.,4.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CNTFREEZ,<R/W> [3] MMC Counter Freeze,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,RSTONRD,<R/W> [2] Reset on Read,2.,2.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CNTSTOPRO,<R/W> [1] Counter Stop Rollover,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,CNTRST,<R/W> [0] Counters Reset,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x704,32.,MMRI,MMC Receive interrupt status register,,,RD,,,,,,,,
,,,RXCTRLPIS,<R> [25] MMC Receive Control Packet Counter Interrupt Status,25.,25.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXRCVERRPIS,<R> [24] MMC Receive Error Packet Counter Interrupt Status,24.,24.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXWDOGPIS,<R> [23] MMC Receive Watchdog Error Packet Counter Interrupt Status,23.,23.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXVLANGBPIS,<R> [22] MMC Receive VLAN Good Bad Packet Counter Interrupt Status,22.,22.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXFOVPIS,<R> [21] MMC Receive FIFO Overflow Packet Counter Interrupt Status,21.,21.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXPAUSPIS,<R> [20] MMC Receive Pause Packet Counter Interrupt Status,20.,20.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXORANGEPIS,<R> [19] MMC Receive Out Of Range Error Packet Counter Interrupt Status,19.,19.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXLENERPIS,<R> [18] MMC Receive Length Error Packet Counter Interrupt Status,18.,18.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXUCGPIS,<R> [17] MMC Receive Unicast Good Packet Counter Interrupt Status,17.,17.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RX1024TMAXOCTGBPIS,<R> [16] MMC Receive 1024 to Maximum Octet Good Bad Packet,16.,16.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RX512T1023OCTGBPIS,<R> [15] MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Status,15.,15.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RX256T511OCTGBPIS,<R> [14] MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Status,14.,14.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RX128T255OCTGBPIS,<R> [13] MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Status,13.,13.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RX65T127OCTGBPIS,<R> [12] MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Status,12.,12.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RX64OCTGBPIS,<R> [11] MMC Receive 64 Octet Good Bad Packet Counter Interrupt Status,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXOSIZEGPIS,<R> [10] MMC Receive Oversize Good Packet Counter Interrupt Status,10.,10.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXUSIZEGPIS,<R> [9] MMC Receive Undersize Good Packet Counter Interrupt Status,9.,9.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXJABERPIS,<R> [8] MMC Receive Jabber Error Packet Counter Interrupt Status,8.,8.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXRUNTPIS,<R> [7] MMC Receive Runt Packet Counter Interrupt Status,7.,7.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXALGNERPIS,<R> [6] MMC Receive Alignment Error Packet Counter Interrupt Status,6.,6.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXCRCERPIS,<R> [5] MMC Receive CRC Error Packet Counter Interrupt Status,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXMCGPIS,<R> [4] MMC Receive Multicast Good Packet Counter Interrupt Status,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXBCGPIS,<R> [3] MMC Receive Broadcast Good Packet Counter Interrupt Status,3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXGOCTIS,<R> [2] MMC Receive Good Octet Counter Interrupt Status,2.,2.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXGBOCTIS,<R> [1] MMC Receive Good Bad Octet Counter Interrupt Status,1.,1.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXGBPKTIS,<R> [0] MMC Receive Good Bad Packet Counter Interrupt Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x708,32.,MMTI,MMC Transmit interrupt status register,,,RD,,,,,,,,
,,,TXOSIZEGPIS,<R> [25] MMC Transmit Oversize Good Packet Counter Interrupt Status,25.,25.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXVLANGPIS,<R> [24] MMC Transmit VLAN Good Packet Counter Interrupt Status,24.,24.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXPAUSPIS,<R> [23] MMC MMC Transmit Pause Packet Counter Interrupt Status,23.,23.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXEXDEFPIS,<R> [22] MMC MMC Transmit Excessive Deferral Packet Counter Interrupt Status,22.,22.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXGPKTIS,<R> [21] MMC Transmit Good Packet Counter Interrupt Status,21.,21.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXGOCTIS,<R> [20] MMC Transmit Good Octet Counter Interrupt Status,20.,20.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXCARERPIS,<R> [19] MMC Transmit Carrier Error Packet Counter Interrupt Status,19.,19.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXEXCOLPIS,<R> [18] MMC Transmit Excessive Collision Packet Counter Interrupt Status,18.,18.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXLATCOLPIS,<R> [17] MMC Transmit Late Collision Packet Counter Interrupt Status,17.,17.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXDEFPIS,<R> [16] MMC Transmit Deferred Packet Counter Interrupt Status,16.,16.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXMCOLGPIS,<R> [15] MMC Transmit Multiple Collision Good Packet Counter Interrupt Status,15.,15.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXSCOLGPIS,<R> [14] MMC Transmit Single Collision Good Packet Counter Interrupt Status,14.,14.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXUFLOWERPIS,<R> [13] MMC Transmit Underflow Error Packet Counter Interrupt Status,13.,13.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXBCGBPIS,<R> [12] MMC Transmit Broadcast Good Bad Packet Counter Interrupt Status,12.,12.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXMCGBPIS,<R> [11] MMC Transmit Multicast Good Bad Packet Counter Interrupt Status,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXUCGBPIS,<R> [10] MMC Transmit Unicast Good Bad Packet Counter Interrupt Status,10.,10.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TX1024TMAXOCTGBPIS,<R> [9] MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Status,9.,9.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TX512T1023OCTGBPIS,<R> [8] MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Status,8.,8.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TX256T511OCTGBPIS,<R> [7] MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Status,7.,7.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TX128T255OCTGBPIS,<R> [6] MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Status,6.,6.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TX65T127OCTGBPIS,<R> [5] MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Status,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TX64OCTGBPIS,<R> [4] MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Status,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXMCGPIS,<R> [3] MMC Transmit Multicast Good Packet Counter Interrupt Status,3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXBCGPIS,<R> [2] MMC Transmit Broadcast Good Packet Counter Interrupt Status,2.,2.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXGBPKTIS,<R> [1] MMC Transmit Good Bad Packet Counter Interrupt Status,1.,1.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXGBOCTIS,<R> [0] MMC Transmit Good Bad Octet Counter Interrupt Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x70C,32.,MMRIM,MMC Receive interrupt mask register,,,,,,,,,,,
,,,RXCTRLPIM,<R/W> [25] MMC Receive Control Packet Counter Interrupt Mask,25.,25.,RW,'DISABLE,ENABLE',,,,,,
,,,RXRCVERRPIM,<R/W> [24] MMC Receive Error Packet Counter Interrupt Mask,24.,24.,RW,'DISABLE,ENABLE',,,,,,
,,,RXWDOGPIM,<R/W> [23] MMC Receive Watchdog Error Packet Counter Interrupt Mask,23.,23.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXVLANGBPIM,<R/W> [22] MMC Receive VLAN Good Bad Packet Counter Interrupt Mask,22.,22.,RW,'DISABLE,ENABLE',,,,,,
,,,RXFOVPIM,<R/W> [21] MMC Receive FIFO Overflow Packet Counter Interrupt Mask,21.,21.,RW,'DISABLE,ENABLE',,,,,,
,,,RXPAUSPIM,<R/W> [20] MMC Receive Pause Packet Counter Interrupt Mask,20.,20.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXORANGEPIM,<R/W> [19] MMC Receive Out Of Range Error Packet Counter Interrupt Mask,19.,19.,RW,'DISABLE,ENABLE',,,,,,
,,,RXLENERPIM,<R/W> [18] MMC Receive Length Error Packet Counter Interrupt Mask,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,RXUCGPIM,<R/W> [17] MMC Receive Unicast Good Packet Counter Interrupt Mask,17.,17.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RX1024TMAXOCTGBPIM,<R/W> [16] MMC Receive 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask,16.,16.,RW,'DISABLE,ENABLE',,,,,,
,,,RX512T1023OCTGBPIM,<R/W> [15] MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask,15.,15.,RW,'DISABLE,ENABLE',,,,,,
,,,RX256T511OCTGBPIM,<R/W> [14] MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Mask,14.,14.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RX128T255OCTGBPIM,<R/W> [13] MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Mask,13.,13.,RW,'DISABLE,ENABLE',,,,,,
,,,RX65T127OCTGBPIM,<R/W> [12] MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Mask,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,RX64OCTGBPIM,<R/W> [11] MMC Receive 64 Octet Good Bad Packet Counter Interrupt Mask,11.,11.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXOSIZEGPIM,<R/W> [10] MMC Receive Oversize Good Packet Counter Interrupt Mask,10.,10.,RW,'DISABLE,ENABLE',,,,,,
,,,RXUSIZEGPIM,<R/W> [9] MMC Receive Undersize Good Packet Counter Interrupt Mask,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,RXJABERPIM,<R/W> [8] MMC Receive Jabber Error Packet Counter Interrupt Mask,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXRUNTPIM,<R/W> [7] MMC Receive Runt Packet Counter Interrupt Mask,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,RXALGNERPIM,<R/W> [6] MMC Receive Alignment Error Packet Counter Interrupt Mask,6.,6.,RW,'DISABLE,ENABLE',,,,,,
,,,RXCRCERPIM,<R/W> [5] MMC Receive CRC Error Packet Counter Interrupt Mask,5.,5.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXMCGPIM,<R/W> [4] MMC Receive Multicast Good Packet Counter Interrupt Mask,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,RXBCGPIM,<R/W> [3] MMC Receive Broadcast Good Packet Counter Interrupt Mask,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,RXGOCTIM,<R/W> [2] MMC Receive Good Octet Counter Interrupt Mask,2.,2.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXGBOCTIM,<R/W> [1] MMC Receive Good Bad Octet Counter Interrupt Mask,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,RXGBPKTIM,<R/W> [0] MMC Receive Good Bad Packet Counter Interrupt Mask,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x710,32.,MMTIM,MMC Transmit interrupt mask register,,,,,,,,,,,
,,,TXOSIZEGPIM,<R/W> [25] MMC Transmit Oversize Good Packet Counter Interrupt Mask,25.,25.,RW,'DISABLE,ENABLE',,,,,,
,,,TXVLANGPIM,<R/W> [24] MMC Transmit VLAN Good Packet Counter Interrupt Mask,24.,24.,RW,'DISABLE,ENABLE',,,,,,
,,,TXPAUSPIM,<R/W> [23] MMC Transmit Pause Packet Counter Interrupt Mask,23.,23.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXEXDEFPIM,<R/W> [22] MMC Transmit Excessive Deferral Packet Counter Interrupt Mask,22.,22.,RW,'DISABLE,ENABLE',,,,,,
,,,TXGPKTIM,<R/W> [21] MMC Transmit Good Packet Counter Interrupt Mask,21.,21.,RW,'DISABLE,ENABLE',,,,,,
,,,TXGOCTIM,<R/W> [20] MMC Transmit Good Octet Counter Interrupt Mask,20.,20.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXCARERPIM,<R/W> [19] MMC Transmit Carrier Error Packet Counter Interrupt Mask,19.,19.,RW,'DISABLE,ENABLE',,,,,,
,,,TXEXCOLPIM,<R/W> [18] MMC Transmit Excessive Collision Packet Counter Interrupt Mask,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,TXLATCOLPIM,<R/W> [17] MMC Transmit Late Collision Packet Counter Interrupt Mask,17.,17.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXDEFPIM,<R/W> [16] MMC Transmit Deferred Packet Counter Interrupt Mask,16.,16.,RW,'DISABLE,ENABLE',,,,,,
,,,TXMCOLGPIM,<R/W> [15] MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask,15.,15.,RW,'DISABLE,ENABLE',,,,,,
,,,TXSCOLGPIM,<R/W> [14] MMC Transmit Single Collision Good Packet Counter Interrupt Mask,14.,14.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXUFLOWERPIM,<R/W> [13] MMC Transmit Underflow Error Packet Counter Interrupt Mask,13.,13.,RW,'DISABLE,ENABLE',,,,,,
,,,TXBCGBPIM,<R/W> [12] MMC Transmit Broadcast Good Bad Packet Counter Interrupt Mask,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,TXMCGBPIM,<R/W> [11] MMC Transmit Multicast Good Bad Packet Counter Interrupt Mask,11.,11.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXUCGBPIM,<R/W> [10] MMC Transmit Unicast Good Bad Packet Counter Interrupt Mask,10.,10.,RW,'DISABLE,ENABLE',,,,,,
,,,TX1024TMAXOCTGBPIM,<R/W> [9] MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,TX512T1023OCTGBPIM,<R/W> [8] MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TX256T511OCTGBPIM,<R/W> [7] MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Mask,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,TX128T255OCTGBPIM,<R/W> [6] MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Mask,6.,6.,RW,'DISABLE,ENABLE',,,,,,
,,,TX65T127OCTGBPIM,<R/W> [5] MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Mask,5.,5.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TX64OCTGBPIM,<R/W> [4] MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Mask,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,TXMCGPIM,<R/W> [3] MMC Transmit Multicast Good Packet Counter Interrupt Mask,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,TXBCGPIM,<R/W> [2] MMC Transmit Broadcast Good Packet Counter Interrupt Mask,2.,2.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXGBPKTIM,<R/W> [1] MMC Transmit Good Bad Packet Counter Interrupt Mask,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,TXGBOCTIM,<R/W> [0] MMC Transmit Good Bad Octet Counter Interrupt Mask,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x714,32.,MMTXOCTGB,This register provides the number of bytes transmitted by the DWC_ether_qos,,,RD,,,,,,,,
,0x718,32.,MMTXPKTGB,This register provides the number of good and bad packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x71C,32.,MMTXBCASTG,This register provides the number of good broadcast packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x720,32.,MMTXMCASTG,This register provides the number of good multicast packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x724,32.,MMTX64OCTGB,This register provides the number of good and bad packets transmitted by,,,RD,,,,,,,,
,0x728,32.,MMTX127OCTGB,This register provides the number of good and bad packets transmitted by,,,RD,,,,,,,,
,0x72C,32.,MMTX255OCTGB,This register provides the number of good and bad packets transmitted by,,,RD,,,,,,,,
,0x730,32.,MMTX511OCTGB,This register provides the number of good and bad packets transmitted by,,,RD,,,,,,,,
,0x734,32.,MMTX1023OCTGB,This register provides the number of good and bad packets transmitted by,,,RD,,,,,,,,
,0x738,32.,MMTXMAXOCTGB,This register provides the number of good and bad packets transmitted by,,,RD,,,,,,,,
,0x73C,32.,MMTXUCASTGB,This register provides the number of good and bad unicast packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x740,32.,MMTXMCASTGB,This register provides the number of good and bad multicast packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x744,32.,MMTXBCASTGB,This register provides the number of good and bad broadcast packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x748,32.,MMTXUNDRFLW,This register provides the number of packets aborted by DWC_ether_qos because of packets underflow error,,,RD,,,,,,,,
,0x74C,32.,MMTXSNGLCOLG,This register provides the number of successfully transmitted packets by DWC_ether_qos after a single collision in the half-duplex mode,,,RD,,,,,,,,
,0x750,32.,MMTXMULTCOLG,This register provides the number of successfully transmitted packets by DWC_ether_qos after multiple collisions in the half-duplex mode,,,RD,,,,,,,,
,0x754,32.,MMTXDEFRD,This register provides the number of successfully transmitted by DWC_ether_qos after a deferral in the half-duplex mode,,,RD,,,,,,,,
,0x758,32.,MMTXLATECOL,This register provides the number of packets aborted by DWC_ether_qos because of late collision error,,,RD,,,,,,,,
,0x75C,32.,MMTXEXSCOL,This register provides the number of packets aborted by DWC_ether_qos because of excessive 16 collision errors,,,RD,,,,,,,,
,0x760,32.,MMTXCARR,This register provides the number of packets aborted by DWC_ether_qos because of carrier sense error 'no carrier or loss of carrier',,,RD,,,,,,,,
,0x764,32.,MMTXOCTG,This register provides the number of bytes transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x768,32.,MMTXPKTG,This register provides the number of good packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x76C,32.,MMTXEXSDEF,This register provides the number of packets aborted by DWC_ether_qos,,,RD,,,,,,,,
,0x770,32.,MMTXPAUSE,This register provides the number of good Pause packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x774,32.,MMTXVLANG,This register provides the number of good VLAN packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x778,32.,MMTXOSIZG,This register provides the number of packets transmitted by DWC_ether_qos,,,RD,,,,,,,,
,0x780,32.,MMRXPKTGB,This register provides the number of good and bad packets received by DWC_ether_qos,,,RD,,,,,,,,
,0x784,32.,MMRXOCGB,This register provides the number of bytes received by DWC_ther_qos,,,RD,,,,,,,,
,0x788,32.,MMRXOCTG,This register provides the number of bytes received by DWC_ether_qos,,,RD,,,,,,,,
,0x78C,32.,MMRXBCASTG,This register provides the number of good broadcast packets received by DWC_ether_qos,,,RD,,,,,,,,
,0x790,32.,MMRXMCASTG,This register provides the number of good multicast packets received by DWC_ether_qos,,,RD,,,,,,,,
,0x794,32.,MMRXCRCERR,This register provides the number of packets received by DWC_ether_qos with CRC error,,,RD,,,,,,,,
,0x798,32.,MMRXALGNERR,This register provides the number of packets received by DWC_ether_qos with alignment "dribble" error,,,RD,,,,,,,,
,0x79C,32.,MMRXRUNTERR,This register provides the number of packets received by DWC_ether_qos with runt "length less than 64 bytes and CRC error" error,,,RD,,,,,,,,
,0x7A0,32.,MMRXJABERR,This register provides the number of giant packets received by DWC_ether_qos,,,RD,,,,,,,,
,0x7A4,32.,MMRXUNDERSZG,This register provides the number of packets received by DWC_ether_qos with length less than 64 bytes without any errors,,,RD,,,,,,,,
,0x7A8,32.,MMRXOVERSZG,This register provides the number of packets received by DWC_ether_qos without errors with length greater than the maxsize,,,RD,,,,,,,,
,0x7AC,32.,MMRX64OCTGB,This register provides the number of good and bad packets received by DWC_ether_qos with length 64 bytes exclusive of the preamble,,,RD,,,,,,,,
,0x7B0,32.,MMRX127OCTGB,This register provides the number of good and bad packets received by DWC_ether_qos with length between 65 and 127 "inclusive" bytes exclusive of the preamble,,,RD,,,,,,,,
,0x7B4,32.,MMRX255OCTGB,This register provides the number of good and bad packets received by DWC_ether_qos with length between 128 and 255 "inclusive" bytes exclusive of the preamble,,,RD,,,,,,,,
,0x7B8,32.,MMRX511OCTGB,This register provides the number of good and bad packets received by DWC_ether_qos with length between 256 and 511 "inclusive" bytes exclusive of the preamble,,,RD,,,,,,,,
,0x7BC,32.,MMRX1023OCTGB,This register provides the number of good and bad packets received by DWC_ether_qos with length between 512 and 1023 "inclusive" bytes exclusive of the preamble,,,RD,,,,,,,,
,0x7C0,32.,MMRXMAXOCTGB,This register provides the number of good and bad packets received by DWC_ether_qos with length between 1024 and maxsize "inclusive" bytes exclusive of the preamble,,,RD,,,,,,,,
,0x7C4,32.,MMRXUCASTG,This register provides the number of good unicast packets received by DWC_ether_qos,,,RD,,,,,,,,
,0x7C8,32.,MMRXLENERR,This register provides the number of packets received by DWC_ether_qos with length error "Length Type field not equal to packet size" for all packets with valid length field,,,RD,,,,,,,,
,0x7CC,32.,MMRXOUTOFRNG,This register provides the number of packets received by DWC_ether_qos with length field not equal to the valid packet size "greater than 1500 but less than 1536",,,RD,,,,,,,,
,0x7D0,32.,MMRXPAUSEPKT,This register provides the number of good and valid Pause packets received by DWC_ether_qos,,,RD,,,,,,,,
,0x7D4,32.,MMRXFIFOOVFL,This register provides the number of missed received packets because of FIFO overflow in DWC_ether_qos,,,RD,,,,,,,,
,0x7D8,32.,MMRXVLANPKTGB,This register provides the number of good and bad VLAN packets received by DWC_ether_qos,,,RD,,,,,,,,
,0x7DC,32.,MMRXWDGERR,This register provides the number of packets received by DWC_ether_qos with error because of watchdog timeout error,,,RD,,,,,,,,
,0x7E0,32.,MMRXRCVERR,This register provides the number of packets received by DWC_ether_qos with Receive error or Packet Extension error on the GMII or MII interface,,,RD,,,,,,,,
,0x7E4,32.,MMRXCTRLG,This register provides the number of good control packets received by DWC_ether_qos,,,RD,,,,,,,,
,0x7EC,32.,MMTXLPIUSC,This register provides the number of microseconds Tx LPI is asserted by DWC_ether_qos,,,RD,,,,,,,,
,0x7F0,32.,MMTXLPITRC,This register provides the number of times DWC_ether_qos has entered Tx LPI,,,RD,,,,,,,,
,0x7F4,32.,MMRXLPIUSC,This register provides the number of microseconds Rx LPI is sampled by DWC_ether_qos,,,RD,,,,,,,,
,0x7F8,32.,MMRXLPITRC,This register provides the number of times DWC_ether_qos has entered Rx LPI,,,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x800,32.,MMIPCRXIM,This register maintains the mask for the interrupt generated from the receive IPC statistic counters,,,,,,,,,,,
,,,RXICMPEROIM,<R/W> [29] MMC Receive ICMP Error Octet Counter Interrupt Mask,29.,29.,RW,'DISABLE,ENABLE',,,,,,
,,,RXICMPGOIM,<R/W> [28] MMC Receive ICMP Good Octet Counter Interrupt Mask,28.,28.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXTCPEROIM,<R/W> [27] MMC Receive TCP Error Octet Counter Interrupt Mask,27.,27.,RW,'DISABLE,ENABLE',,,,,,
,,,RXTCPGOIM,<R/W> [26] MMC Receive TCP Good Octet Counter Interrupt Mask,26.,26.,RW,'DISABLE,ENABLE',,,,,,
,,,RXUDPEROIM,<R/W> [25] MMC Receive UDP Good Octet Counter Interrupt Mask,25.,25.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXUDPGOIM,<R/W> [24] MMC Receive IPV6 No Payload Octet Counter Interrupt Mask,24.,24.,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV6NOPAYOIM,<R/W> [23] MMC Receive IPV6 No Payload Octet Counter Interrupt Mask,23.,23.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV6HEROIM,<R/W> [22] MMC Receive IPV6 Good Octet Counter Interrupt Mask,22.,22.,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV6GOIM,<R/W> [21] MMC Receive IPV6 Good Octet Counter Interrupt Mask,21.,21.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV4UDSBLOIM,<R/W> [20] MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Mask,20.,20.,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV4FRAGOIM,<R/W> [19] MMC Receive IPV4 Fragmented Octet Counter Interrupt Mask,19.,19.,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV4NOPAYOIM,<R/W> [18] MMC Receive IPV4 No Payload Octet Counter Interrupt Mask,18.,18.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV4HEROIM,<R/W> [17] MMC Receive IPV4 Header Error Octet Counter Interrupt Mask,17,17,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV4GOIM,<R/W> [16] MMC Receive IPV4 Good Octet Counter Interrupt Mask,16.,16.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXICMPERPIM,<R/W> [13] MMC Receive ICMP Error Packet Counter Interrupt Mask,13.,13.,RW,'DISABLE,ENABLE',,,,,,
,,,RXICMPGPIM,<R/W> [12] MMC Receive ICMP Good Packet Counter Interrupt Mask,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,RXTCPERPIM,<R/W> [11] MMC Receive TCP Error Packet Counter Interrupt Mask,11.,11.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXTCPGPIM,<R/W> [10] MMC Receive TCP Good Packet Counter Interrupt Mask,10.,10.,RW,'DISABLE,ENABLE',,,,,,
,,,RXUDPERPIM,<R/W> [9] MMC Receive UDP Error Packet Counter Interrupt Mask,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,RXUDPGPIM,<R/W> [8] MMC Receive UDP Good Packet Counter Interrupt Mask,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV6NOPAYPIM,<R/W> [7] MMC Receive IPV6 No Payload Packet Counter Interrupt Mask,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV6HERPIM,<R/W> [6] MMC Receive IPV6 Header Error Packet Counter Interrupt Mask,6.,6.,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV6GPIM,<R/W> [5] MMC Receive IPV6 Good Packet Counter Interrupt Mask,5.,5.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV4UDSBLPIM,<R/W> [4] MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Mask,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV4FRAGPIM,<R/W> [3] MMC Receive IPV4 Fragmented Packet Counter Interrupt Mask,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV4NOPAYPIM,<R/W> [2] MMC Receive IPV4 No Payload Packet Counter Interrupt Mask,2.,2.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV4HERPIM,<R/W> [1] MMC Receive IPV4 Header Error Packet Counter Interrupt Mask,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,RXIPV4GPIM,<R/W> [0] MMC Receive IPV4 Good Packet Counter Interrupt Mask,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x808,32.,MMIPCRXI,This register maintains the interrupt that the receive IPC statistic counters generate,,,RD,,,,,,,,
,,,RXICMPEROIS,<R> [29] MMC Receive ICMP Error Octet Counter Interrupt Status,29.,29.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXICMPGOIS,<R> [28] MMC Receive ICMP Good Octet Counter Interrupt Status,28.,28.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXTCPEROIS,<R> [27] MMC Receive TCP Error Octet Counter Interrupt Status,27.,27.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXTCPGOIS,<R> [26] MMC Receive TCP Good Octet Counter Interrupt Status,26.,26.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXUDPEROIS,<R> [25] MMC Receive UDP Error Octet Counter Interrupt Status,25.,25.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXUDPGOIS,<R> [24] MMC Receive UDP Good Octet Counter Interrupt Status,24.,24.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV6NOPAYOIS,<R> [23] MMC Receive IPV6 No Payload Octet Counter Interrupt Status,23.,23.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV6HEROIS,<R> [22] MMC Receive IPV6 Header Error Octet Counter Interrupt Status,22.,22.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV6GOIS,<R> [21] MMC Receive IPV6 Good Octet Counter Interrupt Status,21.,21.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV4UDSBLOIS,<R> [20] MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Status,20.,20.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV4FRAGOIS,<R> [19] MMC Receive IPV4 Fragmented Octet Counter Interrupt Status,19.,19.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV4NOPAYOIS,<R> [18] MMC Receive IPV4 No Payload Octet Counter Interrupt Status,18.,18.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV4HEROIS,<R> [17] MMC Receive IPV4 Header Error Octet Counter Interrupt Status,17,17,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV4GOIS,<R> [16] MMC Receive IPV4 Good Octet Counter Interrupt Status,16.,16.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXICMPERPIS,<R> [13] MMC Receive ICMP Error Packet Counter Interrupt Status,13.,13.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXICMPGPIS,<R> [12] MMC Receive ICMP Good Packet Counter Interrupt Status,12.,12.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXTCPERPIS,<R> [11] MMC Receive TCP Error Packet Counter Interrupt Status,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXTCPGPIS,<R> [10] MMC Receive TCP Good Packet Counter Interrupt Status,10.,10.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXUDPERPIS,<R> [9] MMC Receive UDP Error Packet Counter Interrupt Status,9.,9.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXUDPGPIS,<R> [8] MC Receive UDP Good Packet Counter Interrupt Status,8.,8.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV6NOPAYPIS,<R> [7] MMC Receive IPV6 No Payload Packet Counter Interrupt Status,7.,7.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV6HERPIS,<R> [6] MMC Receive IPV6 Header Error Packet Counter Interrupt Status,6.,6.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV6GPIS,<R> [5] MMC Receive IPV6 Good Packet Counter Interrupt Status,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV4UDSBLPIS,<R> [4] MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Status,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV4FRAGPIS,<R> [3] MMC Receive IPV4 Fragmented Packet Counter Interrupt Status,3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV4NOPAYPIS,<R> [2] MMC Receive IPV4 No Payload Packet Counter Interrupt Status,2.,2.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXIPV4HERPIS,<R> [1] MMC Receive IPV4 Header Error Packet Counter Interrupt Status,1.,1.,RD,'INACTIVE,ACTIVE',,,,,,
,,,RXIPV4GPIS,<R> [0] MMC Receive IPV4 Good Packet Counter Interrupt Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x900,32.,MA0LC,MAC Layer 3 and Layer 4 Filter 0 Control register,,,,,,,,,,,
,,,DMCHEN0,<R/W> [28] DMA Channel Select Enable,28.,28.,RW,'DISABLE,ENABLE',,,,,,
,,,DMCHN0,<R/W> [25:24] DMA Channel Number,24.,25.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L4DPIM0,<R/W> [21] Layer 4 Destination Port Inverse Match Enable,21.,21.,RW,'DISABLE,ENABLE',,,,,,
,,,L4DPM0,<R/W> [20] Layer 4 Destination Port Match Enable,20.,20.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L4SPIM0,<R/W> [19] Layer 4 Source Port Inverse Match Enable,19.,19.,RW,'DISABLE,ENABLE',,,,,,
,,,L4SPM0,<R/W> [18] Layer 4 Source Port Match Enable,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,L4PEN0,<R/W> [16] Layer 4 Protocol Enable,16.,16.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3HDBM0,<R/W> [15:11] Layer 3 IP DA Higher Bits Match,11.,15.,RW,,,,,,,,
,,,L3HSBM0,<R/W> [10:6] Layer 3 IP SA Higher Bits Match,6.,10.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3DAIM0,<R/W> [5] Layer 3 IP DA Inverse Match Enable,5.,5.,RW,'DISABLE,ENABLE',,,,,,
,,,L3DAM0,<R/W> [4] Layer 3 IP DA Match Enable,4.,4.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3SAIM0,<R/W> [3] Layer 3 IP SA Inverse Match Enable,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,L3SAM0,<R/W> [2] Layer 3 IP SA Match Enable,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,L3PEN0,<R/W> [0] Layer 3 Protocol Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x904,32.,MA0L4A,MAC Layer 4 Address Filter 0 register,,,,,,,,,,,
,,,L4DP0,<R/W> [31:16] Layer 4 Destination Port Number Field,16.,31.,RW,,,,,,,,
,,,L4SP0,<R/W> [15:0] Layer 4 Source Port Number Field,0.,15.,RW,,,,,,,,
,0x910,32.,MA0L3A0,MAC Layer 3 Address Filter 0 Register 0,,,RW,,,,,,,,
,0x914,32.,MA0L3A1,MAC Layer 3 Address Filter 0 Register 1,,,RW,,,,,,,,
,0x918,32.,MA0L3A2,MAC Layer 3 Address Filter 0 Register 2,,,RW,,,,,,,,
,0x91C,32.,MA0L3A3,MAC Layer 3 Address Filter 0 Register 3,,,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x930,32.,MA1LC,MAC Layer 3 and Layer 4 Filter 1 Control register,,,,,,,,,,,
,,,DMCHEN0,<R/W> [28] DMA Channel Select Enable,28.,28.,RW,'DISABLE,ENABLE',,,,,,
,,,DMCHN0,<R/W> [25:24] DMA Channel Number,24.,25.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L4DPIM0,<R/W> [21] Layer 4 Destination Port Inverse Match Enable,21.,21.,RW,'DISABLE,ENABLE',,,,,,
,,,L4DPM0,<R/W> [20] Layer 4 Destination Port Match Enable,20.,20.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L4SPIM0,<R/W> [19] Layer 4 Source Port Inverse Match Enable,19.,19.,RW,'DISABLE,ENABLE',,,,,,
,,,L4SPM0,<R/W> [18] Layer 4 Source Port Match Enable,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,L4PEN0,<R/W> [16] Layer 4 Protocol Enable,16.,16.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3HDBM0,<R/W> [15:11] Layer 3 IP DA Higher Bits Match,11.,15.,RW,,,,,,,,
,,,L3HSBM0,<R/W> [10:6] Layer 3 IP SA Higher Bits Match,6.,10.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3DAIM0,<R/W> [5] Layer 3 IP DA Inverse Match Enable,5.,5.,RW,'DISABLE,ENABLE',,,,,,
,,,L3DAM0,<R/W> [4] Layer 3 IP DA Match Enable,4.,4.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3SAIM0,<R/W> [3] Layer 3 IP SA Inverse Match Enable,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,L3SAM0,<R/W> [2] Layer 3 IP SA Match Enable,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,L3PEN0,<R/W> [0] Layer 3 Protocol Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x934,32.,MA1L4A,MAC Layer 4 Address Filter 1 register,,,,,,,,,,,
,,,L4DP0,<R/W> [31:16] Layer 4 Destination Port Number Field,16.,31.,RW,,,,,,,,
,,,L4SP0,<R/W> [15:0] Layer 4 Source Port Number Field,0.,15.,RW,,,,,,,,
,0x940,32.,MA1L3A0,MAC Layer 3 Address Filter 1 Register 0,,,RW,,,,,,,,
,0x944,32.,MA1L3A1,MAC Layer 3 Address Filter 1 Register 1,,,RW,,,,,,,,
,0x948,32.,MA1L3A2,MAC Layer 3 Address Filter 1 Register 2,,,RW,,,,,,,,
,0x94C,32.,MA1L3A3,MAC Layer 3 Address Filter 1 Register 3,,,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x960,32.,MA2LC,MAC Layer 3 and Layer 4 Filter 2 Control register,,,,,,,,,,,
,,,DMCHEN0,<R/W> [28] DMA Channel Select Enable,28.,28.,RW,'DISABLE,ENABLE',,,,,,
,,,DMCHN0,<R/W> [25:24] DMA Channel Number,24.,25.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L4DPIM0,<R/W> [21] Layer 4 Destination Port Inverse Match Enable,21.,21.,RW,'DISABLE,ENABLE',,,,,,
,,,L4DPM0,<R/W> [20] Layer 4 Destination Port Match Enable,20.,20.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L4SPIM0,<R/W> [19] Layer 4 Source Port Inverse Match Enable,19.,19.,RW,'DISABLE,ENABLE',,,,,,
,,,L4SPM0,<R/W> [18] Layer 4 Source Port Match Enable,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,L4PEN0,<R/W> [16] Layer 4 Protocol Enable,16.,16.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3HDBM0,<R/W> [15:11] Layer 3 IP DA Higher Bits Match,11.,15.,RW,,,,,,,,
,,,L3HSBM0,<R/W> [10:6] Layer 3 IP SA Higher Bits Match,6.,10.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3DAIM0,<R/W> [5] Layer 3 IP DA Inverse Match Enable,5.,5.,RW,'DISABLE,ENABLE',,,,,,
,,,L3DAM0,<R/W> [4] Layer 3 IP DA Match Enable,4.,4.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3SAIM0,<R/W> [3] Layer 3 IP SA Inverse Match Enable,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,L3SAM0,<R/W> [2] Layer 3 IP SA Match Enable,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,L3PEN0,<R/W> [0] Layer 3 Protocol Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x964,32.,MA2L4A,MAC Layer 4 Address Filter 2 register,,,,,,,,,,,
,,,L4DP0,<R/W> [31:16] Layer 4 Destination Port Number Field,16.,31.,RW,,,,,,,,
,,,L4SP0,<R/W> [15:0] Layer 4 Source Port Number Field,0.,15.,RW,,,,,,,,
,0x970,32.,MA2L3A0,MAC Layer 3 Address Filter 2 Register 0,,,RW,,,,,,,,
,0x974,32.,MA2L3A1,MAC Layer 3 Address Filter 2 Register 1,,,RW,,,,,,,,
,0x978,32.,MA2L3A2,MAC Layer 3 Address Filter 2 Register 2,,,RW,,,,,,,,
,0x97C,32.,MA2L3A3,MAC Layer 3 Address Filter 2 Register 3,,,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x990,32.,MA3LC,MAC Layer 3 and Layer 4 Filter 3 Control register,,,,,,,,,,,
,,,DMCHEN0,<R/W> [28] DMA Channel Select Enable,28.,28.,RW,'DISABLE,ENABLE',,,,,,
,,,DMCHN0,<R/W> [25:24] DMA Channel Number,24.,25.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L4DPIM0,<R/W> [21] Layer 4 Destination Port Inverse Match Enable,21.,21.,RW,'DISABLE,ENABLE',,,,,,
,,,L4DPM0,<R/W> [20] Layer 4 Destination Port Match Enable,20.,20.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L4SPIM0,<R/W> [19] Layer 4 Source Port Inverse Match Enable,19.,19.,RW,'DISABLE,ENABLE',,,,,,
,,,L4SPM0,<R/W> [18] Layer 4 Source Port Match Enable,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,L4PEN0,<R/W> [16] Layer 4 Protocol Enable,16.,16.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3HDBM0,<R/W> [15:11] Layer 3 IP DA Higher Bits Match,11.,15.,RW,,,,,,,,
,,,L3HSBM0,<R/W> [10:6] Layer 3 IP SA Higher Bits Match,6.,10.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3DAIM0,<R/W> [5] Layer 3 IP DA Inverse Match Enable,5.,5.,RW,'DISABLE,ENABLE',,,,,,
,,,L3DAM0,<R/W> [4] Layer 3 IP DA Match Enable,4.,4.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,L3SAIM0,<R/W> [3] Layer 3 IP SA Inverse Match Enable,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,L3SAM0,<R/W> [2] Layer 3 IP SA Match Enable,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,L3PEN0,<R/W> [0] Layer 3 Protocol Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x994,32.,MA3L4A,MAC Layer 4 Address Filter 3 register,,,,,,,,,,,
,,,L4DP0,<R/W> [31:16] Layer 4 Destination Port Number Field,16.,31.,RW,,,,,,,,
,,,L4SP0,<R/W> [15:0] Layer 4 Source Port Number Field,0.,15.,RW,,,,,,,,
,0x9A0,32.,MA3L3A0,MAC Layer 3 Address Filter 3 Register 0,,,RW,,,,,,,,
,0x9A4,32.,MA3L3A1,MAC Layer 3 Address Filter 3 Register 1,,,RW,,,,,,,,
,0x9A8,32.,MA3L3A2,MAC Layer 3 Address Filter 3 Register 2,,,RW,,,,,,,,
,0x9AC,32.,MA3L3A3,MAC Layer 3 Address Filter 3 Register 3,,,RW,,,,,,,,
,0xB00,32.,MATC,MAC System Time generator and PTP packet timestamping control register,,,,,,,,,,,
,,,AV8021ASMEN,<R/W> [28] AV 802 1AS Mode Enable,28.,28.,RW,'DISABLE,ENABLE',,,,,,
,,,TXTSSTSM,<R/W> [24] Transmit Timestamp Status Mode,24.,24.,RW,'DISABLE,ENABLE',,,,,,
,,,ESTI,<R/W> [20] External System Time Input,20.,20.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CSC,<R/W> [19] Enable checksum correction during OST for PTP over,19.,19.,RW,'DISABLE,ENABLE',,,,,,
,,,TSENMACADDR,<R/W> [18] Enable MAC Address for PTP Packet Filtering,18.,18.,RW,'DISABLE,ENABLE',,,,,,
,,,SNAPTYPSEL,<R/W> [17:16] Select PTP packets for Taking Snapshots,16.,17.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSMSTRENA,<R/W> [15] Enable Snapshot for Messages Relevant to Maste,15.,15.,RW,'DISABLE,ENABLE',,,,,,
,,,TSEVNTENA,<R/W> [14] Enable Timestamp Snapshot for Event Messages,14.,14.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSIPV4ENA,<R/W> [13] Enable Processing of PTP Packets Sent over IPv4-UDP,13.,13.,RW,'DISABLE,ENABLE',,,,,,
,,,TSIPV6ENA,<R/W> [12] Enable Processing of PTP Packets Sent over IPv6-UDP,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,TSIPENA,<R/W> [11] Enable Processing of PTP over Ethernet Packets,11.,11.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSVER2ENA,<R/W> [10] Enable PTP Packet Processing for Version 2 Format,10.,10.,RW,'DISABLE,ENABLE',,,,,,
,,,TSCTRLSSR,<R/W> [9] Timestamp Digital or Binary Rollover Control,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,TSENALL,<R/W> [8] Enable Timestamp for All Packets,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,PTGE,<R/W> [6] Presentation Time Generation Enable,6.,6.,RW,'DISABLE,ENABLE',,,,,,
,,,TSADDREG,<R/W> [5] Update Addend Register,5.,5.,RW,'DISABLE,ENABLE',,,,,,
,,,TSTRIG,<R/W> [4] Enable Timestamp Interrupt Trigger,4.,4.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSUPDT,<R/W> [3] Update Timestamp,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,TSINIT,<R/W> [2] Initialize Timestamp,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,TSCFUPDT,<R/W> [1] Fine or Coarse Timestamp Update,1.,1.,RW,'COARSE,FINE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSENA,<R/W> [0] Enable Timestamp,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0xB04,32.,MASSI,Specify the value to be added to the internal system time register,,,,,,,,,,,
,,,SSINC,<R/W> [23:16] Sub-second Increment Value,16.,23.,RW,,,,,,,,
,,,SNSINC,<R/W> [15:8] Sub-nanosecond Increment Value,8.,15.,RW,,,,,,,,
,0xB08,32.,MATSS,System time register "Second",,,RD,,,,,,,,
,0xB0C,32.,MATSSS,System time register "Nano-Second",,,RD,,,,,,,,
,0xB10,32.,MATSSU,System time update register "Second",,,RW,,,,,,,,
,0xB14,32.,MASTNU,System time update register "Nano-Second",,,,,,,,,,,
,,,ADDSUB,<R/W> [31:0] Add or Subtract Time,31.,31.,RW,'ADD,SUB',,,,,,
,,,TSSS,<R/W> [30:0] Timestamp Sub Seconds,0.,30.,RW,,,,,,,,
,0xB18,32.,MATSAR,Timestamp Addend register,,,RW,,,,,,,,
,0xB1C,32.,MATSHWR,System time register "Higher Word Second",,,RW,,,,,,,,
,0xB20,32.,MATS,Timestamp status register,,,RD,,,,,,,,
,,,ATSNS,<R> [29:25] Number of Auxiliary Timestamp Snapshots,25.,29.,RD,,,,,,,,
,,,ATSSTM,<R> [24] Auxiliary Timestamp Snapshot Trigger Missed,24.,24.,RD,'INACTIVE,ACTIVE',,,,,,
,,,ATSSTN,<R> [19:16] Auxiliary Timestamp Snapshot Trigger Identifier,16.,19.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXTSSIS,<R> [15] Tx Timestamp Status Interrupt Status,15.,15.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSTRGTERR3,<R> [9] Timestamp Target Time Error,9.,9.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TSTARGT3,<R> [8] Timestamp Target Time Reached for Target Time PPS3,8.,8.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSTRGTERR2,<R> [7] Timestamp Target Time Error,7.,7.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TSTARGT2,<R> [6] Timestamp Target Time Reached for Target Time PPS2,6.,6.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSTRGTERR1,<R> [5] Timestamp Target Time Error,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TSTARGT1,<R> [4] Timestamp Target Time Reached for Target Time PPS1,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSTRGTERR0,<R> [3] Timestamp Target Time Error,3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,AUXTSTRIG,<R> [2] Auxiliary Timestamp Trigger Snapshot,2.,2.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TSTARGT0,<R> [1] Timestamp Target Time Reached,1.,1.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TSSOVF,<R> [0] Timestamp Seconds Overflow,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0xB30,32.,MATTSN,Nanosecond part of timestamp captured for Transmit packets register,,,,,,,,,,,
,,,TXTSSMIS,<R> [31] Transmit Timestamp Status Missed,31.,31.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXTSSLO,<R> [30:0] Transmit Timestamp Status Low,0.,30.,RD,'INACTIVE,ACTIVE',,,,,,
,0xB34,32.,MATXTSSHI,This register contains the higher 32 bits of the,,,RD,,,,,,,,
,0xB68,32.,MATIL,This register holds the Ingress MAC latency,,,RD,,,,,,,,
,,,ITLNS,<R> [27:16] Ingress Timestamp Latency in sub-nanoseconds,16.,27.,RD,,,,,,,,
,,,ITLSNS,<R> [15:8] Ingress Timestamp Latency in nanoseconds,8.,15.,RD,,,,,,,,
,0xB6C,32.,MATEL,This register holds the Egress MAC latency,,,RD,,,,,,,,
,,,ETLNS,<R> [27:16] Egress Timestamp Latency in nanoseconds,16.,27.,,,,,,,,,
,,,ETLSNS,<R> [15:8]  Egress Timestamp Latency in sub-nanoseconds,8.,15.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0xC00,32.,MTOM,The Operation Mode register establishes the Transmit,,,,,,,,,,,
,,,FRPE,<R/W> [15] Flexible Rx parser Enable,15.,15.,RW,'DISABLE,ENABLE',,,,,,
,,,CNTCLR,<R/W> [9] Counters Reset,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,CNTPRST,<R/W> [8] Counters Preset,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,SCHALG,<R/W> [6:5] Tx Scheduling Algorithm,5.,6.,RW,'WRR,WFQ,DWRR,SP',,,,
,,,RAA,<R/W> [2] Receive Arbitration Algorithm,2.,2.,RW,'SP,WSP',,,,,,
,,,DTXSTS,<R/W> [1] Drop Transmit Status,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,0xC08,32.,MTDC,The FIFO Debug Access Control and Status register controls the operation mode of FIFO debug access,,,,,,,,,,,
,,,EIEC,<R/W> [18:17] ECC Inject Error Control for Tx Rx and TSO memories,17.,18.,RW,'1BIT,2BIT,3BIT,4BIT',,,,
,,,EIEE,<R/W> [16] ECC Inject Error Enable for Tx Rx and TSO memories,16.,16.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,STSIE,<R/W> [15] Transmit Status Available Interrupt Status Enable,15.,15.,RW,'DISABLE,ENABLE',,,,,,
,,,PKTIE,<R/W> [14] Receive Packet Available Interrupt Status Enable,14.,14.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,FIFOSEL,<R/W> [13:12] FIFO Selected for Access,12.,13.,RW,'TXFIFO,TXSTSFIFIO,TSOFIFO,RXFIFO',,,,
,,,FIFOWREN,<R/W> [11] FIFO Write Enable,11.,11.,RW,'DISABLE,ENABLE',,,,,,
,,,FIFORDEN,<R/W> [10] FIFO Read Enable,10.,10.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RSTSEL,<R/W> [9] Reset Pointers of Selected FIFO,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,RSTALL,<R/W> [8] Reset All Pointers,8.,8.,RW,'DISABLE,ENABLE',,,,,,
,,,PKTSTATE,<R/W> [6:5] Encoded Packet State,5.,6.,RW,'PKT DATA,CW NS,SOP LS,EOP',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,BYTEEN,<R/W> [3:2] Byte Enables,2.,3.,RW,'B0 VAL,B01 VAL,B012 VAL,B0123 VAL',,,,
,,,DBGMOD,<R/W> [1] Debug Mode Access to FIFO,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,FDBGEN,<R/W> [0] FIFO Debug Access Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0xC0C,32.,MTDS,The FIFO Debug Status register contains the status of FIFO debug access,,,,,,,,,,,
,,,LOCR,<R> [31:15] Remaining Locations in the FIFO,15.,31.,RD,,,,,,,,
,,,STSI,<R/W> [9] Transmit Status Available Interrupt Status,9.,9.,RW,'INACTIVE,ACTIVE',,,,,,
,,,PKTI,<R/W> [8] Receive Packet Available Interrupt Status,8.,8.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,BYTEEN,<R> [4:3] Byte Enables,3.,4.,RW,'B0 VAL,B01 VAL,B012 VAL,B0123 VAL',,,,
,,,PKTSTATE,<R> [2:1] Encoded Packet State,1.,2.,RW,'PKT DATA,CW NS,SOP LS,EOP',,,,
,,,FIFOBUSY,<R> [0] FIFO Busy,0.,0.,RW,'INACTIVE,ACTIVE',,,,,,
,0xC10,32.,MTFDBGDATA,The FIFO Debug Data register contains the data to be written to or read from the FIFOs,,,RW,,,,,,,,
,0xC20,32.,MTIS,MTL Interrupt status register,,,RD,,,,,,,,
,,,MTLPIS,<R> [23] MTL Rx Parser Interrupt Status,23.,23.,RW,'INACTIVE,ACTIVE',,,,,,
,,,ESTIS,<R> [18] EST "TAS- 802 1Qbv" Interrupt Status,18.,18.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,DBGIS,<R> [17] Debug Interrupt status,17.,17.,RW,'INACTIVE,ACTIVE',,,,,,
,,,MACIS,<R> [16] MAC Interrupt Status,16.,16.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,Q7IS,<R> [7] Queue 7 Interrupt status,7.,7.,RW,'INACTIVE,ACTIVE',,,,,,
,,,Q6IS,<R> [6] Queue 6 Interrupt status,6.,6.,RW,'INACTIVE,ACTIVE',,,,,,
,,,Q5IS,<R> [5] Queue 5 Interrupt status,5.,5.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,Q4IS,<R> [4] Queue 4 Interrupt status,4.,4.,RW,'INACTIVE,ACTIVE',,,,,,
,,,Q3IS,<R> [3] Queue 4 Interrupt status,3.,3.,RW,'INACTIVE,ACTIVE',,,,,,
,,,Q2IS,<R> [2] Queue 2 Interrupt status,2.,2.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,Q1IS,<R> [1] Queue 1 Interrupt status,1.,1.,RW,'INACTIVE,ACTIVE',,,,,,
,,,Q0IS,<R> [0] Queue 0 Interrupt status,0.,0.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0xC30,32.,MTRDM0,Receive Queue and DMA Channel Mapping 0 register,,,,,,,,,,,
,,,Q3DDMACH,<R/W> [28] Queue 3 Enabled for Dynamic "per packet" DMA Channel,28.,28.,RW,'DISABLE,ENABLE',,,,,,
,,,Q3MDMACH,<R/W> [25:24] Queue 3 Mapped to DMA Channel,24.,25.,RW,'DMA 0,DMA 1,DMA 2,DMA 3',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,Q2DDMACH,<R/W> [20] Queue 2 Enabled for DA-based DMA Channel Selection,20.,20.,RW,'DISABLE,ENABLE',,,,,,
,,,Q2MDMACH,<R/W> [17:16] Queue 2 Mapped to DMA Channel,16.,17.,RW,'DMA 0,DMA 1,DMA 2,DMA 3',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,Q1DDMACH,<R/W> [12] Queue 1 Enabled for DA-based DMA Channel Selection,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,Q1MDMACH,<R/W> [9:8] Queue 1 Mapped to DMA Channel,8.,9.,RW,'DMA 0,DMA 1,DMA 2,DMA 3',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,Q0DDMACH,<R/W> [4] Queue 0 Enabled for DA-based DMA Channel Selection,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,Q0MDMACH,<R/W> [1:0] Queue 0 Mapped to DMA Channel,0.,1.,RW,'DMA 0,DMA 1,DMA 2,DMA 3',,,,
,0xC34,32.,MTRDM1,Receive Queue and DMA Channel Mapping 1 register,,,,,,,,,,,
,,,Q7DDMACH,<R/W> [28] Queue 7 Enabled for DA-based DMA Channel Selection,28.,28.,RW,'DISABLE,ENABLE',,,,,,
,,,Q7MDMACH,<R/W> [25:24] Queue 7 Mapped to DMA Channel,24.,25.,RW,'DMA 0,DMA 1,DMA 2,DMA 3',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,Q6DDMACH,<R/W> [20] Queue 6 Enabled for DA-based DMA Channel Selection,20.,20.,RW,'DISABLE,ENABLE',,,,,,
,,,Q6MDMACH,<R/W> [17:16] Queue 6 Mapped to DMA Channel,16.,17.,RW,'DMA 0,DMA 1,DMA 2,DMA 3',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,Q5DDMACH,<R/W> [12] Queue 5 Enabled for DA-based DMA Channel Selection,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,Q5MDMACH,<R/W> [9:8] Queue 5 Mapped to DMA Channel,8.,9.,RW,'DMA 0,DMA 1,DMA 2,DMA 3',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,Q4DDMACH,<R/W> [4] Queue 4 Enabled for DA-based DMA Channel Selection,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,Q4MDMACH,<R/W> [1:0] Queue 4 Mapped to DMA Channel,0.,1.,RW,'DMA 0,DMA 1,DMA 2,DMA 3',,,,
,0xCC0,32.,MTECCC,The MTL_ECC_Control register establishes the operating mode of ECC related to MTL memories,,,,,,,,,,,
,,,MEEAO,<R/W> [8] MTL ECC Error Address Status Over-ride,8.,8.,RW,'DISABLE,ENABLE',,,,,,
,,,TSOEE,<R/W> [4] TSO memory ECC Enable,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,MRXPEE,<R/W> [3] MTL Rx Parser ECC Enable,3.,3.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MESTEE,<R/W> [2] MTL EST ECC Enable,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,MRXEE,<R/W> [1] MTL Rx FIFO ECC Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,MTXEE,<R/W> [0] MTL Rx FIFO ECC Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0xCC4,32.,MTSIS,The MTL_Safety_Interrupt_Status registers provides Safety interrupt status,,,,,,,,,,,
,,,MCSIS,<R> [31] MAC Safety Uncorrectable Interrupt Status,31.,31.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MEUIS,<R> [1] MTL ECC Uncorrectable error Interrupt Status,1.,1.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MECIS,<R> [0] MTL ECC Correctable error Interrupt Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0xCC8,32.,MTECCIE,The MTL_ECC_Interrupt_Enable register provides enable bits for the ECC interrupts,,,,,,,,,,,
,,,RPCEIE,<R/W> [12] Rx Parser memory Correctable Error Interrupt Enable,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,ECEIE,<R/W> [8] EST memory Correctable Error Interrupt Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXCEIE,<R/W> [4] Rx memory Correctable Error Interrupt Enable,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,TXCEIE,<R/W> [0] Tx memory Correctable Error Interrupt Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0xCCC,32.,MTECCIS,The MTL_ECC_Interrupt_Status register provides MTL ECC Interrupt Status,,,,,,,,,,,
,,,RPUES,<R/W> [14] Rx Parser memory Uncorrectable Error Status,14.,14.,RW,'INACTIVE,ACTIVE',,,,,,
,,,RPAMS,<R/W> [13] MTL Rx Parser memory Address Mismatch Status,13.,13.,RW,'INACTIVE,ACTIVE',,,,,,
,,,RPCES,<R/W> [12] MTL Rx Parser memory Correctable Error Status,12.,12.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,EUES,<R/W> [10] MTL EST memory Uncorrectable Error Status,10.,10.,RW,'INACTIVE,ACTIVE',,,,,,
,,,EAMS,<R/W> [9] MTL EST memory Address Mismatch Status,9.,9.,RW,'INACTIVE,ACTIVE',,,,,,
,,,ECES,<R/W> [8] MTL EST memory Correctable Error Status,8.,8.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXUES,<R/W> [6] MTL Rx memory Uncorrectable Error Status,6.,6.,RW,'INACTIVE,ACTIVE',,,,,,
,,,RXAMS,<R/W> [5] MTL Rx memory Address Mismatch Status,5.,5.,RW,'INACTIVE,ACTIVE',,,,,,
,,,RXCES,<R/W> [4] MTL Rx memory Correctable Error Status,4.,4.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXUES,<R/W> [2] MTL Tx memory Uncorrectable Error Status,2.,2.,RW,'INACTIVE,ACTIVE',,,,,,
,,,TXAMS,<R/W> [1] MTL Tx memory Uncorrectable Error Status,1.,1.,RW,'INACTIVE,ACTIVE',,,,,,
,,,TXCES,<R/W> [0] MTL Tx memory Uncorrectable Error Status,0.,0.,RW,'INACTIVE,ACTIVE',,,,,,
,0xCD0,32.,MTECCESR,The MTL_ECC_Err_Sts_Rctl register establishes the control for ECC Error status capture,,,,,,,,,,,
,,,CUES,<R/W> [5] Clear Uncorrectable Error Status,5.,5.,RW,'INACTIVE,ACTIVE',,,,,,
,,,CCES,<R/W> [4] Clear Correctable Error Status,4.,4.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,EMS,<R/W> [3:1] MTL ECC Memory Selection,1.,3.,RW,'TX MEM,RX MEM,EST MEM,RXP MEM,TSO MEM',,,
,,,EESRE,<R/W> [0] MTL ECC Error Status Read Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0xCD4,32.,MTECCEAS,The MTL_ECC_Err_Addr_Status register provides the memory addresses for the correctable and uncorrectable errors,,,RD,,,,,,,,
,,,EUEAS,<R> [31:16] MTL ECC Uncorrectable Error Address Status,16.,31.,RD,,,,,,,,
,,,ECEAS,<R> [15:0] MTL ECC Correctable Error Address Status,0.,15.,RD,,,,,,,,
,0xCD8,32.,MRECCECS,he MTL_ECC_Err_Cntr_Status register provides ECC Error count for Correctable and uncorrectable errors,,,RD,,,,,,,,
,,,EUECS,<R> [19:16] MTL ECC Uncorrectable Error Counter Status,16.,19.,RD,,,,,,,,
,,,ECECS,<R> [7:0] MTL ECC Correctable Error Counter Status,0.,7.,RD,,,,,,,,
,0xCE0,32.,MTDPPC,The MTL_DPP_Control establishes the operating mode of Data Parity protection and error injection,,,,,,,,,,,
,,,IPECW,<R/W> [13] Insert Parity error in CSR Read data parity generator,13.,13.,RW,'DISABLE,ENABLE',,,,,,
,,,IPEASW,<R/W> [12] Insert Parity error in AXI Slave Write data parity generator,12.,12.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,IPERD,<R/W> [11] Insert Parity error in Rx write-back Descriptor parity generator,11.,11.,RW,'DISABLE,ENABLE',,,,,,
,,,IPETD,<R/W> [10] Insert Parity error in Tx write-back Descriptor parity generator,10.,10.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,IPETSO,<R/W> [9] Insert Parity Error in DMA TSO parity generator,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,IPEDDC,<R/W> [8] Insert Parity Error in DMA DTX Control word parity generator,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,IPEMRF,<R/W> [7] Insert Parity Error in MTL Rx FIFO read control parity generator,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,IPEMTS,<R/W> [6] Insert Parity Error in MTL Tx Status parity generator,6.,6.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,IPEMC,<R/W> [5] Insert Parity Error in MTL checksum parity generator,5.,5.,RW,'DISABLE,ENABLE',,,,,,
,,,IPEID,<R/W> [4] Insert Parity Error in Interface Data parity generator,4.,4.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,EPSI,<R/W> [2] Enable Parity on Slave Interface port,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,OPE,<R/W> [1] Odd Parity Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,EDPP,<R/W> [0] Enable Data path Parity Protection,0.,0.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0xD00,32.,MTT0O,MTL Queue 0 Transmit Operation Mode register,,,,,,,,,,,
,,,TQS,<R/W> [20:16] Transmit Queue Size,16.,20.,RW,,,,,,,,
,,,TTC,<R/W> [6:4] Transmit Threshold Control,4.,6.,RW,'32BYTES,64BYTES,96BYTES,128BYTES,192BYTES,256BYTES,384BYTES,512BYTES'
NEWLINE,,,,,,,,,,,,,,,
,,,TXQEN,<R/W> [3:2] Transmit Queue Enable,2.,3.,RW,'DISABLE,EN IF AV,ENABLE,RSVD2',,,,
,,,TSF,<R/W> [1] Transmit Store and Forward,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,FTQ,<R/W> [0] Flush Transmit Queue,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0xD04,32.,MTT0U,MTL Queue 0 Underflow Counter register,,,RD,,,,,,,,
,,,UFCNTOVF,<R> [11] Overflow Bit for Underflow Packet Counter,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
,,,UFFRMCNT,<R> [10:0] Underflow Packet Counter,0.,10.,RD,,,,,,,,
,0xD08,32.,MTT0D,MTL Queue 0 Transmit Debug register,,,RD,,,,,,,,
,,,STXSTSF,<R> [22:20] Number of Status Words in Tx Status FIFO of Queue,20.,22.,RD,,,,,,,,
,,,PTXQ,<R> [18:16] Number of Packets in the Transmit Queue,16.,18.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXSTSFSTS,<R> [5] MTL Tx Status FIFO Full Status,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXQSTS,<R> [4] MTL Tx Queue Not Empty Status,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TWCSTS,<R> [3] MTL Tx Queue Write Controller Status,3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TRCSTS,<R> [2:1] MTL Tx Queue Read Controller Status,1.,2.,RD,'IDLE,READ,WAIT,FLUSH',,,,
,,,TXQPAUSED,<R> [0] Transmit Queue in Pause,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0xD10,32.,MTT0E,MTL Queue 0 ETS Control register,,,,,,,,,,,
,,,SLC,<R/W> [6:4] Slot Count,4.,6.,RW,'1 SLOT,2 SLOT,4 SLOT,8 SLOT,16 SLOT,RSVD,RSVD,RSVD'
,,,CC,<R/W> [3] Credit Control,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,AVALG,<R/W> [2] AV Algorithm,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,0xD14,32.,MTT0ES,MTL Queue 0 ETS Status register,,,RD,,,,,,,,
,,,ABS,<R> [23:0] Average Bits per Slot,0.,23.,RD,,,,,,,,
,0xD18,32.,MT0QW,MTL Queue 0 Quantum or Weights register,,,,,,,,,,,
,,,ISCQW,<R/W> [20:0] idleSlopeCredit Quantum or Weights,0.,20.,RW,,,,,,,,
,0xD1C,32.,MTT0S,MTL sendSlopeCredit register,,,,,,,,,,,
,,,SSC,<R/W> [13:0] sendSlopeCredit Value,0.,13.,RW,,,,,,,,
,0xD20,32.,MTT0H,MTL hiCredit register,,,,,,,,,,,
,,,HC,<R/W> [28:0] sendSlopeCredit Value,0.,28.,RW,,,,,,,,
,0xD24,32.,MTT0L,MTL loCredit register,,,,,,,,,,,
,,,LC,<R/W> [28:0] loCredit Value,0.,28.,RW,,,,,,,,
,0xD2C,32.,MT0ICS,MTL Queue 0 Interrupt Status register,,,,,,,,,,,
,,,RXOIE,<R/W> [24] Receive Queue Overflow Interrupt Enable,24.,24.,RW,'DISABLE,ENABLE',,,,,,
,,,RXOVFIS,<R/W> [16] Receive Queue Overflow Interrupt Status,16.,16.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ABPSIE,<R/W> [9] Average Bits Per Slot Interrupt Enable,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,TXUIE,<R/W> [8] Transmit Queue Underflow Interrupt Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ABPSIS,<R/W> [1] Average Bits Per Slot Interrupt Status,1.,1.,RW,'INACTIVE,ACTIVE',,,,,,
,,,TXUNFIS,<R/W> [0] Transmit Queue Underflow Interrupt Status,0.,0.,RW,'INACTIVE,ACTIVE',,,,,,
,0xD30,32.,MTR0OM,MTL Queue 0 Receive Operation Mode register,,,,,,,,,,,
,,,RQS,<R/W> [24:20] Receive Queue Size,20.,24.,RW,,,,,,,,
,,,RFD,<R/W> [17:14] Threshold for Deactivating Flow Control "in half-duplex and full-duplex modes",14.,17.,RW,,,,,,,,
,,,RFA,<R/W> [11:8] Threshold for Activating Flow Control "in half-duplex and full-duplex modes",8.,11.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,EHFC,<R/W> [7] Enable Hardware Flow Control,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,DIS_TCP_EF,<R/W> [6] Disable Dropping of TCP/IP Checksum Error Packets,6.,6.,RW,'DISABLE,ENABLE',,,,,,
,,,RSF,<R/W> [5] Receive Queue Store and Forward,5.,5.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,FEP,<R/W> [4] Forward Error Packets,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,FUP,<R/W> [3] Forward Undersized Good Packets,3,3,RW,'DISABLE,ENABLE',,,,,,
,,,RTC,<R/W> [1:0] Receive Queue Threshold Control,0.,1.,RW,'64BYTES,32BYTES,96BYTES,128BYTES',,,,
,0xD34,32.,MTR0MPC,MTL Queue 0 Missed Packet and Overflow Counter register,,,RD,,,,,,,,
,,,MISCNTOVF,<R> [27] Missed Packet Counter Overflow Bit,27.,27.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MISPKTCNT,<R> [26:16] Missed Packet Counter,16.,26.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,OVFCNTOVF,<R> [11] Overflow Counter Overflow Bit,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
,,,OVFPKTCNT,<R> [10:0] Overflow Packet Counter,0.,10.,RD,,,,,,,,
,0xD38,32.,MTR0D,MTL Queue 0 Receive Debug register,,,RD,,,,,,,,
,,,PRXQ,<R> [29:16] Number of Packets in Receive Queue,16.,29.,RD,,,,,,,,
,,,RXQSTS,<R> [5:4] MTL Rx Queue Fill-Level Status,4.,5.,RD,'EMPTY,BLW THR,ABV THR,FULL',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RRCSTS,<R> [2:1] MTL Rx Queue Read Controller State,1.,2.,RD,'IDLE,READ DATA,READ STS,FLUSH',,,,
,,,RWCSTS,<R> [0] MTL Rx Queue Write Controller Active Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0xD3C,32.,MTR0C,MTL Queue 0 Receive Control register,,,,,,,,,,,
,,,RXQ_WEGT,<R/W> [2:0] Receive Queue Weight,0.,2.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0xD40,32.,MTT1O,MTL Queue 1 Transmit Operation Mode register,,,,,,,,,,,
,,,TQS,<R/W> [20:16] Transmit Queue Size,16.,20.,RW,,,,,,,,
,,,TTC,<R/W> [6:4] Transmit Threshold Control,4.,6.,RW,'32BYTES,64BYTES,96BYTES,128BYTES,192BYTES,256BYTES,384BYTES,512BYTES'
NEWLINE,,,,,,,,,,,,,,,
,,,TXQEN,<R/W> [3:2] Transmit Queue Enable,2.,3.,RW,'DISABLE,EN IF AV,ENABLE,RSVD2',,,,
,,,TSF,<R/W> [1] Transmit Store and Forward,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,FTQ,<R/W> [0] Flush Transmit Queue,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0xD44,32.,MTT1U,MTL Queue 1 Underflow Counter register,,,RD,,,,,,,,
,,,UFCNTOVF,<R> [11] Overflow Bit for Underflow Packet Counter,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
,,,UFFRMCNT,<R> [10:0] Underflow Packet Counter,0.,10.,RD,,,,,,,,
,0xD48,32.,MTT1D,MTL Queue 1 Transmit Debug register,,,RD,,,,,,,,
,,,STXSTSF,<R> [22:20] Number of Status Words in Tx Status FIFO of Queue,20.,22.,RD,,,,,,,,
,,,PTXQ,<R> [18:16] Number of Packets in the Transmit Queue,16.,18.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXSTSFSTS,<R> [5] MTL Tx Status FIFO Full Status,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXQSTS,<R> [4] MTL Tx Queue Not Empty Status,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TWCSTS,<R> [3] MTL Tx Queue Write Controller Status,3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TRCSTS,<R> [2:1] MTL Tx Queue Read Controller Status,1.,2.,RD,'IDLE,READ,WAIT,FLUSH',,,,
,,,TXQPAUSED,<R> [0] Transmit Queue in Pause,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0xD50,32.,MTT1E,MTL Queue 1 ETS Control register,,,,,,,,,,,
,,,SLC,<R/W> [6:4] Slot Count,4.,6.,RW,'1 SLOT,2 SLOT,4 SLOT,8 SLOT,16 SLOT,RSVD,RSVD,RSVD'
,,,CC,<R/W> [3] Credit Control,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,AVALG,<R/W> [2] AV Algorithm,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,0xD54,32.,MTT1ES,MTL Queue 1 ETS Status register,,,RD,,,,,,,,
,,,ABS,<R> [23:0] Average Bits per Slot,0.,23.,RD,,,,,,,,
,0xD58,32.,MT1QW,MTL Queue 1 Quantum or Weights register,,,,,,,,,,,
,,,ISCQW,<R/W> [20:0] idleSlopeCredit Quantum or Weights,0.,20.,RW,,,,,,,,
,0xD5C,32.,MTT1S,MTL sendSlopeCredit register,,,,,,,,,,,
,,,SSC,<R/W> [13:0] sendSlopeCredit Value,0.,13.,RW,,,,,,,,
,0xD60,32.,MTT1H,MTL hiCredit register,,,,,,,,,,,
,,,HC,<R/W> [28:0] sendSlopeCredit Value,0.,28.,RW,,,,,,,,
,0xD64,32.,MTT1L,MTL loCredit register,,,,,,,,,,,
,,,LC,<R/W> [28:0] loCredit Value,0.,28.,RW,,,,,,,,
,0xD6C,32.,MT1ICS,MTL Queue 1 Interrupt Status register,,,,,,,,,,,
,,,RXOIE,<R/W> [24] Receive Queue Overflow Interrupt Enable,24.,24.,RW,'DISABLE,ENABLE',,,,,,
,,,RXOVFIS,<R/W> [16] Receive Queue Overflow Interrupt Status,16.,16.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ABPSIE,<R/W> [9] Average Bits Per Slot Interrupt Enable,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,TXUIE,<R/W> [8] Transmit Queue Underflow Interrupt Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ABPSIS,<R/W> [1] Average Bits Per Slot Interrupt Status,1.,1.,RW,'INACTIVE,ACTIVE',,,,,,
,,,TXUNFIS,<R/W> [0] Transmit Queue Underflow Interrupt Status,0.,0.,RW,'INACTIVE,ACTIVE',,,,,,
,0xD70,32.,MTR1OM,MTL Queue 1 Receive Operation Mode register,,,,,,,,,,,
,,,RQS,<R/W> [24:20] Receive Queue Size,20.,24.,RW,,,,,,,,
,,,RFD,<R/W> [17:14] Threshold for Deactivating Flow Control "in half-duplex and full-duplex modes",14.,17.,RW,,,,,,,,
,,,RFA,<R/W> [11:8] Threshold for Activating Flow Control "in half-duplex and full-duplex modes",8.,11.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,EHFC,<R/W> [7] Enable Hardware Flow Control,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,DIS_TCP_EF,<R/W> [6] Disable Dropping of TCP/IP Checksum Error Packets,6.,6.,RW,'DISABLE,ENABLE',,,,,,
,,,RSF,<R/W> [5] Receive Queue Store and Forward,5.,5.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,FEP,<R/W> [4] Forward Error Packets,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,FUP,<R/W> [3] Forward Undersized Good Packets,3,3,RW,'DISABLE,ENABLE',,,,,,
,,,RTC,<R/W> [1:0] Receive Queue Threshold Control,0.,1.,RW,'64BYTES,32BYTES,96BYTES,128BYTES',,,,
,0xD74,32.,MTR1MPC,MTL Queue 1 Missed Packet and Overflow Counter register,,,RD,,,,,,,,
,,,MISCNTOVF,<R> [27] Missed Packet Counter Overflow Bit,27.,27.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MISPKTCNT,<R> [26:16] Missed Packet Counter,16.,26.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,OVFCNTOVF,<R> [11] Overflow Counter Overflow Bit,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
,,,OVFPKTCNT,<R> [10:0] Overflow Packet Counter,0.,10.,RD,,,,,,,,
,0xD78,32.,MTR1D,MTL Queue 1 Receive Debug register,,,RD,,,,,,,,
,,,PRXQ,<R> [29:16] Number of Packets in Receive Queue,16.,29.,RD,,,,,,,,
,,,RXQSTS,<R> [5:4] MTL Rx Queue Fill-Level Status,4.,5.,RD,'EMPTY,BLW THR,ABV THR,FULL',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RRCSTS,<R> [2:1] MTL Rx Queue Read Controller State,1.,2.,RD,'IDLE,READ DATA,READ STS,FLUSH',,,,
,,,RWCSTS,<R> [0] MTL Rx Queue Write Controller Active Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0xD7C,32.,MTR1C,MTL Queue 1 Receive Control register,,,,,,,,,,,
,,,RXQ_WEGT,<R/W> [2:0] Receive Queue Weight,0.,2.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0xD80,32.,MTT2O,MTL Queue 2 Transmit Operation Mode register,,,,,,,,,,,
,,,TQS,<R/W> [20:16] Transmit Queue Size,16.,20.,RW,,,,,,,,
,,,TTC,<R/W> [6:4] Transmit Threshold Control,4.,6.,RW,'32BYTES,64BYTES,96BYTES,128BYTES,192BYTES,256BYTES,384BYTES,512BYTES'
NEWLINE,,,,,,,,,,,,,,,
,,,TXQEN,<R/W> [3:2] Transmit Queue Enable,2.,3.,RW,'DISABLE,EN IF AV,ENABLE,RSVD2',,,,
,,,TSF,<R/W> [1] Transmit Store and Forward,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,FTQ,<R/W> [0] Flush Transmit Queue,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0xD84,32.,MTT2U,MTL Queue 2 Underflow Counter register,,,RD,,,,,,,,
,,,UFCNTOVF,<R> [11] Overflow Bit for Underflow Packet Counter,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
,,,UFFRMCNT,<R> [10:0] Underflow Packet Counter,0.,10.,RD,,,,,,,,
,0xD88,32.,MTT2D,MTL Queue 2 Transmit Debug register,,,RD,,,,,,,,
,,,STXSTSF,<R> [22:20] Number of Status Words in Tx Status FIFO of Queue,20.,22.,RD,,,,,,,,
,,,PTXQ,<R> [18:16] Number of Packets in the Transmit Queue,16.,18.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXSTSFSTS,<R> [5] MTL Tx Status FIFO Full Status,5.,5.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TXQSTS,<R> [4] MTL Tx Queue Not Empty Status,4.,4.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TWCSTS,<R> [3] MTL Tx Queue Write Controller Status,3.,3.,RD,'INACTIVE,ACTIVE',,,,,,
,,,TRCSTS,<R> [2:1] MTL Tx Queue Read Controller Status,1.,2.,RD,'IDLE,READ,WAIT,FLUSH',,,,
,,,TXQPAUSED,<R> [0] Transmit Queue in Pause,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0xD90,32.,MTT2E,MTL Queue 2 ETS Control register,,,,,,,,,,,
,,,SLC,<R/W> [6:4] Slot Count,4.,6.,RW,'1 SLOT,2 SLOT,4 SLOT,8 SLOT,16 SLOT,RSVD,RSVD,RSVD'
,,,CC,<R/W> [3] Credit Control,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,AVALG,<R/W> [2] AV Algorithm,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,0xD94,32.,MTT2ES,MTL Queue 2 ETS Status register,,,RD,,,,,,,,
,,,ABS,<R> [23:0] Average Bits per Slot,0.,23.,RD,,,,,,,,
,0xD98,32.,MT2QW,MTL Queue 2 Quantum or Weights register,,,,,,,,,,,
,,,ISCQW,<R/W> [20:0] idleSlopeCredit Quantum or Weights,0.,20.,RW,,,,,,,,
,0xD9C,32.,MTTnS,MTL sendSlopeCredit register,,,,,,,,,,,
,,,SSC,<R/W> [13:0] sendSlopeCredit Value,0.,13.,RW,,,,,,,,
,0xD60,32.,MTT2H,MTL hiCredit register,,,,,,,,,,,
,,,HC,<R/W> [28:0] sendSlopeCredit Value,0.,28.,RW,,,,,,,,
,0xDA4,32.,MTT2L,MTL loCredit register,,,,,,,,,,,
,,,LC,<R/W> [28:0] loCredit Value,0.,28.,RW,,,,,,,,
,0xDAC,32.,MT2ICS,MTL Queue 2 Interrupt Status register,,,,,,,,,,,
,,,RXOIE,<R/W> [24] Receive Queue Overflow Interrupt Enable,24.,24.,RW,'DISABLE,ENABLE',,,,,,
,,,RXOVFIS,<R/W> [16] Receive Queue Overflow Interrupt Status,16.,16.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ABPSIE,<R/W> [9] Average Bits Per Slot Interrupt Enable,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,TXUIE,<R/W> [8] Transmit Queue Underflow Interrupt Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ABPSIS,<R/W> [1] Average Bits Per Slot Interrupt Status,1.,1.,RW,'INACTIVE,ACTIVE',,,,,,
,,,TXUNFIS,<R/W> [0] Transmit Queue Underflow Interrupt Status,0.,0.,RW,'INACTIVE,ACTIVE',,,,,,
,0xDB0,32.,MTR2OM,MTL Queue 2 Receive Operation Mode register,,,,,,,,,,,
,,,RQS,<R/W> [24:20] Receive Queue Size,20.,24.,RW,,,,,,,,
,,,RFD,<R/W> [17:14] Threshold for Deactivating Flow Control "in half-duplex and full-duplex modes",14.,17.,RW,,,,,,,,
,,,RFA,<R/W> [11:8] Threshold for Activating Flow Control "in half-duplex and full-duplex modes",8.,11.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,EHFC,<R/W> [7] Enable Hardware Flow Control,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,DIS_TCP_EF,<R/W> [6] Disable Dropping of TCP/IP Checksum Error Packets,6.,6.,RW,'DISABLE,ENABLE',,,,,,
,,,RSF,<R/W> [5] Receive Queue Store and Forward,5.,5.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,FEP,<R/W> [4] Forward Error Packets,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,FUP,<R/W> [3] Forward Undersized Good Packets,3,3,RW,'DISABLE,ENABLE',,,,,,
,,,RTC,<R/W> [1:0] Receive Queue Threshold Control,0.,1.,RW,'64BYTES,32BYTES,96BYTES,128BYTES',,,,
,0xDB4,32.,MTR2MPC,MTL Queue 2 Missed Packet and Overflow Counter register,,,RD,,,,,,,,
,,,MISCNTOVF,<R> [27] Missed Packet Counter Overflow Bit,27.,27.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MISPKTCNT,<R> [26:16] Missed Packet Counter,16.,26.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,OVFCNTOVF,<R> [11] Overflow Counter Overflow Bit,11.,11.,RD,'INACTIVE,ACTIVE',,,,,,
,,,OVFPKTCNT,<R> [10:0] Overflow Packet Counter,0.,10.,RD,,,,,,,,
,0xDB8,32.,MTR2D,MTL Queue 2 Receive Debug register,,,RD,,,,,,,,
,,,PRXQ,<R> [29:16] Number of Packets in Receive Queue,16.,29.,RD,,,,,,,,
,,,RXQSTS,<R> [5:4] MTL Rx Queue Fill-Level Status,4.,5.,RD,'EMPTY,BLW THR,ABV THR,FULL',,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RRCSTS,<R> [2:1] MTL Rx Queue Read Controller State,1.,2.,RD,'IDLE,READ DATA,READ STS,FLUSH',,,,
,,,RWCSTS,<R> [0] MTL Rx Queue Write Controller Active Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0xDBC,32.,MTR2C,MTL Queue 2 Receive Control register,,,,,,,,,,,
,,,RXQ_WEGT,<R/W> [2:0] Receive Queue Weight,0.,2.,RW,,,,,,,,
TREE.END,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,
TREE "DMA Conroller",,,,,,,,,,,,,,,
BASE 0xA0900000,,,,,,,,,,,,,,,
,0x1000,32.,DMMR,The Bus Mode register establishes the bus operating modes for the DMA,,,,,,,,,,,
,,,INTM,<R/W> [17:15] Interrupt Mode,15.,17.,RW,'MODE0,MODE1,MODE2,RSVD,RSVD,RSVD,RSVD,RSVD'
,,,DSPW,<R/W> [8] Descriptor Posted Write,8.,8.,RW,'DISABLE,ENABLE',,,,,,
,,,SWR,<R/W> [0] Software Reset,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x1004,32.,DMSM,The System Bus mode register controls the behavior of the AHB or AXI master,,,,,,,,,,,
,,,EN_LPI,<R/W> [31] Enable Low Power Interface "LPI",31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,WR_OSR_LMT,<R/W> [27:24] AXI Maximum Write Outstanding Request Limit,24.,27.,RW,,,,,,,,
,,,RD_OSR_LMT,<R/W> [19:16] AXI Maximum Read Outstanding Request Limit,16.,19.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ONEKBBE,<R/W> [13] 1 KB Boundary Crossing Enable for the EQOS-AXI Master When set,13.,13.,RW,'DISABLE,ENABLE',,,,,,
,,,AAL,<R/W> [12] Address-Aligned Beats,12.,12.,RW,'DISABLE,ENABLE',,,,,,
,,,AALE,<R/W> [10] Automatic AXI LPI enable,10.,10.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,BLEN16,<R/W> [3] AXI Burst Length 16,3.,3.,RW,'DISABLE,ENABLE',,,,,,
,,,BLEN8,<R/W> [2] AXI Burst Length 8,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,BLEN4,<R/W> [1] AXI Burst Length 4,1.,1.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,FB,<R/W> [0] Fixed Burst Length,0.,0.,RW,'FIXED,LENGTH1',,,,,,
,0x1008,32.,DMIS,The System Bus mode register controls the behavior of the AHB or AXI master,,,RD,,,,,,,,
,,,MACIS,<R> [17] MAC Interrupt Status,17.,17.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MTLIS,<R> [16] MTL Interrupt Status,16.,16.,RD,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,DC2IS,<R> [2] DMA Channel 2 Interrupt Status,2.,2.,RD,'INACTIVE,ACTIVE',,,,,,
,,,DC1IS,<R> [1] DMA Channel 1 Interrupt Status,1.,1.,RD,'INACTIVE,ACTIVE',,,,,,
,,,DC0IS,<R> [0] DMA Channel 0 Interrupt Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0x100C,32.,DMDS0,DMA Ch0 to Ch2 RX/TX Status Register 'Debugging purpose',,,,,,,,,,,
,,,TPS2,<R> [31:28] DMA Channel 2 Transmit Process State,28.,31.,RD,'STOP,RUN FTTD,RUN WS,RUN RDS,TSTMP,RSVD,RUN CTD',
,,,RPS2,<R> [27:24] DMA Channel 2 Receive Process State,24.,27.,RD,'STOP,RUN FRTD,RSVD,RUN WRP,SUSPND,TSTMP,RUN TRP',
NEWLINE,,,,,,,,,,,,,,,
,,,TPS1,<R> [23:20] DMA Channel 1 Transmit Process State,20.,23.,RD,'STOP,RUN FTTD,RUN WS,RUN RDS,TSTMP,RSVD,RUN CTD',
,,,RPS1,<R> [19:16] DMA Channel 1 Receive Process State,16.,19.,RD,'STOP,RUN FRTD,RSVD,RUN WRP,SUSPND,TSTMP,RUN TRP',
NEWLINE,,,,,,,,,,,,,,,
,,,TPS0,<R> [15:12] DMA Channel 0 Transmit Process State,12.,15.,RD,'STOP,RUN FTTD,RUN WS,RUN RDS,TSTMP,RSVD,RUN CTD',
,,,RPS0,<R> [11:8] DMA Channel 0 Receive Process State,8.,11.,RD,'STOP,RUN FRTD,RSVD,RUN WRP,SUSPND,TSTMP,RUN TRP',
NEWLINE,,,,,,,,,,,,,,,
,,,AXRHSTS,<R> [1] AXI Master Read Channel Status,1.,1.,RD,'INACTIVE,ACTIVE',,,,,,
,,,AXWHSTS,<R> [0] AXI Master Write Channel or AHB Master Status,0.,0.,RD,'INACTIVE,ACTIVE',,,,,,
,0x1040,32.,DMALEI,AXI LPI entry interval control register,,,,,,,,,,,
,,,LPIEI,<R/W> [3:0] LPI Entry Interval,0.,3.,,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x1100,32.,DMC0C,Channel 0 Control register,,,,,,,,,,,
,,,SPH,<R/W> [24] Split Headers,24.,24.,RW,,,,,,,,
,,,DSL,<R/W> [20:18] Descriptor Skip Length,18.,20,RW,,,,,,,,
,,,PBLx8,<R/W> [16] 8xPBL mode,16.,16.,RW,'DISABLE,ENABLE',,,,,,
,0x1104,32.,DMC0TC,Channel 0 Transmit Control register,,,,,,,,,,,
,,,TxPBL,<R/W> [21:16] Transmit Programmable Burst Length,16.,21.,RW,,,,,,,,
,,,IPBL,<R/W> [15] Ignore PBL Requirement,15.,15.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,OSF,<R/W> [4] Operate on Second Packet,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,ST,<R/W> [0] Start or Stop Transmission Command,0.,0.,RW,'STOP,START',,,,,,
,0x1108,32.,DMC0RC,Channel 0 Receive Control register,,,,,,,,,,,
,,,RPF,<R/W> [31] Rx Packet Flush,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,RxPBL,<R/W> [21:16] Receive Programmable Burst Length,16.,21.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RBSZ_13_4,<R/W> [14:4] Receive Buffer size High,4.,14.,RW,,,,,,,,
,,,RBSZ_3_0,<R> [3:1] Receive Buffer size Low,1.,3.,RW,,,,,,,,
,,,SR,<R/W> [0] Start or Stop Receive,0.,0.,RW,'STOP,START',,,,,,
,0x1110,32.,DMC0TLH,Channel 0 start address of the Transmit descriptor list,,,,,,,,,,,
,,,TDESHA,<R/W> [7:0] Start of Transmit List,0.,7.,RW,,,,,,,,
,0x1114,32.,DMC0TLA,Channel 0 Tx Descriptor List Address register,,,,,,,,,,,
,,,TDESLA,<R/W> [31:3] Start of Transmit List,3.,31.,RW,,,,,,,,
,0x1118,32.,DMC0RLH,Channel 0 start address of the Receive descriptor list,,,,,,,,,,,
,,,RDESHA,<R/W> [7:0] Start of Receive List,0.,7.,RW,,,,,,,,
,0x111C,32.,DMC0RLA,Channel 0 Tx Descriptor List Address register,,,,,,,,,,,
,,,RDESLA,<R/W> [31:3] Start of Receive List,3.,31.,RW,,,,,,,,
,0x1120,32.,DMC0TTP,Channel 0 Tx Descriptor Tail Pointer register,,,,,,,,,,,
,,,TDTP,<R/W> [31:3] Transmit Descriptor Tail Pointer,3.,31.,RW,,,,,,,,
,0x1128,32.,DMC0RTP,Channel 0 Rx Descriptor Tail Pointer register,,,,,,,,,,,
,,,RDTP,<R/W> [31:3] Receive Descriptor Tail Pointer,3.,31.,RW,,,,,,,,
,0x112C,32.,DMC0TRL,Channel 0 Tx Descriptor Ring Length register,,,,,,,,,,,
,,,TDRL,<R/W> [9:0] Transmit Descriptor Ring Length,0.,9.,RW,,,,,,,,
,0x1130,32.,DMC0RRL,Channel 0 Rx Descriptor Ring Length register,,,,,,,,,,,
,,,RDRL,<R/W> [9:0] Receive Descriptor Ring Length,0.,9.,RW,,,,,,,,
,0x1134,32.,DMC0IE,Channel 0 Interrupt Enable register,,,,,,,,,,,
,,,NIE,<R/W> [15] Normal Interrupt Summary Enable,15.,15.,RW,'DISABLE,ENABLE',,,,,,
,,,AIE,<R/W> [14] Abnormal Interrupt Summary Enable,14.,14.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CDEE,<R/W> [13] Context Descriptor Error Enable,13.,13.,RW,'DISABLE,ENABLE',,,,,,
,,,FBEE,<R/W> [12] Fatal Bus Error Enable,12.,12.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ERIE,<R/W> [11] Early Receive Interrupt Enable,11.,11.,RW,'DISABLE,ENABLE',,,,,,
,,,ETIE,<R/W> [10] Early Transmit Interrupt Enable,10.,10.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RWTE,<R/W> [9] Receive Watchdog Timeout Enable,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,RSE,<R/W> [8] Receive Stopped Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RBUE,<R/W> [7] Receive Buffer Unavailable Enable,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,RIE,<R/W> [6] Receive Interrupt Enable,6.,6.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TBUE,<R/W> [2] Transmit Buffer Unavailable Enable,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,TXSE,<R/W> [1] Transmit Stopped Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,TIE,<R/W> [0] Transmit Interrupt Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x1138,32.,DMC0RIWT,Channel 0 Receive Interrupt Watchdog Timer register,,,,,,,,,,,
,,,RWTU,<R/W> [17:16] Receive Interrupt Watchdog Timer Count Units,16.,17.,RW,,,,,,,,
,,,RWT,<R/W> [7:0] Receive Interrupt Watchdog Timer Count,0.,7.,RW,,,,,,,,
,0x113C,32.,DMC0SFCS,Channel 0 Control slot function/the status for Transmit path,,,,,,,,,,,
,,,RSN,<R> [19:16] Reference Slot Number,16.,19.,RD,,,,,,,,
,,,SIV,<R/W> [15:4] Slot Interval Value,4.,15.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ASC,<R/W> [1] Advance Slot Check,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,ESC,<R/W> [0] Enable Slot Comparison,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x1144,32.,DMC0CATD,Channel 0 Current Application Transmit Descriptor register,,,RD,,,,,,,,
,0x114C,32.,DMC0CARD,Channel 0 Current Application Receive Descriptor register,,,RD,,,,,,,,
,0x1154,32.,DMC0CATB,Channel 0 Current Application Transmit Buffer Address register,,,RD,,,,,,,,
,0x115C,32.,DMC0CARB,Channel 0 Current Application Transmit Buffer Address register,,,RD,,,,,,,,
,0x1160,32.,DMC0S,Channel 0 Current Application Receive Buffer Address register,,,,,,,,,,,
,,,REB,<R> [21:19] Rx DMA Error Bits,19.,21.,RD,,,,,,,,
,,,TEB,<R> [18:16] Tx DMA Error Bits,16.,18.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,NIS,<R/W> [15] Normal Interrupt Summary,15.,15.,RW,'INACTIVE,ACTIVE',,,,,,
,,,AIS,<R/W> [14] Abnormal Interrupt Summary,14.,14.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CDE,<R/W> [13] Context Descriptor Error,13.,13.,RW,'INACTIVE,ACTIVE',,,,,,
,,,FBE,<R/W> [12] Fatal Bus Error,12.,12.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ERI,<R/W> [11] Early Receive Interrupt,11.,11.,RW,'INACTIVE,ACTIVE',,,,,,
,,,ETI,<R/W> [10] Early Transmit Interrupt,10.,10.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RWT,<R/W> [9] Receive Watchdog Timeout,9.,9.,RW,'INACTIVE,ACTIVE',,,,,,
,,,RPS,<R/W> [8] Receive Process Stopped,8.,8.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RBU,<R/W> [7] Receive Buffer Unavailable,7.,7.,RW,'INACTIVE,ACTIVE',,,,,,
,,,RI,<R/W> [6] Receive Interrupt,6.,6.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TBU,<R/W> [2] Transmit Buffer Unavailable,2.,2.,RW,'INACTIVE,ACTIVE',,,,,,
,,,TPS,<R/W> [1] Transmit Process Stopped,1.,1.,RW,'INACTIVE,ACTIVE',,,,,,
,,,TI,<R/W> [0] Transmit Interrupt,0.,0.,RW,'INACTIVE,ACTIVE',,,,,,
,0x1164,32.,DMC0MFC,Channel 0 miss frame counter register,,,RD,,,,,,,,
,,,MFCO,<R> [15] Overflow status of the MFC Counter,15.,15.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MFC,<R> [10:0] Dropped Packet Counters,0.,10.,RD,,,,,,,,
,0x1168,32.,DMC0REC,Channel 0 frame counter of accepted by RX Parser,,,,,,,,,,,
,,,ECNT,<R> [11:0] ERI Counter,0.,11.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x1180,32.,DMC1C,Channel 1 Control register,,,,,,,,,,,
,,,SPH,<R/W> [24] Split Headers,24.,24.,RW,,,,,,,,
,,,DSL,<R/W> [20:18] Descriptor Skip Length,18.,20,RW,,,,,,,,
,,,PBLx8,<R/W> [16] 8xPBL mode,16.,16.,RW,'DISABLE,ENABLE',,,,,,
,0x1184,32.,DMC1TC,Channel 1 Transmit Control register,,,,,,,,,,,
,,,TxPBL,<R/W> [21:16] Transmit Programmable Burst Length,16.,21.,RW,,,,,,,,
,,,IPBL,<R/W> [15] Ignore PBL Requirement,15.,15.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,OSF,<R/W> [4] Operate on Second Packet,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,ST,<R/W> [0] Start or Stop Transmission Command,0.,0.,RW,'STOP,START',,,,,,
,0x1188,32.,DMC1RC,Channel 1 Receive Control register,,,,,,,,,,,
,,,RPF,<R/W> [31] Rx Packet Flush,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,RxPBL,<R/W> [21:16] Receive Programmable Burst Length,16.,21.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RBSZ_13_4,<R/W> [14:4] Receive Buffer size High,4.,14.,RW,,,,,,,,
,,,RBSZ_3_0,<R> [3:1] Receive Buffer size Low,1.,3.,RW,,,,,,,,
,,,SR,<R/W> [0] Start or Stop Receive,0.,0.,RW,'STOP,START',,,,,,
,0x1190,32.,DMC1TLH,Channel 1 start address of the Transmit descriptor list,,,,,,,,,,,
,,,TDESHA,<R/W> [7:0] Start of Transmit List,0.,7.,RW,,,,,,,,
,0x1194,32.,DMC1TLA,Channel 0 Tx Descriptor List Address register,,,,,,,,,,,
,,,TDESLA,<R/W> [31:3] Start of Transmit List,3.,31.,RW,,,,,,,,
,0x1198,32.,DMC1RLH,Channel 1 start address of the Receive descriptor list,,,,,,,,,,,
,,,RDESHA,<R/W> [7:0] Start of Receive List,0.,7.,RW,,,,,,,,
,0x119C,32.,DMC1RLA,Channel 1 Tx Descriptor List Address register,,,,,,,,,,,
,,,RDESLA,<R/W> [31:3] Start of Receive List,3.,31.,RW,,,,,,,,
,0x11A0,32.,DMC1TTP,Channel 1 Tx Descriptor Tail Pointer register,,,,,,,,,,,
,,,TDTP,<R/W> [31:3] Transmit Descriptor Tail Pointer,3.,31.,RW,,,,,,,,
,0x11A8,32.,DMC1RTP,Channel 1 Rx Descriptor Tail Pointer register,,,,,,,,,,,
,,,RDTP,<R/W> [31:3] Receive Descriptor Tail Pointer,3.,31.,RW,,,,,,,,
,0x11AC,32.,DMC1TRL,Channel 1 Tx Descriptor Ring Length register,,,,,,,,,,,
,,,TDRL,<R/W> [9:0] Transmit Descriptor Ring Length,0.,9.,RW,,,,,,,,
,0x11B0,32.,DMC1RRL,Channel 1 Rx Descriptor Ring Length register,,,,,,,,,,,
,,,RDRL,<R/W> [9:0] Receive Descriptor Ring Length,0.,9.,RW,,,,,,,,
,0x11B4,32.,DMC1IE,Channel 1 Interrupt Enable register,,,,,,,,,,,
,,,NIE,<R/W> [15] Normal Interrupt Summary Enable,15.,15.,RW,'DISABLE,ENABLE',,,,,,
,,,AIE,<R/W> [14] Abnormal Interrupt Summary Enable,14.,14.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CDEE,<R/W> [13] Context Descriptor Error Enable,13.,13.,RW,'DISABLE,ENABLE',,,,,,
,,,FBEE,<R/W> [12] Fatal Bus Error Enable,12.,12.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ERIE,<R/W> [11] Early Receive Interrupt Enable,11.,11.,RW,'DISABLE,ENABLE',,,,,,
,,,ETIE,<R/W> [10] Early Transmit Interrupt Enable,10.,10.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RWTE,<R/W> [9] Receive Watchdog Timeout Enable,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,RSE,<R/W> [8] Receive Stopped Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RBUE,<R/W> [7] Receive Buffer Unavailable Enable,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,RIE,<R/W> [6] Receive Interrupt Enable,6.,6.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TBUE,<R/W> [2] Transmit Buffer Unavailable Enable,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,TXSE,<R/W> [1] Transmit Stopped Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,TIE,<R/W> [0] Transmit Interrupt Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x11B8,32.,DMC1RIWT,Channel 1 Receive Interrupt Watchdog Timer register,,,,,,,,,,,
,,,RWTU,<R/W> [17:16] Receive Interrupt Watchdog Timer Count Units,16.,17.,RW,,,,,,,,
,,,RWT,<R/W> [7:0] Receive Interrupt Watchdog Timer Count,0.,7.,RW,,,,,,,,
,0x11BC,32.,DMC1SFCS,Channel 1 Control slot function/the status for Transmit path,,,,,,,,,,,
,,,RSN,<R> [19:16] Reference Slot Number,16.,19.,RD,,,,,,,,
,,,SIV,<R/W> [15:4] Slot Interval Value,4.,15.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ASC,<R/W> [1] Advance Slot Check,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,ESC,<R/W> [0] Enable Slot Comparison,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x11C4,32.,DMC1CATD,Channel 1 Current Application Transmit Descriptor register,,,,RD,,,,,,,
,0x11CC,32.,DMC1CARD,Channel 1 Current Application Receive Descriptor register,,,,RD,,,,,,,
,0x11D4,32.,DMC1CATB,Channel 1 Current Application Transmit Buffer Address register,,,,RD,,,,,,,
,0x11DC,32.,DMC1CARB,Channel 1 Current Application Transmit Buffer Address register,,,,RD,,,,,,,
,0x11E0,32.,DMC1S,Channel 1 Current Application Receive Buffer Address register,,,,,,,,,,,
,,,REB,<R> [21:19] Rx DMA Error Bits,19.,21.,,RD,,,,,,,
,,,TEB,<R> [18:16] Tx DMA Error Bits,16.,18.,,RD,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,NIS,<R/W> [15] Normal Interrupt Summary,15.,15.,,RW,'INACTIVE,ACTIVE',,,,,
,,,AIS,<R/W> [14] Abnormal Interrupt Summary,14.,14.,,RW,'INACTIVE,ACTIVE',,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CDE,<R/W> [13] Context Descriptor Error,13.,13.,,RW,'INACTIVE,ACTIVE',,,,,
,,,FBE,<R/W> [12] Fatal Bus Error,12.,12.,,RW,'INACTIVE,ACTIVE',,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ERI,<R/W> [11] Early Receive Interrupt,11.,11.,,RW,'INACTIVE,ACTIVE',,,,,
,,,ETI,<R/W> [10] Early Transmit Interrupt,10.,10.,,RW,'INACTIVE,ACTIVE',,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RWT,<R/W> [9] Receive Watchdog Timeout,9.,9.,,RW,'INACTIVE,ACTIVE',,,,,
,,,RPS,<R/W> [8] Receive Process Stopped,8.,8.,,RW,'INACTIVE,ACTIVE',,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RBU,<R/W> [7] Receive Buffer Unavailable,7.,7.,,RW,'INACTIVE,ACTIVE',,,,,
,,,RI,<R/W> [6] Receive Interrupt,6.,6.,,RW,'INACTIVE,ACTIVE',,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TBU,<R/W> [2] Transmit Buffer Unavailable,2.,2.,,RW,'INACTIVE,ACTIVE',,,,,
,,,TPS,<R/W> [1] Transmit Process Stopped,1.,1.,,RW,'INACTIVE,ACTIVE',,,,,
,,,TI,<R/W> [0] Transmit Interrupt,0.,0.,,RW,'INACTIVE,ACTIVE',,,,,
,0x11E4,32.,DMC1MFC,Channel 1 miss frame counter register,,,,RD,,,,,,,
,,,MFCO,<R> [15] Overflow status of the MFC Counter,15.,15.,,RD,'INACTIVE,ACTIVE',,,,,
,,,MFC,<R> [10:0] Dropped Packet Counters,0.,10.,,RD,,,,,,,
,0x11E8,32.,DMC1REC,Channel 1 frame counter of accepted by RX Parser,,,,,,,,,,,
,,,ECNT,<R> [11:0] ERI Counter,0.,11.,,RD,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x1200,32.,DMC2C,Channel 2 Control register,,,,,,,,,,,
,,,SPH,<R/W> [24] Split Headers,24.,24.,RW,,,,,,,,
,,,DSL,<R/W> [20:18] Descriptor Skip Length,18.,20,RW,,,,,,,,
,,,PBLx8,<R/W> [16] 8xPBL mode,16.,16.,RW,'DISABLE,ENABLE',,,,,,
,0x1204,32.,DMC2TC,Channel 2 Transmit Control register,,,,,,,,,,,
,,,TxPBL,<R/W> [21:16] Transmit Programmable Burst Length,16.,21.,RW,,,,,,,,
,,,IPBL,<R/W> [15] Ignore PBL Requirement,15.,15.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,OSF,<R/W> [4] Operate on Second Packet,4.,4.,RW,'DISABLE,ENABLE',,,,,,
,,,ST,<R/W> [0] Start or Stop Transmission Command,0.,0.,RW,'STOP,START',,,,,,
,0x1208,32.,DMC2RC,Channel 2 Receive Control register,,,,,,,,,,,
,,,RPF,<R/W> [31] Rx Packet Flush,31.,31.,RW,'DISABLE,ENABLE',,,,,,
,,,RxPBL,<R/W> [21:16] Receive Programmable Burst Length,16.,21.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RBSZ_13_4,<R/W> [14:4] Receive Buffer size High,4.,14.,RW,,,,,,,,
,,,RBSZ_3_0,<R> [3:1] Receive Buffer size Low,1.,3.,RW,,,,,,,,
,,,SR,<R/W> [0] Start or Stop Receive,0.,0.,RW,'STOP,START',,,,,,
,0x1210,32.,DMC2TLH,Channel 2 start address of the Transmit descriptor list,,,,,,,,,,,
,,,TDESHA,<R/W> [7:0] Start of Transmit List,0.,7.,RW,,,,,,,,
,0x1214,32.,DMC2TLA,Channel 2 Tx Descriptor List Address register,,,,,,,,,,,
,,,TDESLA,<R/W> [31:3] Start of Transmit List,3.,31.,RW,,,,,,,,
,0x1218,32.,DMC2RLH,Channel 2 start address of the Receive descriptor list,,,,,,,,,,,
,,,RDESHA,<R/W> [7:0] Start of Receive List,0.,7.,RW,,,,,,,,
,0x121C,32.,DMC2RLA,Channel 2 Tx Descriptor List Address register,,,,,,,,,,,
,,,RDESLA,<R/W> [31:3] Start of Receive List,3.,31.,RW,,,,,,,,
,0x1220,32.,DMC2TTP,Channel 2 Tx Descriptor Tail Pointer register,,,,,,,,,,,
,,,TDTP,<R/W> [31:3] Transmit Descriptor Tail Pointer,3.,31.,RW,,,,,,,,
,0x1228,32.,DMC2RTP,Channel 2 Rx Descriptor Tail Pointer register,,,,,,,,,,,
,,,RDTP,<R/W> [31:3] Receive Descriptor Tail Pointer,3.,31.,RW,,,,,,,,
,0x122C,32.,DMC2TRL,Channel 2 Tx Descriptor Ring Length register,,,,,,,,,,,
,,,TDRL,<R/W> [9:0] Transmit Descriptor Ring Length,0.,9.,RW,,,,,,,,
,0x1230,32.,DMC2RRL,Channel 2 Rx Descriptor Ring Length register,,,,,,,,,,,
,,,RDRL,<R/W> [9:0] Receive Descriptor Ring Length,0.,9.,RW,,,,,,,,
,0x1234,32.,DMC2IE,Channel 2 Interrupt Enable register,,,,,,,,,,,
,,,NIE,<R/W> [15] Normal Interrupt Summary Enable,15.,15.,RW,'DISABLE,ENABLE',,,,,,
,,,AIE,<R/W> [14] Abnormal Interrupt Summary Enable,14.,14.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CDEE,<R/W> [13] Context Descriptor Error Enable,13.,13.,RW,'DISABLE,ENABLE',,,,,,
,,,FBEE,<R/W> [12] Fatal Bus Error Enable,12.,12.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ERIE,<R/W> [11] Early Receive Interrupt Enable,11.,11.,RW,'DISABLE,ENABLE',,,,,,
,,,ETIE,<R/W> [10] Early Transmit Interrupt Enable,10.,10.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RWTE,<R/W> [9] Receive Watchdog Timeout Enable,9.,9.,RW,'DISABLE,ENABLE',,,,,,
,,,RSE,<R/W> [8] Receive Stopped Enable,8.,8.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RBUE,<R/W> [7] Receive Buffer Unavailable Enable,7.,7.,RW,'DISABLE,ENABLE',,,,,,
,,,RIE,<R/W> [6] Receive Interrupt Enable,6.,6.,RW,'DISABLE,ENABLE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TBUE,<R/W> [2] Transmit Buffer Unavailable Enable,2.,2.,RW,'DISABLE,ENABLE',,,,,,
,,,TXSE,<R/W> [1] Transmit Stopped Enable,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,TIE,<R/W> [0] Transmit Interrupt Enable,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x1238,32.,DMC2RIWT,Channel 2 Receive Interrupt Watchdog Timer register,,,,,,,,,,,
,,,RWTU,<R/W> [17:16] Receive Interrupt Watchdog Timer Count Units,16.,17.,RW,,,,,,,,
,,,RWT,<R/W> [7:0] Receive Interrupt Watchdog Timer Count,0.,7.,RW,,,,,,,,
,0x123C,32.,DMC2SFCS,Channel 2 Control slot function/the status for Transmit path,,,,,,,,,,,
,,,RSN,<R> [19:16] Reference Slot Number,16.,19.,RD,,,,,,,,
,,,SIV,<R/W> [15:4] Slot Interval Value,4.,15.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ASC,<R/W> [1] Advance Slot Check,1.,1.,RW,'DISABLE,ENABLE',,,,,,
,,,ESC,<R/W> [0] Enable Slot Comparison,0.,0.,RW,'DISABLE,ENABLE',,,,,,
,0x1244,32.,DMC2CATD,Channel 2 Current Application Transmit Descriptor register,,,RD,,,,,,,,
,0x124C,32.,DMC2CARD,Channel 2 Current Application Receive Descriptor register,,,RD,,,,,,,,
,0x1254,32.,DMC2CATB,Channel 2 Current Application Transmit Buffer Address register,,,RD,,,,,,,,
,0x125C,32.,DMC2CARB,Channel 2 Current Application Transmit Buffer Address register,,,RD,,,,,,,,
,0x1260,32.,DMC2S,Channel 2 Current Application Receive Buffer Address register,,,,,,,,,,,
,,,REB,<R> [21:19] Rx DMA Error Bits,19.,21.,RD,,,,,,,,
,,,TEB,<R> [18:16] Tx DMA Error Bits,16.,18.,RD,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,NIS,<R/W> [15] Normal Interrupt Summary,15.,15.,RW,'INACTIVE,ACTIVE',,,,,,
,,,AIS,<R/W> [14] Abnormal Interrupt Summary,14.,14.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,CDE,<R/W> [13] Context Descriptor Error,13.,13.,RW,'INACTIVE,ACTIVE',,,,,,
,,,FBE,<R/W> [12] Fatal Bus Error,12.,12.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,ERI,<R/W> [11] Early Receive Interrupt,11.,11.,RW,'INACTIVE,ACTIVE',,,,,,
,,,ETI,<R/W> [10] Early Transmit Interrupt,10.,10.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RWT,<R/W> [9] Receive Watchdog Timeout,9.,9.,RW,'INACTIVE,ACTIVE',,,,,,
,,,RPS,<R/W> [8] Receive Process Stopped,8.,8.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RBU,<R/W> [7] Receive Buffer Unavailable,7.,7.,RW,'INACTIVE,ACTIVE',,,,,,
,,,RI,<R/W> [6] Receive Interrupt,6.,6.,RW,'INACTIVE,ACTIVE',,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TBU,<R/W> [2] Transmit Buffer Unavailable,2.,2.,RW,'INACTIVE,ACTIVE',,,,,,
,,,TPS,<R/W> [1] Transmit Process Stopped,1.,1.,RW,'INACTIVE,ACTIVE',,,,,,
,,,TI,<R/W> [0] Transmit Interrupt,0.,0.,RW,'INACTIVE,ACTIVE',,,,,,
,0x1264,32.,DMC2MFC,Channel 2 miss frame counter register,,,RD,,,,,,,,
,,,MFCO,<R> [15] Overflow status of the MFC Counter,15.,15.,RD,'INACTIVE,ACTIVE',,,,,,
,,,MFC,<R> [10:0] Dropped Packet Counters,0.,10.,RD,,,,,,,,
,0x1268,32.,DMC2REC,Channel 2 frame counter of accepted by RX Parser,,,,,,,,,,,
,,,ECNT,<R> [11:0] ERI Counter,0.,11.,RD,,,,,,,,
TREE.END,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,
TREE "Delay Control",,,,,,,,,,,,,,,
BASE 0xA0900000,,,,,,,,,,,,,,,
,0x2000,32.,DLYCON0,Delay control register 0,,,,,,,,,,,
,,,TXER,<R/W> [28:24] Delay step of TXER input,24.,28.,RW,,,,,,,,
,,,TXEN,<R/W> [20:16] Delay step of TXEN input,16.,20.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXCLKO_INV,<R/W> [15] Inverting of TXCLK output,15.,15.,RW,'NORMAL,INVERT',,,,,,
,,,TXCLKO,<R/W> [12:8] Delay step of TXCLK output,8.,12.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXCLKI_INV,<R/W> [7] Inverting of TXCLK input,7.,7.,RW,'NORMAL,INVERT',,,,,,
,,,TXCLKI,<R/W> [4:0] Delay step of TXCLK input,0.,4.,RW,,,,,,,,
,0x2004,32.,DLYCON1,Delay control register 1,,,,,,,,,,,
,,,TXD3,<R/W> [28:24] Delay step of TXD3 output,24.,28.,RW,,,,,,,,
,,,TXD2,<R/W> [20:16] Delay step of TXD2 output,16.,20.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXD1,<R/W> [12:8] Delay step of TXD1 output,8.,12.,RW,,,,,,,,
,,,TXD0,<R/W> [4:0] Delay step of TXD0 output,0.,4.,RW,,,,,,,,
,0x2008,32.,DLYCON2,Delay control register 2,,,,,,,,,,,
,,,TXD7,<R/W> [28:24] Delay step of TXD7 output,24.,28.,RW,,,,,,,,
,,,TXD6,<R/W> [20:16] Delay step of TXD6 output,16.,20.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,TXD5,<R/W> [12:8] Delay step of TXD5 output,8.,12.,RW,,,,,,,,
,,,TXD4,<R/W> [4:0] Delay step of TXD4 output,0.,4.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,0x200C,32.,DLYCON3,Delay control register 3,,,,,,,,,,,
,,,RXER,<R/W> [28:24] Delay step of RXER input,24.,28.,RW,,,,,,,,
,,,RXDV,<R/W> [20:16] Delay step of RXDV input,16.,20.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXCLKI_INV,<R/W> [7] Inverting of RXCLK input,7.,7.,RW,'NORMAL,INVERT',,,,,,
,,,RXCLKI,<R/W> [4:0] Delay step of RXCLK input,0.,4.,RW,,,,,,,,
,0x2010,32.,DLYCON4,Delay control register 4,,,,,,,,,,,
,,,RXD3,<R/W> [28:24] Delay step of RXD3 input,24.,28.,RW,,,,,,,,
,,,RXD2,<R/W> [20:16] Delay step of RXD2 input,16.,20.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXD1,<R/W> [12:8] Delay step of RXD1 input,8.,12.,RW,,,,,,,,
,,,RXD0,<R/W> [4:0] Delay step of RXD0 input,0.,4.,RW,,,,,,,,
,0x2014,32.,DLYCON5,Delay control register 5,,,,,,,,,,,
,,,RXD7,<R/W> [28:24] Delay step of RXD7 input,24.,28.,RW,,,,,,,,
,,,RXD6,<R/W> [20:16] Delay step of RXD6 input,16.,20.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RXD5,<R/W> [12:8] Delay step of RXD5 input,8.,12.,RW,,,,,,,,
,,,RXD4,<R/W> [4:0] Delay step of RXD4 input,0.,4.,RW,,,,,,,,
,0x2018,32.,DLYCON6,Delay control register 6,,,,,,,,,,,
,,,CRS,<R/W> [12:8] Delay step of CRS input,8.,12.,RW,,,,,,,,
,,,COL,<R/W> [4:0] Delay step of COL input,0.,4.,RW,,,,,,,,
TREE.END,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,
TREE "GMAC Configuration",,,,,,,,,,,,,,,
BASE 0xA0900000,,,,,,,,,,,,,,,
,0x3000,32.,GMAC_CFG0,GMAC Configuration Register0,,,,,,,,,,,
,,,TR,<R/W> [28] TX Register Set,28.,28.,RW,,,,,,,,
,,,TXDIV,<R/W> [25:20] TX divider,20.,25.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,RR,<R/W> [12] RX Register Set,12.,12.,RW,,,,,,,,
,,,RXDIV,<R/W> [9:4] RX divider,4.,9.,RW,,,,,,,,
,0x3004,32.,GMAC_CFG1,GMAC Configuration Register1,,,,,,,,,,,
,,,CE,<R/W> [28] Clock Enable,28.,28.,RW,'DISABLE,ENABLE',,,,,,
,,,PHY_INFSEL,<R/W> [26:24] PHY Interface Select,24.,26.,RW,'GMII/MII,RGMII,RSVD,RSVD,RSVD,RSVD,RSVD,RSVD'
NEWLINE,,,,,,,,,,,,,,,
,,,FCTRL,<R/W> [21:20] Sideband Flow Control,20.,21.,RW,,,,,,,,
,,,TCO,<R/W> [16] TX Clock Out Enable,16.,16.,RW,'DISABLE,ENABLE',,,,,,
,,,MAC_SPEED,<R> [1:0] Sideband MAC Speed Control,0.,1.,RD,'1000M,1000M,10M,100M',,,,
,0x3008,32.,GMAC_CFG2,GMAC Configuration Register2 "Unused",,,,,,,,,,,
,,,PTP_AUX_TX_TRIG,<R/W> [23:20] Auxiliary Timestamp Trigger,20.,23.,RW,,,,,,,,
,,,GMAC_GPI,<R/W> [19:16] General Purpose Input,16.,19.,RW,,,,,,,,
NEWLINE,,,,,,,,,,,,,,,
,,,MAC_PTP_PPS,<R> [4] Pulse Per Second,4.,4.,RD,,,,,,,,
,,,GMAC_GPO,<R> [3:0] General Purpose Output,0.,3.,RD,,,,,,,,
TEXTLINE "GMAC_CFG3",,,,,,,,,,,,,,,
TEXTLINE "GMAC_CFG4",,,,,,,,,,,,,,,
TEXTLINE "GMAC_CFG5",,,,,,,,,,,,,,,
TREE.END,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,
TREE "GMAC Memory",,,,,,,,,,,,,,,
BASE 0xA0900000,,,,,,,,,,,,,,,
,0x4000,32.,TEEE,TX Even ECC enable control register,,,RW,,,,,,,,
,0x4004,32.,TEECE,TX Even ECC Fault check enable control register,,,RW,,,,,,,,
,0x4008,32.,TEESC,TX Even ECC Fault status clear register,,,RW,,,,,,,,
,0x400C,32.,TEDM0,TX Even Data Mask [31:00],,,RW,,,,,,,,
,0x4010,32.,TEDM1,TX Even Data Mask [63:32],,,RW,,,,,,,,
,0x4014,32.,TEDM2,TX Even Data Mask [67:64],,,RW,,,,,,,,
,0x4018,32.,TEEM,TX Even ECC Data Mask [31:00],,,RW,,,,,,,,
,0x401C,32.,TEEFRC,TX Even ECC Fault request control register,,,RW,,,,,,,,
,0x4020,32.,TEERFS,TX Even ECC Fault status register "Before Masking",,,RD,,,,,,,,
,0x4024,32.,TEEEFS,TX Even ECC Fault status register "After Masking",,,RD,,,,,,,,
,0x4028,32.,TEFA,TX Even ECC Fault address register,,,RD,,,,,,,,
,0x402C,32.,TEFS,TX Even ECC Fault syndrome register,,,RD,,,,,,,,
,0x4030,32.,TOEE,TX Odd ECC enable control register,,,RW,,,,,,,,
,0x4034,32.,TOECE,TX Odd ECC Fault check enable control register,,,RW,,,,,,,,
,0x4038,32.,TOESC,TX Odd ECC Fault status clear register,,,RW,,,,,,,,
,0x403C,32.,TODM0,TX Odd Data Mask [31:00],,,RW,,,,,,,,
,0x4040,32.,TODM1,TX Odd Data Mask [63:32],,,RW,,,,,,,,
,0x4044,32.,TODM2,TX Odd Data Mask [67:64],,,RW,,,,,,,,
,0x4048,32.,TOEM,TX Odd ECC Data Mask [31:00],,,RW,,,,,,,,
,0x404C,32.,TOEFRC,TX Odd ECC Fault request control register,,,RW,,,,,,,,
,0x4050,32.,TOERFS,TX Odd ECC Fault status register "Before Masking",,,RD,,,,,,,,
,0x4054,32.,TOEEFS,TX Odd ECC Fault status register "After Masking",,,RD,,,,,,,,
,0x4058,32.,TOFA,TX Odd ECC Fault address register,,,RD,,,,,,,,
,0x405C,32.,TOFS,TX Odd ECC Fault syndrome register,,,RD,,,,,,,,
,0x4060,32.,REEE,RX Even ECC enable control register,,,RW,,,,,,,,
,0x4064,32.,REECE,RX Even ECC Fault check enable control register,,,RW,,,,,,,,
,0x4068,32.,REESC,RX Even ECC Fault status clear register,,,RW,,,,,,,,
,0x406C,32.,REDM0,RX Even Data Mask [31:00],,,RW,,,,,,,,
,0x4070,32.,REDM1,RX Even Data Mask [63:32],,,RW,,,,,,,,
,0x4074,32.,REDM2,RX Even Data Mask [67:64],,,RW,,,,,,,,
,0x4078,32.,REEM,RX Even ECC Data Mask [31:00],,,RW,,,,,,,,
,0x407C,32.,REEFRC,RX Even ECC Fault request control register,,,RW,,,,,,,,
,0x4080,32.,REERFS,RX Even ECC Fault status register "Before Masking",,,RD,,,,,,,,
,0x4084,32.,REEEFS,RX Even ECC Fault status register "After Masking",,,RD,,,,,,,,
,0x4088,32.,REFA,RX Even ECC Fault address register,,,RD,,,,,,,,
,0x408C,32.,REFS,RX Even ECC Fault syndrome register,,,RD,,,,,,,,
,0x4090,32.,ROEE,RX Odd ECC enable control register,,,RW,,,,,,,,
,0x4094,32.,ROECE,RX Odd ECC Fault check enable control register,,,RW,,,,,,,,
,0x4098,32.,ROESC,RX Odd ECC Fault status clear register,,,RW,,,,,,,,
,0x409C,32.,RODM0,RX Odd Data Mask [31:00],,,RW,,,,,,,,
,0x40A0,32.,RODM1,RX Odd Data Mask [63:32],,,RW,,,,,,,,
,0x40A4,32.,RODM2,RX Odd Data Mask [67:64],,,RW,,,,,,,,
,0x40A8,32.,ROEM,RX Odd ECC Data Mask [31:00],,,RW,,,,,,,,
,0x40AC,32.,ROEFRC,RX Odd ECC Fault request control register,,,RW,,,,,,,,
,0x40B0,32.,ROERFS,RX Odd ECC Fault status register "Before Masking",,,RD,,,,,,,,
,0x40B4,32.,ROEEFS,RX Odd ECC Fault status register "After Masking",,,RD,,,,,,,,
,0x40B8,32.,ROFA,RX Odd ECC Fault address register,,,RD,,,,,,,,
,0x40BC,32.,ROFS,RX Odd ECC Fault syndrome register,,,RD,,,,,,,,
,0x40C0,32.,PW,Password register,,,RW,,,,,,,,
,0x40C4,32.,LOCK,Protected Register Lock register,,,RW,,,,,,,,
,0x40C8,32.,SFE,Soft fault enable register,,,RW,,,,,,,,
,0x40CC,32.,SFS,Soft fault Status register,,,RW,,,,,,,,
,0x40D0,32.,SFC,Soft fault Control register,,,RW,,,,,,,,
,0x40D4,32.,SFCS,Soft fault Control status register,,,RW,,,,,,,,
TREE.END,,,,,,,,,,,,,,,
TREE.END,,,,,,,,,,,,,,,
CSV.OFF,,,,,,,,,,,,,,,