// Seed: 2180723323
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    output supply1 id_9,
    input wand id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13
);
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    output uwire id_6
);
  tri id_8;
  assign id_6 = id_3 != |id_8;
  logic [7:0] id_9;
  module_0(
      id_3, id_2, id_1, id_3, id_5, id_3, id_3, id_1, id_3, id_2, id_1, id_3, id_1, id_1
  );
  assign id_9[1 : 1!=1] = 1;
endmodule
