

================================================================
== Vitis HLS Report for 'triangular_Pipeline_VITIS_LOOP_7_2'
================================================================
* Date:           Wed Apr  5 23:45:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.490 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_2  |        ?|        ?|         7|          2|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    305|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     392|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     392|    434|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_14s_7ns_14_4_1_U2  |mul_mul_14s_7ns_14_4_1  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_140_p2         |         +|   0|  0|  71|          64|           2|
    |add_ln8_1_fu_165_p2       |         +|   0|  0|  21|          14|          14|
    |add_ln8_fu_150_p2         |         +|   0|  0|  21|          14|          14|
    |A_d0                      |         -|   0|  0|  39|          32|          32|
    |addr_cmp11_fu_184_p2      |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_159_p2        |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln7_fu_135_p2        |      icmp|   0|  0|  29|          64|          64|
    |reuse_select12_fu_202_p3  |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_177_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 305|         319|         320|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_sig_allocacmp_reuse_reg_load  |   9|          2|   32|         64|
    |k_fu_52                          |   9|          2|   64|        128|
    |reuse_addr_reg_fu_44             |   9|          2|   64|        128|
    |reuse_reg_fu_48                  |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  77|         17|  196|        393|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_addr_1_reg_298                  |  14|   0|   14|          0|
    |addr_cmp11_reg_308                |   1|   0|    1|          0|
    |addr_cmp_reg_293                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln7_reg_279                  |   1|   0|    1|          0|
    |k_1_reg_269                       |  64|   0|   64|          0|
    |k_fu_52                           |  64|   0|   64|          0|
    |mul_ln8_1_reg_283                 |  14|   0|   14|          0|
    |mul_ln8_reg_313                   |  32|   0|   32|          0|
    |reuse_addr_reg_fu_44              |  64|   0|   64|          0|
    |reuse_reg_fu_48                   |  32|   0|   32|          0|
    |reuse_select_reg_303              |  32|   0|   32|          0|
    |icmp_ln7_reg_279                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 392|  32|  329|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_7_2|  return value|
|indvars_iv  |   in|   64|     ap_none|                          indvars_iv|        scalar|
|i_1         |   in|   14|     ap_none|                                 i_1|        scalar|
|A_address0  |  out|   14|   ap_memory|                                   A|         array|
|A_ce0       |  out|    1|   ap_memory|                                   A|         array|
|A_we0       |  out|    1|   ap_memory|                                   A|         array|
|A_d0        |  out|   32|   ap_memory|                                   A|         array|
|A_q0        |   in|   32|   ap_memory|                                   A|         array|
|A_address1  |  out|   14|   ap_memory|                                   A|         array|
|A_ce1       |  out|    1|   ap_memory|                                   A|         array|
|A_q1        |   in|   32|   ap_memory|                                   A|         array|
|idxprom11   |   in|   14|     ap_none|                           idxprom11|        scalar|
|select_ln7  |   in|   64|     ap_none|                          select_ln7|        scalar|
|x_load      |   in|   32|     ap_none|                              x_load|        scalar|
+------------+-----+-----+------------+------------------------------------+--------------+

