// Seed: 1110526395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    input wand id_3,
    output wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    output wire id_8,
    input wire id_9
);
  wire id_11;
  assign id_11 = 1;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  wire id_12;
endmodule
