{"Source Block": ["oh/src/mio/hdl/mrx_io.v@91:103@HdlStmAssign", "\t     .q2\t\t\t(ddr_odd[IOW/2-1:0]),\n\t     .clk\t\t\t(rx_clk),\n\t     .ce\t\t\t(rx_access),\n\t     .din\t\t\t(rx_packet[IOW/2-1:0]));\n\n   assign ddr_data[IOW-1:0] = (iowidth[1:0]==2'b00) ? {ddr_odd[7:0],ddr_even[7:0]}   :\n\t\t\t      (iowidth[1:0]==2'b01) ? {ddr_odd[15:0],ddr_even[15:0]} :\n\t\t\t                              {ddr_odd[31:0],ddr_even[31:0]};\n    \n   // SDR\n   always @ (posedge rx_clk)\n     if(rx_access)\n       sdr_data[IOW-1:0] <= rx_packet[IOW-1:0];\n"], "Clone Blocks": [["oh/src/mio/hdl/mrx_io.v@96:108", "   assign ddr_data[IOW-1:0] = (iowidth[1:0]==2'b00) ? {ddr_odd[7:0],ddr_even[7:0]}   :\n\t\t\t      (iowidth[1:0]==2'b01) ? {ddr_odd[15:0],ddr_even[15:0]} :\n\t\t\t                              {ddr_odd[31:0],ddr_even[31:0]};\n    \n   // SDR\n   always @ (posedge rx_clk)\n     if(rx_access)\n       sdr_data[IOW-1:0] <= rx_packet[IOW-1:0];\n\n   // select between ddr/sdr data\n   assign io_data[IOW-1:0]   = ddr_mode ? ddr_data[IOW-1:0] :\n                                          sdr_data[IOW-1:0];\n\n"]], "Diff Content": {"Delete": [[96, "   assign ddr_data[IOW-1:0] = (iowidth[1:0]==2'b00) ? {ddr_odd[7:0],ddr_even[7:0]}   :\n"], [97, "\t\t\t      (iowidth[1:0]==2'b01) ? {ddr_odd[15:0],ddr_even[15:0]} :\n"]], "Add": [[97, "   assign ddr_data[IOW-1:0] = (iowidth[1:0]==2'b00) ? {ddr_odd[3:0],ddr_even[3:0]}   :\n"], [97, "\t\t\t      (iowidth[1:0]==2'b01) ? {ddr_odd[7:0],ddr_even[7:0]}   :\n"], [97, "\t\t\t      (iowidth[1:0]==2'b10) ? {ddr_odd[15:0],ddr_even[15:0]} :\n"]]}}