// Seed: 727356465
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_22 = id_8++;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wor id_5
    , id_26,
    input tri0 id_6,
    output tri id_7,
    input supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    output supply0 id_12,
    output uwire id_13,
    output supply0 id_14,
    input wor id_15,
    input wand id_16,
    input supply1 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input wor id_20,
    input tri1 id_21,
    input supply0 id_22,
    input tri0 id_23,
    input wand id_24
);
  wire id_27;
  module_0(
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
