$date
	Fri Sep 21 00:38:09 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " sinal $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#4
1"
#8
0"
#12
1!
#16
1"
#20
0"
#24
0!
#28
1"
#32
0"
#36
1!
#40
1"
#44
0"
#48
0!
#52
1"
#56
0"
#60
1!
#64
1"
#68
0"
#72
0!
#76
1"
#80
0"
#84
1!
#88
1"
#92
0"
#96
0!
#100
1"
#104
0"
#108
1!
#112
1"
#116
0"
#120
0!
#124
1"
#128
0"
#132
1!
#136
1"
#140
0"
#144
0!
#148
1"
#152
0"
#156
1!
#160
1"
#164
0"
#168
0!
#172
1"
#176
0"
#180
1!
#184
1"
#188
0"
#192
0!
#196
1"
#200
0"
#204
1!
#208
1"
#212
0"
#216
0!
#220
1"
#224
0"
#228
1!
#232
1"
#236
0"
#240
0!
#244
1"
#248
0"
#252
1!
#256
1"
#260
0"
#264
0!
#268
1"
#272
0"
#276
1!
#280
1"
#284
0"
#288
0!
#292
1"
#296
0"
#300
1!
#304
1"
#308
0"
#312
0!
#316
1"
#320
0"
#324
1!
#328
1"
#332
0"
#336
0!
#340
1"
#344
0"
#348
1!
#352
1"
#356
0"
#360
0!
#364
1"
#368
0"
#372
1!
#376
1"
#380
0"
#384
0!
#388
1"
#392
0"
#396
1!
#400
1"
#404
0"
#408
0!
#412
1"
#416
0"
#420
1!
#424
1"
#428
0"
#432
0!
#436
1"
#440
0"
#444
1!
#448
1"
#452
0"
#456
0!
#460
1"
#464
0"
#468
1!
#472
1"
#476
0"
#480
0!
