// Seed: 1991402164
module module_0 (
    input tri1 id_0
);
  assign id_2 = id_2;
  wire id_4, id_5;
  wire id_6;
  assign id_3 = id_6;
endmodule
macromodule module_1 (
    input wor id_0,
    input wire id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply1 id_7
);
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_3;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
