Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8146f71d42e240af9c3465a3b2c60a25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot spi_slave_tb_behav xil_defaultlib.spi_slave_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.tb_pack
Compiling architecture rtl of entity xil_defaultlib.spi_slave [spi_slave_default]
Compiling architecture rtl of entity xil_defaultlib.spi_slave_tb
Built simulation snapshot spi_slave_tb_behav
