Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct  3 20:36:30 2018
| Host         : LAPTOP-07F69O5Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file matrixmul_control_sets_placed.rpt
| Design       : matrixmul
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |              13 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+------------------+------------------+------------------+----------------+
| Clock Signal |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------+------------------+------------------+----------------+
|  ap_clk      | ap_CS_fsm_state2 |                  |                2 |              5 |
|  ap_clk      |                  | ap_rst           |                2 |              6 |
|  ap_clk      |                  |                  |                3 |              8 |
|  ap_clk      | ap_CS_fsm_state3 |                  |                2 |              8 |
+--------------+------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     2 |
+--------+-----------------------+


