;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @0, @2
	MOV @0, @2
	JMZ <127, #136
	JMZ @72, #200
	JMZ <127, #136
	SUB @127, 106
	SLT @21, <106
	SUB @127, 106
	JMZ <127, #136
	JMZ <127, #136
	DAT #21, #106
	JMZ <127, #136
	SUB 550, 60
	CMP <-17, <-20
	CMP <-17, <-20
	SUB 101, 6
	CMP -7, <-20
	DJN -1, @-20
	CMP 1, -1
	DJN -1, @-20
	MOV 270, 67
	CMP @0, <-0
	SPL 0, <402
	JMN @12, #200
	MOV 30, 9
	JMZ <127, #6
	DJN -1, @-20
	ADD 30, 9
	ADD 30, 9
	SPL @300, 91
	MOV -81, <28
	MOV -81, <28
	JMZ 1, 20
	SUB @-127, 100
	SUB 12, @10
	MOV 97, <-20
	ADD -1, -820
	ADD -1, -820
	SLT 101, 6
	JMP @72, #200
	JMP 10, #10
	CMP @0, <-0
	JMZ 97, <-23
	ADD -60, 607
	SPL 0, <402
