

================================================================
== Vitis HLS Report for 'resizeNNBilinear_9_1080_1920_1_640_640_2_2_s'
================================================================
* Date:           Mon Nov 16 16:18:46 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        resizeTry
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.817 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2090405|  2090405| 20.904 ms | 20.904 ms |  2090405|  2090405|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_331_1_VITIS_LOOP_336_2  |     3840|     3840|         2|          1|          1|  3840|    yes   |
        |- VITIS_LOOP_381_4                   |  2086561|  2086561|      1932|          -|          -|  1080|    no    |
        | + VITIS_LOOP_388_5                  |     1927|     1927|         9|          1|          1|  1920|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 9, States = { 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 18 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 9 
18 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_dst_4181, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_src_4180, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specresourcelimit_ln0 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64, void @empty_1, void @empty_1, void @scaleCompute_MD_17_MC_AC_42_MC_AC_20_MC_AC_48_MC_AC_16_MC_AC_2_OD_str, void @empty_1"   --->   Operation 21 'specresourcelimit' 'specresourcelimit_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specresourcelimit_ln0 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64, void @empty_1, void @empty_1, void @scaleCompute_MD_17_MC_AC_42_MC_AC_20_MC_AC_48_MC_AC_16_MC_AC_2_OD_str, void @empty_1"   --->   Operation 22 'specresourcelimit' 'specresourcelimit_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specresourcelimit_ln0 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64, void @empty_1, void @empty_1, void @empty_8, void @empty_1"   --->   Operation 23 'specresourcelimit' 'specresourcelimit_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%line_buffer_V_0_0 = alloca i64" [source/xf_resize_nn_bilinear.hpp:323]   --->   Operation 24 'alloca' 'line_buffer_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%line_buffer_V_1_0 = alloca i64" [source/xf_resize_nn_bilinear.hpp:323]   --->   Operation 25 'alloca' 'line_buffer_V_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%line_buffer_V_2_0 = alloca i64" [source/xf_resize_nn_bilinear.hpp:323]   --->   Operation 26 'alloca' 'line_buffer_V_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%br_ln331 = br void %bb2121" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 27 'br' 'br_ln331' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12, void %_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i12 %add_ln331, void %bb2121.split116" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i2, void %_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i2 %select_ln331_1, void %bb2121.split116" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i11, void %_ZN9ap_ufixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i11 %add_ln336, void %bb2121.split116" [source/xf_resize_nn_bilinear.hpp:336]   --->   Operation 30 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%icmp_ln331 = icmp_eq  i12 %indvar_flatten, i12" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 31 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.96ns)   --->   "%add_ln331 = add i12 %indvar_flatten, i12" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 32 'add' 'add_ln331' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln331 = br i1 %icmp_ln331, void %._crit_edge2056.loopexit, void %arrayctor.loop46" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 33 'br' 'br_ln331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln336 = icmp_eq  i11 %j, i11" [source/xf_resize_nn_bilinear.hpp:336]   --->   Operation 34 'icmp' 'icmp_ln336' <Predicate = (!icmp_ln331)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.45ns)   --->   "%select_ln331 = select i1 %icmp_ln336, i11, i11 %j" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 35 'select' 'select_ln331' <Predicate = (!icmp_ln331)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.62ns)   --->   "%add_ln331_1 = add i2, i2 %i" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 36 'add' 'add_ln331_1' <Predicate = (!icmp_ln331)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.26ns)   --->   "%select_ln331_1 = select i1 %icmp_ln336, i2 %add_ln331_1, i2 %i" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 37 'select' 'select_ln331_1' <Predicate = (!icmp_ln331)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i2 %select_ln331_1" [source/xf_resize_nn_bilinear.hpp:331]   --->   Operation 38 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %trunc_ln331, void %branch0, void %branch1"   --->   Operation 39 'br' 'br_ln324' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.94ns)   --->   "%add_ln336 = add i11 %select_ln331, i11" [source/xf_resize_nn_bilinear.hpp:336]   --->   Operation 40 'add' 'add_ln336' <Predicate = (!icmp_ln331)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb2121"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln331)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_331_1_VITIS_LOOP_336_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i11 %select_ln331" [source/xf_resize_nn_bilinear.hpp:336]   --->   Operation 44 'zext' 'zext_ln336' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln336 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1" [source/xf_resize_nn_bilinear.hpp:336]   --->   Operation 45 'specpipeline' 'specpipeline_ln336' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [source/xf_resize_nn_bilinear.hpp:336]   --->   Operation 46 'specloopname' 'specloopname_ln336' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.94ns)   --->   "%tmp_V_4 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_src_4180" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'read' 'tmp_V_4' <Predicate = (!icmp_ln331)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%line_buffer_V_0_0_addr = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln336" [source/xf_resize_nn_bilinear.hpp:343]   --->   Operation 48 'getelementptr' 'line_buffer_V_0_0_addr' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%line_buffer_V_1_0_addr = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln336" [source/xf_resize_nn_bilinear.hpp:343]   --->   Operation 49 'getelementptr' 'line_buffer_V_1_0_addr' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.35ns)   --->   "%store_ln324 = store i24 %tmp_V_4, i11 %line_buffer_V_0_0_addr"   --->   Operation 50 'store' 'store_ln324' <Predicate = (!trunc_ln331)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb2121.split116"   --->   Operation 51 'br' 'br_ln324' <Predicate = (!trunc_ln331)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln324 = store i24 %tmp_V_4, i11 %line_buffer_V_1_0_addr"   --->   Operation 52 'store' 'store_ln324' <Predicate = (trunc_ln331)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb2121.split116"   --->   Operation 53 'br' 'br_ln324' <Predicate = (trunc_ln331)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.47>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32"   --->   Operation 54 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%indexy_V_0 = alloca i32"   --->   Operation 55 'alloca' 'indexy_V_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%nextYScale_V_1 = alloca i32"   --->   Operation 56 'alloca' 'nextYScale_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (5.47ns)   --->   "%Xscale64 = call i34 @xfUDivResize, i43"   --->   Operation 57 'call' 'Xscale64' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [1/1] (0.75ns)   --->   "%store_ln381 = store i17, i17 %nextYScale_V_1" [source/xf_resize_nn_bilinear.hpp:381]   --->   Operation 58 'store' 'store_ln381' <Predicate = true> <Delay = 0.75>
ST_4 : Operation 59 [1/1] (0.75ns)   --->   "%store_ln381 = store i17, i17 %indexy_V_0" [source/xf_resize_nn_bilinear.hpp:381]   --->   Operation 59 'store' 'store_ln381' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 5.47>
ST_5 : Operation 60 [1/1] (5.47ns)   --->   "%Yscale64 = call i34 @xfUDivResize, i43"   --->   Operation 60 'call' 'Yscale64' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %Yscale64, i32, i32"   --->   Operation 61 'partselect' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i22 @_ssdm_op_PartSelect.i22.i34.i32.i32, i34 %Yscale64, i32, i32"   --->   Operation 62 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i24 %rhs_V"   --->   Operation 63 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.75ns)   --->   "%br_ln381 = br void %bb2120" [source/xf_resize_nn_bilinear.hpp:381]   --->   Operation 64 'br' 'br_ln381' <Predicate = true> <Delay = 0.75>

State 6 <SV = 4> <Delay = 0.94>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = phi i11, void %arrayctor.loop46, i11 %i_2, void %._crit_edge_ifconv"   --->   Operation 65 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.85ns)   --->   "%icmp_ln381 = icmp_eq  i11 %i_1, i11" [source/xf_resize_nn_bilinear.hpp:381]   --->   Operation 66 'icmp' 'icmp_ln381' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.94ns)   --->   "%i_2 = add i11 %i_1, i11" [source/xf_resize_nn_bilinear.hpp:381]   --->   Operation 67 'add' 'i_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 7.81>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%first_row_index_5 = phi i32, void %arrayctor.loop46, i32 %first_row_index_4, void %._crit_edge_ifconv"   --->   Operation 68 'phi' 'first_row_index_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%output_rows_count = phi i32, void %arrayctor.loop46, i32 %output_rows_count_1, void %._crit_edge_ifconv"   --->   Operation 69 'phi' 'output_rows_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%read_rows_count = phi i32, void %arrayctor.loop46, i32 %read_rows_count_2, void %._crit_edge_ifconv"   --->   Operation 70 'phi' 'read_rows_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln381 = br i1 %icmp_ln381, void %bb2120.split, void %._crit_edge1879" [source/xf_resize_nn_bilinear.hpp:381]   --->   Operation 72 'br' 'br_ln381' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty = trunc i32 %output_rows_count" [source/xf_resize_nn_bilinear.hpp:508]   --->   Operation 73 'trunc' 'empty' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (6.52ns)   --->   "%indexy_pre_comp_V = call i42 @scaleCompute<17, 42, 20, 48, 16, 2>, i20 %empty, i34 %Yscale64" [source/xf_resize_nn_bilinear.hpp:386]   --->   Operation 74 'call' 'indexy_pre_comp_V' <Predicate = (!icmp_ln381)> <Delay = 6.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i42 %indexy_pre_comp_V" [source/xf_resize_nn_bilinear.hpp:230->source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 75 'trunc' 'trunc_ln230' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln230_1 = trunc i42 %indexy_pre_comp_V" [source/xf_resize_nn_bilinear.hpp:230->source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 76 'trunc' 'trunc_ln230_1' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i42 %indexy_pre_comp_V"   --->   Operation 77 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.24ns)   --->   "%ret_V = add i43 %sext_ln703_6, i43 %zext_ln703"   --->   Operation 78 'add' 'ret_V' <Predicate = (!icmp_ln381)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %ret_V, i32"   --->   Operation 79 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexy_pre_comp_V, i32"   --->   Operation 80 'bitselect' 'tmp_5' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.28ns)   --->   "%icmp_ln1494 = icmp_sgt  i42 %indexy_pre_comp_V, i42"   --->   Operation 81 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln381)> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln531 = ret" [source/xf_resize_nn_bilinear.hpp:531]   --->   Operation 82 'ret' 'ret_ln531' <Predicate = (icmp_ln381)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.04>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln497 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [source/xf_resize_nn_bilinear.hpp:497]   --->   Operation 83 'specloopname' 'specloopname_ln497' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.11ns)   --->   "%cmp84 = icmp_ne  i32 %read_rows_count, i32"   --->   Operation 84 'icmp' 'cmp84' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.20ns)   --->   "%op2_assign = add i32, i32 %read_rows_count"   --->   Operation 85 'add' 'op2_assign' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.11ns)   --->   "%cmp282 = icmp_slt  i32 %output_rows_count, i32" [source/xf_resize_nn_bilinear.hpp:508]   --->   Operation 86 'icmp' 'cmp282' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (1.11ns)   --->   "%cmp286 = icmp_eq  i32 %read_rows_count, i32"   --->   Operation 87 'icmp' 'cmp286' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.20ns)   --->   "%op2_assign_1 = add i32, i32 %read_rows_count"   --->   Operation 88 'add' 'op2_assign_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.08ns)   --->   "%sub_ln851 = sub i22, i22 %trunc_ln230_1"   --->   Operation 89 'sub' 'sub_ln851' <Predicate = (p_Result_s)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.95ns)   --->   "%icmp_ln851_3 = icmp_eq  i22 %trunc_ln1, i22 %sub_ln851"   --->   Operation 90 'icmp' 'icmp_ln851_3' <Predicate = (p_Result_s)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.50ns)   --->   "%p_Val2_2 = select i1 %icmp_ln1494, i33, i33 %trunc_ln230"   --->   Operation 91 'select' 'p_Val2_2' <Predicate = true> <Delay = 0.50> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln835 = trunc i33 %p_Val2_2"   --->   Operation 92 'trunc' 'trunc_ln835' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.43ns)   --->   "%select_ln1495 = select i1 %tmp_5, i24, i24 %trunc_ln835"   --->   Operation 93 'select' 'select_ln1495' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.75ns)   --->   "%br_ln388 = br void %bb2119" [source/xf_resize_nn_bilinear.hpp:388]   --->   Operation 94 'br' 'br_ln388' <Predicate = true> <Delay = 0.75>

State 9 <SV = 7> <Delay = 3.31>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%j_1 = phi i11, void %bb2120.split, i11 %add_ln388, void %._crit_edge1" [source/xf_resize_nn_bilinear.hpp:394]   --->   Operation 95 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.85ns)   --->   "%icmp_ln388 = icmp_eq  i11 %j_1, i11" [source/xf_resize_nn_bilinear.hpp:388]   --->   Operation 96 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.94ns)   --->   "%add_ln388 = add i11 %j_1, i11" [source/xf_resize_nn_bilinear.hpp:388]   --->   Operation 98 'add' 'add_ln388' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln388 = br i1 %icmp_ln388, void %bb2119.split, void %._crit_edge_ifconv" [source/xf_resize_nn_bilinear.hpp:388]   --->   Operation 99 'br' 'br_ln388' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln850_3_i = partselect i17 @_ssdm_op_PartSelect.i17.i43.i32.i32, i43 %ret_V, i32, i32"   --->   Operation 100 'partselect' 'trunc_ln850_3_i' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (1.02ns)   --->   "%add_ln695_3 = add i17, i17 %trunc_ln850_3_i"   --->   Operation 101 'add' 'add_ln695_3' <Predicate = (!icmp_ln388 & !icmp_ln851_3 & p_Result_s)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node nextYScale_V)   --->   "%select_ln850_3 = select i1 %icmp_ln851_3, i17 %trunc_ln850_3_i, i17 %add_ln695_3"   --->   Operation 102 'select' 'select_ln850_3' <Predicate = (!icmp_ln388 & p_Result_s)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.42ns) (out node of the LUT)   --->   "%nextYScale_V = select i1 %p_Result_s, i17 %select_ln850_3, i17 %trunc_ln850_3_i"   --->   Operation 103 'select' 'nextYScale_V' <Predicate = (!icmp_ln388)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.75ns)   --->   "%br_ln404 = br i1 %cmp84, void %bb2123, void %bb2122" [source/xf_resize_nn_bilinear.hpp:404]   --->   Operation 104 'br' 'br_ln404' <Predicate = (!icmp_ln388)> <Delay = 0.75>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i17 %nextYScale_V"   --->   Operation 105 'zext' 'zext_ln886' <Predicate = (!icmp_ln388 & cmp84)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.11ns)   --->   "%icmp_ln886 = icmp_slt  i32 %zext_ln886, i32 %op2_assign"   --->   Operation 106 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln388 & cmp84)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.75ns)   --->   "%br_ln405 = br i1 %icmp_ln886, void, void %bb2123" [source/xf_resize_nn_bilinear.hpp:405]   --->   Operation 107 'br' 'br_ln405' <Predicate = (!icmp_ln388 & cmp84)> <Delay = 0.75>
ST_9 : Operation 108 [1/1] (0.75ns)   --->   "%store_ln850 = store i17 %nextYScale_V, i17 %nextYScale_V_1, void %store_ln381"   --->   Operation 108 'store' 'store_ln850' <Predicate = (!icmp_ln388)> <Delay = 0.75>

State 10 <SV = 8> <Delay = 6.52>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i11 %j_1" [source/xf_resize_nn_bilinear.hpp:394]   --->   Operation 109 'zext' 'zext_ln394' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (6.52ns)   --->   "%indexx_pre_comp_V = call i42 @scaleCompute<17, 42, 20, 48, 16, 2>, i20 %zext_ln394, i34 %Xscale64" [source/xf_resize_nn_bilinear.hpp:394]   --->   Operation 110 'call' 'indexx_pre_comp_V' <Predicate = (!icmp_ln388)> <Delay = 6.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i33.i32.i32, i33 %p_Val2_2, i32, i32"   --->   Operation 111 'partselect' 'tmp_1' <Predicate = (!icmp_ln388 & !tmp_5)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.45ns)   --->   "%tmp_V_5 = select i1 %tmp_5, i11, i11 %tmp_1"   --->   Operation 112 'select' 'tmp_V_5' <Predicate = (!icmp_ln388)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i11 %tmp_V_5"   --->   Operation 113 'zext' 'zext_ln445' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln728 = trunc i11 %tmp_V_5"   --->   Operation 114 'trunc' 'trunc_ln728' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.94ns)   --->   "%tmp_V_3 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_src_4180" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'tmp_V_3' <Predicate = (!icmp_ln388 & cmp84 & !icmp_ln886)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln411 = store i24 %tmp_V_3, i24 %tmp_V" [source/xf_resize_nn_bilinear.hpp:411]   --->   Operation 116 'store' 'store_ln411' <Predicate = (!icmp_ln388 & cmp84 & !icmp_ln886)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.75ns)   --->   "%br_ln411 = br void %bb2123" [source/xf_resize_nn_bilinear.hpp:411]   --->   Operation 117 'br' 'br_ln411' <Predicate = (!icmp_ln388 & cmp84 & !icmp_ln886)> <Delay = 0.75>
ST_10 : Operation 118 [1/1] (0.69ns)   --->   "%switch_ln421 = switch i32 %first_row_index_5, void %bb2114, i32, void %bb2116, i32, void %bb2118" [source/xf_resize_nn_bilinear.hpp:421]   --->   Operation 118 'switch' 'switch_ln421' <Predicate = (!icmp_ln388)> <Delay = 0.69>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln485 = br i1 %cmp282, void %._crit_edge1, void %bb2124" [source/xf_resize_nn_bilinear.hpp:485]   --->   Operation 119 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln874_1 = zext i11 %tmp_V_5"   --->   Operation 120 'zext' 'zext_ln874_1' <Predicate = (cmp282)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.11ns)   --->   "%icmp_ln874_2 = icmp_eq  i32 %zext_ln874_1, i32 %op2_assign"   --->   Operation 121 'icmp' 'icmp_ln874_2' <Predicate = (cmp282)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln486_1)   --->   "%and_ln486 = and i1 %icmp_ln874_2, i1 %cmp286" [source/xf_resize_nn_bilinear.hpp:486]   --->   Operation 122 'and' 'and_ln486' <Predicate = (cmp282)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (1.11ns)   --->   "%icmp_ln874_3 = icmp_eq  i32 %zext_ln874_1, i32 %op2_assign_1"   --->   Operation 123 'icmp' 'icmp_ln874_3' <Predicate = (cmp282)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln486_1)   --->   "%or_ln486 = or i1 %icmp_ln874_3, i1 %and_ln486" [source/xf_resize_nn_bilinear.hpp:486]   --->   Operation 124 'or' 'or_ln486' <Predicate = (cmp282)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.85ns)   --->   "%icmp_ln488 = icmp_ult  i11 %j_1, i11" [source/xf_resize_nn_bilinear.hpp:488]   --->   Operation 125 'icmp' 'icmp_ln488' <Predicate = (cmp282)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln486_1 = and i1 %or_ln486, i1 %icmp_ln488" [source/xf_resize_nn_bilinear.hpp:486]   --->   Operation 126 'and' 'and_ln486_1' <Predicate = (cmp282)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln486 = br i1 %and_ln486_1, void %._crit_edge1, void %bb_ifconv" [source/xf_resize_nn_bilinear.hpp:486]   --->   Operation 127 'br' 'br_ln486' <Predicate = (cmp282)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.75ns)   --->   "%store_ln445 = store i17 %zext_ln445, i17 %indexy_V_0, void %store_ln381"   --->   Operation 128 'store' 'store_ln445' <Predicate = (!icmp_ln388)> <Delay = 0.75>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb2119"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln388)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 4.95>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i11 %j_1" [source/xf_resize_nn_bilinear.hpp:388]   --->   Operation 130 'zext' 'zext_ln388' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln497 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1" [source/xf_resize_nn_bilinear.hpp:497]   --->   Operation 131 'specpipeline' 'specpipeline_ln497' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln497 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [source/xf_resize_nn_bilinear.hpp:497]   --->   Operation 132 'specloopname' 'specloopname_ln497' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%trunc_ln230_2 = trunc i42 %indexx_pre_comp_V" [source/xf_resize_nn_bilinear.hpp:230->source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 133 'trunc' 'trunc_ln230_2' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %trunc_ln728, i22"   --->   Operation 134 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (1.10ns)   --->   "%sub_ln728 = sub i24 %select_ln1495, i24 %shl_ln728_3"   --->   Operation 135 'sub' 'sub_ln728' <Predicate = (!icmp_ln388)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_comp_V, i32"   --->   Operation 136 'bitselect' 'tmp' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.28ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i42 %indexx_pre_comp_V, i42"   --->   Operation 137 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln388)> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_comp_V, i32" [source/xf_resize_nn_bilinear.hpp:255->source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 138 'bitselect' 'tmp_6' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%select_ln255 = select i1 %tmp_6, i33, i33" [source/xf_resize_nn_bilinear.hpp:255->source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 139 'select' 'select_ln255' <Predicate = (!icmp_ln388)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%or_ln255 = or i1 %tmp, i1 %icmp_ln1494_1" [source/xf_resize_nn_bilinear.hpp:255->source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 140 'or' 'or_ln255' <Predicate = (!icmp_ln388)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.50ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %or_ln255, i33 %select_ln255, i33 %trunc_ln230_2"   --->   Operation 141 'select' 'p_Val2_3' <Predicate = (!icmp_ln388)> <Delay = 0.50> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i33.i32.i32, i33 %p_Val2_3, i32, i32"   --->   Operation 142 'partselect' 'tmp_2' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i33.i32.i32, i33 %p_Val2_3, i32, i32" [source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 143 'partselect' 'tmp_3' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %tmp_3, i22" [source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 144 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln397 = trunc i33 %p_Val2_3" [source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 145 'trunc' 'trunc_ln397' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (1.10ns)   --->   "%sub_ln397 = sub i24 %trunc_ln397, i24 %shl_ln" [source/xf_resize_nn_bilinear.hpp:397]   --->   Operation 146 'sub' 'sub_ln397' <Predicate = (!icmp_ln388)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%flag_write = phi i1, void, i1, void %bb2119.split, i1, void %bb2122"   --->   Operation 147 'phi' 'flag_write' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.85ns)   --->   "%not_cmp_i_i175 = icmp_ne  i11 %tmp_2, i11"   --->   Operation 148 'icmp' 'not_cmp_i_i175' <Predicate = (!icmp_ln388)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i1 %not_cmp_i_i175" [source/xf_resize_nn_bilinear.hpp:427]   --->   Operation 149 'zext' 'zext_ln427' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.94ns)   --->   "%idx_nxt = add i11 %tmp_2, i11 %zext_ln427" [source/xf_resize_nn_bilinear.hpp:427]   --->   Operation 150 'add' 'idx_nxt' <Predicate = (!icmp_ln388)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln429 = zext i11 %tmp_2" [source/xf_resize_nn_bilinear.hpp:429]   --->   Operation 151 'zext' 'zext_ln429' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln430 = zext i11 %idx_nxt" [source/xf_resize_nn_bilinear.hpp:430]   --->   Operation 152 'zext' 'zext_ln430' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%line_buffer_V_1_0_addr_3 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln429" [source/xf_resize_nn_bilinear.hpp:450]   --->   Operation 153 'getelementptr' 'line_buffer_V_1_0_addr_3' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & !icmp_ln874_2)> <Delay = 0.00>
ST_11 : Operation 154 [2/2] (1.35ns)   --->   "%P0Buf_0_V_2 = load i11 %line_buffer_V_1_0_addr_3"   --->   Operation 154 'load' 'P0Buf_0_V_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%line_buffer_V_1_0_addr_4 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln430" [source/xf_resize_nn_bilinear.hpp:451]   --->   Operation 155 'getelementptr' 'line_buffer_V_1_0_addr_4' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & !icmp_ln874_2)> <Delay = 0.00>
ST_11 : Operation 156 [2/2] (1.35ns)   --->   "%P0Buf_1_V_2 = load i11 %line_buffer_V_1_0_addr_4"   --->   Operation 156 'load' 'P0Buf_1_V_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%line_buffer_V_2_0_addr_2 = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln429" [source/xf_resize_nn_bilinear.hpp:452]   --->   Operation 157 'getelementptr' 'line_buffer_V_2_0_addr_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1)> <Delay = 0.00>
ST_11 : Operation 158 [2/2] (1.35ns)   --->   "%P1Buf_0_V_2 = load i11 %line_buffer_V_2_0_addr_2"   --->   Operation 158 'load' 'P1Buf_0_V_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%line_buffer_V_2_0_addr_3 = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln430" [source/xf_resize_nn_bilinear.hpp:453]   --->   Operation 159 'getelementptr' 'line_buffer_V_2_0_addr_3' <Predicate = (!icmp_ln388 & first_row_index_5 == 1)> <Delay = 0.00>
ST_11 : Operation 160 [2/2] (1.35ns)   --->   "%P1Buf_1_V_2 = load i11 %line_buffer_V_2_0_addr_3"   --->   Operation 160 'load' 'P1Buf_1_V_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_V_load_2 = load i24 %tmp_V, void %store_ln411"   --->   Operation 161 'load' 'tmp_V_load_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & flag_write)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%line_buffer_V_0_0_addr_5 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln388" [source/xf_resize_nn_bilinear.hpp:460]   --->   Operation 162 'getelementptr' 'line_buffer_V_0_0_addr_5' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & flag_write)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (1.35ns)   --->   "%store_ln324 = store i24 %tmp_V_load_2, i11 %line_buffer_V_0_0_addr_5"   --->   Operation 163 'store' 'store_ln324' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & flag_write)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%line_buffer_V_0_0_addr_3 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln429" [source/xf_resize_nn_bilinear.hpp:429]   --->   Operation 164 'getelementptr' 'line_buffer_V_0_0_addr_3' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & !icmp_ln874_2)> <Delay = 0.00>
ST_11 : Operation 165 [2/2] (1.35ns)   --->   "%P0Buf_0_V_1 = load i11 %line_buffer_V_0_0_addr_3"   --->   Operation 165 'load' 'P0Buf_0_V_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%line_buffer_V_0_0_addr_4 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln430" [source/xf_resize_nn_bilinear.hpp:430]   --->   Operation 166 'getelementptr' 'line_buffer_V_0_0_addr_4' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & !icmp_ln874_2)> <Delay = 0.00>
ST_11 : Operation 167 [2/2] (1.35ns)   --->   "%P0Buf_1_V_1 = load i11 %line_buffer_V_0_0_addr_4"   --->   Operation 167 'load' 'P0Buf_1_V_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%line_buffer_V_1_0_addr_1 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln429" [source/xf_resize_nn_bilinear.hpp:431]   --->   Operation 168 'getelementptr' 'line_buffer_V_1_0_addr_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0)> <Delay = 0.00>
ST_11 : Operation 169 [2/2] (1.35ns)   --->   "%P1Buf_0_V_1 = load i11 %line_buffer_V_1_0_addr_1"   --->   Operation 169 'load' 'P1Buf_0_V_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%line_buffer_V_1_0_addr_2 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln430" [source/xf_resize_nn_bilinear.hpp:432]   --->   Operation 170 'getelementptr' 'line_buffer_V_1_0_addr_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 0)> <Delay = 0.00>
ST_11 : Operation 171 [2/2] (1.35ns)   --->   "%P1Buf_1_V_1 = load i11 %line_buffer_V_1_0_addr_2"   --->   Operation 171 'load' 'P1Buf_1_V_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_V_load_1 = load i24 %tmp_V, void %store_ln411"   --->   Operation 172 'load' 'tmp_V_load_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & flag_write)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%line_buffer_V_2_0_addr_4 = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln388" [source/xf_resize_nn_bilinear.hpp:439]   --->   Operation 173 'getelementptr' 'line_buffer_V_2_0_addr_4' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & flag_write)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (1.35ns)   --->   "%store_ln324 = store i24 %tmp_V_load_1, i11 %line_buffer_V_2_0_addr_4"   --->   Operation 174 'store' 'store_ln324' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & flag_write)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%line_buffer_V_2_0_addr = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln429" [source/xf_resize_nn_bilinear.hpp:471]   --->   Operation 175 'getelementptr' 'line_buffer_V_2_0_addr' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & !icmp_ln874_2)> <Delay = 0.00>
ST_11 : Operation 176 [2/2] (1.35ns)   --->   "%P0Buf_0_V = load i11 %line_buffer_V_2_0_addr"   --->   Operation 176 'load' 'P0Buf_0_V' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%line_buffer_V_2_0_addr_1 = getelementptr i24 %line_buffer_V_2_0, i64, i64 %zext_ln430" [source/xf_resize_nn_bilinear.hpp:472]   --->   Operation 177 'getelementptr' 'line_buffer_V_2_0_addr_1' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & !icmp_ln874_2)> <Delay = 0.00>
ST_11 : Operation 178 [2/2] (1.35ns)   --->   "%P0Buf_1_V = load i11 %line_buffer_V_2_0_addr_1"   --->   Operation 178 'load' 'P0Buf_1_V' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%line_buffer_V_0_0_addr_1 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln429" [source/xf_resize_nn_bilinear.hpp:473]   --->   Operation 179 'getelementptr' 'line_buffer_V_0_0_addr_1' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1)> <Delay = 0.00>
ST_11 : Operation 180 [2/2] (1.35ns)   --->   "%P1Buf_0_V = load i11 %line_buffer_V_0_0_addr_1"   --->   Operation 180 'load' 'P1Buf_0_V' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%line_buffer_V_0_0_addr_2 = getelementptr i24 %line_buffer_V_0_0, i64, i64 %zext_ln430" [source/xf_resize_nn_bilinear.hpp:474]   --->   Operation 181 'getelementptr' 'line_buffer_V_0_0_addr_2' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1)> <Delay = 0.00>
ST_11 : Operation 182 [2/2] (1.35ns)   --->   "%P1Buf_1_V = load i11 %line_buffer_V_0_0_addr_2"   --->   Operation 182 'load' 'P1Buf_1_V' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_V_load = load i24 %tmp_V, void %store_ln411"   --->   Operation 183 'load' 'tmp_V_load' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & flag_write)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%line_buffer_V_1_0_addr_5 = getelementptr i24 %line_buffer_V_1_0, i64, i64 %zext_ln388" [source/xf_resize_nn_bilinear.hpp:481]   --->   Operation 184 'getelementptr' 'line_buffer_V_1_0_addr_5' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & flag_write)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (1.35ns)   --->   "%store_ln324 = store i24 %tmp_V_load, i11 %line_buffer_V_1_0_addr_5"   --->   Operation 185 'store' 'store_ln324' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & flag_write)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln397, i32, i32"   --->   Operation 186 'partselect' 'trunc_ln6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i12 %trunc_ln6"   --->   Operation 187 'zext' 'zext_ln708' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln728, i32, i32"   --->   Operation 188 'partselect' 'tmp_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i12 %tmp_4"   --->   Operation 189 'zext' 'zext_ln708_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_11 : Operation 190 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln708 = mul i22 %zext_ln708_1, i22 %zext_ln708"   --->   Operation 190 'mul' 'mul_ln708' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 10> <Delay = 4.79>
ST_12 : Operation 191 [1/2] (1.35ns)   --->   "%P0Buf_0_V_2 = load i11 %line_buffer_V_1_0_addr_3"   --->   Operation 191 'load' 'P0Buf_0_V_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 192 [1/2] (1.35ns)   --->   "%P0Buf_1_V_2 = load i11 %line_buffer_V_1_0_addr_4"   --->   Operation 192 'load' 'P0Buf_1_V_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 193 [1/2] (1.35ns)   --->   "%P1Buf_0_V_2 = load i11 %line_buffer_V_2_0_addr_2"   --->   Operation 193 'load' 'P1Buf_0_V_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 194 [1/2] (1.35ns)   --->   "%P1Buf_1_V_2 = load i11 %line_buffer_V_2_0_addr_3"   --->   Operation 194 'load' 'P1Buf_1_V_2' <Predicate = (!icmp_ln388 & first_row_index_5 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 195 [1/1] (1.18ns)   --->   "%br_ln455 = br i1 %flag_write, void %bb2116._crit_edge, void %bb2117" [source/xf_resize_nn_bilinear.hpp:455]   --->   Operation 195 'br' 'br_ln455' <Predicate = (!icmp_ln388 & first_row_index_5 == 1)> <Delay = 1.18>
ST_12 : Operation 196 [1/1] (1.18ns)   --->   "%br_ln462 = br void %bb2116._crit_edge" [source/xf_resize_nn_bilinear.hpp:462]   --->   Operation 196 'br' 'br_ln462' <Predicate = (!icmp_ln388 & first_row_index_5 == 1 & flag_write)> <Delay = 1.18>
ST_12 : Operation 197 [1/2] (1.35ns)   --->   "%P0Buf_0_V_1 = load i11 %line_buffer_V_0_0_addr_3"   --->   Operation 197 'load' 'P0Buf_0_V_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 198 [1/2] (1.35ns)   --->   "%P0Buf_1_V_1 = load i11 %line_buffer_V_0_0_addr_4"   --->   Operation 198 'load' 'P0Buf_1_V_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 199 [1/2] (1.35ns)   --->   "%P1Buf_0_V_1 = load i11 %line_buffer_V_1_0_addr_1"   --->   Operation 199 'load' 'P1Buf_0_V_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 200 [1/2] (1.35ns)   --->   "%P1Buf_1_V_1 = load i11 %line_buffer_V_1_0_addr_2"   --->   Operation 200 'load' 'P1Buf_1_V_1' <Predicate = (!icmp_ln388 & first_row_index_5 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 201 [1/1] (1.18ns)   --->   "%br_ln434 = br i1 %flag_write, void %bb2116._crit_edge, void %bb2115" [source/xf_resize_nn_bilinear.hpp:434]   --->   Operation 201 'br' 'br_ln434' <Predicate = (!icmp_ln388 & first_row_index_5 == 0)> <Delay = 1.18>
ST_12 : Operation 202 [1/1] (1.18ns)   --->   "%br_ln441 = br void %bb2116._crit_edge" [source/xf_resize_nn_bilinear.hpp:441]   --->   Operation 202 'br' 'br_ln441' <Predicate = (!icmp_ln388 & first_row_index_5 == 0 & flag_write)> <Delay = 1.18>
ST_12 : Operation 203 [1/2] (1.35ns)   --->   "%P0Buf_0_V = load i11 %line_buffer_V_2_0_addr"   --->   Operation 203 'load' 'P0Buf_0_V' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 204 [1/2] (1.35ns)   --->   "%P0Buf_1_V = load i11 %line_buffer_V_2_0_addr_1"   --->   Operation 204 'load' 'P0Buf_1_V' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & !icmp_ln874_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 205 [1/2] (1.35ns)   --->   "%P1Buf_0_V = load i11 %line_buffer_V_0_0_addr_1"   --->   Operation 205 'load' 'P1Buf_0_V' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 206 [1/2] (1.35ns)   --->   "%P1Buf_1_V = load i11 %line_buffer_V_0_0_addr_2"   --->   Operation 206 'load' 'P1Buf_1_V' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_12 : Operation 207 [1/1] (1.18ns)   --->   "%br_ln476 = br i1 %flag_write, void %bb2116._crit_edge, void %bb2113" [source/xf_resize_nn_bilinear.hpp:476]   --->   Operation 207 'br' 'br_ln476' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1)> <Delay = 1.18>
ST_12 : Operation 208 [1/1] (1.18ns)   --->   "%br_ln483 = br void %bb2116._crit_edge" [source/xf_resize_nn_bilinear.hpp:483]   --->   Operation 208 'br' 'br_ln483' <Predicate = (!icmp_ln388 & first_row_index_5 != 0 & first_row_index_5 != 1 & flag_write)> <Delay = 1.18>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%P0Buf_0_V_4 = phi i24 %P1Buf_0_V, void %bb2113, i24 %P1Buf_0_V, void %bb2114, i24 %P1Buf_0_V_2, void %bb2117, i24 %P1Buf_0_V_2, void %bb2118, i24 %P1Buf_0_V_1, void %bb2115, i24 %P1Buf_0_V_1, void %bb2116"   --->   Operation 209 'phi' 'P0Buf_0_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%P0Buf_V_1_0 = phi i24 %P0Buf_1_V, void %bb2113, i24 %P0Buf_1_V, void %bb2114, i24 %P0Buf_1_V_2, void %bb2117, i24 %P0Buf_1_V_2, void %bb2118, i24 %P0Buf_1_V_1, void %bb2115, i24 %P0Buf_1_V_1, void %bb2116"   --->   Operation 210 'phi' 'P0Buf_V_1_0' <Predicate = (!icmp_ln874_2)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%P0Buf_V_0_0 = phi i24 %P0Buf_0_V, void %bb2113, i24 %P0Buf_0_V, void %bb2114, i24 %P0Buf_0_V_2, void %bb2117, i24 %P0Buf_0_V_2, void %bb2118, i24 %P0Buf_0_V_1, void %bb2115, i24 %P0Buf_0_V_1, void %bb2116"   --->   Operation 211 'phi' 'P0Buf_V_0_0' <Predicate = (!icmp_ln874_2)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%P0Buf_1_V_4 = phi i24 %P1Buf_1_V, void %bb2113, i24 %P1Buf_1_V, void %bb2114, i24 %P1Buf_1_V_2, void %bb2117, i24 %P1Buf_1_V_2, void %bb2118, i24 %P1Buf_1_V_1, void %bb2115, i24 %P1Buf_1_V_1, void %bb2116"   --->   Operation 212 'phi' 'P0Buf_1_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.43ns)   --->   "%p_Val2_4 = select i1 %icmp_ln874_2, i24 %P0Buf_1_V_4, i24 %P0Buf_V_1_0" [source/xf_resize_nn_bilinear.hpp:489]   --->   Operation 213 'select' 'p_Val2_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (0.43ns)   --->   "%p_Val2_s = select i1 %icmp_ln874_2, i24 %P0Buf_0_V_4, i24 %P0Buf_V_0_0" [source/xf_resize_nn_bilinear.hpp:489]   --->   Operation 214 'select' 'p_Val2_s' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i24 %p_Val2_s"   --->   Operation 215 'trunc' 'trunc_ln674' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i24 %P0Buf_0_V_4"   --->   Operation 216 'trunc' 'trunc_ln674_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i24 %p_Val2_4"   --->   Operation 217 'trunc' 'trunc_ln674_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i24 %P0Buf_1_V_4"   --->   Operation 218 'trunc' 'trunc_ln674_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 219 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln708 = mul i22 %zext_ln708_1, i22 %zext_ln708"   --->   Operation 219 'mul' 'mul_ln708' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %trunc_ln674"   --->   Operation 220 'zext' 'zext_ln215' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %trunc_ln674_3"   --->   Operation 221 'zext' 'zext_ln215_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.90ns)   --->   "%add_ln1350 = add i9 %zext_ln215_1, i9 %zext_ln215"   --->   Operation 222 'add' 'add_ln1350' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %trunc_ln674_1"   --->   Operation 223 'zext' 'zext_ln215_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %trunc_ln674_2"   --->   Operation 224 'zext' 'zext_ln215_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.90ns)   --->   "%add_ln1350_1 = add i9 %zext_ln215_3, i9 %zext_ln215_2"   --->   Operation 225 'add' 'add_ln1350_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i9 %add_ln1350"   --->   Operation 226 'zext' 'zext_ln215_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i9 %add_ln1350_1"   --->   Operation 227 'zext' 'zext_ln215_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.92ns)   --->   "%sub_ln1351 = sub i10 %zext_ln215_4, i10 %zext_ln215_5"   --->   Operation 228 'sub' 'sub_ln1351' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.90ns)   --->   "%sub_ln1351_1 = sub i9 %zext_ln215_2, i9 %zext_ln215"   --->   Operation 229 'sub' 'sub_ln1351_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/1] (0.90ns)   --->   "%sub_ln1351_2 = sub i9 %zext_ln215_3, i9 %zext_ln215"   --->   Operation 230 'sub' 'sub_ln1351_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i9 %sub_ln1351_2"   --->   Operation 231 'sext' 'sext_ln1118_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %trunc_ln6"   --->   Operation 232 'zext' 'zext_ln1118' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 233 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_2, i21 %zext_ln1118"   --->   Operation 233 'mul' 'mul_ln1118_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_s, i32, i32"   --->   Operation 234 'partselect' 'p_Result_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %P0Buf_0_V_4, i32, i32"   --->   Operation 235 'partselect' 'p_Result_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_4, i32, i32"   --->   Operation 236 'partselect' 'p_Result_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %P0Buf_1_V_4, i32, i32"   --->   Operation 237 'partselect' 'p_Result_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i8 %p_Result_1"   --->   Operation 238 'zext' 'zext_ln215_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %p_Result_4"   --->   Operation 239 'zext' 'zext_ln215_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.90ns)   --->   "%add_ln1350_2 = add i9 %zext_ln215_6, i9 %zext_ln215_7"   --->   Operation 240 'add' 'add_ln1350_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i8 %p_Result_2"   --->   Operation 241 'zext' 'zext_ln215_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i8 %p_Result_3"   --->   Operation 242 'zext' 'zext_ln215_9' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.90ns)   --->   "%add_ln1350_3 = add i9 %zext_ln215_8, i9 %zext_ln215_9"   --->   Operation 243 'add' 'add_ln1350_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i9 %add_ln1350_2"   --->   Operation 244 'zext' 'zext_ln215_10' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i9 %add_ln1350_3"   --->   Operation 245 'zext' 'zext_ln215_11' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.92ns)   --->   "%sub_ln1351_3 = sub i10 %zext_ln215_10, i10 %zext_ln215_11"   --->   Operation 246 'sub' 'sub_ln1351_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.90ns)   --->   "%sub_ln1351_4 = sub i9 %zext_ln215_8, i9 %zext_ln215_6"   --->   Operation 247 'sub' 'sub_ln1351_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (0.90ns)   --->   "%sub_ln1351_5 = sub i9 %zext_ln215_9, i9 %zext_ln215_6"   --->   Operation 248 'sub' 'sub_ln1351_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %sub_ln1351_5"   --->   Operation 249 'sext' 'sext_ln1118_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 250 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i21 %sext_ln1118_5, i21 %zext_ln1118"   --->   Operation 250 'mul' 'mul_ln1118_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_s, i32, i32"   --->   Operation 251 'partselect' 'p_Result_9' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_s_31 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %P0Buf_0_V_4, i32, i32"   --->   Operation 252 'partselect' 'p_Result_s_31' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_4, i32, i32"   --->   Operation 253 'partselect' 'p_Result_10' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %P0Buf_1_V_4, i32, i32"   --->   Operation 254 'partselect' 'p_Result_11' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i8 %p_Result_9"   --->   Operation 255 'zext' 'zext_ln215_12' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i8 %p_Result_11"   --->   Operation 256 'zext' 'zext_ln215_13' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.90ns)   --->   "%add_ln1350_4 = add i9 %zext_ln215_12, i9 %zext_ln215_13"   --->   Operation 257 'add' 'add_ln1350_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i8 %p_Result_s_31"   --->   Operation 258 'zext' 'zext_ln215_14' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i8 %p_Result_10"   --->   Operation 259 'zext' 'zext_ln215_15' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.90ns)   --->   "%add_ln1350_5 = add i9 %zext_ln215_14, i9 %zext_ln215_15"   --->   Operation 260 'add' 'add_ln1350_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i9 %add_ln1350_4"   --->   Operation 261 'zext' 'zext_ln215_16' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i9 %add_ln1350_5"   --->   Operation 262 'zext' 'zext_ln215_17' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.92ns)   --->   "%sub_ln1351_6 = sub i10 %zext_ln215_16, i10 %zext_ln215_17"   --->   Operation 263 'sub' 'sub_ln1351_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (0.90ns)   --->   "%sub_ln1351_7 = sub i9 %zext_ln215_14, i9 %zext_ln215_12"   --->   Operation 264 'sub' 'sub_ln1351_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.90ns)   --->   "%sub_ln1351_8 = sub i9 %zext_ln215_15, i9 %zext_ln215_12"   --->   Operation 265 'sub' 'sub_ln1351_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i9 %sub_ln1351_8"   --->   Operation 266 'sext' 'sext_ln1118_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_12 : Operation 267 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i21 %sext_ln1118_8, i21 %zext_ln1118"   --->   Operation 267 'mul' 'mul_ln1118_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 11> <Delay = 1.08>
ST_13 : Operation 268 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln708 = mul i22 %zext_ln708_1, i22 %zext_ln708"   --->   Operation 268 'mul' 'mul_ln708' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %sub_ln1351_1"   --->   Operation 269 'sext' 'sext_ln1118_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i12 %tmp_4"   --->   Operation 270 'zext' 'zext_ln1118_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_13 : Operation 271 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118_1 = mul i21 %sext_ln1118_1, i21 %zext_ln1118_1"   --->   Operation 271 'mul' 'mul_ln1118_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 272 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_2, i21 %zext_ln1118"   --->   Operation 272 'mul' 'mul_ln1118_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i9 %sub_ln1351_4"   --->   Operation 273 'sext' 'sext_ln1118_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_13 : Operation 274 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_4, i21 %zext_ln1118_1"   --->   Operation 274 'mul' 'mul_ln1118_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 275 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i21 %sext_ln1118_5, i21 %zext_ln1118"   --->   Operation 275 'mul' 'mul_ln1118_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i9 %sub_ln1351_7"   --->   Operation 276 'sext' 'sext_ln1118_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_13 : Operation 277 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_7 = mul i21 %sext_ln1118_7, i21 %zext_ln1118_1"   --->   Operation 277 'mul' 'mul_ln1118_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 278 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i21 %sext_ln1118_8, i21 %zext_ln1118"   --->   Operation 278 'mul' 'mul_ln1118_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 12> <Delay = 1.08>
ST_14 : Operation 279 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln708 = mul i22 %zext_ln708_1, i22 %zext_ln708"   --->   Operation 279 'mul' 'mul_ln708' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%lshr_ln708_1 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %mul_ln708, i32, i32"   --->   Operation 280 'partselect' 'lshr_ln708_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i12 %lshr_ln708_1"   --->   Operation 281 'zext' 'zext_ln708_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %sub_ln1351"   --->   Operation 282 'sext' 'sext_ln1118' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_14 : Operation 283 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118 = mul i22 %sext_ln1118, i22 %zext_ln708_2"   --->   Operation 283 'mul' 'mul_ln1118' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 284 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118_1 = mul i21 %sext_ln1118_1, i21 %zext_ln1118_1"   --->   Operation 284 'mul' 'mul_ln1118_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 285 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_2, i21 %zext_ln1118"   --->   Operation 285 'mul' 'mul_ln1118_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i10 %sub_ln1351_3"   --->   Operation 286 'sext' 'sext_ln1118_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_14 : Operation 287 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_3 = mul i22 %sext_ln1118_3, i22 %zext_ln708_2"   --->   Operation 287 'mul' 'mul_ln1118_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 288 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_4, i21 %zext_ln1118_1"   --->   Operation 288 'mul' 'mul_ln1118_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 289 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i21 %sext_ln1118_5, i21 %zext_ln1118"   --->   Operation 289 'mul' 'mul_ln1118_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %sub_ln1351_6"   --->   Operation 290 'sext' 'sext_ln1118_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_14 : Operation 291 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_6 = mul i22 %sext_ln1118_6, i22 %zext_ln708_2"   --->   Operation 291 'mul' 'mul_ln1118_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 292 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_7 = mul i21 %sext_ln1118_7, i21 %zext_ln1118_1"   --->   Operation 292 'mul' 'mul_ln1118_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 293 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i21 %sext_ln1118_8, i21 %zext_ln1118"   --->   Operation 293 'mul' 'mul_ln1118_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 13> <Delay = 1.08>
ST_15 : Operation 294 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118 = mul i22 %sext_ln1118, i22 %zext_ln708_2"   --->   Operation 294 'mul' 'mul_ln1118' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 295 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118_1 = mul i21 %sext_ln1118_1, i21 %zext_ln1118_1"   --->   Operation 295 'mul' 'mul_ln1118_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 296 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_2, i21 %zext_ln1118"   --->   Operation 296 'mul' 'mul_ln1118_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 297 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%sext_ln1192 = sext i21 %mul_ln1118_1"   --->   Operation 297 'sext' 'sext_ln1192' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i21 %mul_ln1118_2"   --->   Operation 298 'sext' 'sext_ln1192_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_15 : Operation 299 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192 = add i22 %sext_ln1192_1, i22 %sext_ln1192"   --->   Operation 299 'add' 'add_ln1192' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 300 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_3 = mul i22 %sext_ln1118_3, i22 %zext_ln708_2"   --->   Operation 300 'mul' 'mul_ln1118_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 301 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_4, i21 %zext_ln1118_1"   --->   Operation 301 'mul' 'mul_ln1118_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 302 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i21 %sext_ln1118_5, i21 %zext_ln1118"   --->   Operation 302 'mul' 'mul_ln1118_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 303 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%sext_ln1192_3 = sext i21 %mul_ln1118_4"   --->   Operation 303 'sext' 'sext_ln1192_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i21 %mul_ln1118_5"   --->   Operation 304 'sext' 'sext_ln1192_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_15 : Operation 305 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i22 %sext_ln1192_4, i22 %sext_ln1192_3"   --->   Operation 305 'add' 'add_ln1192_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 306 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_6 = mul i22 %sext_ln1118_6, i22 %zext_ln708_2"   --->   Operation 306 'mul' 'mul_ln1118_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 307 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_7 = mul i21 %sext_ln1118_7, i21 %zext_ln1118_1"   --->   Operation 307 'mul' 'mul_ln1118_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 308 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i21 %sext_ln1118_8, i21 %zext_ln1118"   --->   Operation 308 'mul' 'mul_ln1118_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 309 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%sext_ln1192_6 = sext i21 %mul_ln1118_7"   --->   Operation 309 'sext' 'sext_ln1192_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i21 %mul_ln1118_8"   --->   Operation 310 'sext' 'sext_ln1192_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_15 : Operation 311 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i22 %sext_ln1192_7, i22 %sext_ln1192_6"   --->   Operation 311 'add' 'add_ln1192_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 14> <Delay = 1.66>
ST_16 : Operation 312 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118 = mul i22 %sext_ln1118, i22 %zext_ln708_2"   --->   Operation 312 'mul' 'mul_ln1118' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 313 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%sext_ln703 = sext i22 %mul_ln1118"   --->   Operation 313 'sext' 'sext_ln703' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_16 : Operation 314 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192 = add i22 %sext_ln1192_1, i22 %sext_ln1192"   --->   Operation 314 'add' 'add_ln1192' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i22 %add_ln1192"   --->   Operation 315 'sext' 'sext_ln1192_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_16 : Operation 316 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i23 %sext_ln703, i23 %sext_ln1192_2"   --->   Operation 316 'add' 'add_ln1192_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_3 = mul i22 %sext_ln1118_3, i22 %zext_ln708_2"   --->   Operation 317 'mul' 'mul_ln1118_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 318 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%sext_ln703_2 = sext i22 %mul_ln1118_3"   --->   Operation 318 'sext' 'sext_ln703_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_16 : Operation 319 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i22 %sext_ln1192_4, i22 %sext_ln1192_3"   --->   Operation 319 'add' 'add_ln1192_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i22 %add_ln1192_3"   --->   Operation 320 'sext' 'sext_ln1192_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_16 : Operation 321 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i23 %sext_ln703_2, i23 %sext_ln1192_5"   --->   Operation 321 'add' 'add_ln1192_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 322 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_6 = mul i22 %sext_ln1118_6, i22 %zext_ln708_2"   --->   Operation 322 'mul' 'mul_ln1118_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 323 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%sext_ln703_4 = sext i22 %mul_ln1118_6"   --->   Operation 323 'sext' 'sext_ln703_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_16 : Operation 324 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i22 %sext_ln1192_7, i22 %sext_ln1192_6"   --->   Operation 324 'add' 'add_ln1192_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i22 %add_ln1192_6"   --->   Operation 325 'sext' 'sext_ln1192_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_16 : Operation 326 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i23 %sext_ln703_4, i23 %sext_ln1192_8"   --->   Operation 326 'add' 'add_ln1192_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 15> <Delay = 5.22>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %trunc_ln674, i10"   --->   Operation 327 'bitconcatenate' 'shl_ln1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 328 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i23 %sext_ln703, i23 %sext_ln1192_2"   --->   Operation 328 'add' 'add_ln1192_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i23 %add_ln1192_1"   --->   Operation 329 'sext' 'sext_ln703_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i18 %shl_ln1"   --->   Operation 330 'zext' 'zext_ln1192' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (1.09ns)   --->   "%add_ln1192_2 = add i24 %zext_ln1192, i24 %sext_ln703_1"   --->   Operation 331 'add' 'add_ln1192_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln1192_2, i32, i32"   --->   Operation 332 'partselect' 'trunc_ln' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_6)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln1192_2, i32"   --->   Operation 333 'bitselect' 'p_Result_13' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i24 %add_ln1192_2"   --->   Operation 334 'trunc' 'trunc_ln851' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (0.85ns)   --->   "%icmp_ln851 = icmp_eq  i10 %trunc_ln851, i10"   --->   Operation 335 'icmp' 'icmp_ln851' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [1/1] (0.90ns)   --->   "%add_ln695 = add i8, i8 %trunc_ln"   --->   Operation 336 'add' 'add_ln695' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_6)   --->   "%select_ln850 = select i1 %icmp_ln851, i8 %trunc_ln, i8 %add_ln695"   --->   Operation 337 'select' 'select_ln850' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 338 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_6 = select i1 %p_Result_13, i8 %select_ln850, i8 %trunc_ln"   --->   Operation 338 'select' 'select_ln850_6' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_Result_1, i10"   --->   Operation 339 'bitconcatenate' 'shl_ln728_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 340 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i23 %sext_ln703_2, i23 %sext_ln1192_5"   --->   Operation 340 'add' 'add_ln1192_4' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i23 %add_ln1192_4"   --->   Operation 341 'sext' 'sext_ln703_3' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i18 %shl_ln728_1"   --->   Operation 342 'zext' 'zext_ln1192_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (1.09ns)   --->   "%add_ln1192_5 = add i24 %zext_ln1192_1, i24 %sext_ln703_3"   --->   Operation 343 'add' 'add_ln1192_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln850_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln1192_5, i32, i32"   --->   Operation 344 'partselect' 'trunc_ln850_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_7)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln1192_5, i32"   --->   Operation 345 'bitselect' 'p_Result_14' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = trunc i24 %add_ln1192_5"   --->   Operation 346 'trunc' 'trunc_ln851_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (0.85ns)   --->   "%icmp_ln851_1 = icmp_eq  i10 %trunc_ln851_1, i10"   --->   Operation 347 'icmp' 'icmp_ln851_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 348 [1/1] (0.90ns)   --->   "%add_ln695_1 = add i8, i8 %trunc_ln850_1"   --->   Operation 348 'add' 'add_ln695_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_7)   --->   "%select_ln850_1 = select i1 %icmp_ln851_1, i8 %trunc_ln850_1, i8 %add_ln695_1"   --->   Operation 349 'select' 'select_ln850_1' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 350 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_7 = select i1 %p_Result_14, i8 %select_ln850_1, i8 %trunc_ln850_1"   --->   Operation 350 'select' 'select_ln850_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_Result_9, i10"   --->   Operation 351 'bitconcatenate' 'shl_ln728_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 352 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i23 %sext_ln703_4, i23 %sext_ln1192_8"   --->   Operation 352 'add' 'add_ln1192_7' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i23 %add_ln1192_7"   --->   Operation 353 'sext' 'sext_ln703_5' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i18 %shl_ln728_2"   --->   Operation 354 'zext' 'zext_ln1192_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 355 [1/1] (1.09ns)   --->   "%add_ln1192_8 = add i24 %zext_ln1192_2, i24 %sext_ln703_5"   --->   Operation 355 'add' 'add_ln1192_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln850_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln1192_8, i32, i32"   --->   Operation 356 'partselect' 'trunc_ln850_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_8)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln1192_8, i32"   --->   Operation 357 'bitselect' 'p_Result_15' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln851_2 = trunc i24 %add_ln1192_8"   --->   Operation 358 'trunc' 'trunc_ln851_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 359 [1/1] (0.85ns)   --->   "%icmp_ln851_2 = icmp_eq  i10 %trunc_ln851_2, i10"   --->   Operation 359 'icmp' 'icmp_ln851_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 360 [1/1] (0.90ns)   --->   "%add_ln695_2 = add i8, i8 %trunc_ln850_2"   --->   Operation 360 'add' 'add_ln695_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_8)   --->   "%select_ln850_2 = select i1 %icmp_ln851_2, i8 %trunc_ln850_2, i8 %add_ln695_2"   --->   Operation 361 'select' 'select_ln850_2' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 362 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_8 = select i1 %p_Result_15, i8 %select_ln850_2, i8 %trunc_ln850_2"   --->   Operation 362 'select' 'select_ln850_8' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln850_8, i8 %select_ln850_7, i8 %select_ln850_6"   --->   Operation 363 'bitconcatenate' 'p_Result_17' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img_dst_4181, i24 %p_Result_17" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 364 'write' 'write_ln167' <Predicate = (cmp282 & and_ln486_1)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln504 = br void %._crit_edge1" [source/xf_resize_nn_bilinear.hpp:504]   --->   Operation 365 'br' 'br_ln504' <Predicate = (cmp282 & and_ln486_1)> <Delay = 0.00>

State 18 <SV = 8> <Delay = 2.83>
ST_18 : Operation 366 [1/1] (0.00ns)   --->   "%indexy_V_0_load = load i17 %indexy_V_0, void %store_ln381"   --->   Operation 366 'load' 'indexy_V_0_load' <Predicate = (cmp282)> <Delay = 0.00>
ST_18 : Operation 367 [1/1] (0.00ns)   --->   "%nextYScale_V_1_load = load i17 %nextYScale_V_1, void %store_ln381"   --->   Operation 367 'load' 'nextYScale_V_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i17 %indexy_V_0_load"   --->   Operation 368 'zext' 'zext_ln874' <Predicate = (cmp282)> <Delay = 0.00>
ST_18 : Operation 369 [1/1] (1.11ns)   --->   "%icmp_ln874 = icmp_eq  i32 %zext_ln874, i32 %op2_assign"   --->   Operation 369 'icmp' 'icmp_ln874' <Predicate = (cmp282)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln508)   --->   "%and_ln508 = and i1 %icmp_ln874, i1 %cmp286" [source/xf_resize_nn_bilinear.hpp:508]   --->   Operation 370 'and' 'and_ln508' <Predicate = (cmp282)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 371 [1/1] (1.11ns)   --->   "%icmp_ln874_1 = icmp_eq  i32 %zext_ln874, i32 %op2_assign_1"   --->   Operation 371 'icmp' 'icmp_ln874_1' <Predicate = (cmp282)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln508)   --->   "%or_ln508 = or i1 %and_ln508, i1 %icmp_ln874_1" [source/xf_resize_nn_bilinear.hpp:508]   --->   Operation 372 'or' 'or_ln508' <Predicate = (cmp282)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 373 [1/1] (1.20ns)   --->   "%add_ln510 = add i32 %output_rows_count, i32" [source/xf_resize_nn_bilinear.hpp:510]   --->   Operation 373 'add' 'add_ln510' <Predicate = (cmp282)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 374 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln508 = select i1 %or_ln508, i32 %add_ln510, i32 %output_rows_count" [source/xf_resize_nn_bilinear.hpp:508]   --->   Operation 374 'select' 'select_ln508' <Predicate = (cmp282)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 375 [1/1] (0.52ns) (out node of the LUT)   --->   "%output_rows_count_1 = select i1 %cmp282, i32 %select_ln508, i32 %output_rows_count" [source/xf_resize_nn_bilinear.hpp:508]   --->   Operation 375 'select' 'output_rows_count_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln886_1 = zext i17 %nextYScale_V_1_load"   --->   Operation 376 'zext' 'zext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 377 [1/1] (1.11ns)   --->   "%icmp_ln886_1 = icmp_slt  i32 %zext_ln886_1, i32 %op2_assign"   --->   Operation 377 'icmp' 'icmp_ln886_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 378 [1/1] (1.20ns)   --->   "%first_row_index = add i32 %first_row_index_5, i32" [source/xf_resize_nn_bilinear.hpp:515]   --->   Operation 378 'add' 'first_row_index' <Predicate = (cmp84)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 379 [1/1] (1.11ns)   --->   "%icmp_ln521 = icmp_eq  i32 %first_row_index, i32" [source/xf_resize_nn_bilinear.hpp:521]   --->   Operation 379 'icmp' 'icmp_ln521' <Predicate = (cmp84)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node first_row_index_4)   --->   "%first_row_index_2 = select i1 %icmp_ln521, i32, i32 %first_row_index" [source/xf_resize_nn_bilinear.hpp:521]   --->   Operation 380 'select' 'first_row_index_2' <Predicate = (cmp84)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 381 [1/1] (1.20ns)   --->   "%read_rows_count_1 = add i32 %read_rows_count, i32" [source/xf_resize_nn_bilinear.hpp:527]   --->   Operation 381 'add' 'read_rows_count_1' <Predicate = (cmp84)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node read_rows_count_2)   --->   "%sel_tmp1 = select i1 %cmp84, i32 %read_rows_count_1, i32"   --->   Operation 382 'select' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 383 [1/1] (0.33ns)   --->   "%and_ln886 = and i1 %cmp84, i1 %icmp_ln886_1"   --->   Operation 383 'and' 'and_ln886' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 384 [1/1] (0.52ns) (out node of the LUT)   --->   "%read_rows_count_2 = select i1 %and_ln886, i32 %read_rows_count, i32 %sel_tmp1"   --->   Operation 384 'select' 'read_rows_count_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node first_row_index_4)   --->   "%first_row_index_3 = select i1 %cmp84, i32 %first_row_index_2, i32 %first_row_index_5"   --->   Operation 385 'select' 'first_row_index_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 386 [1/1] (0.52ns) (out node of the LUT)   --->   "%first_row_index_4 = select i1 %and_ln886, i32 %first_row_index_5, i32 %first_row_index_3"   --->   Operation 386 'select' 'first_row_index_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb2120"   --->   Operation 387 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', source/xf_resize_nn_bilinear.hpp:331) with incoming values : ('add_ln331', source/xf_resize_nn_bilinear.hpp:331) [13]  (0.755 ns)

 <State 2>: 2.26ns
The critical path consists of the following:
	'phi' operation ('j', source/xf_resize_nn_bilinear.hpp:336) with incoming values : ('add_ln336', source/xf_resize_nn_bilinear.hpp:336) [15]  (0 ns)
	'icmp' operation ('icmp_ln336', source/xf_resize_nn_bilinear.hpp:336) [22]  (0.86 ns)
	'select' operation ('select_ln331', source/xf_resize_nn_bilinear.hpp:331) [23]  (0.451 ns)
	'add' operation ('add_ln336', source/xf_resize_nn_bilinear.hpp:336) [41]  (0.948 ns)

 <State 3>: 3.3ns
The critical path consists of the following:
	fifo read on port 'img_src_4180' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [30]  (1.95 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'line_buffer.V[0][0]', source/xf_resize_nn_bilinear.hpp:323 [35]  (1.35 ns)

 <State 4>: 5.47ns
The critical path consists of the following:
	'call' operation ('Xscale64') to 'xfUDivResize' [47]  (5.47 ns)

 <State 5>: 5.47ns
The critical path consists of the following:
	'call' operation ('Yscale64') to 'xfUDivResize' [48]  (5.47 ns)

 <State 6>: 0.948ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', source/xf_resize_nn_bilinear.hpp:381) [56]  (0 ns)
	'add' operation ('i', source/xf_resize_nn_bilinear.hpp:381) [62]  (0.948 ns)

 <State 7>: 7.82ns
The critical path consists of the following:
	'phi' operation ('output_rows_count') with incoming values : ('output_rows_count', source/xf_resize_nn_bilinear.hpp:508) [58]  (0 ns)
	'call' operation ('indexy_pre_comp.V', source/xf_resize_nn_bilinear.hpp:386) to 'scaleCompute<17, 42, 20, 48, 16, 2>' [67]  (6.53 ns)
	'icmp' operation ('icmp_ln1494') [81]  (1.29 ns)

 <State 8>: 2.04ns
The critical path consists of the following:
	'sub' operation ('sub_ln851') [78]  (1.09 ns)
	'icmp' operation ('icmp_ln851_3') [79]  (0.958 ns)

 <State 9>: 3.32ns
The critical path consists of the following:
	'add' operation ('add_ln695_3') [100]  (1.03 ns)
	'select' operation ('select_ln850_3') [101]  (0 ns)
	'select' operation ('nextYScale.V') [102]  (0.425 ns)
	'icmp' operation ('icmp_ln886') [123]  (1.11 ns)
	multiplexor before 'phi' operation ('flag_write') [130]  (0.755 ns)

 <State 10>: 6.53ns
The critical path consists of the following:
	'call' operation ('indexx_pre_comp.V', source/xf_resize_nn_bilinear.hpp:394) to 'scaleCompute<17, 42, 20, 48, 16, 2>' [97]  (6.53 ns)

 <State 11>: 4.95ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_1') [110]  (1.29 ns)
	'or' operation ('or_ln255', source/xf_resize_nn_bilinear.hpp:255->source/xf_resize_nn_bilinear.hpp:397) [113]  (0 ns)
	'select' operation ('__Val2__') [114]  (0.505 ns)
	'icmp' operation ('not_cmp_i_i175') [131]  (0.86 ns)
	'add' operation ('idx_nxt', source/xf_resize_nn_bilinear.hpp:427) [133]  (0.948 ns)
	'getelementptr' operation ('line_buffer_V_0_0_addr_4', source/xf_resize_nn_bilinear.hpp:430) [155]  (0 ns)
	'load' operation ('P0Buf[1].V') on array 'line_buffer.V[0][0]', source/xf_resize_nn_bilinear.hpp:323 [156]  (1.35 ns)

 <State 12>: 4.8ns
The critical path consists of the following:
	'load' operation ('P0Buf[0].V') on array 'line_buffer.V[1][0]', source/xf_resize_nn_bilinear.hpp:323 [139]  (1.35 ns)
	multiplexor before 'phi' operation ('P0Buf[0].V') with incoming values : ('P0Buf[0].V') [185]  (1.18 ns)
	'phi' operation ('P0Buf[0].V') with incoming values : ('P0Buf[0].V') [185]  (0 ns)
	'select' operation ('__Val2__', source/xf_resize_nn_bilinear.hpp:489) [199]  (0.435 ns)
	'add' operation ('add_ln1350') [213]  (0.907 ns)
	'sub' operation ('sub_ln1351') [219]  (0.921 ns)

 <State 13>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[234] ('mul_ln1118_1') [226]  (1.09 ns)

 <State 14>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[208] ('mul_ln708') [208]  (0 ns)
	'mul' operation of DSP[236] ('mul_ln1118') [223]  (1.09 ns)

 <State 15>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[236] ('mul_ln1118') [223]  (1.09 ns)

 <State 16>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[234] ('add_ln1192') [234]  (0.831 ns)
	'add' operation of DSP[236] ('add_ln1192_1') [236]  (0.831 ns)

 <State 17>: 5.23ns
The critical path consists of the following:
	'add' operation of DSP[236] ('add_ln1192_1') [236]  (0.831 ns)
	'add' operation ('add_ln1192_2') [239]  (1.1 ns)
	'add' operation ('add_ln695') [244]  (0.907 ns)
	'select' operation ('select_ln850') [245]  (0 ns)
	'select' operation ('select_ln850_6') [246]  (0.445 ns)
	fifo write on port 'img_dst_4181' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [324]  (1.95 ns)

 <State 18>: 2.84ns
The critical path consists of the following:
	'add' operation ('first_row_index', source/xf_resize_nn_bilinear.hpp:515) [343]  (1.2 ns)
	'icmp' operation ('icmp_ln521', source/xf_resize_nn_bilinear.hpp:521) [344]  (1.11 ns)
	'select' operation ('first_row_index', source/xf_resize_nn_bilinear.hpp:521) [345]  (0 ns)
	'select' operation ('first_row_index') [350]  (0 ns)
	'select' operation ('first_row_index') [351]  (0.525 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
