Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,29
design__inferred_latch__count,0
design__instance__count,74704
design__instance__area,451852
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,129
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2488
design__max_cap_violation__count__corner:nom_tt_025C_1v80,76
power__internal__total,0.0028414020780473948
power__switching__total,0.001078690867871046
power__leakage__total,4.6271534870356845e-07
power__total,0.003920556046068668
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.254092
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.254092
timing__hold__ws__corner:nom_tt_025C_1v80,0.301062
timing__setup__ws__corner:nom_tt_025C_1v80,56.749424
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.301062
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.711731
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1324
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2488
design__max_cap_violation__count__corner:nom_ss_100C_1v60,81
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.449928
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.449928
timing__hold__ws__corner:nom_ss_100C_1v60,0.864934
timing__setup__ws__corner:nom_ss_100C_1v60,53.176228
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.864934
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,79.012299
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2488
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,75
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.175804
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.175804
timing__hold__ws__corner:nom_ff_n40C_1v95,0.096932
timing__setup__ws__corner:nom_ff_n40C_1v95,57.939056
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.096932
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.362518
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1653
design__max_fanout_violation__count,2488
design__max_cap_violation__count,121
clock__skew__worst_hold,0.46726
clock__skew__worst_setup,-0.182092
timing__hold__ws,0.096932
timing__setup__ws,53.106853
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.096932
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,77.108269
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 899.0
design__core__bbox,5.52 10.88 794.42 886.72
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,719200
design__core__area,690950
design__instance__count__stdcell,74704
design__instance__area__stdcell,451852
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.653958
design__instance__utilization__stdcell,0.653958
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,81778332
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.55427E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2437
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,40316
route__net__special,2
route__drc_errors__iter:1,42459
route__wirelength__iter:1,1883228
route__drc_errors__iter:2,19766
route__wirelength__iter:2,1867802
route__drc_errors__iter:3,18164
route__wirelength__iter:3,1862220
route__drc_errors__iter:4,3159
route__wirelength__iter:4,1859472
route__drc_errors__iter:5,230
route__wirelength__iter:5,1859149
route__drc_errors__iter:6,19
route__wirelength__iter:6,1859005
route__drc_errors__iter:7,1
route__wirelength__iter:7,1859020
route__drc_errors__iter:8,1
route__wirelength__iter:8,1859021
route__drc_errors__iter:9,0
route__wirelength__iter:9,1859027
route__drc_errors,0
route__wirelength,1859027
route__vias,361909
route__vias__singlecut,361909
route__vias__multicut,0
design__disconnected_pin__count,359
design__critical_disconnected_pin__count,0
route__wirelength__max,1851.92
timing__unannotated_net__count__corner:nom_tt_025C_1v80,629
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,629
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,629
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,100
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2488
design__max_cap_violation__count__corner:min_tt_025C_1v80,59
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.244703
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.244703
timing__hold__ws__corner:min_tt_025C_1v80,0.300812
timing__setup__ws__corner:min_tt_025C_1v80,56.811771
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.300812
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,89.935318
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,629
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1095
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2488
design__max_cap_violation__count__corner:min_ss_100C_1v60,63
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.434081
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.434081
timing__hold__ws__corner:min_ss_100C_1v60,0.861109
timing__setup__ws__corner:min_ss_100C_1v60,53.289192
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.861109
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,80.624649
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,629
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2488
design__max_cap_violation__count__corner:min_ff_n40C_1v95,57
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.168799
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.168799
timing__hold__ws__corner:min_ff_n40C_1v95,0.099078
timing__setup__ws__corner:min_ff_n40C_1v95,57.978981
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.099078
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.502937
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,629
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,193
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2488
design__max_cap_violation__count__corner:max_tt_025C_1v80,109
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.265323
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.265323
timing__hold__ws__corner:max_tt_025C_1v80,0.301806
timing__setup__ws__corner:max_tt_025C_1v80,56.713184
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.301806
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.502411
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,629
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1653
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2488
design__max_cap_violation__count__corner:max_ss_100C_1v60,121
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.46726
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.46726
timing__hold__ws__corner:max_ss_100C_1v60,0.868122
timing__setup__ws__corner:max_ss_100C_1v60,53.106853
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.868122
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,77.108269
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,629
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2488
design__max_cap_violation__count__corner:max_ff_n40C_1v95,108
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.182092
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.182092
timing__hold__ws__corner:max_ff_n40C_1v95,0.098127
timing__setup__ws__corner:max_ff_n40C_1v95,57.9133
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.098127
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.235794
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,629
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,629
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000083843
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000861383
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000112903
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000861383
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001130000000000000022980749248002751983221969567239284515380859375
ir__drop__worst,0.00008380000000000000404294653311154661423643119633197784423828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
