
*** Running vivado
    with args -log zed_channel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source zed_channel.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source zed_channel.tcl -notrace
WARNING: [filemgmt 56-128] File '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_ooc.xdc' is already in the project and will not be added again
Command: synth_design -top zed_channel -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.918 ; gain = 161.766 ; free physical = 1225 ; free virtual = 7563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zed_channel' [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/hdl/zed_channel.vhd:48]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/hdl/zed_channel.vhd:156]
INFO: [Synth 8-3491] module 'zed_channel_hgc_zed_ip_channel_0_0' declared at '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/realtime/zed_channel_hgc_zed_ip_channel_0_0_stub.v:7' bound to instance 'hgc_zed_ip_channel_0' of component 'zed_channel_hgc_zed_ip_channel_0_0' [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/hdl/zed_channel.vhd:160]
INFO: [Synth 8-638] synthesizing module 'zed_channel_hgc_zed_ip_channel_0_0' [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/realtime/zed_channel_hgc_zed_ip_channel_0_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'zed_channel_hgc_zed_ip_channel_0_0' (1#1) [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/realtime/zed_channel_hgc_zed_ip_channel_0_0_stub.v:7]
INFO: [Synth 8-3491] module 'zed_channel_selectio_wiz_0_1' declared at '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/realtime/zed_channel_selectio_wiz_0_1_stub.v:6' bound to instance 'selectio_deserializer' of component 'zed_channel_selectio_wiz_0_1' [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/hdl/zed_channel.vhd:187]
INFO: [Synth 8-638] synthesizing module 'zed_channel_selectio_wiz_0_1' [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/realtime/zed_channel_selectio_wiz_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'zed_channel_selectio_wiz_0_1' (2#1) [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/realtime/zed_channel_selectio_wiz_0_1_stub.v:6]
INFO: [Synth 8-3491] module 'zed_channel_selectio_wiz_0_0' declared at '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/realtime/zed_channel_selectio_wiz_0_0_stub.v:6' bound to instance 'selectio_serializer' of component 'zed_channel_selectio_wiz_0_0' [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/hdl/zed_channel.vhd:197]
INFO: [Synth 8-638] synthesizing module 'zed_channel_selectio_wiz_0_0' [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/realtime/zed_channel_selectio_wiz_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'zed_channel_selectio_wiz_0_0' (3#1) [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/realtime/zed_channel_selectio_wiz_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'zed_channel' (4#1) [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/hdl/zed_channel.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1044.301 ; gain = 200.148 ; free physical = 1185 ; free virtual = 7523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1044.301 ; gain = 200.148 ; free physical = 1185 ; free virtual = 7523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp/zed_channel_hgc_zed_ip_channel_0_0_in_context.xdc] for cell 'hgc_zed_ip_channel_0'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp/zed_channel_hgc_zed_ip_channel_0_0_in_context.xdc] for cell 'hgc_zed_ip_channel_0'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp_2/zed_channel_selectio_wiz_0_0_in_context.xdc] for cell 'selectio_serializer'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp_2/zed_channel_selectio_wiz_0_0_in_context.xdc] for cell 'selectio_serializer'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp_3/zed_channel_selectio_wiz_0_1_in_context.xdc] for cell 'selectio_deserializer'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp_3/zed_channel_selectio_wiz_0_1_in_context.xdc] for cell 'selectio_deserializer'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_ooc.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK_40' already exists, overwriting the previous clock with the same name. [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_ooc.xdc:13]
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_ooc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.988 ; gain = 0.000 ; free physical = 1000 ; free virtual = 7338
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'selectio_deserializer' at clock pin 'clk_in' is different from the actual clock period '3.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'selectio_serializer' at clock pin 'clk_in' is different from the actual clock period '3.000', this can result in different implementation results.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19287 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.992 ; gain = 438.840 ; free physical = 997 ; free virtual = 7336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.992 ; gain = 438.840 ; free physical = 997 ; free virtual = 7335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for data_out_to_pins_n[0]. (constraint file  /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp_2/zed_channel_selectio_wiz_0_0_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for data_out_to_pins_p[0]. (constraint file  /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp_2/zed_channel_selectio_wiz_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for data_in_from_pins_n[0]. (constraint file  /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp_3/zed_channel_selectio_wiz_0_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for data_in_from_pins_p[0]. (constraint file  /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/synth_1/.Xil/Vivado-19275-athena/dcp_3/zed_channel_selectio_wiz_0_1_in_context.xdc, line 2).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.992 ; gain = 438.840 ; free physical = 997 ; free virtual = 7335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.992 ; gain = 438.840 ; free physical = 997 ; free virtual = 7335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.996 ; gain = 438.844 ; free physical = 998 ; free virtual = 7336
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.996 ; gain = 438.844 ; free physical = 1000 ; free virtual = 7338
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.996 ; gain = 438.844 ; free physical = 1000 ; free virtual = 7338

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.996 ; gain = 438.844 ; free physical = 988 ; free virtual = 7326
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.996 ; gain = 438.844 ; free physical = 988 ; free virtual = 7326

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'CLK_40'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1320.992 ; gain = 476.840 ; free physical = 941 ; free virtual = 7279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1320.992 ; gain = 476.840 ; free physical = 941 ; free virtual = 7279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 935 ; free virtual = 7273
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 935 ; free virtual = 7273

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 935 ; free virtual = 7273
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 934 ; free virtual = 7272
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 934 ; free virtual = 7272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 934 ; free virtual = 7272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 934 ; free virtual = 7272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 934 ; free virtual = 7272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 934 ; free virtual = 7272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |zed_channel_hgc_zed_ip_channel_0_0 |         1|
|2     |zed_channel_selectio_wiz_0_1       |         1|
|3     |zed_channel_selectio_wiz_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |zed_channel_hgc_zed_ip_channel_0_0 |     1|
|2     |zed_channel_selectio_wiz_0_0       |     1|
|3     |zed_channel_selectio_wiz_0_1       |     1|
|4     |IBUF                               |    59|
|5     |OBUF                               |    41|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   159|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 934 ; free virtual = 7272
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1331.004 ; gain = 130.391 ; free physical = 933 ; free virtual = 7271
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1331.004 ; gain = 486.852 ; free physical = 933 ; free virtual = 7271
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1331.008 ; gain = 415.520 ; free physical = 932 ; free virtual = 7270
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1339.012 ; gain = 0.000 ; free physical = 930 ; free virtual = 7269
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 05:30:18 2016...
