
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22748 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 430.422 ; gain = 97.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/ID/alu.v:3]
WARNING: [Synth 8-151] case item 12'b000000100010 is unreachable [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/ID/alu.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/ID/alu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/ID/alu.v:3]
WARNING: [Synth 8-3848] Net ctrl in module/entity main does not have driver. [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/main.v:4]
WARNING: [Synth 8-3848] Net alu_src1 in module/entity main does not have driver. [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/main.v:5]
WARNING: [Synth 8-3848] Net alu_src2 in module/entity main does not have driver. [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/main.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main' (2#1) [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/main.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 487.043 ; gain = 154.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 487.043 ; gain = 154.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 487.043 ; gain = 154.426
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alu_result_reg' [F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/ID/alu.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 487.043 ; gain = 154.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu/alu_result_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 650.961 ; gain = 318.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 650.961 ; gain = 318.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 659.680 ; gain = 327.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 659.680 ; gain = 327.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 659.680 ; gain = 327.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 659.680 ; gain = 327.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 659.680 ; gain = 327.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 659.680 ; gain = 327.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 659.680 ; gain = 327.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 659.680 ; gain = 327.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 659.680 ; gain = 327.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 659.680 ; gain = 327.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 769.637 ; gain = 449.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Code/Other/vivado/cource_design/design1/design1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 26 16:59:16 2023...
