

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Wed Sep 25 13:00:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2060|     2060|  6.860 us|  6.860 us|  2060|  2060|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop32_loop33  |     2058|     2058|        15|          4|          1|   512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      384|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      636|      396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      444|    -|
|Register             |        -|     -|      799|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     1435|     1256|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U822  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U823  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U824     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U825     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   4|  636|  396|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln226_fu_346_p2                |         +|   0|  0|  17|          10|           1|
    |add_ln227_fu_397_p2                |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_452                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln226_fu_340_p2               |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln227_fu_355_p2               |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state15_pp0_stage2_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln233_1_fu_413_p2               |        or|   0|  0|   7|           7|           2|
    |or_ln233_2_fu_423_p2               |        or|   0|  0|   7|           7|           2|
    |or_ln233_3_fu_451_p2               |        or|   0|  0|   7|           7|           3|
    |or_ln233_4_fu_461_p2               |        or|   0|  0|   7|           7|           3|
    |or_ln233_5_fu_489_p2               |        or|   0|  0|   7|           7|           3|
    |or_ln233_6_fu_499_p2               |        or|   0|  0|   7|           7|           3|
    |or_ln233_fu_386_p2                 |        or|   0|  0|   7|           7|           1|
    |select_ln226_fu_361_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln237_1_fu_561_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln237_2_fu_573_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln237_3_fu_585_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln237_4_fu_597_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln237_5_fu_609_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln237_6_fu_621_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln237_7_fu_633_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln237_fu_549_p3             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 384|          95|         301|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v96_load             |   9|          2|    5|         10|
    |grp_fu_281_p0                         |  26|          5|   32|        160|
    |grp_fu_281_p1                         |  26|          5|   32|        160|
    |grp_fu_285_p0                         |  26|          5|   32|        160|
    |grp_fu_285_p1                         |  26|          5|   32|        160|
    |grp_fu_289_p0                         |  14|          3|   32|         96|
    |grp_fu_294_p0                         |  14|          3|   32|         96|
    |indvar_flatten_fu_100                 |   9|          2|   10|         20|
    |v257_address0                         |  26|          5|    7|         35|
    |v257_address1                         |  26|          5|    7|         35|
    |v270_0_blk_n                          |   9|          2|    1|          2|
    |v270_1_blk_n                          |   9|          2|    1|          2|
    |v270_2_blk_n                          |   9|          2|    1|          2|
    |v270_3_blk_n                          |   9|          2|    1|          2|
    |v270_4_blk_n                          |   9|          2|    1|          2|
    |v270_5_blk_n                          |   9|          2|    1|          2|
    |v270_6_blk_n                          |   9|          2|    1|          2|
    |v270_7_blk_n                          |   9|          2|    1|          2|
    |v271_0_blk_n                          |   9|          2|    1|          2|
    |v271_1_blk_n                          |   9|          2|    1|          2|
    |v271_2_blk_n                          |   9|          2|    1|          2|
    |v271_3_blk_n                          |   9|          2|    1|          2|
    |v271_4_blk_n                          |   9|          2|    1|          2|
    |v271_5_blk_n                          |   9|          2|    1|          2|
    |v271_6_blk_n                          |   9|          2|    1|          2|
    |v271_7_blk_n                          |   9|          2|    1|          2|
    |v96_fu_96                             |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 444|         93|  259|       1011|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln226_reg_655                |   1|   0|    1|          0|
    |indvar_flatten_fu_100             |  10|   0|   10|          0|
    |reg_299                           |  32|   0|   32|          0|
    |reg_303                           |  32|   0|   32|          0|
    |reg_307                           |  32|   0|   32|          0|
    |reg_312                           |  32|   0|   32|          0|
    |reg_317                           |  32|   0|   32|          0|
    |reg_322                           |  32|   0|   32|          0|
    |select_ln237_1_reg_834            |  32|   0|   32|          0|
    |select_ln237_2_reg_839            |  32|   0|   32|          0|
    |select_ln237_3_reg_844            |  32|   0|   32|          0|
    |select_ln237_4_reg_849            |  32|   0|   32|          0|
    |select_ln237_5_reg_854            |  32|   0|   32|          0|
    |select_ln237_6_reg_859            |  32|   0|   32|          0|
    |select_ln237_7_reg_864            |  32|   0|   32|          0|
    |select_ln237_reg_829              |  32|   0|   32|          0|
    |tmp_s_reg_659                     |   4|   0|    7|          3|
    |v271_0_read_reg_679               |  32|   0|   32|          0|
    |v271_1_read_reg_684               |  32|   0|   32|          0|
    |v271_2_read_reg_689               |  32|   0|   32|          0|
    |v271_3_read_reg_699               |  32|   0|   32|          0|
    |v271_4_read_reg_709               |  32|   0|   32|          0|
    |v271_5_read_reg_714               |  32|   0|   32|          0|
    |v271_6_read_reg_719               |  32|   0|   32|          0|
    |v271_7_read_reg_724               |  32|   0|   32|          0|
    |v96_fu_96                         |   5|   0|    5|          0|
    |icmp_ln226_reg_655                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 799|  32|  739|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v271_0_dout            |   in|   32|     ap_fifo|        v271_0|       pointer|
|v271_0_num_data_valid  |   in|   10|     ap_fifo|        v271_0|       pointer|
|v271_0_fifo_cap        |   in|   10|     ap_fifo|        v271_0|       pointer|
|v271_0_empty_n         |   in|    1|     ap_fifo|        v271_0|       pointer|
|v271_0_read            |  out|    1|     ap_fifo|        v271_0|       pointer|
|v271_1_dout            |   in|   32|     ap_fifo|        v271_1|       pointer|
|v271_1_num_data_valid  |   in|   10|     ap_fifo|        v271_1|       pointer|
|v271_1_fifo_cap        |   in|   10|     ap_fifo|        v271_1|       pointer|
|v271_1_empty_n         |   in|    1|     ap_fifo|        v271_1|       pointer|
|v271_1_read            |  out|    1|     ap_fifo|        v271_1|       pointer|
|v271_2_dout            |   in|   32|     ap_fifo|        v271_2|       pointer|
|v271_2_num_data_valid  |   in|   10|     ap_fifo|        v271_2|       pointer|
|v271_2_fifo_cap        |   in|   10|     ap_fifo|        v271_2|       pointer|
|v271_2_empty_n         |   in|    1|     ap_fifo|        v271_2|       pointer|
|v271_2_read            |  out|    1|     ap_fifo|        v271_2|       pointer|
|v271_3_dout            |   in|   32|     ap_fifo|        v271_3|       pointer|
|v271_3_num_data_valid  |   in|   10|     ap_fifo|        v271_3|       pointer|
|v271_3_fifo_cap        |   in|   10|     ap_fifo|        v271_3|       pointer|
|v271_3_empty_n         |   in|    1|     ap_fifo|        v271_3|       pointer|
|v271_3_read            |  out|    1|     ap_fifo|        v271_3|       pointer|
|v271_4_dout            |   in|   32|     ap_fifo|        v271_4|       pointer|
|v271_4_num_data_valid  |   in|   10|     ap_fifo|        v271_4|       pointer|
|v271_4_fifo_cap        |   in|   10|     ap_fifo|        v271_4|       pointer|
|v271_4_empty_n         |   in|    1|     ap_fifo|        v271_4|       pointer|
|v271_4_read            |  out|    1|     ap_fifo|        v271_4|       pointer|
|v271_5_dout            |   in|   32|     ap_fifo|        v271_5|       pointer|
|v271_5_num_data_valid  |   in|   10|     ap_fifo|        v271_5|       pointer|
|v271_5_fifo_cap        |   in|   10|     ap_fifo|        v271_5|       pointer|
|v271_5_empty_n         |   in|    1|     ap_fifo|        v271_5|       pointer|
|v271_5_read            |  out|    1|     ap_fifo|        v271_5|       pointer|
|v271_6_dout            |   in|   32|     ap_fifo|        v271_6|       pointer|
|v271_6_num_data_valid  |   in|   10|     ap_fifo|        v271_6|       pointer|
|v271_6_fifo_cap        |   in|   10|     ap_fifo|        v271_6|       pointer|
|v271_6_empty_n         |   in|    1|     ap_fifo|        v271_6|       pointer|
|v271_6_read            |  out|    1|     ap_fifo|        v271_6|       pointer|
|v271_7_dout            |   in|   32|     ap_fifo|        v271_7|       pointer|
|v271_7_num_data_valid  |   in|   10|     ap_fifo|        v271_7|       pointer|
|v271_7_fifo_cap        |   in|   10|     ap_fifo|        v271_7|       pointer|
|v271_7_empty_n         |   in|    1|     ap_fifo|        v271_7|       pointer|
|v271_7_read            |  out|    1|     ap_fifo|        v271_7|       pointer|
|v257_address0          |  out|    7|   ap_memory|          v257|         array|
|v257_ce0               |  out|    1|   ap_memory|          v257|         array|
|v257_q0                |   in|   32|   ap_memory|          v257|         array|
|v257_address1          |  out|    7|   ap_memory|          v257|         array|
|v257_ce1               |  out|    1|   ap_memory|          v257|         array|
|v257_q1                |   in|   32|   ap_memory|          v257|         array|
|v270_0_din             |  out|   32|     ap_fifo|        v270_0|       pointer|
|v270_0_num_data_valid  |   in|   10|     ap_fifo|        v270_0|       pointer|
|v270_0_fifo_cap        |   in|   10|     ap_fifo|        v270_0|       pointer|
|v270_0_full_n          |   in|    1|     ap_fifo|        v270_0|       pointer|
|v270_0_write           |  out|    1|     ap_fifo|        v270_0|       pointer|
|v270_1_din             |  out|   32|     ap_fifo|        v270_1|       pointer|
|v270_1_num_data_valid  |   in|   10|     ap_fifo|        v270_1|       pointer|
|v270_1_fifo_cap        |   in|   10|     ap_fifo|        v270_1|       pointer|
|v270_1_full_n          |   in|    1|     ap_fifo|        v270_1|       pointer|
|v270_1_write           |  out|    1|     ap_fifo|        v270_1|       pointer|
|v270_2_din             |  out|   32|     ap_fifo|        v270_2|       pointer|
|v270_2_num_data_valid  |   in|   10|     ap_fifo|        v270_2|       pointer|
|v270_2_fifo_cap        |   in|   10|     ap_fifo|        v270_2|       pointer|
|v270_2_full_n          |   in|    1|     ap_fifo|        v270_2|       pointer|
|v270_2_write           |  out|    1|     ap_fifo|        v270_2|       pointer|
|v270_3_din             |  out|   32|     ap_fifo|        v270_3|       pointer|
|v270_3_num_data_valid  |   in|   10|     ap_fifo|        v270_3|       pointer|
|v270_3_fifo_cap        |   in|   10|     ap_fifo|        v270_3|       pointer|
|v270_3_full_n          |   in|    1|     ap_fifo|        v270_3|       pointer|
|v270_3_write           |  out|    1|     ap_fifo|        v270_3|       pointer|
|v270_4_din             |  out|   32|     ap_fifo|        v270_4|       pointer|
|v270_4_num_data_valid  |   in|   10|     ap_fifo|        v270_4|       pointer|
|v270_4_fifo_cap        |   in|   10|     ap_fifo|        v270_4|       pointer|
|v270_4_full_n          |   in|    1|     ap_fifo|        v270_4|       pointer|
|v270_4_write           |  out|    1|     ap_fifo|        v270_4|       pointer|
|v270_5_din             |  out|   32|     ap_fifo|        v270_5|       pointer|
|v270_5_num_data_valid  |   in|   10|     ap_fifo|        v270_5|       pointer|
|v270_5_fifo_cap        |   in|   10|     ap_fifo|        v270_5|       pointer|
|v270_5_full_n          |   in|    1|     ap_fifo|        v270_5|       pointer|
|v270_5_write           |  out|    1|     ap_fifo|        v270_5|       pointer|
|v270_6_din             |  out|   32|     ap_fifo|        v270_6|       pointer|
|v270_6_num_data_valid  |   in|   10|     ap_fifo|        v270_6|       pointer|
|v270_6_fifo_cap        |   in|   10|     ap_fifo|        v270_6|       pointer|
|v270_6_full_n          |   in|    1|     ap_fifo|        v270_6|       pointer|
|v270_6_write           |  out|    1|     ap_fifo|        v270_6|       pointer|
|v270_7_din             |  out|   32|     ap_fifo|        v270_7|       pointer|
|v270_7_num_data_valid  |   in|   10|     ap_fifo|        v270_7|       pointer|
|v270_7_fifo_cap        |   in|   10|     ap_fifo|        v270_7|       pointer|
|v270_7_full_n          |   in|    1|     ap_fifo|        v270_7|       pointer|
|v270_7_write           |  out|    1|     ap_fifo|        v270_7|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

