Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 18 22:35:33 2024
| Host         : Petrichor running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           17 |
| No           | No                    | Yes                    |              52 |           26 |
| No           | Yes                   | No                     |              46 |           13 |
| Yes          | No                    | No                     |              42 |           19 |
| Yes          | No                    | Yes                    |             510 |          351 |
| Yes          | Yes                   | No                     |              63 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------+-------------------------+------------------+----------------+--------------+
|              Clock Signal             |           Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+-----------------------------------+-------------------------+------------------+----------------+--------------+
|  CLK_GEN/clk_disp                     | BTN_SCAN/p_0_in                   |                         |                2 |              2 |         1.00 |
|  core/core/Ctrl/CSR_op_reg[2]_i_2_n_0 |                                   |                         |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                  |                                   |                         |                3 |              3 |         1.00 |
|  Hexs_reg[31]_i_3_n_0                 |                                   | rst_all                 |                1 |              3 |         3.00 |
|  CLK_GEN/clk_cpu                      | DEBUG_CTRL/beat_counter           | rst_all                 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu                      | DEBUG_CTRL/cust_counter           | rst_all                 |                3 |              5 |         1.67 |
|  CLK_GEN/clk_cpu                      | DEBUG_CTRL/reg_counter            | rst_all                 |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu                      | UART_BUFF/E[0]                    | rst_all                 |                3 |              8 |         2.67 |
|  CLK_GEN/clk_cpu                      | UART_BUFF/update_head             | rst_all                 |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG                  | UART_BUFF/send_reg_0[0]           |                         |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                  |                                   | uart_tx_ctrl/bitTmr     |                4 |             14 |         3.50 |
|  CLK_GEN/clk_disp                     |                                   |                         |                5 |             18 |         3.60 |
|  CLK_GEN/clk_cpu                      |                                   |                         |                8 |             24 |         3.00 |
|  debug_clk                            | core/core/ALU/CSR_reg[0][3]_4[0]  | rst_all                 |               11 |             30 |         2.73 |
|  CLK100MHZ_IBUF_BUFG                  |                                   | CLK_GEN/led_clk         |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG                  | uart_tx_ctrl/bitIndex             | uart_tx_ctrl/uart_ready |                9 |             32 |         3.56 |
|  Hexs_reg[31]_i_3_n_0                 | core/core/ALU/E[0]                |                         |               15 |             32 |         2.13 |
|  debug_clk                            | core/core/ALU/pc_reg[4][0]        | rst_all                 |               27 |             32 |         1.19 |
|  debug_clk                            | core/core/ALU/CSR_reg[0][3]_3[0]  | rst_all                 |               12 |             32 |         2.67 |
|  debug_clk                            | core/core/ALU/CSR_reg[0][3]_5[0]  | rst_all                 |               16 |             32 |         2.00 |
|  debug_clk                            | core/core/ALU/CSR_reg[0][3]_7[0]  | rst_all                 |               18 |             32 |         1.78 |
|  debug_clk                            | core/core/ALU/CSR_reg[0][3]_6[0]  | rst_all                 |               26 |             32 |         1.23 |
|  debug_clk                            | core/core/ALU/pc_reg[4]_rep[0]    | rst_all                 |               12 |             32 |         2.67 |
|  debug_clk                            | core/core/ALU/pc_reg[5]_4[0]      | rst_all                 |               26 |             32 |         1.23 |
|  debug_clk                            | core/core/ALU/pc_reg[5]_0[0]      | rst_all                 |               28 |             32 |         1.14 |
|  debug_clk                            | core/core/ALU/pc_reg[5]_1[0]      | rst_all                 |               29 |             32 |         1.10 |
|  debug_clk                            | core/core/ALU/pc_reg[5]_3[0]      | rst_all                 |               23 |             32 |         1.39 |
|  debug_clk                            | core/core/ALU/pc_reg[5]_2[0]      | rst_all                 |               26 |             32 |         1.23 |
|  debug_clk                            | core/core/ALU/pc_reg[5]_rep[0]    | rst_all                 |               28 |             32 |         1.14 |
|  debug_clk                            | core/core/ALU/pc_reg[2]_0[0]      | rst_all                 |               20 |             32 |         1.60 |
|  debug_clk                            | core/core/ALU/pc_reg[2]_2[0]      | rst_all                 |               22 |             32 |         1.45 |
|  debug_clk                            | core/core/ALU/pc_reg[2]_rep_12[0] | rst_all                 |               27 |             32 |         1.19 |
|  debug_clk                            |                                   | rst_all                 |               25 |             49 |         1.96 |
|  clk_BUFG                             | core/core/ALU/wen                 |                         |               32 |            128 |         4.00 |
+---------------------------------------+-----------------------------------+-------------------------+------------------+----------------+--------------+


