Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Feb 10 23:05:33 2025
| Host         : DESKTOP-S2GG9RF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSA_timing_summary_routed.rpt -pb CSA_timing_summary_routed.pb -rpx CSA_timing_summary_routed.rpx -warn_on_violation
| Design       : CSA
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.284ns  (logic 4.176ns (50.407%)  route 4.108ns (49.593%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  cin_IBUF_inst/O
                         net (fo=2, routed)           1.569     2.588    cin_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.712 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.673     3.385    transp1
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.148     3.533 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.866     5.399    cout_OBUF
    W10                  OBUF (Prop_obuf_I_O)         2.886     8.284 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     8.284    cout
    W10                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 3.954ns (49.071%)  route 4.104ns (50.929%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  cin_IBUF_inst/O
                         net (fo=2, routed)           1.569     2.588    cin_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.712 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.671     3.383    transp1
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     3.507 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863     5.370    sum_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         2.688     8.058 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.058    sum[2]
    U9                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 3.930ns (48.907%)  route 4.106ns (51.093%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  cin_IBUF_inst/O
                         net (fo=2, routed)           1.569     2.588    cin_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.712 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.673     3.385    transp1
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.124     3.509 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     5.372    sum_OBUF[3]
    W9                   OBUF (Prop_obuf_I_O)         2.664     8.036 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.036    sum[3]
    W9                                                                r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 4.046ns (54.069%)  route 3.437ns (45.931%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  cin_IBUF_inst/O
                         net (fo=2, routed)           1.569     2.588    cin_IBUF
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.146     2.734 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.601    sum_OBUF[0]
    W11                  OBUF (Prop_obuf_I_O)         2.882     7.483 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.483    sum[0]
    W11                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.454ns (66.692%)  route 0.726ns (33.308%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.325     0.554    b_IBUF[3]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.599 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.000    sum_OBUF[3]
    W9                   OBUF (Prop_obuf_I_O)         1.180     2.181 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.181    sum[3]
    W9                                                                r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.541ns (67.496%)  route 0.742ns (32.504%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.325     0.554    b_IBUF[3]
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.048     0.602 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.417     1.019    cout_OBUF
    W10                  OBUF (Prop_obuf_I_O)         1.264     2.283 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.283    cout
    W10                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.467ns (63.748%)  route 0.834ns (36.252%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.420     0.638    a_IBUF[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.683 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.098    sum_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         1.204     2.302 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.302    sum[2]
    U9                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.488ns (62.524%)  route 0.892ns (37.476%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           0.479     0.664    a_IBUF[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.043     0.707 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.119    sum_OBUF[0]
    W11                  OBUF (Prop_obuf_I_O)         1.260     2.379 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.379    sum[0]
    W11                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





