Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: funzione_hash_moltiplicazione.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "funzione_hash_moltiplicazione.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "funzione_hash_moltiplicazione"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : funzione_hash_moltiplicazione
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/mux2_1.vhd" in Library work.
Entity <mux2_1> compiled.
Entity <mux2_1> (Architecture <dataflow>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/edge_triggered_d_n.vhd" in Library work.
Entity <edge_triggered_d_n> compiled.
Entity <edge_triggered_d_n> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/Serial_Booth_PC_Moore.vhd" in Library work.
Entity <Serial_Booth_PC_Moore> compiled.
Entity <Serial_Booth_PC_Moore> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/contatore_modulo_4.vhd" in Library work.
Entity <contatore_modulo_2n> compiled.
Entity <contatore_modulo_2n> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/boundary_scan_chain.vhd" in Library work.
Entity <boundary_scan_chain> compiled.
Entity <boundary_scan_chain> (Architecture <Structural>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/latch_d.vhd" in Library work.
Entity <latch_d> compiled.
Entity <latch_d> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/gestore_RSA.vhd" in Library work.
Entity <gestore_hash> compiled.
Entity <gestore_hash> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" in Library work.
Entity <Booth_multiplier> compiled.
Entity <Booth_multiplier> (Architecture <Structural>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/shifter_a_sinistra.vhd" in Library work.
Entity <shifter_a_sinistra> compiled.
Entity <shifter_a_sinistra> (Architecture <Structural>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" in Library work.
Entity <funzione_hash_moltiplicazione> compiled.
Entity <funzione_hash_moltiplicazione> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <funzione_hash_moltiplicazione> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <Behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <Behavioral>) with generics.
	width = 4

Analyzing hierarchy for entity <gestore_hash> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Booth_multiplier> in library <work> (architecture <Structural>) with generics.
	width = 64

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <Structural>) with generics.
	n = 64

Analyzing hierarchy for entity <shifter_a_sinistra> in library <work> (architecture <Structural>) with generics.
	n = 64

Analyzing hierarchy for entity <Serial_Booth_PC_Moore> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <Behavioral>) with generics.
	width = 6

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <Structural>) with generics.
	n = 65

Analyzing hierarchy for entity <latch_d> in library <work> (architecture <Behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <Behavioral>) with generics.
	width = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <funzione_hash_moltiplicazione> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" line 112: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" line 113: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" line 117: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" line 118: Unconnected output port 'scan_out' of component 'shifter_a_sinistra'.
Entity <funzione_hash_moltiplicazione> analyzed. Unit <funzione_hash_moltiplicazione> generated.

Analyzing generic Entity <contatore_modulo_2n.1> in library <work> (Architecture <Behavioral>).
	width = 5
Entity <contatore_modulo_2n.1> analyzed. Unit <contatore_modulo_2n.1> generated.

Analyzing generic Entity <contatore_modulo_2n.2> in library <work> (Architecture <Behavioral>).
	width = 4
Entity <contatore_modulo_2n.2> analyzed. Unit <contatore_modulo_2n.2> generated.

Analyzing Entity <gestore_hash> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/media/sf_ASE/VHDL/Milo/RSA/gestore_RSA.vhd" line 61: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <current_state>, <start_sh>, <stop_r>, <stop_l>
Entity <gestore_hash> analyzed. Unit <gestore_hash> generated.

Analyzing generic Entity <Booth_multiplier> in library <work> (Architecture <Structural>).
	width = 64
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" line 109: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" line 110: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" line 116: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" line 116: Unconnected output port 'overflow' of component 'add_sub'.
WARNING:Xst:2211 - "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" line 116: Instantiating black box module <add_sub>.
    Set user-defined property "width =  64" for instance <gestore_shift> in unit <Booth_multiplier>.
Entity <Booth_multiplier> analyzed. Unit <Booth_multiplier> generated.

Analyzing Entity <Serial_Booth_PC_Moore> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/media/sf_ASE/VHDL/Milo/RSA/Serial_Booth_PC_Moore.vhd" line 63: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <current_state>, <start>, <pair_of_bits>, <stop>
Entity <Serial_Booth_PC_Moore> analyzed. Unit <Serial_Booth_PC_Moore> generated.

Analyzing generic Entity <contatore_modulo_2n.3> in library <work> (Architecture <Behavioral>).
	width = 6
Entity <contatore_modulo_2n.3> analyzed. Unit <contatore_modulo_2n.3> generated.

Analyzing generic Entity <boundary_scan_chain.2> in library <work> (Architecture <Structural>).
	n = 65
Entity <boundary_scan_chain.2> analyzed. Unit <boundary_scan_chain.2> generated.

Analyzing Entity <mux2_1> in library <work> (Architecture <dataflow>).
Entity <mux2_1> analyzed. Unit <mux2_1> generated.

Analyzing generic Entity <edge_triggered_d_n> in library <work> (Architecture <Behavioral>).
	width = 1
Entity <edge_triggered_d_n> analyzed. Unit <edge_triggered_d_n> generated.

Analyzing generic Entity <latch_d> in library <work> (Architecture <Behavioral>).
	width = 64
Entity <latch_d> analyzed. Unit <latch_d> generated.

Analyzing generic Entity <boundary_scan_chain.1> in library <work> (Architecture <Structural>).
	n = 64
Entity <boundary_scan_chain.1> analyzed. Unit <boundary_scan_chain.1> generated.

Analyzing generic Entity <shifter_a_sinistra> in library <work> (Architecture <Structural>).
	n = 64
Entity <shifter_a_sinistra> analyzed. Unit <shifter_a_sinistra> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <contatore_modulo_2n_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 5-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_1> synthesized.


Synthesizing Unit <contatore_modulo_2n_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_2> synthesized.


Synthesizing Unit <gestore_hash>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/gestore_RSA.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <en_i_r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <en_c_l>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hashed>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_i_l>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <current_state<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <gestore_hash> synthesized.


Synthesizing Unit <Serial_Booth_PC_Moore>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/Serial_Booth_PC_Moore.vhd".
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 5-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_a>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <finished>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <current_state>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Serial_Booth_PC_Moore> synthesized.


Synthesizing Unit <contatore_modulo_2n_3>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 6-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_3> synthesized.


Synthesizing Unit <latch_d>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/latch_d.vhd".
    Found 64-bit register for signal <output>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <latch_d> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/mux2_1.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <edge_triggered_d_n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/edge_triggered_d_n.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_triggered_d_n> synthesized.


Synthesizing Unit <boundary_scan_chain_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <q<63>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_1> synthesized.


Synthesizing Unit <shifter_a_sinistra>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/shifter_a_sinistra.vhd".
WARNING:Xst:1780 - Signal <q<63>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <shifter_a_sinistra> synthesized.


Synthesizing Unit <boundary_scan_chain_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <q<64>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_2> synthesized.


Synthesizing Unit <Booth_multiplier>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd".
Unit <Booth_multiplier> synthesized.


Synthesizing Unit <funzione_hash_moltiplicazione>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd".
WARNING:Xst:647 - Input <number_of_shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <shifted_l<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <product<127:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <moltiplicatore<63:8>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000000000000000000000000000.
Unit <funzione_hash_moltiplicazione> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 326
 1-bit register                                        : 325
 5-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 8
 5-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <chain_gen[63].sc_out.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[63].sc_out.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[62].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[62].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[61].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[61].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[60].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[60].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[59].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[59].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[58].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[58].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[57].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[57].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[56].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[56].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[55].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[55].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[54].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[54].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[53].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[53].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[52].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[52].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[51].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[51].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[50].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[50].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[49].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[49].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[48].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[48].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[47].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[47].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[46].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[46].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[45].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[45].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[44].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[44].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[43].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[43].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[42].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[42].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[41].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[41].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[40].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[40].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[39].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[39].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[38].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[38].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[37].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[37].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[36].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[36].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[35].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[35].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[34].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[34].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[33].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[33].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[32].sc_ch.inst_mux2_1> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chain_gen[32].sc_ch.inst_edge_triggered> is unconnected in block <sh_r>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <output_52> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_47> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_53> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_48> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_54> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_49> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_60> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_55> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_61> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_56> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_62> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_57> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_63> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_58> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_59> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_10> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_11> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_12> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_13> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_14> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_20> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_15> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_21> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_8> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_16> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_22> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_17> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_23> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_18> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_24> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_19> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_30> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_25> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_31> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_26> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_32> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_27> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_33> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_28> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_34> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_29> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_40> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_35> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_41> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_36> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_42> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_37> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_43> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_38> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_44> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_39> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_50> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_45> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_51> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_46> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 330
 Flip-Flops                                            : 330
# Latches                                              : 9
 1-bit latch                                           : 8
 5-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <output_23> in Unit <latch_d> is equivalent to the following 55 FFs/Latches, which will be removed : <output_18> <output_24> <output_19> <output_30> <output_25> <output_31> <output_26> <output_32> <output_27> <output_33> <output_28> <output_34> <output_29> <output_40> <output_35> <output_41> <output_36> <output_42> <output_37> <output_43> <output_38> <output_44> <output_39> <output_50> <output_45> <output_51> <output_46> <output_52> <output_47> <output_53> <output_48> <output_54> <output_49> <output_60> <output_55> <output_61> <output_56> <output_62> <output_57> <output_63> <output_58> <output_59> <output_10> <output_11> <output_12> <output_13> <output_14> <output_20> <output_15> <output_21> <output_8> <output_16> <output_22> <output_9> <output_17> 
WARNING:Xst:1710 - FF/Latch <output_23> (without init value) has a constant value of 0 in block <latch_d>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <funzione_hash_moltiplicazione> ...

Optimizing unit <gestore_hash> ...

Optimizing unit <latch_d> ...

Optimizing unit <Serial_Booth_PC_Moore> ...

Optimizing unit <boundary_scan_chain_1> ...

Optimizing unit <shifter_a_sinistra> ...

Optimizing unit <boundary_scan_chain_2> ...
WARNING:Xst:2677 - Node <sh_r/chain_gen[63].sc_out.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[62].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[61].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[60].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[59].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[58].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[57].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[56].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[55].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[54].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[53].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[52].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[51].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[50].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[49].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[48].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[47].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[46].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[45].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[44].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[43].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[42].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[41].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[40].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[39].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[38].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[37].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[36].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[35].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[34].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[33].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.
WARNING:Xst:2677 - Node <sh_r/chain_gen[32].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <funzione_hash_moltiplicazione>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block funzione_hash_moltiplicazione, actual ratio is 27.
FlipFlop sh_r/chain_gen[31].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[30].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[29].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[28].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[27].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[26].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[25].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[24].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[23].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[22].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[21].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[20].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[19].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[18].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[17].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[16].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[15].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[14].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[13].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[12].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[11].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[10].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[9].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[8].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[7].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[6].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[5].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[4].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[3].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[2].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[1].sc_ch.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sh_r/chain_gen[0].sc_in.inst_edge_triggered/q_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 289
 Flip-Flops                                            : 289

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : funzione_hash_moltiplicazione.ngr
Top Level Output File Name         : funzione_hash_moltiplicazione
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 115

Cell Usage :
# BELS                             : 715
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 18
#      LUT3                        : 11
#      LUT4                        : 457
#      MUXF5                       : 222
#      VCC                         : 1
# FlipFlops/Latches                : 302
#      FD                          : 4
#      FDC                         : 265
#      FDCE                        : 15
#      FDE                         : 3
#      FDR                         : 1
#      FDS                         : 1
#      LD                          : 11
#      LDC                         : 1
#      LDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 107
#      IBUF                        : 74
#      OBUF                        : 33
# Others                           : 1
#      add_sub                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      250  out of    960    26%  
 Number of Slice Flip Flops:            261  out of   1920    13%  
 Number of 4 input LUTs:                491  out of   1920    25%  
 Number of IOs:                         115
 Number of bonded IOBs:                 108  out of    108   100%  
    IOB Flip Flops:                      41
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+-----------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)       | Load  |
-------------------------------------------------------+-----------------------------+-------+
clk                                                    | BUFGP                       | 281   |
mul/cu/finished                                        | NONE(g_h/en_i_r)            | 1     |
counter_s_r/hit                                        | NONE(g_h/en_c_l)            | 1     |
g_h/hashed_not0001(g_h/hashed_not00011:O)              | NONE(*)(g_h/hashed)         | 2     |
g_h/en_i_l_not0001(g_h/en_i_l_not00011:O)              | NONE(*)(g_h/en_i_l)         | 1     |
mul/cu/current_state_2                                 | NONE(mul/m/output_7)        | 8     |
mul/cu/next_state_not0001(mul/cu/next_state_not00011:O)| NONE(*)(mul/cu/next_state_4)| 5     |
mul/cu/en_a_not0001(mul/cu/en_a_not0001:O)             | NONE(*)(mul/cu/en_a)        | 1     |
mul/cu/finished_not0001(mul/cu/finished_not0001_f5:O)  | NONE(*)(mul/cu/finished)    | 1     |
mul/cu/en_q_not0001(mul/cu/en_q_not00011:O)            | NONE(*)(mul/cu/en_q)        | 1     |
-------------------------------------------------------+-----------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------+--------------------------+-------+
Control Signal                                                                 | Buffer(FF name)          | Load  |
-------------------------------------------------------------------------------+--------------------------+-------+
g_h/reset_inv(sh_r/chain_gen[0].sc_in.inst_edge_triggered/reset_n_inv1_INV_0:O)| NONE(counter_s_l/count_0)| 280   |
g_h/current_state_0(g_h/current_state_0:Q)                                     | NONE(g_h/en_i_r)         | 1     |
g_h/en_c_l_0_not0000(g_h/en_c_l_0_not00001_INV_0:O)                            | NONE(g_h/en_c_l)         | 1     |
-------------------------------------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.830ns (Maximum Frequency: 261.085MHz)
   Minimum input arrival time before clock: 4.296ns
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.830ns (frequency: 261.085MHz)
  Total number of paths / destination ports: 1605 / 288
-------------------------------------------------------------------------
Delay:               3.830ns (Levels of Logic = 2)
  Source:            g_h/current_state_0 (FF)
  Destination:       sh_d/chain_gen[63].sc_in.inst_edge_triggered/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: g_h/current_state_0 to sh_d/chain_gen[63].sc_in.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            135   0.514   1.253  g_h/current_state_0 (g_h/current_state_0)
     LUT2:I0->O            6   0.612   0.572  g_h/shift_r1 (en_c_r)
     LUT4:I3->O            1   0.612   0.000  sh_d/chain_gen[63].sc_in.inst_mux2_1/X1 (sh_d/x<63>)
     FDC:D                     0.268          sh_d/chain_gen[63].sc_in.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      3.830ns (2.006ns logic, 1.824ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 201 / 137
-------------------------------------------------------------------------
Offset:              4.296ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       g_h/current_state_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to g_h/current_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.643  reset_IBUF (reset_IBUF)
     INV:I->O            282   0.612   1.140  sh_r/chain_gen[0].sc_in.inst_edge_triggered/reset_n_inv1_INV_0 (g_h/reset_inv)
     FDR:R                     0.795          g_h/current_state_0
    ----------------------------------------
    Total                      4.296ns (2.513ns logic, 1.783ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mul/cu/current_state_2'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            data<7> (PAD)
  Destination:       mul/m/output_7 (FF)
  Destination Clock: mul/cu/current_state_2 rising

  Data Path: data<7> to mul/m/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  data_7_IBUF (data_7_IBUF)
     FDC:D                     0.268          mul/m/output_7
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mul/cu/next_state_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.506ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       mul/cu/next_state_2 (LATCH)
  Destination Clock: mul/cu/next_state_not0001 falling

  Data Path: start to mul/cu/next_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.520  start_IBUF (start_IBUF)
     LUT2:I1->O            1   0.612   0.000  mul/cu/next_state_mux0003<2>1 (mul/cu/next_state_mux0003<2>)
     LD:D                      0.268          mul/cu/next_state_2
    ----------------------------------------
    Total                      2.506ns (1.986ns logic, 0.520ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'g_h/hashed_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            g_h/hashed (LATCH)
  Destination:       finished (PAD)
  Source Clock:      g_h/hashed_not0001 falling

  Data Path: g_h/hashed to finished
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  g_h/hashed (g_h/hashed)
     OBUF:I->O                 3.169          finished_OBUF (finished)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 97 / 97
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            sh_r/chain_gen[31].sc_ch.inst_edge_triggered/q_0_1 (FF)
  Destination:       dato_hashed<31> (PAD)
  Source Clock:      clk rising

  Data Path: sh_r/chain_gen[31].sc_ch.inst_edge_triggered/q_0_1 to dato_hashed<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  sh_r/chain_gen[31].sc_ch.inst_edge_triggered/q_0_1 (sh_r/chain_gen[31].sc_ch.inst_edge_triggered/q_0_1)
     OBUF:I->O                 3.169          dato_hashed_31_OBUF (dato_hashed<31>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mul/cu/current_state_2'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.514ns (Levels of Logic = 0)
  Source:            mul/m/output_7 (FF)
  Destination:       mul/gestore_shift:b<7> (PAD)
  Source Clock:      mul/cu/current_state_2 rising

  Data Path: mul/m/output_7 to mul/gestore_shift:b<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              0   0.514   0.000  mul/m/output_7 (mul/m/output_7)
    add_sub:b<7>               0.000          mul/gestore_shift
    ----------------------------------------
    Total                      0.514ns (0.514ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
WARNING:Xst:616 - Invalid property "width 64": Did not attach to mul/gestore_shift.


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 6.25 secs
 
--> 


Total memory usage is 531084 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  181 (   0 filtered)
Number of infos    :    9 (   0 filtered)

