INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/new/comparator_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/new/lab2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/new/lab2_2_1_partA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1_partA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/imports/downloads/lab2_2_1_partA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1_partA_tb
