
*** Running vivado
    with args -log design_1_HDC1080Driver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HDC1080Driver_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_HDC1080Driver_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/ip_repo/HDC1080Driver_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.cache/ip 
Command: synth_design -top design_1_HDC1080Driver_0_0 -part xcku3p-ffvb676-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Device 21-403] Loading part xcku3p-ffvb676-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1778.570 ; gain = 150.703
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port ack_error of mode buffer cannot be associated with actual port i2c_ack_err of mode out [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/src/pmod_hygrometer.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_HDC1080Driver_0_0' [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ip/design_1_HDC1080Driver_0_0/synth/design_1_HDC1080Driver_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'HDC1080Driver_v1_0' declared at 'c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0.vhd:5' bound to instance 'U0' of component 'HDC1080Driver_v1_0' [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ip/design_1_HDC1080Driver_0_0/synth/design_1_HDC1080Driver_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'HDC1080Driver_v1_0' [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'HDC1080Driver_v1_0_S00_AXI' declared at 'c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0_S00_AXI.vhd:5' bound to instance 'HDC1080Driver_v1_0_S00_AXI_inst' of component 'HDC1080Driver_v1_0_S00_AXI' [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'HDC1080Driver_v1_0_S00_AXI' [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0_S00_AXI.vhd:245]
INFO: [Synth 8-226] default block is never used [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0_S00_AXI.vhd:381]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter humidity_resolution bound to: 14 - type: integer 
	Parameter temperature_resolution bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'pmod_hygrometer' declared at 'c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/src/pmod_hygrometer.vhd:26' bound to instance 'HDC1080_inst_0' of component 'pmod_hygrometer' [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0_S00_AXI.vhd:415]
INFO: [Synth 8-638] synthesizing module 'pmod_hygrometer' [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/src/pmod_hygrometer.vhd:41]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter humidity_resolution bound to: 14 - type: integer 
	Parameter temperature_resolution bound to: 14 - type: integer 
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/src/i2c_master.vhd:36' bound to instance 'i2c_master_0' of component 'i2c_master' [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/src/pmod_hygrometer.vhd:80]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/src/i2c_master.vhd:54]
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (1#1) [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/src/i2c_master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'pmod_hygrometer' (2#1) [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/src/pmod_hygrometer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HDC1080Driver_v1_0_S00_AXI' (3#1) [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'HDC1080Driver_v1_0' (4#1) [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ipshared/fbb0/hdl/HDC1080Driver_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_HDC1080Driver_0_0' (5#1) [c:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.gen/sources_1/bd/design_1/ip/design_1_HDC1080Driver_0_0/synth/design_1_HDC1080Driver_0_0.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.332 ; gain = 211.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.250 ; gain = 229.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.250 ; gain = 229.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1857.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1955.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1976.723 ; gain = 20.828
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1976.723 ; gain = 348.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku3p-ffvb676-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1976.723 ; gain = 348.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1976.723 ; gain = 348.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_hygrometer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                           000001 |                              000
               configure |                           000010 |                              001
                initiate |                           000100 |                              010
                   pause |                           001000 |                              011
               read_data |                           010000 |                              100
           output_result |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pmod_hygrometer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1976.723 ; gain = 348.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 5     
	   6 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 5     
	   6 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1368 (col length:96)
BRAMs: 720 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1976.723 ; gain = 348.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2392.055 ; gain = 764.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2392.574 ; gain = 764.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2411.695 ; gain = 783.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'HDC1080Driver_v1_0_S00_AXI_insti_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'HDC1080Driver_v1_0_S00_AXI_insti_1' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2420.016 ; gain = 792.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2420.016 ; gain = 792.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2420.016 ; gain = 792.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2420.016 ; gain = 792.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2420.016 ; gain = 792.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2420.016 ; gain = 792.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     9|
|2     |LUT1   |     6|
|3     |LUT2   |    66|
|4     |LUT3   |    38|
|5     |LUT4   |    35|
|6     |LUT5   |    47|
|7     |LUT6   |   123|
|8     |FDCE   |   124|
|9     |FDPE   |     7|
|10    |FDRE   |   217|
|11    |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2420.016 ; gain = 792.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2420.016 ; gain = 672.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2420.016 ; gain = 792.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2433.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2451.738 ; gain = 1325.281
INFO: [Common 17-1381] The checkpoint 'C:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.runs/design_1_HDC1080Driver_0_0_synth_1/design_1_HDC1080Driver_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/maxiu/Documents/Vivado2020/hdc1080Sensor/hdc1080Logic/hdc1080Logic.runs/design_1_HDC1080Driver_0_0_synth_1/design_1_HDC1080Driver_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_HDC1080Driver_0_0_utilization_synth.rpt -pb design_1_HDC1080Driver_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 23:18:49 2023...
