// Seed: 1628081020
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output id_11,
    input logic id_12,
    output logic id_13,
    input logic id_14,
    inout id_15
);
  type_26(
      id_0, id_6 - id_12
  ); defparam id_16.id_17 = 1'h0;
endmodule
