// Seed: 417826358
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_4 = id_4;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5,
    input logic id_6,
    input uwire id_7,
    input logic id_8,
    output logic id_9,
    output logic id_10,
    input tri1 id_11,
    output logic id_12,
    input wire id_13,
    output tri0 id_14,
    input uwire id_15,
    input tri id_16,
    input wand id_17
    , id_26,
    output logic id_18,
    input supply0 id_19,
    input uwire id_20,
    input wire id_21,
    output wire id_22,
    output supply0 id_23,
    input supply1 id_24
);
  tri0 id_27;
  reg  id_28;
  module_0(
      id_27, id_27
  );
  task id_29();
    begin
      id_12 <= 1 && 1;
      id_18 <= 1'b0;
      id_18 = 1'b0;
      id_27 = 1;
      id_10 <= id_8;
      id_0 = |id_6;
      if (1) id_9 <= #id_8 1;
      id_0  <= 1;
      id_28 <= id_6;
      id_18 <= 1;
      deassign id_27;
    end
  endtask
  assign id_14 = id_26;
endmodule
