
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003584                       # Number of seconds simulated
sim_ticks                                  3583994904                       # Number of ticks simulated
final_tick                               530615774547                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87111                       # Simulator instruction rate (inst/s)
host_op_rate                                   110065                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 309113                       # Simulator tick rate (ticks/s)
host_mem_usage                               16876840                       # Number of bytes of host memory used
host_seconds                                 11594.44                       # Real time elapsed on the host
sim_insts                                  1010000007                       # Number of instructions simulated
sim_ops                                    1276137579                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       425984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               431488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        64512                       # Number of bytes written to this memory
system.physmem.bytes_written::total             64512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         3328                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3371                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             504                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  504                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1535716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data    118857312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               120393028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1535716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1535716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18000026                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18000026                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18000026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1535716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data    118857312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              138393054                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8594713                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3139329                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2548608                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       214022                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1297780                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1239529                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           333454                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9231                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3290752                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17315680                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3139329                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1572983                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3658410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1126259                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         599504                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           34                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1619808                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         98708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8455888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.525608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.324526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4797478     56.74%     56.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           229961      2.72%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           261323      3.09%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           477027      5.64%     68.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           213319      2.52%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           327531      3.87%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           179725      2.13%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           152901      1.81%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1816623     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8455888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.365263                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.014690                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3473953                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        550461                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3490756                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         35665                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         905049                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       533101                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2173                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20619968                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          5046                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         905049                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3663403                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          150651                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       137024                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3332562                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        267189                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19819381                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4797                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         143370                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         77792                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         1456                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27746844                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92320796                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92320796                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17055185                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10691515                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4201                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2543                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            684245                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1853576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       945225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        14435                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       365084                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18614896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14977916                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        28674                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6289407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18851583                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          785                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8455888                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.771300                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.917545                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2963115     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1776060     21.00%     56.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1252228     14.81%     70.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       849402     10.05%     80.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       695010      8.22%     89.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       384676      4.55%     93.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       375741      4.44%     98.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        85920      1.02%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73736      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8455888                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108664     76.78%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15936     11.26%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16921     11.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12488367     83.38%     83.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       212080      1.42%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1495463      9.98%     94.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       780359      5.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14977916                       # Type of FU issued
system.switch_cpus.iq.rate                   1.742689                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              141525                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009449                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38581918                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24908702                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14548349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15119441                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        30423                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       725567                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          212                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       238486                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         905049                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           60195                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          9601                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18619123                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        64961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1853576                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       945225                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2517                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       125773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       123666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       249439                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14698530                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1395717                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       279385                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     4                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2148184                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2082146                       # Number of branches executed
system.switch_cpus.iew.exec_stores             752467                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.710183                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14559948                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14548349                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9526136                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26718125                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.692709                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356542                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000007                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12282694                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6336435                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3438                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       216781                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7550839                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.626666                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.159870                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2993308     39.64%     39.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2048915     27.13%     66.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       839252     11.11%     77.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       419515      5.56%     83.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       430882      5.71%     89.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       170114      2.25%     91.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       186276      2.47%     93.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        95640      1.27%     95.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       366937      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7550839                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000007                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12282694                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1834748                       # Number of memory references committed
system.switch_cpus.commit.loads               1128009                       # Number of loads committed
system.switch_cpus.commit.membars                1698                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1766504                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11064790                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       249787                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        366937                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25802706                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38144177                       # The number of ROB writes
system.switch_cpus.timesIdled                    5242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  138825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12282694                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000007                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.859471                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.859471                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.163507                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.163507                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66082040                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20107666                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19073422                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3430                       # number of misc regfile writes
system.l2.replacements                           3372                       # number of replacements
system.l2.tagsinuse                       2045.473975                       # Cycle average of tags in use
system.l2.total_refs                           162348                       # Total number of references to valid blocks.
system.l2.sampled_refs                           5419                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.959033                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             9.930971                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      28.971741                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     897.302360                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1109.268903                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004849                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.014146                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.438136                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.541635                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998767                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4412                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4416                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1076                       # number of Writeback hits
system.l2.Writeback_hits::total                  1076                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   106                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4518                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4522                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4518                       # number of overall hits
system.l2.overall_hits::total                    4522                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3328                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3371                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3328                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3371                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3328                       # number of overall misses
system.l2.overall_misses::total                  3371                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1988277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    125680673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       127668950                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1988277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    125680673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        127668950                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1988277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    125680673                       # number of overall miss cycles
system.l2.overall_miss_latency::total       127668950                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         7740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7787                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1076                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1076                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7846                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7893                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7846                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7893                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.429974                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.432901                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.424165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.427087                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.424165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.427087                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        46239                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 37764.625300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 37872.723228                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        46239                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 37764.625300                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37872.723228                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        46239                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 37764.625300                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37872.723228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  504                       # number of writebacks
system.l2.writebacks::total                       504                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3328                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3371                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3371                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1740351                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    106399570                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    108139921                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1740351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    106399570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    108139921                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1740351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    106399570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    108139921                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.429974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.432901                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.424165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.427087                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.424165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.427087                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40473.279070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 31971.024639                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 32079.478196                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40473.279070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 31971.024639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 32079.478196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40473.279070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 31971.024639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 32079.478196                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                515.698564                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001629575                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    519                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1929922.109827                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    43.698564                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            472                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.070030                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.756410                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.826440                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1619751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1619751                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1619751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1619751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1619751                       # number of overall hits
system.cpu.icache.overall_hits::total         1619751                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            57                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             57                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total            57                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2751254                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2751254                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2751254                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2751254                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2751254                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2751254                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1619808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1619808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1619808                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1619808                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1619808                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1619808                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 48267.614035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48267.614035                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 48267.614035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48267.614035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 48267.614035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48267.614035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           47                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2316514                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2316514                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2316514                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2316514                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2316514                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2316514                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 49287.531915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49287.531915                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 49287.531915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49287.531915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 49287.531915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49287.531915                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   7846                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                164439170                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   8102                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               20296.120711                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.937460                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.062540                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.882568                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.117432                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1087475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1087475                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       702788                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702788                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2424                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2424                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1715                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1715                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1790263                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1790263                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1790263                       # number of overall hits
system.cpu.dcache.overall_hits::total         1790263                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15105                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15494                       # number of overall misses
system.cpu.dcache.overall_misses::total         15494                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    482827548                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    482827548                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     15499156                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15499156                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    498326704                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    498326704                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    498326704                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    498326704                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1102580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1102580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1805757                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1805757                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1805757                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1805757                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013700                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000553                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008580                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 31964.749950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31964.749950                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 39843.588689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39843.588689                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32162.559959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32162.559959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32162.559959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32162.559959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1076                       # number of writebacks
system.cpu.dcache.writebacks::total              1076                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         7365                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7365                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          283                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         7648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         7648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7648                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         7740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7740                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          106                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7846                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7846                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    169226967                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    169226967                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2818224                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2818224                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    172045191                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    172045191                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    172045191                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    172045191                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004345                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004345                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004345                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004345                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21863.949225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21863.949225                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 26587.018868                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26587.018868                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 21927.758221                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21927.758221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 21927.758221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21927.758221                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
