>>
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1002 : start command "set_param rtl keep_hierarchy all"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    all     |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: 'APB2_PADDR' is already implicitly declared on line 267 in top.v(332)
HDL-5007 WARNING: 'APB2_PSEL' is already implicitly declared on line 268 in top.v(333)
HDL-5007 WARNING: 'APB2_PENABLE' is already implicitly declared on line 269 in top.v(334)
HDL-5007 WARNING: 'APB2_PREADY' is already implicitly declared on line 270 in top.v(335)
HDL-5007 WARNING: 'APB2_PWRITE' is already implicitly declared on line 271 in top.v(336)
HDL-5007 WARNING: 'APB2_PWDATA' is already implicitly declared on line 272 in top.v(337)
HDL-5007 WARNING: 'APB2_PRDATA' is already implicitly declared on line 273 in top.v(338)
HDL-5007 WARNING: identifier 'io_gpioA_write' is used before its declaration in top.v(51)
HDL-5007 WARNING: identifier 'sclin' is used before its declaration in top.v(70)
HDL-5007 WARNING: identifier 'sdain' is used before its declaration in top.v(71)
HDL-5007 WARNING: identifier 'tpx' is used before its declaration in top.v(193)
HDL-5007 WARNING: identifier 'tpen' is used before its declaration in top.v(193)
HDL-5007 WARNING: identifier 'tpy' is used before its declaration in top.v(194)
HDL-5007 WARNING: identifier 'tpen' is used before its declaration in top.v(194)
HDL-1007 : analyze verilog file al_ip/fontrom.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file Briey.v
HDL-1007 : analyze verilog file al_ip/textvram.v
HDL-1007 : analyze verilog file tpi2c.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1002 : start command "set_param rtl keep_hierarchy all"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    all     |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(1)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll.v(41)
HDL-1007 : elaborate module pll in al_ip/pll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",CLKC0_DIV=48,CLKC1_DIV=23,CLKC2_DIV=24,CLKC3_DIV=12,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=47,CLKC1_CPHASE=22,CLKC2_CPHASE=23,CLKC3_CPHASE=11,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll.v(74)
HDL-1007 : elaborate module fontrom in al_ip/fontrom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",INIT_FILE="fontrom.mif") in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module textvram in al_ip/textvram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,BYTE_ENABLE=8,BYTE_A=1,BYTE_B=1,IMPLEMENT="32K") in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module Briey in Briey.v(7)
HDL-1007 : elaborate module BufferCC_10 in Briey.v(13143)
HDL-1007 : elaborate module Axi4SharedOnChipRam in Briey.v(12766)
HDL-1007 : elaborate module Axi4SharedOnChipRam_1 in Briey.v(12397)
HDL-1007 : elaborate module Axi4SharedSdramCtrl in Briey.v(12000)
HDL-1007 : elaborate module SdramCtrl in Briey.v(16525)
HDL-1007 : elaborate module StreamFifoLowLatency in Briey.v(18469)
HDL-1007 : elaborate module Axi4SharedToApb3Bridge in Briey.v(11792)
HDL-1007 : elaborate module Apb3Gpio in Briey.v(11704)
HDL-1007 : elaborate module BufferCC_6 in Briey.v(16506)
HDL-1007 : elaborate module PinsecTimerCtrl in Briey.v(11237)
HDL-1007 : elaborate module BufferCC_8 in Briey.v(16478)
HDL-1007 : elaborate module Prescaler in Briey.v(16455)
HDL-1007 : elaborate module Timer in Briey.v(16409)
HDL-1007 : elaborate module Timer_1 in Briey.v(16363)
HDL-1007 : elaborate module InterruptCtrl in Briey.v(16336)
HDL-1007 : elaborate module Apb3UartCtrl in Briey.v(10822)
HDL-1007 : elaborate module UartCtrl in Briey.v(16207)
HDL-1007 : elaborate module UartCtrlTx in Briey.v(18242)
HDL-1007 : elaborate module UartCtrlRx in Briey.v(17948)
HDL-1007 : elaborate module BufferCC in Briey.v(18687)
HDL-1007 : elaborate module StreamFifo in Briey.v(16056)
HDL-1007 : elaborate module MyAxi4VgaCtrl in Briey.v(10469)
HDL-1007 : elaborate module VideoDma in Briey.v(15575)
HDL-1007 : elaborate module StreamFifoCC in Briey.v(17769)
HDL-1007 : elaborate module BufferCC_1 in Briey.v(18663)
HDL-1007 : elaborate module BufferCC_2 in Briey.v(18639)
HDL-1007 : elaborate module BufferCC_3 in Briey.v(17750)
HDL-1007 : elaborate module BufferCC_9 in Briey.v(15556)
HDL-1007 : elaborate module VgaCtrl in Briey.v(15430)
HDL-1007 : elaborate module PulseCCByToggle in Briey.v(15387)
HDL-1007 : elaborate module VexRiscv in Briey.v(5142)
HDL-1007 : elaborate module InstructionCache in Briey.v(15138)
HDL-1007 : elaborate module DataCache in Briey.v(14314)
HDL-5007 WARNING: system task 'display' ignored for synthesis in Briey.v(15110)
HDL-5007 WARNING: net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver in Briey.v(5207)
HDL-5007 WARNING: net 'IBusCachedPlugin_cache_io_cpu_decode_isValid' does not have a driver in Briey.v(5209)
HDL-5007 WARNING: net 'IBusCachedPlugin_cache_io_cpu_decode_isStuck' does not have a driver in Briey.v(5210)
HDL-5007 WARNING: net 'IBusCachedPlugin_cache_io_cpu_decode_pc[31]' does not have a driver in Briey.v(5211)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver in Briey.v(5222)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver in Briey.v(5223)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver in Briey.v(5224)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver in Briey.v(5225)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver in Briey.v(5226)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver in Briey.v(5227)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver in Briey.v(5228)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver in Briey.v(5229)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver in Briey.v(5230)
HDL-5007 WARNING: net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver in Briey.v(5747)
HDL-5007 WARNING: net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver in Briey.v(5762)
HDL-5007 WARNING: net 'IBusCachedPlugin_iBusRsp_output_payload_rsp_error' does not have a driver in Briey.v(5859)
HDL-5007 WARNING: net 'IBusCachedPlugin_iBusRsp_output_payload_isRvc' does not have a driver in Briey.v(5861)
HDL-5007 WARNING: net 'IBusCachedPlugin_decompressor_output_payload_rsp_error' does not have a driver in Briey.v(5871)
HDL-1007 : elaborate module StreamFork_4 in Briey.v(5052)
HDL-1007 : elaborate module BufferCC_12 in Briey.v(5033)
HDL-1007 : elaborate module JtagBridge in Briey.v(4725)
HDL-1007 : elaborate module FlowCCByToggle in Briey.v(14248)
HDL-1007 : elaborate module BufferCC_5 in Briey.v(17729)
HDL-1007 : elaborate module SystemDebugger in Briey.v(4638)
HDL-1007 : elaborate module Axi4ReadOnlyDecoder in Briey.v(4415)
HDL-1007 : elaborate module Axi4ReadOnlyErrorSlave in Briey.v(14189)
HDL-1007 : elaborate module Axi4SharedDecoder in Briey.v(3997)
HDL-1007 : elaborate module Axi4SharedErrorSlave in Briey.v(14100)
HDL-1007 : elaborate module Axi4ReadOnlyDecoder_1 in Briey.v(3852)
HDL-1007 : elaborate module Axi4ReadOnlyErrorSlave_1 in Briey.v(14043)
HDL-1007 : elaborate module Axi4SharedArbiter in Briey.v(3548)
HDL-1007 : elaborate module StreamArbiter in Briey.v(13949)
HDL-1007 : elaborate module StreamFork in Briey.v(13864)
HDL-1007 : elaborate module StreamFifoLowLatency_1 in Briey.v(13739)
HDL-1007 : elaborate module Axi4SharedArbiter_1 in Briey.v(3244)
HDL-1007 : elaborate module StreamArbiter_1 in Briey.v(13645)
HDL-1007 : elaborate module StreamFork_1 in Briey.v(13560)
HDL-1007 : elaborate module Axi4SharedArbiter_2 in Briey.v(2889)
HDL-1007 : elaborate module StreamArbiter_2 in Briey.v(13409)
HDL-1007 : elaborate module StreamFork_2 in Briey.v(13324)
HDL-1007 : elaborate module Axi4SharedArbiter_3 in Briey.v(2655)
HDL-1007 : elaborate module StreamArbiter_3 in Briey.v(13248)
HDL-1007 : elaborate module StreamFork_3 in Briey.v(13163)
HDL-1007 : elaborate module Apb3Decoder in Briey.v(2601)
HDL-1007 : elaborate module Apb3Router in Briey.v(2430)
HDL-5007 WARNING: net 'axi_core_cpu_dBus_rsp_payload_last' does not have a driver in Briey.v(67)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(720)
HDL-1007 : elaborate module tpi2c in tpi2c.v(1)
HDL-5007 WARNING: net 'i2csend[3][7]' does not have a driver in tpi2c.v(37)
HDL-5007 WARNING: net 'io_gpioA_read[31]' does not have a driver in top.v(102)
HDL-5007 WARNING: net 'io_gpioB_read[31]' does not have a driver in top.v(105)
HDL-5007 WARNING: net 'APB_PRDATA[31]' does not have a driver in top.v(209)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 19 RAMs.
RUN-1003 : finish command "elaborate -top top" in  6.038114s wall, 6.093750s user + 0.125000s system = 6.218750s CPU (103.0%)

RUN-1004 : used memory is 870 MB, reserved memory is 1668 MB, peak memory is 2638 MB
RUN-1002 : start command "read_adc io.adc"
RUN-1002 : start command "set_pin_assignment clk24m  LOCATION = K14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment resetkey  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led[0]  LOCATION = R3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led[1]  LOCATION = J14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led[2]  LOCATION = P13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment rxd1  LOCATION = J13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment rxd2  LOCATION = M12; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment txd  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment io_jtag_tdo  LOCATION = A4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment io_jtag_tck  LOCATION = C5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment io_jtag_tdi  LOCATION = B6; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment io_jtag_tms  LOCATION = C9; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment scl  LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sda  LOCATION = R2; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment debugc  LOCATION = C15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment debugd  LOCATION = B15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sd_d2  LOCATION = N16; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_d3_cs  LOCATION = N14; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_cmd_mosi  LOCATION = H14; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_clk  LOCATION = M9;  IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_d0_miso  LOCATION = F13; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_d1  LOCATION = F14; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1002 : start command "set_param rtl keep_hierarchy all"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    all     |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "Briey"
SYN-1012 : SanityCheck: Model "Apb3Router"
SYN-1012 : SanityCheck: Model "Axi4ReadOnlyDecoder"
SYN-1012 : SanityCheck: Model "Axi4ReadOnlyErrorSlave"
SYN-1012 : SanityCheck: Model "Axi4SharedToApb3Bridge"
SYN-1012 : SanityCheck: Model "Axi4SharedArbiter_3"
SYN-1012 : SanityCheck: Model "StreamArbiter_3"
SYN-1012 : SanityCheck: Model "StreamFork_3"
SYN-1012 : SanityCheck: Model "StreamFifoLowLatency_1"
SYN-1012 : SanityCheck: Model "VexRiscv"
SYN-1012 : SanityCheck: Model "InstructionCache"
SYN-1012 : SanityCheck: Model "DataCache"
SYN-1012 : SanityCheck: Model "Apb3Gpio"
SYN-1012 : SanityCheck: Model "BufferCC_6"
SYN-1012 : SanityCheck: Model "Axi4SharedOnChipRam"
SYN-1012 : SanityCheck: Model "Axi4SharedOnChipRam_1"
SYN-1012 : SanityCheck: Model "Axi4SharedArbiter_1"
SYN-1012 : SanityCheck: Model "StreamArbiter_1"
SYN-1012 : SanityCheck: Model "StreamFork_1"
SYN-1012 : SanityCheck: Model "Axi4SharedArbiter"
SYN-1012 : SanityCheck: Model "StreamArbiter"
SYN-1012 : SanityCheck: Model "StreamFork"
SYN-1012 : SanityCheck: Model "Axi4SharedSdramCtrl"
SYN-1012 : SanityCheck: Model "SdramCtrl"
SYN-1012 : SanityCheck: Model "StreamFifoLowLatency"
SYN-1012 : SanityCheck: Model "Axi4SharedArbiter_2"
SYN-1012 : SanityCheck: Model "StreamArbiter_2"
SYN-1012 : SanityCheck: Model "StreamFork_2"
SYN-1012 : SanityCheck: Model "PinsecTimerCtrl"
SYN-1012 : SanityCheck: Model "InterruptCtrl"
SYN-1012 : SanityCheck: Model "BufferCC_8"
SYN-1012 : SanityCheck: Model "Prescaler"
SYN-1012 : SanityCheck: Model "Timer"
SYN-1012 : SanityCheck: Model "Timer_1"
SYN-1012 : SanityCheck: Model "Apb3UartCtrl"
SYN-1012 : SanityCheck: Model "StreamFifo"
SYN-1012 : SanityCheck: Model "UartCtrl"
SYN-1012 : SanityCheck: Model "UartCtrlRx"
SYN-1012 : SanityCheck: Model "BufferCC"
SYN-1012 : SanityCheck: Model "UartCtrlTx"
SYN-1012 : SanityCheck: Model "MyAxi4VgaCtrl"
SYN-1012 : SanityCheck: Model "VideoDma"
SYN-1012 : SanityCheck: Model "StreamFifoCC"
SYN-1012 : SanityCheck: Model "BufferCC_1"
SYN-1012 : SanityCheck: Model "BufferCC_2"
SYN-1012 : SanityCheck: Model "BufferCC_3"
SYN-1012 : SanityCheck: Model "PulseCCByToggle"
SYN-1012 : SanityCheck: Model "BufferCC_9"
SYN-1012 : SanityCheck: Model "VgaCtrl"
SYN-1012 : SanityCheck: Model "Axi4ReadOnlyDecoder_1"
SYN-1012 : SanityCheck: Model "Axi4ReadOnlyErrorSlave_1"
SYN-1012 : SanityCheck: Model "Axi4SharedDecoder"
SYN-1012 : SanityCheck: Model "Axi4SharedErrorSlave"
SYN-1012 : SanityCheck: Model "Apb3Decoder"
SYN-1012 : SanityCheck: Model "BufferCC_10"
SYN-1012 : SanityCheck: Model "BufferCC_12"
SYN-1012 : SanityCheck: Model "JtagBridge"
SYN-1012 : SanityCheck: Model "FlowCCByToggle"
SYN-1012 : SanityCheck: Model "BufferCC_5"
SYN-1012 : SanityCheck: Model "StreamFork_4"
SYN-1012 : SanityCheck: Model "SystemDebugger"
SYN-1012 : SanityCheck: Model "fontrom"
SYN-1012 : SanityCheck: Model "tpi2c"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "textvram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 39 instances.
SYN-1016 : Merged 11 instances.
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 1 instances.
SYN-1025 : Merged 14 RAM ports.
SYN-1027 : Infer Logic DRAM(al_ram_RegFilePlugin_regFile) read 32x32, write 32x32
SYN-1027 : Infer Logic DRAM(al_ram_RegFilePlugin_regFile_al_u0) read 32x32, write 32x32
SYN-1023 : Infer 2 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 5049 instances.
SYN-1026 : Infer Logic BRAM(ram_banks_00)
	 port mode: single dual port
	 port a size: 1024 x 32	 write mode: NORMAL
	 port b size: 1024 x 32	 write mode: READBEFOREWRITE
SYN-1027 : Infer Logic DRAM(al_ram_ways_0_tags) read 128x22, write 128x22
SYN-1023 : Infer 1 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 2 instances.
SYN-1025 : Merged 1 RAM ports.
SYN-1027 : Infer Logic DRAM(al_ram_ways_0_data_symbol0) read 1024x8, write 1024x8
SYN-1027 : Infer Logic DRAM(al_ram_ways_0_data_symbol1) read 1024x8, write 1024x8
SYN-1027 : Infer Logic DRAM(al_ram_ways_0_data_symbol2) read 1024x8, write 1024x8
SYN-1027 : Infer Logic DRAM(al_ram_ways_0_data_symbol3) read 1024x8, write 1024x8
SYN-1027 : Infer Logic DRAM(al_ram_ways_0_tags) read 128x22, write 128x22
SYN-1023 : Infer 5 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 23 instances.
SYN-1027 : Infer Logic DRAM(al_ram_ram_symbol0) read 8192x8, write 8192x8
SYN-1027 : Infer Logic DRAM(al_ram_ram_symbol1) read 8192x8, write 8192x8
SYN-1027 : Infer Logic DRAM(al_ram_ram_symbol2) read 8192x8, write 8192x8
SYN-1027 : Infer Logic DRAM(al_ram_ram_symbol3) read 8192x8, write 8192x8
SYN-1023 : Infer 4 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 9 instances.
SYN-1027 : Infer Logic DRAM(al_ram_ram_symbol0) read 4096x8, write 4096x8
SYN-1027 : Infer Logic DRAM(al_ram_ram_symbol1) read 4096x8, write 4096x8
SYN-1027 : Infer Logic DRAM(al_ram_ram_symbol2) read 4096x8, write 4096x8
SYN-1027 : Infer Logic DRAM(al_ram_ram_symbol3) read 4096x8, write 4096x8
SYN-1023 : Infer 4 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 11 instances.
SYN-1016 : Merged 946 instances.
SYN-1027 : Infer Logic DRAM(al_ram_ram) read 2x37, write 2x37
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 86 instances.
SYN-1026 : Infer Logic BRAM(ram_logic_ram0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 41 instances.
SYN-1016 : Merged 80 instances.
SYN-1016 : Merged 74 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 9 instances.
SYN-1026 : Infer Logic BRAM(ram_ram0)
	 port mode: single dual port
	 port a size: 512 x 33	 write mode: NORMAL
	 port b size: 512 x 33	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 13 instances.
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 165 instances.
SYN-1016 : Merged 332 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Briey
SYN-1011 : Flatten model Apb3Router
SYN-1011 : Flatten model Axi4ReadOnlyDecoder
SYN-1011 : Flatten model Axi4ReadOnlyErrorSlave
SYN-1011 : Flatten model Axi4SharedToApb3Bridge
SYN-1011 : Flatten model Axi4SharedArbiter_3
SYN-1011 : Flatten model StreamArbiter_3
SYN-1011 : Flatten model StreamFork_3
SYN-1011 : Flatten model StreamFifoLowLatency_1
SYN-1011 : Flatten model VexRiscv
SYN-1011 : Flatten model InstructionCache
SYN-1011 : Flatten model DataCache
SYN-1011 : Flatten model Apb3Gpio
SYN-1011 : Flatten model BufferCC_6
SYN-1011 : Flatten model Axi4SharedOnChipRam
SYN-1011 : Flatten model Axi4SharedOnChipRam_1
SYN-1011 : Flatten model Axi4SharedArbiter_1
SYN-1011 : Flatten model StreamArbiter_1
SYN-1011 : Flatten model StreamFork_1
SYN-1011 : Flatten model Axi4SharedArbiter
SYN-1011 : Flatten model StreamArbiter
SYN-1011 : Flatten model StreamFork
SYN-1011 : Flatten model Axi4SharedSdramCtrl
SYN-1011 : Flatten model SdramCtrl
SYN-1011 : Flatten model StreamFifoLowLatency
SYN-1011 : Flatten model Axi4SharedArbiter_2
SYN-1011 : Flatten model StreamArbiter_2
SYN-1011 : Flatten model StreamFork_2
SYN-1011 : Flatten model PinsecTimerCtrl
SYN-1011 : Flatten model InterruptCtrl
SYN-1011 : Flatten model BufferCC_8
SYN-1011 : Flatten model Prescaler
SYN-1011 : Flatten model Timer
SYN-1011 : Flatten model Timer_1
SYN-1011 : Flatten model Apb3UartCtrl
SYN-1011 : Flatten model StreamFifo
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC
SYN-1011 : Flatten model UartCtrlTx
SYN-1011 : Flatten model MyAxi4VgaCtrl
SYN-1011 : Flatten model VideoDma
SYN-1011 : Flatten model StreamFifoCC
SYN-1011 : Flatten model BufferCC_1
SYN-1011 : Flatten model BufferCC_2
SYN-1011 : Flatten model BufferCC_3
SYN-1011 : Flatten model PulseCCByToggle
SYN-1011 : Flatten model BufferCC_9
SYN-1011 : Flatten model VgaCtrl
SYN-1011 : Flatten model Axi4ReadOnlyDecoder_1
SYN-1011 : Flatten model Axi4ReadOnlyErrorSlave_1
SYN-1011 : Flatten model Axi4SharedDecoder
SYN-1011 : Flatten model Axi4SharedErrorSlave
SYN-1011 : Flatten model Apb3Decoder
SYN-1011 : Flatten model BufferCC_10
SYN-1011 : Flatten model BufferCC_12
SYN-1011 : Flatten model JtagBridge
SYN-1011 : Flatten model FlowCCByToggle
SYN-1011 : Flatten model BufferCC_5
SYN-1011 : Flatten model StreamFork_4
SYN-1011 : Flatten model SystemDebugger
SYN-1011 : Flatten model fontrom
SYN-1011 : Flatten model tpi2c
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model textvram
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[10]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[10]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[11]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[11]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[12]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[12]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[13]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[13]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[14]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[14]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[15]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[15]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[16]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[16]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[17]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[17]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[18]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[18]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[19]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[19]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[20]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[20]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[21]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[21]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[22]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[22]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[23]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[23]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[24]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[24]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[25]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[25]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[26]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[26]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[27]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[27]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[28]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[28]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[29]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[29]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[30]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[30]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[31]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[31]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[8]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[8]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[9]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[9]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[0]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[0]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[10]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[10]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[11]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[11]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[12]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[12]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[13]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[13]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[14]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[14]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[15]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[15]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[16]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[16]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[17]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[17]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[18]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[18]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[19]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[19]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[1]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[1]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[20]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[20]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[21]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[21]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[22]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[22]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[23]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[23]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[24]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[24]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[25]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[25]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[26]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[26]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[27]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[27]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[28]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[28]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[29]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[29]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[2]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[2]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[30]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[30]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[31]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[31]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[3]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[3]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[4]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[4]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[5]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[5]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[6]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[6]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[7]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[7]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[8]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[8]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[9]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[9]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[0]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[0]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[10]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[10]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[11]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[11]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[12]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[12]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[13]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[13]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[14]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[14]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[15]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[15]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[16]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[16]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[17]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[17]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[18]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[18]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[19]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[19]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[1]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[1]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[20]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[20]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[21]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[21]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[22]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[22]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[23]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[23]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[24]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[24]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[25]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[25]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[26]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[26]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[27]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[27]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[28]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[28]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[29]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[29]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[2]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[2]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[30]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[30]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[31]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[31]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[3]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[3]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[4]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[4]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[5]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[5]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[6]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[6]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[7]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[7]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[8]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[8]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[9]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[9]" in top.v(215)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 27421/6577 useful/useless nets, 18244/2148 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg14_b6
SYN-1020 : Optimized 242 distributor mux.
SYN-1016 : Merged 496 instances.
SYN-1015 : Optimize round 1, 7402 better
SYN-1014 : Optimize round 2
SYN-1032 : 27278/32 useful/useless nets, 18183/277 useful/useless insts
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 25 instances.
SYN-1015 : Optimize round 2, 456 better
SYN-1014 : Optimize round 3
SYN-1032 : 27271/0 useful/useless nets, 18176/12 useful/useless insts
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[19]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[18]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[17]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[16]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[15]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[14]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_burst[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_burst[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[7]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[6]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[5]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[4]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_size[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_size[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_last"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_strb[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_strb[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_strb[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_strb[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_r_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_r_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_r_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_r_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[7]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[6]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[5]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[4]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_size[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_size[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_w_payload_strb[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_w_payload_strb[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_w_payload_strb[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_w_payload_strb[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_core_cpu" in Briey.v(1084) / pin "debug_bus_cmd_payload_address[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_core_cpu" in Briey.v(1084) / pin "debug_bus_cmd_payload_address[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_arw_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_arw_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_arw_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_w_payload_last"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_arw_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_arw_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_arw_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_w_payload_last"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_r_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_r_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_r_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_sharedInputs_0_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_r_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_r_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_r_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_sharedInputs_0_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl" in Briey.v(919) / pin "io_axi_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl" in Briey.v(919) / pin "io_axi_w_payload_last"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_r_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_r_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_readInputs_1_ar_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_sharedInputs_0_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[31]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[30]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[29]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[28]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[27]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[26]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[25]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[24]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[23]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[22]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[21]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[20]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_cache[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_cache[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_cache[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_cache[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_prot[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_prot[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_prot[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_0_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_0_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_1_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_1_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_2_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_2_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_3_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_3_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "jtagBridge_1" in Briey.v(1156) / pin "io_remote_cmd_ready"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "streamFork_5" in Briey.v(1119) / pin "io_input_payload_uncached"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "systemDebugger_1" in Briey.v(1172) / pin "io_remote_rsp_ready"
SYN-5013 WARNING: Undriven net: model "Briey" / net "axi_core_cpu_dBus_rsp_payload_last" in Briey.v(67)
SYN-5014 WARNING: the net's pin: pin "dBus_rsp_payload_last" in Briey.v(1084)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 24151/0 useful/useless nets, 16167/1 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1015 : Optimize round 1, 1071 better
SYN-1014 : Optimize round 2
SYN-1032 : 23455/2 useful/useless nets, 15471/7 useful/useless insts
SYN-1015 : Optimize round 2, 10 better
SYN-1014 : Optimize round 3
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     axi_core_cpu_dBus_cmd_m2sPipe_rData_last_reg
SYN-1002 :     axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last_reg
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 23449/1 useful/useless nets, 15465/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1032 : 259/2 useful/useless nets, 43/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_cache[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_cache[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_cache[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_cache[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_prot[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_prot[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_prot[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 35 onehot mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 41 better
SYN-1014 : Optimize round 2
SYN-1032 : 313/5 useful/useless nets, 163/4 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 45/9 useful/useless nets, 34/1 useful/useless insts
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 35 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 32 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1032 : 153/6 useful/useless nets, 61/33 useful/useless insts
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_burst[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_burst[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[7]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[6]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[5]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[4]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_size[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_size[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_burst[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_burst[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[7]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[6]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[5]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[4]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_size[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_size[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 32/2 useful/useless nets, 25/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1032 : 28/4 useful/useless nets, 21/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "IBusCachedPlugin_cache" in Briey.v(6704) / pin "io_cpu_fetch_mmuRsp_isIoAccess"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "IBusCachedPlugin_cache" in Briey.v(6704) / pin "io_cpu_prefetch_isValid"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "add10" in Briey.v(9063) / pin "i1[65]"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "add10" in Briey.v(9063) / pin "i1[64]"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "add15" in Briey.v(10104) / pin "i0[32]"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "dataCache_1" in Briey.v(6746) / pin "io_cpu_execute_args_totalyConsistent"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "dataCache_1" in Briey.v(6746) / pin "io_mem_rsp_payload_last"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 89 mux instances.
SYN-1021 : Optimized 393 onehot mux instances.
SYN-1020 : Optimized 739 distributor mux.
SYN-1016 : Merged 897 instances.
SYN-1015 : Optimize round 1, 3895 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 6704/169 useful/useless nets, 5334/868 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg59_b0
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1020 : Optimized 7 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 974 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 6689/9 useful/useless nets, 5319/14 useful/useless insts
SYN-1015 : Optimize round 3, 24 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 3 distributor mux.
SYN-1015 : Optimize round 1, 35 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 345/1 useful/useless nets, 162/11 useful/useless insts
SYN-1015 : Optimize round 2, 12 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 33 mux instances.
SYN-1020 : Optimized 76 distributor mux.
SYN-1016 : Merged 135 instances.
SYN-1015 : Optimize round 1, 438 better
SYN-1014 : Optimize round 2
SYN-1032 : 648/32 useful/useless nets, 454/74 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     loader_killReg_reg
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 81 better
SYN-1014 : Optimize round 3
SYN-1032 : 630/1 useful/useless nets, 436/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     stageB_wayInvalidate_reg[0]
SYN-1015 : Optimize round 3, 13 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 2 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 96 onehot mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 124 instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 245/5 useful/useless nets, 171/70 useful/useless insts
SYN-1015 : Optimize round 2, 75 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 64 const input seq instances
SYN-1002 :     reg1_b0
SYN-1002 :     reg1_b1
SYN-1002 :     reg1_b10
SYN-1002 :     reg1_b11
SYN-1002 :     reg1_b12
SYN-1002 :     reg1_b13
SYN-1002 :     reg1_b14
SYN-1002 :     reg1_b15
SYN-1002 :     reg1_b16
SYN-1002 :     reg1_b17
SYN-1002 :     reg1_b18
SYN-1002 :     reg1_b19
SYN-1002 :     reg1_b2
SYN-1002 :     reg1_b20
SYN-1002 :     reg1_b21
SYN-1002 :     reg1_b22
SYN-1002 :     reg1_b23
SYN-1002 :     reg1_b24
SYN-1002 :     reg1_b25
SYN-1002 :     reg1_b26
SYN-1002 :     reg1_b27
SYN-1002 :     reg1_b28
SYN-1002 :     reg1_b29
SYN-1002 :     reg1_b3
SYN-1002 :     reg1_b30
SYN-1002 :     reg1_b31
SYN-1002 :     reg1_b4
SYN-1002 :     reg1_b5
SYN-1002 :     reg1_b6
SYN-1002 :     reg1_b7
SYN-1002 :     reg1_b8
SYN-1002 :     reg1_b9
SYN-1002 :     reg0_b0
SYN-1002 :     reg0_b1
SYN-1002 :     reg0_b10
SYN-1002 :     reg0_b11
SYN-1002 :     reg0_b12
SYN-1002 :     reg0_b13
SYN-1002 :     reg0_b14
SYN-1002 :     reg0_b15
SYN-1002 :     reg0_b16
SYN-1002 :     reg0_b17
SYN-1002 :     reg0_b18
SYN-1002 :     reg0_b19
SYN-1002 :     reg0_b2
SYN-1002 :     reg0_b20
SYN-1002 :     reg0_b21
SYN-1002 :     reg0_b22
SYN-1002 :     reg0_b23
SYN-1002 :     reg0_b24
SYN-1002 :     reg0_b25
SYN-1002 :     reg0_b26
SYN-1002 :     reg0_b27
SYN-1002 :     reg0_b28
SYN-1002 :     reg0_b29
SYN-1002 :     reg0_b3
SYN-1002 :     reg0_b30
SYN-1002 :     reg0_b31
SYN-1002 :     reg0_b4
SYN-1002 :     reg0_b5
SYN-1002 :     reg0_b6
SYN-1002 :     reg0_b7
SYN-1002 :     reg0_b8
SYN-1002 :     reg0_b9
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 2/1 useful/useless nets, 1/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 96 onehot mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 124 instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 245/5 useful/useless nets, 171/70 useful/useless insts
SYN-1015 : Optimize round 2, 75 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 64 const input seq instances
SYN-1002 :     reg1_b0
SYN-1002 :     reg1_b1
SYN-1002 :     reg1_b10
SYN-1002 :     reg1_b11
SYN-1002 :     reg1_b12
SYN-1002 :     reg1_b13
SYN-1002 :     reg1_b14
SYN-1002 :     reg1_b15
SYN-1002 :     reg1_b16
SYN-1002 :     reg1_b17
SYN-1002 :     reg1_b18
SYN-1002 :     reg1_b19
SYN-1002 :     reg1_b2
SYN-1002 :     reg1_b20
SYN-1002 :     reg1_b21
SYN-1002 :     reg1_b22
SYN-1002 :     reg1_b23
SYN-1002 :     reg1_b24
SYN-1002 :     reg1_b25
SYN-1002 :     reg1_b26
SYN-1002 :     reg1_b27
SYN-1002 :     reg1_b28
SYN-1002 :     reg1_b29
SYN-1002 :     reg1_b3
SYN-1002 :     reg1_b30
SYN-1002 :     reg1_b31
SYN-1002 :     reg1_b4
SYN-1002 :     reg1_b5
SYN-1002 :     reg1_b6
SYN-1002 :     reg1_b7
SYN-1002 :     reg1_b8
SYN-1002 :     reg1_b9
SYN-1002 :     reg0_b0
SYN-1002 :     reg0_b1
SYN-1002 :     reg0_b10
SYN-1002 :     reg0_b11
SYN-1002 :     reg0_b12
SYN-1002 :     reg0_b13
SYN-1002 :     reg0_b14
SYN-1002 :     reg0_b15
SYN-1002 :     reg0_b16
SYN-1002 :     reg0_b17
SYN-1002 :     reg0_b18
SYN-1002 :     reg0_b19
SYN-1002 :     reg0_b2
SYN-1002 :     reg0_b20
SYN-1002 :     reg0_b21
SYN-1002 :     reg0_b22
SYN-1002 :     reg0_b23
SYN-1002 :     reg0_b24
SYN-1002 :     reg0_b25
SYN-1002 :     reg0_b26
SYN-1002 :     reg0_b27
SYN-1002 :     reg0_b28
SYN-1002 :     reg0_b29
SYN-1002 :     reg0_b3
SYN-1002 :     reg0_b30
SYN-1002 :     reg0_b31
SYN-1002 :     reg0_b4
SYN-1002 :     reg0_b5
SYN-1002 :     reg0_b6
SYN-1002 :     reg0_b7
SYN-1002 :     reg0_b8
SYN-1002 :     reg0_b9
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 2/1 useful/useless nets, 1/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 452/0 useful/useless nets, 333/1 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 17 onehot mux instances.
SYN-1020 : Optimized 69 distributor mux.
SYN-1016 : Merged 67 instances.
SYN-1015 : Optimize round 1, 223 better
SYN-1014 : Optimize round 2
SYN-1032 : 334/11 useful/useless nets, 215/70 useful/useless insts
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 445/0 useful/useless nets, 327/1 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 67 distributor mux.
SYN-1016 : Merged 65 instances.
SYN-1015 : Optimize round 1, 217 better
SYN-1014 : Optimize round 2
SYN-1032 : 331/10 useful/useless nets, 213/68 useful/useless insts
SYN-1015 : Optimize round 2, 69 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_0_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_0_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_0_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_0_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_1_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_1_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_1_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_1_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter_io_output_fork" in Briey.v(3415) / pin "io_input_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter_io_output_fork" in Briey.v(3415) / pin "io_input_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter_io_output_fork" in Briey.v(3415) / pin "io_input_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter_io_output_fork" in Briey.v(3415) / pin "io_input_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/1 useful/useless nets, 116/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1015 : Optimize round 1, 11 better
SYN-1014 : Optimize round 2
SYN-1032 : 80/9 useful/useless nets, 44/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 32/2 useful/useless nets, 25/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1032 : 28/4 useful/useless nets, 21/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_0_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_0_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_0_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_0_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_1_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_1_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_1_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_1_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter_io_output_fork" in Briey.v(3719) / pin "io_input_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter_io_output_fork" in Briey.v(3719) / pin "io_input_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter_io_output_fork" in Briey.v(3719) / pin "io_input_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter_io_output_fork" in Briey.v(3719) / pin "io_input_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 365/1 useful/useless nets, 117/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1015 : Optimize round 1, 11 better
SYN-1014 : Optimize round 2
SYN-1032 : 83/9 useful/useless nets, 45/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 32/2 useful/useless nets, 25/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1032 : 28/4 useful/useless nets, 21/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 91 distributor mux.
SYN-1016 : Merged 89 instances.
SYN-1015 : Optimize round 1, 249 better
SYN-1014 : Optimize round 2
SYN-1032 : 2032/21 useful/useless nets, 1528/93 useful/useless insts
SYN-1015 : Optimize round 2, 98 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 22 mux instances.
SYN-1020 : Optimized 331 distributor mux.
SYN-1016 : Merged 363 instances.
SYN-1015 : Optimize round 1, 968 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1017/23 useful/useless nets, 768/401 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 133/3 useful/useless nets, 57/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1032 : 132/1 useful/useless nets, 56/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_2" / inst "cmdArbiter" in Briey.v(3053) / pin "io_inputs_0_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_2" / inst "cmdArbiter" in Briey.v(3053) / pin "io_inputs_1_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_2" / inst "cmdArbiter" in Briey.v(3053) / pin "io_inputs_2_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_2" / inst "cmdArbiter_io_output_fork" in Briey.v(3091) / pin "io_input_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 499/4 useful/useless nets, 146/2 useful/useless insts
SYN-1015 : Optimize round 2, 3 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1015 : Optimize round 1, 41 better
SYN-1014 : Optimize round 2
SYN-1032 : 160/11 useful/useless nets, 85/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 32/2 useful/useless nets, 25/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1032 : 28/4 useful/useless nets, 21/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 153 onehot mux instances.
SYN-1020 : Optimized 122 distributor mux.
SYN-1016 : Merged 114 instances.
SYN-1015 : Optimize round 1, 508 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 965/23 useful/useless nets, 615/148 useful/useless insts
SYN-1015 : Optimize round 2, 171 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     buffers_0_clear_reg
SYN-1002 :     buffers_0_tick_reg
SYN-1002 :     buffers_1_clear_reg
SYN-1002 :     buffers_1_tick_reg
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2/1 useful/useless nets, 1/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 16 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 110/0 useful/useless nets, 43/32 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 32 better
SYN-1014 : Optimize round 2
SYN-1032 : 62/0 useful/useless nets, 27/16 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 32 better
SYN-1014 : Optimize round 2
SYN-1032 : 62/0 useful/useless nets, 27/16 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 32 better
SYN-1014 : Optimize round 2
SYN-1032 : 62/0 useful/useless nets, 27/16 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 1, 98 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 779/7 useful/useless nets, 526/39 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 49 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 69/2 useful/useless nets, 40/0 useful/useless insts
SYN-1019 : Optimized 8 mux instances.
SYN-1015 : Optimize round 2, 8 better
SYN-1014 : Optimize round 3
SYN-1032 : 61/8 useful/useless nets, 32/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "UartCtrl" / inst "rx" in Briey.v(16265) / pin "io_read_ready"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 17 onehot mux instances.
SYN-1020 : Optimized 30 distributor mux.
SYN-1016 : Merged 19 instances.
SYN-1015 : Optimize round 1, 85 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 207/6 useful/useless nets, 176/38 useful/useless insts
SYN-1015 : Optimize round 2, 46 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 6 onehot mux instances.
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 1, 31 better
SYN-1014 : Optimize round 2
SYN-1032 : 109/4 useful/useless nets, 85/12 useful/useless insts
SYN-1015 : Optimize round 2, 15 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 69/2 useful/useless nets, 40/0 useful/useless insts
SYN-1019 : Optimized 8 mux instances.
SYN-1015 : Optimize round 2, 8 better
SYN-1014 : Optimize round 3
SYN-1032 : 61/8 useful/useless nets, 32/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 141 onehot mux instances.
SYN-1020 : Optimized 146 distributor mux.
SYN-1016 : Merged 133 instances.
SYN-1015 : Optimize round 1, 568 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1411/10 useful/useless nets, 794/157 useful/useless insts
SYN-1015 : Optimize round 2, 167 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 36 distributor mux.
SYN-1016 : Merged 18 instances.
SYN-1015 : Optimize round 1, 93 better
SYN-1014 : Optimize round 2
SYN-1032 : 721/5 useful/useless nets, 403/36 useful/useless insts
SYN-1015 : Optimize round 2, 36 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 12 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 39 instances.
SYN-1015 : Optimize round 1, 67 better
SYN-1014 : Optimize round 2
SYN-1032 : 251/12 useful/useless nets, 111/16 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_cache[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_cache[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_cache[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_cache[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_prot[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_prot[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_prot[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 45/9 useful/useless nets, 34/1 useful/useless insts
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_cache[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_cache[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_cache[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_cache[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_prot[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_prot[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_prot[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 4 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 13 better
SYN-1014 : Optimize round 2
SYN-1032 : 444/4 useful/useless nets, 192/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 60/9 useful/useless nets, 44/1 useful/useless insts
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 107/1 useful/useless nets, 19/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     buffers_0_reg
SYN-1002 :     buffers_1_reg
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1032 : 2/1 useful/useless nets, 1/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 10 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 31 instances.
SYN-1015 : Optimize round 1, 217 better
SYN-1014 : Optimize round 2
SYN-1032 : 279/7 useful/useless nets, 230/80 useful/useless insts
SYN-1015 : Optimize round 2, 88 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 77 distributor mux.
SYN-1016 : Merged 135 instances.
SYN-1015 : Optimize round 1, 288 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 151/1 useful/useless nets, 109/77 useful/useless insts
SYN-1015 : Optimize round 2, 78 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-5013 WARNING: Undriven net: model "tpi2c" / net "i2csend[2][0]" in tpi2c.v(37)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 935/0 useful/useless nets, 891/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 176 distributor mux.
SYN-1016 : Merged 748 instances.
SYN-1015 : Optimize round 1, 1189 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1891/66 useful/useless nets, 1847/371 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 470 better
SYN-1014 : Optimize round 3
SYN-1032 : 1871/11 useful/useless nets, 1827/15 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     reg7_b1
SYN-1002 :     reg7_b4
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 21405/9 useful/useless nets, 13474/13 useful/useless insts
RUN-1003 : finish command "optimize_rtl" in  15.299219s wall, 15.656250s user + 0.937500s system = 16.593750s CPU (108.5%)

RUN-1004 : used memory is 879 MB, reserved memory is 1670 MB, peak memory is 2638 MB
RUN-1002 : start command "report_area -file test_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                    7
  #output                  36
  #inout                    8

Gate Statistics
#Basic gates             9387
  #and                   1872
  #nand                     0
  #or                    1158
  #nor                      0
  #xor                     68
  #xnor                     0
  #buf                      0
  #not                    579
  #bufif1                  40
  #MX21                  1706
  #FADD                     0
  #DFF                   3964
  #LATCH                    0
#MACRO_ADD                139
#MACRO_EQ                 382
#MACRO_MULT                 4
#MACRO_MUX               3185

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------+
|Instance                                                            |Module                   |gates  |seq    |macros |
+----------------------------------------------------------------------------------------------------------------------+
|top                                                                 |top                      |5423   |3964   |549    |
|  u_briey                                                           |Briey                    |3408   |3608   |486    |
|    apb3Router_1                                                    |Apb3Router               |6      |3      |0      |
|    axi4ReadOnlyDecoder_2                                           |Axi4ReadOnlyDecoder      |38     |16     |10     |
|      errorSlave                                                    |Axi4ReadOnlyErrorSlave   |5      |9      |2      |
|    axi_apbBridge                                                   |Axi4SharedToApb3Bridge   |12     |35     |2      |
|    axi_apbBridge_io_axi_arbiter                                    |Axi4SharedArbiter_3      |42     |9      |4      |
|      cmdArbiter                                                    |StreamArbiter_3          |11     |2      |1      |
|      cmdArbiter_io_output_fork                                     |StreamFork_3             |14     |2      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_1 |11     |5      |3      |
|    axi_core_cpu                                                    |VexRiscv                 |1832   |1331   |192    |
|      IBusCachedPlugin_cache                                        |InstructionCache         |29     |48     |6      |
|      dataCache_1                                                   |DataCache                |180    |140    |17     |
|    axi_gpioACtrl                                                   |Apb3Gpio_1               |4      |64     |2      |
|    axi_gpioBCtrl                                                   |Apb3Gpio                 |4      |64     |2      |
|    axi_ram                                                         |Axi4SharedOnChipRam      |86     |69     |16     |
|    axi_ram2                                                        |Axi4SharedOnChipRam_1    |86     |68     |16     |
|    axi_ram2_io_axi_arbiter                                         |Axi4SharedArbiter_1      |55     |10     |4      |
|      cmdArbiter                                                    |StreamArbiter_1          |21     |3      |1      |
|      cmdArbiter_io_output_fork                                     |StreamFork_1             |14     |2      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_2 |11     |5      |3      |
|    axi_ram_io_axi_arbiter                                          |Axi4SharedArbiter        |55     |10     |4      |
|      cmdArbiter                                                    |StreamArbiter            |21     |3      |1      |
|      cmdArbiter_io_output_fork                                     |StreamFork               |14     |2      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_3 |11     |5      |3      |
|    axi_sdramCtrl                                                   |Axi4SharedSdramCtrl      |323    |328    |67     |
|      ctrl                                                          |SdramCtrl                |251    |283    |55     |
|        chip_backupIn_fifo                                          |StreamFifoLowLatency     |14     |3      |3      |
|    axi_sdramCtrl_io_axi_arbiter                                    |Axi4SharedArbiter_2      |74     |11     |9      |
|      cmdArbiter                                                    |StreamArbiter_2          |40     |4      |3      |
|      cmdArbiter_io_output_fork                                     |StreamFork_2             |14     |2      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1   |11     |5      |3      |
|    axi_timerCtrl                                                   |PinsecTimerCtrl          |102    |222    |25     |
|      interruptCtrl_1                                               |InterruptCtrl            |16     |4      |0      |
|      prescaler_1                                                   |Prescaler                |1      |16     |2      |
|      timerA                                                        |Timer                    |6      |33     |2      |
|      timerB                                                        |Timer_1_1                |6      |17     |2      |
|      timerC                                                        |Timer_1_2                |6      |17     |2      |
|      timerD                                                        |Timer_1                  |6      |17     |2      |
|    axi_uartCtrl                                                    |Apb3UartCtrl             |189    |119    |44     |
|      bridge_write_streamUnbuffered_queueWithOccupancy              |StreamFifo_1             |14     |10     |6      |
|      uartCtrl_1                                                    |UartCtrl                 |120    |66     |26     |
|        rx                                                          |UartCtrlRx               |84     |34     |13     |
|          io_rxd_buffercc                                           |BufferCC_1               |0      |2      |0      |
|        tx                                                          |UartCtrlTx               |34     |11     |11     |
|      uartCtrl_1_io_read_queueWithOccupancy                         |StreamFifo               |14     |10     |6      |
|    axi_vgaCtrl                                                     |MyAxi4VgaCtrl            |238    |324    |42     |
|      dma                                                           |VideoDma                 |162    |141    |20     |
|        rspArea_fifo                                                |StreamFifoCC             |26     |78     |6      |
|          popToPushGray_buffercc                                    |BufferCC_1               |0      |20     |0      |
|          pushToPopGray_buffercc                                    |BufferCC_2               |0      |20     |0      |
|        rspArea_frameClockArea_popCmdGray_buffercc                  |BufferCC_3               |0      |14     |0      |
|      pulseCCByToggle_1                                             |PulseCCByToggle          |2      |4      |0      |
|        inArea_target_buffercc                                      |BufferCC                 |0      |2      |0      |
|      run_buffercc                                                  |BufferCC_9               |0      |2      |0      |
|      vga_ctrl                                                      |VgaCtrl                  |35     |28     |10     |
|    axi_vgaCtrl_io_axi_decoder                                      |Axi4ReadOnlyDecoder_1    |27     |14     |6      |
|      errorSlave                                                    |Axi4ReadOnlyErrorSlave_1 |5      |9      |2      |
|    dbus_axi_decoder                                                |Axi4SharedDecoder        |82     |23     |15     |
|      errorSlave                                                    |Axi4SharedErrorSlave     |13     |11     |2      |
|    io_apb_decoder                                                  |Apb3Decoder              |9      |0      |8      |
|    io_asyncReset_buffercc                                          |BufferCC_10_1            |0      |2      |0      |
|    jtagBridge_1                                                    |JtagBridge               |10     |123    |7      |
|      flowCCByToggle_1                                              |FlowCCByToggle           |2      |9      |0      |
|        inputArea_target_buffercc                                   |BufferCC_5               |0      |2      |0      |
|    resetCtrl_axiReset_buffercc                                     |BufferCC_10              |0      |2      |0      |
|    streamFork_5                                                    |StreamFork_4             |14     |2      |0      |
|    systemDebugger_1                                                |SystemDebugger           |20     |78     |3      |
|  u_fontrom                                                         |fontrom                  |0      |0      |1      |
|  u_i2c                                                             |tpi2c                    |1428   |102    |31     |
|  u_pll                                                             |pll                      |0      |0      |1      |
|  u_textvram                                                        |textvram                 |0      |0      |1      |
+----------------------------------------------------------------------------------------------------------------------+

RUN-1002 : start command "read_sdc test.sdc"
RUN-1002 : start command "create_clock -name clk24m -period 42 -waveform 0 21"
USR-1002 : create_clock -add -name <string> -period <double> -waveform <string> target
RUN-1101 : create_clock: defined a virtual clock: clk24m.
RUN-1102 : create_clock: clock name: clk24m, type: 3, period: 42000, rise: 0, fall: 21000.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.0000 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 2.0870 "
RUN-1104 : Import SDC file test.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_rtl.db" in  4.163351s wall, 3.781250s user + 0.390625s system = 4.171875s CPU (100.2%)

RUN-1004 : used memory is 1221 MB, reserved memory is 1659 MB, peak memory is 2638 MB
RUN-1002 : start command "optimize_gate -maparea test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 23 instances.
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     reg22_b3
SYN-1002 :     reg23_b1
SYN-1002 :     reg31_b3
SYN-1002 :     reg32_b1
SYN-1002 :     reg39_b0
SYN-1002 :     reg41_b1
SYN-1016 : Merged 1 instances.
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     CsrPlugin_mip_MEIP_reg
SYN-2002 : EG_PHY_SDRAM_2M_32 instance sdram.
SYN-2001 : Map 106 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21315/80 useful/useless nets, 13461/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 42 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 78 instances.
SYN-2501 : Optimize round 1, 188 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1016 : Merged 91 instances.
SYN-1032 : 21610/36 useful/useless nets, 13787/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     _zz_1_reg
SYN-2501 : Optimize round 1, 21 better
SYN-2501 : Optimize round 2
SYN-1032 : 17974/0 useful/useless nets, 10531/1 useful/useless insts
SYN-2501 : Optimize round 2, 1 better
SYN-2501 : Optimize round 3
SYN-2501 : Optimize round 3, 0 better
SYN-2501 : Map 2 macro adder
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1032 : 17981/2 useful/useless nets, 10538/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-1019 : Optimized 56 mux instances.
SYN-1032 : 395/56 useful/useless nets, 179/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 14 instances.
SYN-2501 : Optimize round 1, 67 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 2 mux instances.
SYN-1032 : 151/2 useful/useless nets, 60/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-1032 : 46/1 useful/useless nets, 19/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 33/2 useful/useless nets, 26/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(al_ram_RegFilePlugin_regFile) write 32x32, read 32x32
SYN-2531 : DRAM al_ram_RegFilePlugin_regFile has no init file
SYN-2531 : Dram(al_ram_RegFilePlugin_regFile_al_u0) write 32x32, read 32x32
SYN-2531 : DRAM al_ram_RegFilePlugin_regFile_al_u0 has no init file
SYN-2571 : Map 4 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7203/132 useful/useless nets, 5902/132 useful/useless insts
SYN-1016 : Merged 424 instances.
SYN-2501 : Optimize round 1, 1255 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-1019 : Optimized 343 mux instances.
SYN-1016 : Merged 279 instances.
SYN-1032 : 7858/347 useful/useless nets, 6557/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_banks_00 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_banks_00"
SYN-2531 : Dram(al_ram_ways_0_tags) write 128x22, read 128x22
SYN-2531 : DRAM al_ram_ways_0_tags has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 4 instances.
SYN-2571 : Optimize after map_dsp, round 1, 4 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 3 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 722/2 useful/useless nets, 436/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(al_ram_ways_0_data_symbol0) write 1024x8, read 1024x8
SYN-2531 : DRAM al_ram_ways_0_data_symbol0 has no init file
SYN-2531 : Dram(al_ram_ways_0_data_symbol1) write 1024x8, read 1024x8
SYN-2531 : DRAM al_ram_ways_0_data_symbol1 has no init file
SYN-2531 : Dram(al_ram_ways_0_data_symbol2) write 1024x8, read 1024x8
SYN-2531 : DRAM al_ram_ways_0_data_symbol2 has no init file
SYN-2531 : Dram(al_ram_ways_0_data_symbol3) write 1024x8, read 1024x8
SYN-2531 : DRAM al_ram_ways_0_data_symbol3 has no init file
SYN-2531 : Dram(al_ram_ways_0_tags) write 128x22, read 128x22
SYN-2531 : DRAM al_ram_ways_0_tags has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 250 instances.
SYN-2571 : Optimize after map_dsp, round 1, 250 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1016 : Merged 2 instances.
SYN-1032 : 5590/1 useful/useless nets, 3781/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 9 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 256 mux instances.
SYN-1032 : 348/256 useful/useless nets, 306/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 9 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 256 mux instances.
SYN-1032 : 345/256 useful/useless nets, 303/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(al_ram_ram_symbol0) write 8192x8, read 8192x8
SYN-2531 : Dram(al_ram_ram_symbol1) write 8192x8, read 8192x8
SYN-2531 : Dram(al_ram_ram_symbol2) write 8192x8, read 8192x8
SYN-2531 : Dram(al_ram_ram_symbol3) write 8192x8, read 8192x8
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 2035 instances.
SYN-2571 : Optimize after map_dsp, round 1, 2035 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 27 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1019 : Optimized 19 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1032 : 37197/19 useful/useless nets, 24819/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(al_ram_ram_symbol0) write 4096x8, read 4096x8
SYN-2531 : DRAM al_ram_ram_symbol0 has no init file
SYN-2531 : Dram(al_ram_ram_symbol1) write 4096x8, read 4096x8
SYN-2531 : DRAM al_ram_ram_symbol1 has no init file
SYN-2531 : Dram(al_ram_ram_symbol2) write 4096x8, read 4096x8
SYN-2531 : DRAM al_ram_ram_symbol2 has no init file
SYN-2531 : Dram(al_ram_ram_symbol3) write 4096x8, read 4096x8
SYN-2531 : DRAM al_ram_ram_symbol3 has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 1012 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1012 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 27 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1019 : Optimized 19 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1032 : 18761/19 useful/useless nets, 12528/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 33/2 useful/useless nets, 26/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 33/2 useful/useless nets, 26/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 26 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1019 : Optimized 19 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1032 : 1481/19 useful/useless nets, 1023/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1066/0 useful/useless nets, 840/1 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     chip_sdramCkeInternal_reg
SYN-1002 :     chip_sdramCkeInternal_regNext_reg
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 85 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 13 better
SYN-2501 : Optimize round 3
SYN-2501 : Optimize round 3, 0 better
SYN-2501 : Map 31 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 3 ROM instances
SYN-1019 : Optimized 106 mux instances.
SYN-1016 : Merged 35 instances.
SYN-1032 : 1309/117 useful/useless nets, 1083/9 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(al_ram_ram) write 2x37, read 2x37
SYN-2531 : DRAM al_ram_ram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 130/2 useful/useless nets, 64/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 4 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 33/2 useful/useless nets, 26/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 101 instances.
SYN-2501 : Optimize round 1, 233 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 3222 mux instances.
SYN-1032 : 1618/3222 useful/useless nets, 1270/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Convert 1 adder
SYN-2501 : Optimize round 1
SYN-1032 : 172/0 useful/useless nets, 105/1 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Convert 1 adder
SYN-2501 : Optimize round 1
SYN-1032 : 92/0 useful/useless nets, 57/1 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Convert 1 adder
SYN-2501 : Optimize round 1
SYN-1032 : 92/0 useful/useless nets, 57/1 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Convert 1 adder
SYN-2501 : Optimize round 1
SYN-1032 : 92/0 useful/useless nets, 57/1 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 7 instances.
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 40 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 776/41 useful/useless nets, 523/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_logic_ram0 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_logic_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 3 instances.
SYN-1032 : 85/2 useful/useless nets, 56/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 13 instances.
SYN-1032 : 266/10 useful/useless nets, 242/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 155/2 useful/useless nets, 131/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_logic_ram0 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_logic_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 3 instances.
SYN-1032 : 85/2 useful/useless nets, 56/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 73 instances.
SYN-2501 : Optimize round 1, 169 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1016 : Merged 7 instances.
SYN-1032 : 803/2 useful/useless nets, 487/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_ram0 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 15 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 87 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 23 instances.
SYN-2501 : Optimize round 1, 78 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 10 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 44 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 373/44 useful/useless nets, 324/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 11 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-1032 : 165/1 useful/useless nets, 123/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "C:/Users\mio\Desktop\github\testvex\al_ip\fontrom.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 123 instances.
SYN-2501 : Optimize round 1, 313 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1019 : Optimized 263 mux instances.
SYN-1016 : Merged 58 instances.
SYN-1032 : 2319/277 useful/useless nets, 2283/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1032 : 52/1 useful/useless nets, 2/1 useful/useless insts
SYN-1032 : 87398/2 useful/useless nets, 59574/2 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 87394/4 useful/useless nets, 59570/4 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 13980/7 useful/useless nets, 10960/7 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 1572/10 useful/useless nets, 1356/9 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 128/4 useful/useless nets, 62/4 useful/useless insts
SYN-3004 : Optimized 5 const0 DFF(s)
SYN-1032 : 2304/42 useful/useless nets, 2268/42 useful/useless insts
SYN-1032 : 86040/1155 useful/useless nets, 58702/670 useful/useless insts
SYN-1032 : 82246/1 useful/useless nets, 55238/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 28, tpin num: 335478, tnet num: 85926, tinst num: 58571, tnode num: 399639, tedge num: 440589.
TMR-2508 : Levelizing timing graph completed, there are 101 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  4.616272s wall, 4.453125s user + 0.125000s system = 4.578125s CPU (99.2%)

RUN-1004 : used memory is 1542 MB, reserved memory is 1965 MB, peak memory is 2638 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 85926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 370 (3.92), #lev = 8 (3.96)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 365 (3.96), #lev = 8 (3.79)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 955 instances into 369 LUTs, name keeping = 57%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (2.93), #lev = 4 (1.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (2.93), #lev = 4 (1.01)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 7046.85 sec
SYN-3001 : Mapper mapped 288 instances into 234 LUTs, name keeping = 99%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 96 (4.02), #lev = 3 (2.38)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 96 (4.02), #lev = 3 (2.38)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 7047.39 sec
SYN-3001 : Mapper mapped 174 instances into 96 LUTs, name keeping = 43%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 62 (4.24), #lev = 7 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (4.25), #lev = 8 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 7047.66 sec
SYN-3001 : Mapper mapped 145 instances into 61 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (4.00), #lev = 3 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (4.00), #lev = 3 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7047.92 sec
SYN-3001 : Mapper mapped 29 instances into 12 LUTs, name keeping = 91%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 7 (2.86), #lev = 2 (0.91)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 8 (2.50), #lev = 2 (1.09)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7048.06 sec
SYN-3001 : Mapper mapped 20 instances into 10 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 5 (2.00), #lev = 2 (0.86)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 5 (2.00), #lev = 2 (0.86)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7048.18 sec
SYN-3001 : Mapper mapped 6 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 4 (2.50), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 4 (2.50), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7048.29 sec
SYN-3001 : Mapper mapped 11 instances into 4 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7048.41 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7048.53 sec
SYN-3001 : Mapper mapped 16 instances into 9 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2000 (3.83), #lev = 11 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1980 (3.82), #lev = 11 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map = 7048.64 sec
SYN-3001 : Mapper mapped 4287 instances into 1984 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 191 (3.74), #lev = 6 (1.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 198 (3.78), #lev = 6 (1.56)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map = 7053.76 sec
SYN-3001 : Mapper mapped 288 instances into 198 LUTs, name keeping = 35%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2032 (3.97), #lev = 8 (5.43)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2295 (3.63), #lev = 7 (5.33)
SYN-3001 : Logic optimization runtime opt =   0.81 sec, map = 7054.89 sec
SYN-3001 : Mapper mapped 3054 instances into 2296 LUTs, name keeping = 26%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (4.00), #lev = 2 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (4.00), #lev = 2 (1.94)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7060.88 sec
SYN-3001 : Mapper mapped 237 instances into 36 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (4.00), #lev = 2 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (4.00), #lev = 2 (1.94)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7061.86 sec
SYN-3001 : Mapper mapped 237 instances into 36 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 13619 (3.85), #lev = 11 (6.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 12899 (4.02), #lev = 12 (5.05)
SYN-3001 : Logic optimization runtime opt =   6.41 sec, map = 7062.03 sec
SYN-3001 : Mapper mapped 20599 instances into 12899 LUTs, name keeping = 21%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 7122 (3.71), #lev = 10 (6.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 6586 (4.09), #lev = 11 (6.00)
SYN-3001 : Logic optimization runtime opt =   3.79 sec, map = 7103.92 sec
SYN-3001 : Mapper mapped 10357 instances into 6586 LUTs, name keeping = 27%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 8 (2.00), #lev = 2 (0.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 8 (2.00), #lev = 2 (0.90)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7130.29 sec
SYN-3001 : Mapper mapped 10 instances into 8 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 22 (2.82), #lev = 3 (1.79)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 22 (2.82), #lev = 3 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7134.18 sec
SYN-3001 : Mapper mapped 36 instances into 22 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7134.33 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7134.45 sec
SYN-3001 : Mapper mapped 16 instances into 9 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 8 (2.00), #lev = 2 (0.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 8 (2.00), #lev = 2 (0.90)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7134.57 sec
SYN-3001 : Mapper mapped 10 instances into 8 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 23 (2.83), #lev = 3 (1.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 23 (2.83), #lev = 3 (1.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7134.68 sec
SYN-3001 : Mapper mapped 37 instances into 23 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7134.85 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7134.98 sec
SYN-3001 : Mapper mapped 16 instances into 9 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 99 (3.90), #lev = 6 (2.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.57), #lev = 5 (2.57)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 7135.10 sec
SYN-3001 : Mapper mapped 151 instances into 92 LUTs, name keeping = 71%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.71), #lev = 10 (5.77)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 197 (3.56), #lev = 10 (5.63)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map = 7135.40 sec
SYN-3001 : Mapper mapped 654 instances into 197 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 10 (2.30), #lev = 2 (0.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 10 (2.30), #lev = 2 (0.92)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7135.98 sec
SYN-3001 : Mapper mapped 19 instances into 10 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 34 (4.06), #lev = 3 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 35 (4.06), #lev = 3 (1.83)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7136.15 sec
SYN-3001 : Mapper mapped 72 instances into 35 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7136.34 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7136.47 sec
SYN-3001 : Mapper mapped 16 instances into 9 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 186 (3.90), #lev = 6 (3.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.91), #lev = 7 (3.29)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map = 7136.59 sec
SYN-3001 : Mapper mapped 977 instances into 185 LUTs, name keeping = 34%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 8 (2.50), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 8 (2.50), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7137.05 sec
SYN-3001 : Mapper mapped 16 instances into 8 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (3.91), #lev = 4 (1.75)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (3.91), #lev = 4 (1.75)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7137.18 sec
SYN-3001 : Mapper mapped 33 instances into 11 LUTs, name keeping = 18%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 24 (3.83), #lev = 5 (2.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 24 (3.83), #lev = 5 (2.60)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7137.30 sec
SYN-3001 : Mapper mapped 69 instances into 24 LUTs, name keeping = 12%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7137.47 sec
SYN-3001 : Mapper mapped 37 instances into 13 LUTs, name keeping = 23%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7137.60 sec
SYN-3001 : Mapper mapped 37 instances into 13 LUTs, name keeping = 23%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7137.73 sec
SYN-3001 : Mapper mapped 37 instances into 13 LUTs, name keeping = 23%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 40 (3.10), #lev = 4 (3.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 40 (3.15), #lev = 4 (3.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7137.86 sec
SYN-3001 : Mapper mapped 109 instances into 40 LUTs, name keeping = 92%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (2.90), #lev = 7 (5.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (3.05), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7138.04 sec
SYN-3001 : Mapper mapped 35 instances into 21 LUTs, name keeping = 80%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 28 (3.18), #lev = 4 (3.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 28 (3.18), #lev = 4 (3.40)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7138.21 sec
SYN-3001 : Mapper mapped 42 instances into 28 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.73), #lev = 5 (2.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.55), #lev = 6 (3.16)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 7138.41 sec
SYN-3001 : Mapper mapped 183 instances into 52 LUTs, name keeping = 69%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7138.66 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 31 (3.87), #lev = 6 (3.07)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 30 (3.83), #lev = 6 (2.93)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 7138.76 sec
SYN-3001 : Mapper mapped 110 instances into 30 LUTs, name keeping = 60%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (2.90), #lev = 7 (5.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (3.05), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7138.96 sec
SYN-3001 : Mapper mapped 35 instances into 21 LUTs, name keeping = 80%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 30 (3.37), #lev = 4 (2.42)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 30 (3.40), #lev = 3 (2.33)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7139.13 sec
SYN-3001 : Mapper mapped 88 instances into 31 LUTs, name keeping = 74%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 85 (3.59), #lev = 7 (3.36)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 83 (3.60), #lev = 7 (3.36)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 7139.29 sec
SYN-3001 : Mapper mapped 223 instances into 99 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 41 (2.85), #lev = 5 (2.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 41 (2.85), #lev = 4 (1.94)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7139.61 sec
SYN-3001 : Mapper mapped 72 instances into 41 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7139.81 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7139.90 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7139.98 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 1 (2.00), #lev = 1 (0.25)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 1 (2.00), #lev = 1 (0.25)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7140.07 sec
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7140.16 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7140.25 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 90 (3.90), #lev = 5 (3.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 96 (3.72), #lev = 5 (3.83)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map = 7140.34 sec
SYN-3001 : Mapper mapped 257 instances into 96 LUTs, name keeping = 38%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.38), #lev = 6 (2.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.23), #lev = 5 (2.64)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7140.65 sec
SYN-3001 : Mapper mapped 37 instances into 14 LUTs, name keeping = 64%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (4.00), #lev = 3 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (4.00), #lev = 3 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7140.82 sec
SYN-3001 : Mapper mapped 29 instances into 12 LUTs, name keeping = 91%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.65), #lev = 8 (3.69)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (3.65), #lev = 8 (3.62)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map = 7140.95 sec
SYN-3001 : Mapper mapped 238 instances into 125 LUTs, name keeping = 52%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (3.85), #lev = 3 (1.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (3.85), #lev = 3 (1.67)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 7141.50 sec
SYN-3001 : Mapper mapped 37 instances into 20 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 15 (3.13), #lev = 5 (3.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 16 (2.81), #lev = 5 (3.25)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7141.76 sec
SYN-3001 : Mapper mapped 48 instances into 16 LUTs, name keeping = 62%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7141.91 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (4.67), #lev = 4 (2.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (4.64), #lev = 3 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 7142.00 sec
SYN-3001 : Mapper mapped 188 instances into 56 LUTs, name keeping = 92%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 1 (2.00), #lev = 1 (0.25)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 1 (2.00), #lev = 1 (0.25)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7142.26 sec
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7142.37 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7142.46 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5 (3.60), #lev = 1 (0.71)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5 (3.60), #lev = 1 (0.71)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7142.54 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 12 (3.42), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 12 (3.42), #lev = 3 (1.30)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 7142.66 sec
SYN-3001 : Mapper mapped 42 instances into 12 LUTs, name keeping = 66%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7142.79 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 263 (3.92), #lev = 9 (5.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 254 (3.80), #lev = 9 (5.75)
SYN-3001 : Logic optimization runtime opt =   0.16 sec, map = 7142.88 sec
SYN-3001 : Mapper mapped 1934 instances into 254 LUTs, name keeping = 61%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7143.60 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7143.83 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "report_area -file test_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                    7
  #output                  36
  #inout                    8

LUT Statistics
#Total_luts             27491
  #lut4                 21660
  #lut5                  4861
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             970

Utilization Statistics
#lut                    27491   out of  19600  140.26%
#reg                     3754   out of  19600   19.15%
#le                         0
#dsp                        4   out of     29   13.79%
#bram                      10   out of     64   15.63%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    1   out of     16    6.25%
#dram                    6784
#pad                       51   out of    188   27.13%
  #ireg                     8
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                                            |Module                   |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                                                 |top                      |26521  |970    |3764   |11     |4      |
|  u_briey                                                           |Briey                    |25898  |836    |3414   |8      |4      |
|    apb3Router_1                                                    |Apb3Router               |96     |0      |3      |0      |0      |
|    axi4ReadOnlyDecoder_2                                           |Axi4ReadOnlyDecoder      |73     |13     |16     |0      |0      |
|      errorSlave                                                    |Axi4ReadOnlyErrorSlave   |12     |9      |9      |0      |0      |
|    axi_apbBridge                                                   |Axi4SharedToApb3Bridge   |8      |0      |35     |0      |0      |
|    axi_apbBridge_io_axi_arbiter                                    |Axi4SharedArbiter_3      |23     |0      |9      |0      |0      |
|      cmdArbiter                                                    |StreamArbiter_3          |4      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork                                     |StreamFork_3             |5      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_1 |9      |0      |5      |0      |0      |
|    axi_core_cpu                                                    |VexRiscv                 |4478   |426    |1195   |4      |4      |
|      IBusCachedPlugin_cache                                        |InstructionCache         |198    |9      |48     |4      |0      |
|      dataCache_1                                                   |DataCache                |2297   |9      |140    |0      |0      |
|    axi_gpioACtrl                                                   |Apb3Gpio_1               |36     |0      |64     |0      |0      |
|    axi_gpioBCtrl                                                   |Apb3Gpio                 |36     |0      |64     |0      |0      |
|    axi_ram                                                         |Axi4SharedOnChipRam      |12899  |22     |69     |0      |0      |
|    axi_ram2                                                        |Axi4SharedOnChipRam_1    |6586   |22     |68     |0      |0      |
|    axi_ram2_io_axi_arbiter                                         |Axi4SharedArbiter_1      |44     |5      |10     |0      |0      |
|      cmdArbiter                                                    |StreamArbiter_1          |22     |5      |3      |0      |0      |
|      cmdArbiter_io_output_fork                                     |StreamFork_1             |5      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_2 |9      |0      |5      |0      |0      |
|    axi_ram_io_axi_arbiter                                          |Axi4SharedArbiter        |45     |5      |10     |0      |0      |
|      cmdArbiter                                                    |StreamArbiter            |23     |5      |3      |0      |0      |
|      cmdArbiter_io_output_fork                                     |StreamFork               |5      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_3 |9      |0      |5      |0      |0      |
|    axi_sdramCtrl                                                   |Axi4SharedSdramCtrl      |292    |49     |300    |0      |0      |
|      ctrl                                                          |SdramCtrl                |200    |27     |257    |0      |0      |
|    axi_sdramCtrl_io_axi_arbiter                                    |Axi4SharedArbiter_2      |59     |7      |11     |0      |0      |
|      cmdArbiter                                                    |StreamArbiter_2          |35     |7      |4      |0      |0      |
|      cmdArbiter_io_output_fork                                     |StreamFork_2             |5      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1   |9      |0      |5      |0      |0      |
|    axi_timerCtrl                                                   |PinsecTimerCtrl          |266    |101    |222    |0      |0      |
|      interruptCtrl_1                                               |InterruptCtrl            |8      |0      |4      |0      |0      |
|      prescaler_1                                                   |Prescaler                |11     |17     |16     |0      |0      |
|      timerA                                                        |Timer                    |24     |33     |33     |0      |0      |
|      timerB                                                        |Timer_1_1                |13     |17     |17     |0      |0      |
|      timerC                                                        |Timer_1_2                |13     |17     |17     |0      |0      |
|      timerD                                                        |Timer_1                  |13     |17     |17     |0      |0      |
|    axi_uartCtrl                                                    |Apb3UartCtrl             |192    |39     |119    |2      |0      |
|      bridge_write_streamUnbuffered_queueWithOccupancy              |StreamFifo_1             |21     |5      |10     |1      |0      |
|      uartCtrl_1                                                    |UartCtrl                 |110    |29     |66     |0      |0      |
|        rx                                                          |UartCtrlRx               |52     |8      |34     |0      |0      |
|          io_rxd_buffercc                                           |BufferCC_1               |0      |0      |2      |0      |0      |
|        tx                                                          |UartCtrlTx               |30     |0      |11     |0      |0      |
|      uartCtrl_1_io_read_queueWithOccupancy                         |StreamFifo               |21     |5      |10     |1      |0      |
|    axi_vgaCtrl                                                     |MyAxi4VgaCtrl            |269    |106    |324    |2      |0      |
|      dma                                                           |VideoDma                 |140    |80     |141    |2      |0      |
|        rspArea_fifo                                                |StreamFifoCC             |41     |22     |78     |2      |0      |
|          popToPushGray_buffercc                                    |BufferCC_1               |0      |0      |20     |0      |0      |
|          pushToPopGray_buffercc                                    |BufferCC_2               |0      |0      |20     |0      |0      |
|        rspArea_frameClockArea_popCmdGray_buffercc                  |BufferCC_3               |0      |0      |14     |0      |0      |
|      pulseCCByToggle_1                                             |PulseCCByToggle          |2      |0      |4      |0      |0      |
|        inArea_target_buffercc                                      |BufferCC                 |0      |0      |2      |0      |0      |
|      run_buffercc                                                  |BufferCC_9               |0      |0      |2      |0      |0      |
|      vga_ctrl                                                      |VgaCtrl                  |96     |26     |28     |0      |0      |
|    axi_vgaCtrl_io_axi_decoder                                      |Axi4ReadOnlyDecoder_1    |26     |13     |14     |0      |0      |
|      errorSlave                                                    |Axi4ReadOnlyErrorSlave_1 |12     |9      |9      |0      |0      |
|    dbus_axi_decoder                                                |Axi4SharedDecoder        |145    |17     |23     |0      |0      |
|      errorSlave                                                    |Axi4SharedErrorSlave     |20     |9      |11     |0      |0      |
|    io_apb_decoder                                                  |Apb3Decoder              |16     |0      |0      |0      |0      |
|    io_asyncReset_buffercc                                          |BufferCC_10_1            |0      |0      |2      |0      |0      |
|    jtagBridge_1                                                    |JtagBridge               |58     |0      |123    |0      |0      |
|      flowCCByToggle_1                                              |FlowCCByToggle           |2      |0      |9      |0      |0      |
|        inputArea_target_buffercc                                   |BufferCC_5               |0      |0      |2      |0      |0      |
|    resetCtrl_axiReset_buffercc                                     |BufferCC_10              |0      |0      |2      |0      |0      |
|    streamFork_5                                                    |StreamFork_4             |5      |0      |2      |0      |0      |
|    systemDebugger_1                                                |SystemDebugger           |12     |0      |78     |0      |0      |
|  u_fontrom                                                         |fontrom                  |0      |0      |0      |2      |0      |
|  u_i2c                                                             |tpi2c                    |254    |46     |97     |0      |0      |
|  u_pll                                                             |pll                      |0      |0      |0      |0      |0      |
|  u_textvram                                                        |textvram                 |0      |0      |0      |1      |0      |
+--------------------------------------------------------------------------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 65770/4 useful/useless nets, 38487/4 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 37 adder to BLE ...
SYN-4008 : Packed 37 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Briey" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 651 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 11 adder to BLE ...
SYN-4008 : Packed 11 adder and 9 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Apb3Router" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4ReadOnlyDecoder" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 7 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 4 adder to BLE ...
SYN-4008 : Packed 4 adder and 3 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4ReadOnlyErrorSlave" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 9 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedToApb3Bridge" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 35 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedArbiter_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamArbiter_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoLowLatency_1_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "VexRiscv" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1007 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 201 adder to BLE ...
SYN-4008 : Packed 201 adder and 64 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 32 DRAM and 0 SEQ.
SYN-1001 : Packing model "InstructionCache" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "DataCache" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 140 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 560 DRAM and 0 SEQ.
SYN-1001 : Packing model "Apb3Gpio_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 64 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Apb3Gpio" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 64 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedOnChipRam" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 69 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4096 DRAM and 0 SEQ.
SYN-1001 : Packing model "Axi4SharedOnChipRam_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 2048 DRAM and 0 SEQ.
SYN-1001 : Packing model "Axi4SharedArbiter_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamArbiter_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoLowLatency_1_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedArbiter" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamArbiter" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoLowLatency_1_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedSdramCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "SdramCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 257 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 12 adder to BLE ...
SYN-4008 : Packed 12 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedArbiter_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamArbiter_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 7 adder to BLE ...
SYN-4008 : Packed 7 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoLowLatency_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PinsecTimerCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 118 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "InterruptCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Prescaler" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Timer" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Timer_1_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Timer_1_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Timer_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Apb3UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifo_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 10 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 21 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlRx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 32 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlTx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 10 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 10 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "MyAxi4VgaCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 149 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "VideoDma" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 11 adder to BLE ...
SYN-4008 : Packed 11 adder and 9 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoCC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 11 adder to BLE ...
SYN-4008 : Packed 11 adder and 10 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 20 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 20 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 14 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PulseCCByToggle" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_9" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "VgaCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 28 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 13 adder to BLE ...
SYN-4008 : Packed 13 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4ReadOnlyDecoder_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 4 adder to BLE ...
SYN-4008 : Packed 4 adder and 3 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4ReadOnlyErrorSlave_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 9 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedDecoder" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 12 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 8 adder to BLE ...
SYN-4008 : Packed 8 adder and 6 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedErrorSlave" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Apb3Decoder" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_10_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "JtagBridge" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 113 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "FlowCCByToggle" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 7 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_5" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_10" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork_4" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "SystemDebugger" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "fontrom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "tpi2c" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 97 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 19 adder to BLE ...
SYN-4008 : Packed 19 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pll" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "textvram" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea test_gate.area" in  145.094285s wall, 145.093750s user + 1.843750s system = 146.937500s CPU (101.3%)

RUN-1004 : used memory is 1313 MB, reserved memory is 1757 MB, peak memory is 2638 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Briey
SYN-1011 : Flatten model Apb3Router
SYN-1011 : Flatten model Axi4ReadOnlyDecoder
SYN-1011 : Flatten model Axi4ReadOnlyErrorSlave
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model Axi4SharedToApb3Bridge
SYN-1011 : Flatten model Axi4SharedArbiter_3
SYN-1011 : Flatten model StreamArbiter_3
SYN-1011 : Flatten model StreamFork_3
SYN-1011 : Flatten model StreamFifoLowLatency_1_1
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model VexRiscv
SYN-1011 : Flatten model InstructionCache
SYN-1011 : Flatten model DataCache
SYN-1016 : Merged 11 instances.
SYN-1011 : Flatten model Apb3Gpio_1
SYN-1011 : Flatten model Apb3Gpio
SYN-1011 : Flatten model Axi4SharedOnChipRam
SYN-1011 : Flatten model Axi4SharedOnChipRam_1
SYN-1011 : Flatten model Axi4SharedArbiter_1
SYN-1011 : Flatten model StreamArbiter_1
SYN-1011 : Flatten model StreamFork_1
SYN-1011 : Flatten model StreamFifoLowLatency_1_2
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model Axi4SharedArbiter
SYN-1011 : Flatten model StreamArbiter
SYN-1011 : Flatten model StreamFork
SYN-1011 : Flatten model StreamFifoLowLatency_1_3
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model Axi4SharedSdramCtrl
SYN-1011 : Flatten model SdramCtrl
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model Axi4SharedArbiter_2
SYN-1011 : Flatten model StreamArbiter_2
SYN-1011 : Flatten model StreamFork_2
SYN-1011 : Flatten model StreamFifoLowLatency_1
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model PinsecTimerCtrl
SYN-1011 : Flatten model InterruptCtrl
SYN-1011 : Flatten model Prescaler
SYN-1011 : Flatten model Timer
SYN-1011 : Flatten model Timer_1_1
SYN-1011 : Flatten model Timer_1_2
SYN-1011 : Flatten model Timer_1
SYN-1016 : Merged 11 instances.
SYN-1011 : Flatten model Apb3UartCtrl
SYN-1011 : Flatten model StreamFifo_1
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC_1
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model UartCtrlTx
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model StreamFifo
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model MyAxi4VgaCtrl
SYN-1011 : Flatten model VideoDma
SYN-1011 : Flatten model StreamFifoCC
SYN-1011 : Flatten model BufferCC_1
SYN-1011 : Flatten model BufferCC_2
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model BufferCC_3
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model PulseCCByToggle
SYN-1011 : Flatten model BufferCC
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model BufferCC_9
SYN-1011 : Flatten model VgaCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Axi4ReadOnlyDecoder_1
SYN-1011 : Flatten model Axi4ReadOnlyErrorSlave_1
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model Axi4SharedDecoder
SYN-1011 : Flatten model Axi4SharedErrorSlave
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model Apb3Decoder
SYN-1011 : Flatten model BufferCC_10_1
SYN-1011 : Flatten model JtagBridge
SYN-1011 : Flatten model FlowCCByToggle
SYN-1011 : Flatten model BufferCC_5
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model BufferCC_10
SYN-1011 : Flatten model StreamFork_4
SYN-1011 : Flatten model SystemDebugger
SYN-1016 : Merged 67 instances.
SYN-1011 : Flatten model fontrom
SYN-1011 : Flatten model tpi2c
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model textvram
SYN-1016 : Merged 10 instances.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[10] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[10] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[11] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[11] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[12] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[12] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[13] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[13] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[14] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[14] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[15] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[15] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[16] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[16] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[17] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[17] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[18] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[18] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[19] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[19] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[20] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[20] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[21] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[21] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[22] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[22] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[23] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[23] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[24] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[24] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[25] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[25] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[26] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[26] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[27] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[27] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[28] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[28] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[29] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[29] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[30] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[30] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[31] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[31] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[5] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[5] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[6] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[6] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[7] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[7] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[8] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[8] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[9] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[9] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[0] will be renamed with u_briey/axi_core_cpu/execute_RS2[0] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[1] will be renamed with u_briey/axi_core_cpu/execute_RS2[1] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[2] will be renamed with u_briey/axi_core_cpu/execute_RS2[2] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[3] will be renamed with u_briey/axi_core_cpu/execute_RS2[3] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[4] will be renamed with u_briey/axi_core_cpu/execute_RS2[4] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[5] will be renamed with u_briey/axi_core_cpu/execute_RS2[5] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[6] will be renamed with u_briey/axi_core_cpu/execute_RS2[6] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[7] will be renamed with u_briey/axi_core_cpu/execute_RS2[7] for synthesis keep.
RUN-1003 : finish command "legalize_phy_inst" in  18.949704s wall, 18.843750s user + 0.265625s system = 19.109375s CPU (100.8%)

RUN-1004 : used memory is 2078 MB, reserved memory is 2486 MB, peak memory is 2638 MB
RUN-1002 : start command "read_sdc test.sdc"
RUN-1002 : start command "create_clock -name clk24m -period 42 -waveform 0 21"
USR-1002 : create_clock -add -name <string> -period <double> -waveform <string> target
RUN-1101 : create_clock: defined a virtual clock: clk24m.
RUN-1102 : create_clock: clock name: clk24m, type: 3, period: 42000, rise: 0, fall: 21000.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.0000 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 2.0870 "
RUN-1104 : Import SDC file test.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_gate.db" in  25.378933s wall, 22.656250s user + 2.468750s system = 25.125000s CPU (99.0%)

RUN-1004 : used memory is 2932 MB, reserved memory is 3302 MB, peak memory is 2935 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk50mp is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net clk24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "u_briey/jtagBridge_1/io_jtag_tck_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk24m_pad as clock net
SYN-4025 : Tag rtl::Net clk50mp as clock net
SYN-4025 : Tag rtl::Net u_briey/jtagBridge_1/io_jtag_tck_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net LCD_CLK_pad to drive 119 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_briey/jtagBridge_1/io_jtag_tck_pad to drive 84 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 50987 instances
RUN-1001 : 26512 luts, 3626 seqs, 13770 mslices, 6951 lslices, 106 pads, 11 brams, 4 dsps
RUN-1001 : There are total 133398 nets
RUN-1001 : 78461 nets have 2 pins
RUN-1001 : 53611 nets have [3 - 5] pins
RUN-1001 : 615 nets have [6 - 10] pins
RUN-1001 : 240 nets have [11 - 20] pins
RUN-1001 : 329 nets have [21 - 99] pins
RUN-1001 : 142 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 13770, exceeds the limit 4900.
RUN-1003 : finish command "place" in  1.667855s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (104.9%)

RUN-1004 : used memory is 3000 MB, reserved memory is 3373 MB, peak memory is 3001 MB
>>