{
    "design__lint_errors__count": 0,
    "design__lint_timing_constructs__count": 0,
    "design__lint_warnings__count": 24,
    "design__latch__count": 0,
    "design__instance__count": 3686,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 6,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.016450002789497375,
    "power__switching__total": 0.020597198978066444,
    "power__leakage__total": 3.56626301822871e-08,
    "power__total": 0.037047237157821655,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.038104,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.038104,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.329022,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 2.410951,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 54,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.063631,
    "clock__skew__worst_setup": 0.063631,
    "timing__hold__ws": 0.110164,
    "timing__setup__ws": -4.778198,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -406.92951199999993,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -4.778198,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 182,
    "timing__setup_r2r_vio__count": 182,
    "design__die__bbox": "0.0 0.0 246.325 257.045",
    "design__core__bbox": "5.52 10.88 240.58 244.8",
    "design__io": 55,
    "design__die__area": 63316.6,
    "design__core__area": 54985.2,
    "design__instance__area": 26499.2,
    "design__instance__count__stdcell": 3686,
    "design__instance__area__stdcell": 26499.2,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.481932,
    "design__instance__utilization__stdcell": 0.481932,
    "floorplan__design__io": 53,
    "design__io__hpwl": 4339641,
    "timing__drv__floating__nets": "0",
    "timing__drv__floating__pins": "0",
    "design__instance__displacement__total": 61.44,
    "design__instance__displacement__mean": 0.015,
    "design__instance__displacement__max": 6.86,
    "route__wirelength__estimated": 59629.6,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 2,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 1,
    "antenna__violating__pins": 1,
    "antenna__count": 0,
    "route__net": 2909,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 1659,
    "route__wirelength__iter:1": 67063,
    "route__drc_errors__iter:2": 958,
    "route__wirelength__iter:2": 66360,
    "route__drc_errors__iter:3": 1008,
    "route__wirelength__iter:3": 66154,
    "route__drc_errors__iter:4": 107,
    "route__wirelength__iter:4": 66140,
    "route__drc_errors__iter:5": 17,
    "route__wirelength__iter:5": 66191,
    "route__drc_errors__iter:6": 0,
    "route__wirelength__iter:6": 66188,
    "route__drc_errors": 0,
    "route__wirelength": 66188,
    "route__vias": 19592,
    "route__vias__singlecut": 19592,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 436.55,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 6,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.056958,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.056958,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.820588,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -4.61619,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -135.604416,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -4.61619,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 60,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 60,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 6,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.030382,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.030382,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.111927,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.194902,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 6,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.035097,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.035097,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.325346,
    "timing__setup__ws__corner:min_tt_025C_1v80": 2.480194,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 6,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.053572,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.053572,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.832398,
    "timing__setup__ws__corner:min_ss_100C_1v60": -4.436872,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -127.764656,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -4.436872,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 60,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 60,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 6,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.027738,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.027738,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.110164,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 5.241073,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 6,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.043876,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.043876,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.332618,
    "timing__setup__ws__corner:max_tt_025C_1v80": 2.34553,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 6,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.063631,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.063631,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.815197,
    "timing__setup__ws__corner:max_ss_100C_1v60": -4.778198,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -143.56044,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -4.778198,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 62,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 62,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 6,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.035572,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.035572,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.113655,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 5.149858,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.78906,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.0017036,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0109417,
    "ir__voltage__worst": 1.79,
    "ir__drop__avg": 0.0017,
    "ir__drop__worst": 0.0109,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}