

================================================================
== Vivado HLS Report for 'sin_cos_range_redux_s'
================================================================
* Date:           Sun Oct 18 23:04:55 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        wave2
* Solution:       wave
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  240|  940|  240|  940|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_big_mult_v3_94_17_s_fu_296  |big_mult_v3_94_17_s  |  529|  529|  529|  529|   none  |
        |grp_big_mult_v3small_fu_301     |big_mult_v3small     |  169|  169|  169|  169|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  234|  234|         3|          -|          -|    78|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   6397|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|     17|    1587|  10428|
|Memory           |       12|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    409|
|Register         |        -|      -|    2052|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       13|     17|    3639|  17234|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      7|       3|     32|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+-----+------+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------+---------------------+---------+-------+-----+------+
    |grp_big_mult_v3_94_17_s_fu_296  |big_mult_v3_94_17_s  |        1|      4|  764|  5614|
    |grp_big_mult_v3small_fu_301     |big_mult_v3small     |        0|     13|  823|  4814|
    +--------------------------------+---------------------+---------+-------+-----+------+
    |Total                           |                     |        1|     17| 1587| 10428|
    +--------------------------------+---------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |hls_ref_4oPi_table_s_U  |sin_cos_range_redhbi  |        8|  0|   0|    10|  256|     1|         2560|
    |hls_cordic_ctab_tab_U   |sin_cos_range_redibs  |        4|  0|   0|   128|  126|     1|        16128|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |       12|  0|   0|   138|  382|     2|        18688|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |addr_V_fu_351_p2        |     +    |      0|  0|   12|          11|          12|
    |exp_fu_337_p2           |     +    |      0|  0|   12|          11|          12|
    |k_fu_527_p2             |     +    |      0|  0|    7|           7|           1|
    |p_Val2_27_fu_840_p2     |     +    |      0|  0|   76|          76|          76|
    |shift_1_fu_927_p2       |     +    |      0|  0|    7|          32|          32|
    |shift_2_fu_937_p2       |     +    |      0|  0|   32|          32|          32|
    |shift_5_fu_1033_p2      |     +    |      0|  0|    7|          32|           5|
    |shift_6_fu_1043_p2      |     +    |      0|  0|    7|          32|          32|
    |shift_7_fu_1053_p2      |     +    |      0|  0|   32|          32|          32|
    |shift_fu_917_p2         |     +    |      0|  0|    7|          32|           5|
    |tmp_13_fu_1165_p2       |     +    |      0|  0|   11|          11|           5|
    |tmp_6_fu_1122_p2        |     +    |      0|  0|   11|          11|           5|
    |tx_V_fu_794_p2          |     +    |      0|  0|   79|          79|          79|
    |ty_V_fu_812_p2          |     +    |      0|  0|   79|          79|          79|
    |tz_V_fu_866_p2          |     +    |      0|  0|   79|          79|          79|
    |op2_assign_fu_386_p2    |     -    |      0|  0|   12|          10|          12|
    |p_Val2_i3_fu_800_p2     |     -    |      0|  0|   79|           1|          79|
    |p_Val2_i9_fu_849_p2     |     -    |      0|  0|   77|           1|          77|
    |p_Val2_i_fu_782_p2      |     -    |      0|  0|   79|           1|          79|
    |phitmp_i1_fu_1177_p2    |     -    |      0|  0|   11|          10|          11|
    |phitmp_i_fu_1134_p2     |     -    |      0|  0|   11|          10|          11|
    |tmp_185_i_fu_473_p2     |     -    |      0|  0|   79|          78|          79|
    |sel_tmp1_i1_fu_1065_p2  |    and   |      0|  0|    1|           1|           1|
    |sel_tmp1_i_fu_949_p2    |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_i1_fu_1160_p2  |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_i_fu_1117_p2   |    and   |      0|  0|    1|           1|           1|
    |tmp15_fu_1059_p2        |    and   |      0|  0|    1|           1|           1|
    |tmp5_fu_943_p2          |    and   |      0|  0|    1|           1|           1|
    |x_s_V_fu_543_p2         |   ashr   |      0|  0|  242|          79|          79|
    |y_s_V_fu_537_p2         |   ashr   |      0|  0|  242|          79|          79|
    |c1_1_fu_1002_p3         |   ctlz   |      0|  0|   48|          32|           0|
    |c1_fu_886_p3            |   ctlz   |      0|  0|   48|          32|           0|
    |c2_1_fu_731_p3          |   ctlz   |      0|  0|   48|          32|           0|
    |c2_fu_655_p3            |   ctlz   |      0|  0|   48|          32|           0|
    |c3_1_fu_739_p3          |   ctlz   |      0|  0|   48|          32|           0|
    |c3_fu_663_p3            |   ctlz   |      0|  0|   48|          32|           0|
    |c4_1_fu_1010_p3         |   ctlz   |      0|  0|   48|          32|           0|
    |c4_fu_894_p3            |   ctlz   |      0|  0|   48|          32|           0|
    |exitcond_i_fu_521_p2    |   icmp   |      0|  0|    3|           7|           7|
    |sel_tmp10_fu_1451_p2    |   icmp   |      0|  0|    2|           3|           1|
    |sel_tmp2_fu_1399_p2     |   icmp   |      0|  0|    2|           3|           3|
    |sel_tmp4_fu_1412_p2     |   icmp   |      0|  0|    2|           3|           3|
    |sel_tmp6_fu_1425_p2     |   icmp   |      0|  0|    2|           3|           4|
    |sel_tmp8_fu_1438_p2     |   icmp   |      0|  0|    2|           3|           2|
    |sel_tmp_fu_1386_p2      |   icmp   |      0|  0|    2|           3|           2|
    |tmp_197_i1_fu_1027_p2   |   icmp   |      0|  0|   11|          32|           5|
    |tmp_197_i_fu_911_p2     |   icmp   |      0|  0|   11|          32|           5|
    |tmp_200_i1_fu_1038_p2   |   icmp   |      0|  0|   11|          32|           5|
    |tmp_200_i_fu_922_p2     |   icmp   |      0|  0|   11|          32|           5|
    |tmp_203_i1_fu_1048_p2   |   icmp   |      0|  0|   11|          32|           5|
    |tmp_203_i_fu_932_p2     |   icmp   |      0|  0|   11|          32|           5|
    |tmp_206_i1_fu_1099_p2   |   icmp   |      0|  0|   27|          78|           1|
    |tmp_206_i_fu_983_p2     |   icmp   |      0|  0|   27|          78|           1|
    |tmp_26_fu_764_p2        |   icmp   |      0|  0|    4|          11|           2|
    |tmp_27_fu_769_p2        |   icmp   |      0|  0|    4|          11|          10|
    |tmp_fu_554_p2           |   icmp   |      0|  0|   26|          76|           1|
    |tmp_223_i_i_fu_400_p2   |   lshr   |      0|  0|  239|          78|          78|
    |ap_return               |  select  |      0|  0|   64|           1|          63|
    |loc_V_3_fu_1259_p3      |  select  |      0|  0|   52|           1|          52|
    |loc_V_4_fu_1335_p3      |  select  |      0|  0|   52|           1|          52|
    |out_exp_V_1_fu_1183_p3  |  select  |      0|  0|   11|           1|           1|
    |out_exp_V_fu_1140_p3    |  select  |      0|  0|   11|           1|           1|
    |p_Val2_13_fu_583_p3     |  select  |      0|  0|   78|           1|           1|
    |p_Val2_16_fu_591_p3     |  select  |      0|  0|   79|           1|          79|
    |p_Val2_23_fu_787_p3     |  select  |      0|  0|   79|           1|          79|
    |p_Val2_24_fu_805_p3     |  select  |      0|  0|   79|           1|          79|
    |p_Val2_s_fu_855_p3      |  select  |      0|  0|   77|           1|          77|
    |s_out_fu_1456_p3        |  select  |      0|  0|   64|           1|          64|
    |sel_fu_757_p3           |  select  |      0|  0|    3|           1|           3|
    |sel_tmp1_fu_1391_p3     |  select  |      0|  0|   64|           1|          64|
    |sel_tmp3_fu_1404_p3     |  select  |      0|  0|   64|           1|          64|
    |sel_tmp5_fu_1417_p3     |  select  |      0|  0|   64|           1|          64|
    |sel_tmp7_fu_1430_p3     |  select  |      0|  0|   64|           1|          64|
    |sel_tmp9_fu_1443_p3     |  select  |      0|  0|   64|           1|          64|
    |t_in_s_out_fu_1464_p3   |  select  |      0|  0|   64|           1|          64|
    |tmp_11_fu_1252_p3       |  select  |      0|  0|   52|           1|          52|
    |tmp_135_i_fu_499_p3     |  select  |      0|  0|   78|           1|          78|
    |tmp_14_fu_1170_p3       |  select  |      0|  0|   11|           1|          11|
    |tmp_17_fu_963_p3        |  select  |      0|  0|   11|           1|          11|
    |tmp_19_fu_975_p3        |  select  |      0|  0|   11|           1|          11|
    |tmp_1_fu_1127_p3        |  select  |      0|  0|   11|           1|          11|
    |tmp_21_fu_1328_p3       |  select  |      0|  0|   52|           1|          52|
    |tmp_32_fu_1236_p3       |  select  |      0|  0|   52|           1|          52|
    |tmp_36_fu_1079_p3       |  select  |      0|  0|   11|           1|          11|
    |tmp_38_fu_1091_p3       |  select  |      0|  0|   11|           1|          11|
    |tmp_41_fu_1312_p3       |  select  |      0|  0|   52|           1|          52|
    |r_V_6_fu_417_p2         |    shl   |      0|  0|  823|         256|         256|
    |tmp_199_i1_fu_1150_p2   |    shl   |      0|  0|  239|          78|          78|
    |tmp_199_i_fu_1107_p2    |    shl   |      0|  0|  239|          78|          78|
    |tmp_202_i1_fu_1269_p2   |    shl   |      0|  0|  239|          78|          78|
    |tmp_202_i_fu_1193_p2    |    shl   |      0|  0|  239|          78|          78|
    |tmp_205_i1_fu_1277_p2   |    shl   |      0|  0|  239|          78|          78|
    |tmp_205_i_fu_1201_p2    |    shl   |      0|  0|  239|          78|          78|
    |tmp_i1_35_fu_906_p2     |    shl   |      0|  0|  239|          78|          78|
    |tmp_i2_fu_1022_p2       |    shl   |      0|  0|  239|          78|          78|
    |sel_tmp5_i1_fu_1155_p2  |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp5_i_fu_1112_p2   |    xor   |      0|  0|    2|           1|           2|
    |tmp_23_fu_751_p2        |    xor   |      0|  0|    5|           3|           2|
    |tmp_245_neg_fu_1376_p2  |    xor   |      0|  0|   89|          64|          65|
    |tmp_246_neg_fu_1366_p2  |    xor   |      0|  0|   89|          64|          65|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0| 6397|        2678|        3446|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |   6|         12|    1|         12|
    |dout_V_phi_fu_245_p4  |  78|          2|   78|        156|
    |dout_V_reg_242        |  78|          2|   78|        156|
    |k_V_reg_230           |   3|          2|    3|          6|
    |p_Val2_5_reg_273      |  79|          2|   79|        158|
    |p_Val2_6_reg_261      |  79|          2|   79|        158|
    |p_Val2_7_reg_251      |  79|          2|   79|        158|
    |sh_assign_reg_285     |   7|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 409|         26|  404|        818|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                       |   11|   0|   11|          0|
    |ap_reg_grp_big_mult_v3_94_17_s_fu_296_ap_start  |    1|   0|    1|          0|
    |ap_reg_grp_big_mult_v3small_fu_301_ap_start     |    1|   0|    1|          0|
    |c2_1_reg_1628                                   |   32|   0|   32|          0|
    |c2_reg_1599                                     |   32|   0|   32|          0|
    |c3_1_reg_1635                                   |   32|   0|   32|          0|
    |c3_reg_1606                                     |   32|   0|   32|          0|
    |c4_1_reg_1729                                   |   32|   0|   32|          0|
    |c4_reg_1692                                     |   32|   0|   32|          0|
    |d_V_reg_1667                                    |    1|   0|    1|          0|
    |dout_V_reg_242                                  |   78|   0|   78|          0|
    |h_fract_V_reg_1527                              |   78|   0|   78|          0|
    |k_V_reg_230                                     |    3|   0|    3|          0|
    |k_reg_1555                                      |    7|   0|    7|          0|
    |loc_V_1_reg_1493                                |   52|   0|   52|          0|
    |loc_V_3_reg_1798                                |   52|   0|   52|          0|
    |loc_V_4_reg_1803                                |   52|   0|   52|          0|
    |loc_V_reg_1487                                  |   11|   0|   11|          0|
    |out_exp_V_1_reg_1793                            |   11|   0|   11|          0|
    |out_exp_V_reg_1777                              |   11|   0|   11|          0|
    |p_Result_8_i1_reg_1623                          |   16|   0|   16|          0|
    |p_Result_8_i_reg_1594                           |   16|   0|   16|          0|
    |p_Result_i1_reg_1589                            |   16|   0|   16|          0|
    |p_Result_i2_reg_1618                            |   16|   0|   16|          0|
    |p_Result_s_reg_1482                             |    1|   0|    1|          0|
    |p_Val2_13_reg_1577                              |   77|   0|   78|          1|
    |p_Val2_16_reg_1583                              |   77|   0|   78|          1|
    |p_Val2_27_reg_1682                              |   76|   0|   76|          0|
    |p_Val2_5_reg_273                                |   79|   0|   79|          0|
    |p_Val2_6_reg_261                                |   79|   0|   79|          0|
    |p_Val2_7_reg_251                                |   79|   0|   79|          0|
    |p_Val2_9_reg_1532                               |    3|   0|    3|          0|
    |r_V_5_reg_1517                                  |   52|   0|   53|          1|
    |r_V_7_reg_1542                                  |   76|   0|   76|          0|
    |ret_V_5_reg_1522                                |  125|   0|  125|          0|
    |sel_reg_1647                                    |    3|   0|    3|          0|
    |sel_tmp1_i1_reg_1751                            |    1|   0|    1|          0|
    |sel_tmp1_i_reg_1714                             |    1|   0|    1|          0|
    |sel_tmp6_i1_reg_1788                            |    1|   0|    1|          0|
    |sel_tmp6_i_reg_1772                             |    1|   0|    1|          0|
    |sh_assign_reg_285                               |    7|   0|    7|          0|
    |tmp_197_i1_reg_1740                             |    1|   0|    1|          0|
    |tmp_197_i_reg_1703                              |    1|   0|    1|          0|
    |tmp_199_i1_reg_1782                             |   78|   0|   78|          0|
    |tmp_199_i_reg_1766                              |   78|   0|   78|          0|
    |tmp_19_reg_1719                                 |   11|   0|   11|          0|
    |tmp_200_i1_reg_1746                             |    1|   0|    1|          0|
    |tmp_200_i_reg_1709                              |    1|   0|    1|          0|
    |tmp_206_i1_reg_1761                             |    1|   0|    1|          0|
    |tmp_206_i_reg_1724                              |    1|   0|    1|          0|
    |tmp_26_reg_1657                                 |    1|   0|    1|          0|
    |tmp_27_reg_1662                                 |    1|   0|    1|          0|
    |tmp_33_reg_1642                                 |   11|   0|   11|          0|
    |tmp_38_reg_1756                                 |   11|   0|   11|          0|
    |tmp_3_reg_1498                                  |    1|   0|    1|          0|
    |tmp_4_reg_1507                                  |    7|   0|    7|          0|
    |tmp_5_reg_1537                                  |    1|   0|    1|          0|
    |tmp_9_reg_1613                                  |   11|   0|   11|          0|
    |tmp_i1_35_reg_1697                              |   78|   0|   78|          0|
    |tmp_i2_reg_1734                                 |   78|   0|   78|          0|
    |tx_V_reg_1672                                   |   79|   0|   79|          0|
    |ty_V_reg_1677                                   |   79|   0|   79|          0|
    |x_s_V_reg_1566                                  |   79|   0|   79|          0|
    |y_s_V_reg_1560                                  |   79|   0|   79|          0|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 2052|   0| 2055|          3|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|ap_return  | out |   64| ap_ctrl_hs | sin_cos_range_redux_ | return value |
|t_in       |  in |   64|   ap_none  |         t_in         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

