

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'
================================================================
* Date:           Thu Jan  5 05:21:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.877 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5004|     5004|  50.040 us|  50.040 us|  5004|  5004|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_2_VITIS_LOOP_22_3  |     5002|     5002|         4|          1|          1|  5000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    538|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     307|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     307|    692|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_8ns_8ns_11_4_1_U12  |mac_muladd_3ns_8ns_8ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln21_1_fu_152_p2              |         +|   0|  0|   14|          13|           1|
    |add_ln21_fu_164_p2                |         +|   0|  0|   11|           3|           1|
    |add_ln22_fu_236_p2                |         +|   0|  0|   13|          10|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|    2|           1|           1|
    |icmp_ln21_fu_146_p2               |      icmp|   0|  0|   12|          13|          13|
    |icmp_ln22_fu_170_p2               |      icmp|   0|  0|   11|          10|           6|
    |select_ln21_1_fu_184_p3           |    select|   0|  0|    3|           1|           3|
    |select_ln21_fu_176_p3             |    select|   0|  0|   10|           1|           1|
    |shl_ln24_1_fu_275_p2              |       shl|   0|  0|   35|           4|          16|
    |shl_ln24_fu_230_p2                |       shl|   0|  0|  423|         128|         128|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  538|         186|         174|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |AM_out_TDATA_blk_n                    |   9|          2|    1|          2|
    |AM_we0                                |   9|          2|   16|         32|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load             |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|   10|         20|
    |i_1_fu_90                             |   9|          2|    3|          6|
    |indvar_flatten_fu_94                  |   9|          2|   13|         26|
    |j_fu_86                               |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   71|        142|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |i_1_fu_90                         |    3|   0|    3|          0|
    |indvar_flatten_fu_94              |   13|   0|   13|          0|
    |j_fu_86                           |   10|   0|   10|          0|
    |lshr_ln_reg_326                   |    8|   0|    8|          0|
    |lshr_ln_reg_326_pp0_iter1_reg     |    8|   0|    8|          0|
    |shl_ln24_reg_331                  |  128|   0|  128|          0|
    |trunc_ln24_reg_321                |    2|   0|    2|          0|
    |shl_ln24_reg_331                  |   64|  32|  128|          0|
    |trunc_ln24_reg_321                |   64|  32|    2|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  307|  64|  309|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3|  return value|
|AM_out_TVALID  |   in|    1|        axis|                                    AM_out_V_data_V|       pointer|
|AM_out_TDATA   |   in|   32|        axis|                                    AM_out_V_data_V|       pointer|
|AM_out_TREADY  |  out|    1|        axis|                                    AM_out_V_dest_V|       pointer|
|AM_out_TDEST   |   in|    1|        axis|                                    AM_out_V_dest_V|       pointer|
|AM_out_TKEEP   |   in|    4|        axis|                                    AM_out_V_keep_V|       pointer|
|AM_out_TSTRB   |   in|    4|        axis|                                    AM_out_V_strb_V|       pointer|
|AM_out_TUSER   |   in|    1|        axis|                                    AM_out_V_user_V|       pointer|
|AM_out_TLAST   |   in|    1|        axis|                                    AM_out_V_last_V|       pointer|
|AM_out_TID     |   in|    1|        axis|                                      AM_out_V_id_V|       pointer|
|AM_address0    |  out|   11|   ap_memory|                                                 AM|         array|
|AM_ce0         |  out|    1|   ap_memory|                                                 AM|         array|
|AM_we0         |  out|   16|   ap_memory|                                                 AM|         array|
|AM_d0          |  out|  128|   ap_memory|                                                 AM|         array|
+---------------+-----+-----+------------+---------------------------------------------------+--------------+

