// Mem file initialization records.
//
// SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
// Vivado v2018.1 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Thursday June 28, 2018 - 11:19:07 am, from:
//
//     Map file     - C:\Users\niles\Documents\VivadoProjects\accumulate\accumulate\accumulate.srcs\sources_1\bd\accumulator_block\accumulator_block.bmm
//     Data file(s) - c:/Users/niles/Documents/VivadoProjects/accumulate/accumulate/accumulate.srcs/sources_1/bd/accumulator_block/ip/accumulator_block_microblaze_0_1/data/mb_bootloop_le.elf
//
// Address space 'accumulator_block_i_microblaze_0.accumulator_block_i_microblaze_0_local_memory_lmb_bram_128K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
