

================================================================
== Vivado HLS Report for 'multi_axim'
================================================================
* Date:           Wed Sep 16 14:28:29 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        multi_axim
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   17|   17|         9|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+--------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object| C Type |
+------------------------+-----+-----+---------+--------------+--------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWADDR   |  in |    6|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARADDR   |  in |    6|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
+------------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	17  / (exitcond)
	9  / (!exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	8  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: y_read [1/1] 1.00ns
:0  %y_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %y)

ST_1: x_read [1/1] 1.00ns
:1  %x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x)

ST_1: tmp [1/1] 0.00ns
:2  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y_read, i32 2, i32 31)

ST_1: tmp_4 [1/1] 0.00ns
:3  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %x_read, i32 2, i32 31)


 <State 2>: 8.75ns
ST_2: tmp_6 [1/1] 0.00ns
:14  %tmp_6 = zext i30 %tmp_4 to i64

ST_2: gmem_addr_1 [1/1] 0.00ns
:15  %gmem_addr_1 = getelementptr inbounds i32* %gmem, i64 %tmp_6

ST_2: p_rd_req [6/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 3>: 8.75ns
ST_3: p_rd_req [5/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 4>: 8.75ns
ST_4: p_rd_req [4/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 5>: 8.75ns
ST_5: p_rd_req [3/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 6>: 8.75ns
ST_6: p_rd_req [2/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 7>: 8.75ns
ST_7: stg_32 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !1

ST_7: stg_33 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !8

ST_7: stg_34 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @multi_axim_str) nounwind

ST_7: stg_35 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %y, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

ST_7: stg_36 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

ST_7: stg_37 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

ST_7: stg_38 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_7: tmp_5 [1/1] 0.00ns
:11  %tmp_5 = zext i30 %tmp to i64

ST_7: gmem_addr [1/1] 0.00ns
:12  %gmem_addr = getelementptr inbounds i32* %gmem, i64 %tmp_5

ST_7: p_wr_req [1/1] 8.75ns
:13  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 10)

ST_7: p_rd_req [1/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)

ST_7: stg_43 [1/1] 1.57ns
:17  br label %1


 <State 8>: 1.88ns
ST_8: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_8: exitcond [1/1] 1.88ns
:1  %exitcond = icmp eq i4 %i, -6

ST_8: i_1 [1/1] 0.80ns
:2  %i_1 = add i4 %i, 1

ST_8: stg_47 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2


 <State 9>: 8.75ns
ST_9: gmem_addr_1_read [1/1] 8.75ns
:3  %gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)


 <State 10>: 8.52ns
ST_10: tmp_1 [1/1] 2.44ns
:4  %tmp_1 = add nsw i32 %gmem_addr_1_read, 1

ST_10: tmp_2 [6/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 11>: 6.08ns
ST_11: tmp_2 [5/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 12>: 6.08ns
ST_12: tmp_2 [4/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 13>: 6.08ns
ST_13: tmp_2 [3/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 14>: 6.08ns
ST_14: tmp_2 [2/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 15>: 6.08ns
ST_15: tmp_2 [1/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 16>: 8.75ns
ST_16: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_16: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

ST_16: stg_58 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_16: stg_59 [1/1] 8.75ns
:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %tmp_2, i4 -1)

ST_16: empty_4 [1/1] 0.00ns
:7  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind

ST_16: stg_61 [1/1] 0.00ns
:8  br label %1


 <State 17>: 8.75ns
ST_17: p_wr_resp [4/4] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)


 <State 18>: 8.75ns
ST_18: p_wr_resp [3/4] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)


 <State 19>: 8.75ns
ST_19: p_wr_resp [2/4] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)


 <State 20>: 8.75ns
ST_20: p_wr_resp [1/4] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

ST_20: stg_66 [1/1] 0.00ns
:1  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
