
STM32_RTOS_GP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d48  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08008ee8  08008ee8  00018ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fc8  08008fc8  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08008fc8  08008fc8  00018fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fd0  08008fd0  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fd0  08008fd0  00018fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fd4  08008fd4  00018fd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08008fd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d64  20000060  08009038  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004dc4  08009038  00024dc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ccd9  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048d1  00000000  00000000  0003cdac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a8  00000000  00000000  00041680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001230  00000000  00000000  00042e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a290  00000000  00000000  00044058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cbd4  00000000  00000000  0005e2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00099293  00000000  00000000  0007aebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000064b4  00000000  00000000  00114150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0011a604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ed0 	.word	0x08008ed0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08008ed0 	.word	0x08008ed0

080001e0 <__aeabi_dmul>:
 80001e0:	b570      	push	{r4, r5, r6, lr}
 80001e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001ee:	bf1d      	ittte	ne
 80001f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001f4:	ea94 0f0c 	teqne	r4, ip
 80001f8:	ea95 0f0c 	teqne	r5, ip
 80001fc:	f000 f8de 	bleq	80003bc <__aeabi_dmul+0x1dc>
 8000200:	442c      	add	r4, r5
 8000202:	ea81 0603 	eor.w	r6, r1, r3
 8000206:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800020a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800020e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000212:	bf18      	it	ne
 8000214:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000218:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800021c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000220:	d038      	beq.n	8000294 <__aeabi_dmul+0xb4>
 8000222:	fba0 ce02 	umull	ip, lr, r0, r2
 8000226:	f04f 0500 	mov.w	r5, #0
 800022a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800022e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000232:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000236:	f04f 0600 	mov.w	r6, #0
 800023a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800023e:	f09c 0f00 	teq	ip, #0
 8000242:	bf18      	it	ne
 8000244:	f04e 0e01 	orrne.w	lr, lr, #1
 8000248:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800024c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000250:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000254:	d204      	bcs.n	8000260 <__aeabi_dmul+0x80>
 8000256:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800025a:	416d      	adcs	r5, r5
 800025c:	eb46 0606 	adc.w	r6, r6, r6
 8000260:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000264:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000268:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800026c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000270:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000274:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000278:	bf88      	it	hi
 800027a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800027e:	d81e      	bhi.n	80002be <__aeabi_dmul+0xde>
 8000280:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000284:	bf08      	it	eq
 8000286:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800028a:	f150 0000 	adcs.w	r0, r0, #0
 800028e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000298:	ea46 0101 	orr.w	r1, r6, r1
 800029c:	ea40 0002 	orr.w	r0, r0, r2
 80002a0:	ea81 0103 	eor.w	r1, r1, r3
 80002a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a8:	bfc2      	ittt	gt
 80002aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002b2:	bd70      	popgt	{r4, r5, r6, pc}
 80002b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b8:	f04f 0e00 	mov.w	lr, #0
 80002bc:	3c01      	subs	r4, #1
 80002be:	f300 80ab 	bgt.w	8000418 <__aeabi_dmul+0x238>
 80002c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002c6:	bfde      	ittt	le
 80002c8:	2000      	movle	r0, #0
 80002ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002ce:	bd70      	pople	{r4, r5, r6, pc}
 80002d0:	f1c4 0400 	rsb	r4, r4, #0
 80002d4:	3c20      	subs	r4, #32
 80002d6:	da35      	bge.n	8000344 <__aeabi_dmul+0x164>
 80002d8:	340c      	adds	r4, #12
 80002da:	dc1b      	bgt.n	8000314 <__aeabi_dmul+0x134>
 80002dc:	f104 0414 	add.w	r4, r4, #20
 80002e0:	f1c4 0520 	rsb	r5, r4, #32
 80002e4:	fa00 f305 	lsl.w	r3, r0, r5
 80002e8:	fa20 f004 	lsr.w	r0, r0, r4
 80002ec:	fa01 f205 	lsl.w	r2, r1, r5
 80002f0:	ea40 0002 	orr.w	r0, r0, r2
 80002f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000300:	fa21 f604 	lsr.w	r6, r1, r4
 8000304:	eb42 0106 	adc.w	r1, r2, r6
 8000308:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800030c:	bf08      	it	eq
 800030e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000312:	bd70      	pop	{r4, r5, r6, pc}
 8000314:	f1c4 040c 	rsb	r4, r4, #12
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f304 	lsl.w	r3, r0, r4
 8000320:	fa20 f005 	lsr.w	r0, r0, r5
 8000324:	fa01 f204 	lsl.w	r2, r1, r4
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000330:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800033c:	bf08      	it	eq
 800033e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f1c4 0520 	rsb	r5, r4, #32
 8000348:	fa00 f205 	lsl.w	r2, r0, r5
 800034c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000350:	fa20 f304 	lsr.w	r3, r0, r4
 8000354:	fa01 f205 	lsl.w	r2, r1, r5
 8000358:	ea43 0302 	orr.w	r3, r3, r2
 800035c:	fa21 f004 	lsr.w	r0, r1, r4
 8000360:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000364:	fa21 f204 	lsr.w	r2, r1, r4
 8000368:	ea20 0002 	bic.w	r0, r0, r2
 800036c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f094 0f00 	teq	r4, #0
 8000380:	d10f      	bne.n	80003a2 <__aeabi_dmul+0x1c2>
 8000382:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000386:	0040      	lsls	r0, r0, #1
 8000388:	eb41 0101 	adc.w	r1, r1, r1
 800038c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000390:	bf08      	it	eq
 8000392:	3c01      	subeq	r4, #1
 8000394:	d0f7      	beq.n	8000386 <__aeabi_dmul+0x1a6>
 8000396:	ea41 0106 	orr.w	r1, r1, r6
 800039a:	f095 0f00 	teq	r5, #0
 800039e:	bf18      	it	ne
 80003a0:	4770      	bxne	lr
 80003a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003a6:	0052      	lsls	r2, r2, #1
 80003a8:	eb43 0303 	adc.w	r3, r3, r3
 80003ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003b0:	bf08      	it	eq
 80003b2:	3d01      	subeq	r5, #1
 80003b4:	d0f7      	beq.n	80003a6 <__aeabi_dmul+0x1c6>
 80003b6:	ea43 0306 	orr.w	r3, r3, r6
 80003ba:	4770      	bx	lr
 80003bc:	ea94 0f0c 	teq	r4, ip
 80003c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003c4:	bf18      	it	ne
 80003c6:	ea95 0f0c 	teqne	r5, ip
 80003ca:	d00c      	beq.n	80003e6 <__aeabi_dmul+0x206>
 80003cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d0:	bf18      	it	ne
 80003d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003d6:	d1d1      	bne.n	800037c <__aeabi_dmul+0x19c>
 80003d8:	ea81 0103 	eor.w	r1, r1, r3
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	f04f 0000 	mov.w	r0, #0
 80003e4:	bd70      	pop	{r4, r5, r6, pc}
 80003e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003ea:	bf06      	itte	eq
 80003ec:	4610      	moveq	r0, r2
 80003ee:	4619      	moveq	r1, r3
 80003f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003f4:	d019      	beq.n	800042a <__aeabi_dmul+0x24a>
 80003f6:	ea94 0f0c 	teq	r4, ip
 80003fa:	d102      	bne.n	8000402 <__aeabi_dmul+0x222>
 80003fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000400:	d113      	bne.n	800042a <__aeabi_dmul+0x24a>
 8000402:	ea95 0f0c 	teq	r5, ip
 8000406:	d105      	bne.n	8000414 <__aeabi_dmul+0x234>
 8000408:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800040c:	bf1c      	itt	ne
 800040e:	4610      	movne	r0, r2
 8000410:	4619      	movne	r1, r3
 8000412:	d10a      	bne.n	800042a <__aeabi_dmul+0x24a>
 8000414:	ea81 0103 	eor.w	r1, r1, r3
 8000418:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800041c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd70      	pop	{r4, r5, r6, pc}
 800042a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800042e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000432:	bd70      	pop	{r4, r5, r6, pc}

08000434 <__aeabi_drsub>:
 8000434:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000438:	e002      	b.n	8000440 <__adddf3>
 800043a:	bf00      	nop

0800043c <__aeabi_dsub>:
 800043c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000440 <__adddf3>:
 8000440:	b530      	push	{r4, r5, lr}
 8000442:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000446:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800044a:	ea94 0f05 	teq	r4, r5
 800044e:	bf08      	it	eq
 8000450:	ea90 0f02 	teqeq	r0, r2
 8000454:	bf1f      	itttt	ne
 8000456:	ea54 0c00 	orrsne.w	ip, r4, r0
 800045a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800045e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000462:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000466:	f000 80e2 	beq.w	800062e <__adddf3+0x1ee>
 800046a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800046e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000472:	bfb8      	it	lt
 8000474:	426d      	neglt	r5, r5
 8000476:	dd0c      	ble.n	8000492 <__adddf3+0x52>
 8000478:	442c      	add	r4, r5
 800047a:	ea80 0202 	eor.w	r2, r0, r2
 800047e:	ea81 0303 	eor.w	r3, r1, r3
 8000482:	ea82 0000 	eor.w	r0, r2, r0
 8000486:	ea83 0101 	eor.w	r1, r3, r1
 800048a:	ea80 0202 	eor.w	r2, r0, r2
 800048e:	ea81 0303 	eor.w	r3, r1, r3
 8000492:	2d36      	cmp	r5, #54	; 0x36
 8000494:	bf88      	it	hi
 8000496:	bd30      	pophi	{r4, r5, pc}
 8000498:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800049c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004a0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a8:	d002      	beq.n	80004b0 <__adddf3+0x70>
 80004aa:	4240      	negs	r0, r0
 80004ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004bc:	d002      	beq.n	80004c4 <__adddf3+0x84>
 80004be:	4252      	negs	r2, r2
 80004c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004c4:	ea94 0f05 	teq	r4, r5
 80004c8:	f000 80a7 	beq.w	800061a <__adddf3+0x1da>
 80004cc:	f1a4 0401 	sub.w	r4, r4, #1
 80004d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004d4:	db0d      	blt.n	80004f2 <__adddf3+0xb2>
 80004d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004da:	fa22 f205 	lsr.w	r2, r2, r5
 80004de:	1880      	adds	r0, r0, r2
 80004e0:	f141 0100 	adc.w	r1, r1, #0
 80004e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e8:	1880      	adds	r0, r0, r2
 80004ea:	fa43 f305 	asr.w	r3, r3, r5
 80004ee:	4159      	adcs	r1, r3
 80004f0:	e00e      	b.n	8000510 <__adddf3+0xd0>
 80004f2:	f1a5 0520 	sub.w	r5, r5, #32
 80004f6:	f10e 0e20 	add.w	lr, lr, #32
 80004fa:	2a01      	cmp	r2, #1
 80004fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000500:	bf28      	it	cs
 8000502:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000506:	fa43 f305 	asr.w	r3, r3, r5
 800050a:	18c0      	adds	r0, r0, r3
 800050c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	d507      	bpl.n	8000526 <__adddf3+0xe6>
 8000516:	f04f 0e00 	mov.w	lr, #0
 800051a:	f1dc 0c00 	rsbs	ip, ip, #0
 800051e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000522:	eb6e 0101 	sbc.w	r1, lr, r1
 8000526:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800052a:	d31b      	bcc.n	8000564 <__adddf3+0x124>
 800052c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000530:	d30c      	bcc.n	800054c <__adddf3+0x10c>
 8000532:	0849      	lsrs	r1, r1, #1
 8000534:	ea5f 0030 	movs.w	r0, r0, rrx
 8000538:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800053c:	f104 0401 	add.w	r4, r4, #1
 8000540:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000544:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000548:	f080 809a 	bcs.w	8000680 <__adddf3+0x240>
 800054c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000550:	bf08      	it	eq
 8000552:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000556:	f150 0000 	adcs.w	r0, r0, #0
 800055a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800055e:	ea41 0105 	orr.w	r1, r1, r5
 8000562:	bd30      	pop	{r4, r5, pc}
 8000564:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000568:	4140      	adcs	r0, r0
 800056a:	eb41 0101 	adc.w	r1, r1, r1
 800056e:	3c01      	subs	r4, #1
 8000570:	bf28      	it	cs
 8000572:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000576:	d2e9      	bcs.n	800054c <__adddf3+0x10c>
 8000578:	f091 0f00 	teq	r1, #0
 800057c:	bf04      	itt	eq
 800057e:	4601      	moveq	r1, r0
 8000580:	2000      	moveq	r0, #0
 8000582:	fab1 f381 	clz	r3, r1
 8000586:	bf08      	it	eq
 8000588:	3320      	addeq	r3, #32
 800058a:	f1a3 030b 	sub.w	r3, r3, #11
 800058e:	f1b3 0220 	subs.w	r2, r3, #32
 8000592:	da0c      	bge.n	80005ae <__adddf3+0x16e>
 8000594:	320c      	adds	r2, #12
 8000596:	dd08      	ble.n	80005aa <__adddf3+0x16a>
 8000598:	f102 0c14 	add.w	ip, r2, #20
 800059c:	f1c2 020c 	rsb	r2, r2, #12
 80005a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005a4:	fa21 f102 	lsr.w	r1, r1, r2
 80005a8:	e00c      	b.n	80005c4 <__adddf3+0x184>
 80005aa:	f102 0214 	add.w	r2, r2, #20
 80005ae:	bfd8      	it	le
 80005b0:	f1c2 0c20 	rsble	ip, r2, #32
 80005b4:	fa01 f102 	lsl.w	r1, r1, r2
 80005b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005bc:	bfdc      	itt	le
 80005be:	ea41 010c 	orrle.w	r1, r1, ip
 80005c2:	4090      	lslle	r0, r2
 80005c4:	1ae4      	subs	r4, r4, r3
 80005c6:	bfa2      	ittt	ge
 80005c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005cc:	4329      	orrge	r1, r5
 80005ce:	bd30      	popge	{r4, r5, pc}
 80005d0:	ea6f 0404 	mvn.w	r4, r4
 80005d4:	3c1f      	subs	r4, #31
 80005d6:	da1c      	bge.n	8000612 <__adddf3+0x1d2>
 80005d8:	340c      	adds	r4, #12
 80005da:	dc0e      	bgt.n	80005fa <__adddf3+0x1ba>
 80005dc:	f104 0414 	add.w	r4, r4, #20
 80005e0:	f1c4 0220 	rsb	r2, r4, #32
 80005e4:	fa20 f004 	lsr.w	r0, r0, r4
 80005e8:	fa01 f302 	lsl.w	r3, r1, r2
 80005ec:	ea40 0003 	orr.w	r0, r0, r3
 80005f0:	fa21 f304 	lsr.w	r3, r1, r4
 80005f4:	ea45 0103 	orr.w	r1, r5, r3
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	f1c4 040c 	rsb	r4, r4, #12
 80005fe:	f1c4 0220 	rsb	r2, r4, #32
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 f304 	lsl.w	r3, r1, r4
 800060a:	ea40 0003 	orr.w	r0, r0, r3
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	fa21 f004 	lsr.w	r0, r1, r4
 8000616:	4629      	mov	r1, r5
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	f094 0f00 	teq	r4, #0
 800061e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000622:	bf06      	itte	eq
 8000624:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000628:	3401      	addeq	r4, #1
 800062a:	3d01      	subne	r5, #1
 800062c:	e74e      	b.n	80004cc <__adddf3+0x8c>
 800062e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000632:	bf18      	it	ne
 8000634:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000638:	d029      	beq.n	800068e <__adddf3+0x24e>
 800063a:	ea94 0f05 	teq	r4, r5
 800063e:	bf08      	it	eq
 8000640:	ea90 0f02 	teqeq	r0, r2
 8000644:	d005      	beq.n	8000652 <__adddf3+0x212>
 8000646:	ea54 0c00 	orrs.w	ip, r4, r0
 800064a:	bf04      	itt	eq
 800064c:	4619      	moveq	r1, r3
 800064e:	4610      	moveq	r0, r2
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	ea91 0f03 	teq	r1, r3
 8000656:	bf1e      	ittt	ne
 8000658:	2100      	movne	r1, #0
 800065a:	2000      	movne	r0, #0
 800065c:	bd30      	popne	{r4, r5, pc}
 800065e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000662:	d105      	bne.n	8000670 <__adddf3+0x230>
 8000664:	0040      	lsls	r0, r0, #1
 8000666:	4149      	adcs	r1, r1
 8000668:	bf28      	it	cs
 800066a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd30      	pop	{r4, r5, pc}
 8000670:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000674:	bf3c      	itt	cc
 8000676:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800067a:	bd30      	popcc	{r4, r5, pc}
 800067c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000680:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000684:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000688:	f04f 0000 	mov.w	r0, #0
 800068c:	bd30      	pop	{r4, r5, pc}
 800068e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000692:	bf1a      	itte	ne
 8000694:	4619      	movne	r1, r3
 8000696:	4610      	movne	r0, r2
 8000698:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800069c:	bf1c      	itt	ne
 800069e:	460b      	movne	r3, r1
 80006a0:	4602      	movne	r2, r0
 80006a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006a6:	bf06      	itte	eq
 80006a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006ac:	ea91 0f03 	teqeq	r1, r3
 80006b0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006b4:	bd30      	pop	{r4, r5, pc}
 80006b6:	bf00      	nop

080006b8 <__aeabi_ui2d>:
 80006b8:	f090 0f00 	teq	r0, #0
 80006bc:	bf04      	itt	eq
 80006be:	2100      	moveq	r1, #0
 80006c0:	4770      	bxeq	lr
 80006c2:	b530      	push	{r4, r5, lr}
 80006c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006cc:	f04f 0500 	mov.w	r5, #0
 80006d0:	f04f 0100 	mov.w	r1, #0
 80006d4:	e750      	b.n	8000578 <__adddf3+0x138>
 80006d6:	bf00      	nop

080006d8 <__aeabi_i2d>:
 80006d8:	f090 0f00 	teq	r0, #0
 80006dc:	bf04      	itt	eq
 80006de:	2100      	moveq	r1, #0
 80006e0:	4770      	bxeq	lr
 80006e2:	b530      	push	{r4, r5, lr}
 80006e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006f0:	bf48      	it	mi
 80006f2:	4240      	negmi	r0, r0
 80006f4:	f04f 0100 	mov.w	r1, #0
 80006f8:	e73e      	b.n	8000578 <__adddf3+0x138>
 80006fa:	bf00      	nop

080006fc <__aeabi_f2d>:
 80006fc:	0042      	lsls	r2, r0, #1
 80006fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000702:	ea4f 0131 	mov.w	r1, r1, rrx
 8000706:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800070a:	bf1f      	itttt	ne
 800070c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000710:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000714:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000718:	4770      	bxne	lr
 800071a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800071e:	bf08      	it	eq
 8000720:	4770      	bxeq	lr
 8000722:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000726:	bf04      	itt	eq
 8000728:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800072c:	4770      	bxeq	lr
 800072e:	b530      	push	{r4, r5, lr}
 8000730:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000734:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800073c:	e71c      	b.n	8000578 <__adddf3+0x138>
 800073e:	bf00      	nop

08000740 <__aeabi_ul2d>:
 8000740:	ea50 0201 	orrs.w	r2, r0, r1
 8000744:	bf08      	it	eq
 8000746:	4770      	bxeq	lr
 8000748:	b530      	push	{r4, r5, lr}
 800074a:	f04f 0500 	mov.w	r5, #0
 800074e:	e00a      	b.n	8000766 <__aeabi_l2d+0x16>

08000750 <__aeabi_l2d>:
 8000750:	ea50 0201 	orrs.w	r2, r0, r1
 8000754:	bf08      	it	eq
 8000756:	4770      	bxeq	lr
 8000758:	b530      	push	{r4, r5, lr}
 800075a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800075e:	d502      	bpl.n	8000766 <__aeabi_l2d+0x16>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800076a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000772:	f43f aed8 	beq.w	8000526 <__adddf3+0xe6>
 8000776:	f04f 0203 	mov.w	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000786:	bf18      	it	ne
 8000788:	3203      	addne	r2, #3
 800078a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800078e:	f1c2 0320 	rsb	r3, r2, #32
 8000792:	fa00 fc03 	lsl.w	ip, r0, r3
 8000796:	fa20 f002 	lsr.w	r0, r0, r2
 800079a:	fa01 fe03 	lsl.w	lr, r1, r3
 800079e:	ea40 000e 	orr.w	r0, r0, lr
 80007a2:	fa21 f102 	lsr.w	r1, r1, r2
 80007a6:	4414      	add	r4, r2
 80007a8:	e6bd      	b.n	8000526 <__adddf3+0xe6>
 80007aa:	bf00      	nop

080007ac <__aeabi_d2uiz>:
 80007ac:	004a      	lsls	r2, r1, #1
 80007ae:	d211      	bcs.n	80007d4 <__aeabi_d2uiz+0x28>
 80007b0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007b4:	d211      	bcs.n	80007da <__aeabi_d2uiz+0x2e>
 80007b6:	d50d      	bpl.n	80007d4 <__aeabi_d2uiz+0x28>
 80007b8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007c0:	d40e      	bmi.n	80007e0 <__aeabi_d2uiz+0x34>
 80007c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007ce:	fa23 f002 	lsr.w	r0, r3, r2
 80007d2:	4770      	bx	lr
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	4770      	bx	lr
 80007da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007de:	d102      	bne.n	80007e6 <__aeabi_d2uiz+0x3a>
 80007e0:	f04f 30ff 	mov.w	r0, #4294967295
 80007e4:	4770      	bx	lr
 80007e6:	f04f 0000 	mov.w	r0, #0
 80007ea:	4770      	bx	lr

080007ec <__aeabi_uldivmod>:
 80007ec:	b953      	cbnz	r3, 8000804 <__aeabi_uldivmod+0x18>
 80007ee:	b94a      	cbnz	r2, 8000804 <__aeabi_uldivmod+0x18>
 80007f0:	2900      	cmp	r1, #0
 80007f2:	bf08      	it	eq
 80007f4:	2800      	cmpeq	r0, #0
 80007f6:	bf1c      	itt	ne
 80007f8:	f04f 31ff 	movne.w	r1, #4294967295
 80007fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000800:	f000 b970 	b.w	8000ae4 <__aeabi_idiv0>
 8000804:	f1ad 0c08 	sub.w	ip, sp, #8
 8000808:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800080c:	f000 f806 	bl	800081c <__udivmoddi4>
 8000810:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000814:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000818:	b004      	add	sp, #16
 800081a:	4770      	bx	lr

0800081c <__udivmoddi4>:
 800081c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000820:	9e08      	ldr	r6, [sp, #32]
 8000822:	460d      	mov	r5, r1
 8000824:	4604      	mov	r4, r0
 8000826:	460f      	mov	r7, r1
 8000828:	2b00      	cmp	r3, #0
 800082a:	d14a      	bne.n	80008c2 <__udivmoddi4+0xa6>
 800082c:	428a      	cmp	r2, r1
 800082e:	4694      	mov	ip, r2
 8000830:	d965      	bls.n	80008fe <__udivmoddi4+0xe2>
 8000832:	fab2 f382 	clz	r3, r2
 8000836:	b143      	cbz	r3, 800084a <__udivmoddi4+0x2e>
 8000838:	fa02 fc03 	lsl.w	ip, r2, r3
 800083c:	f1c3 0220 	rsb	r2, r3, #32
 8000840:	409f      	lsls	r7, r3
 8000842:	fa20 f202 	lsr.w	r2, r0, r2
 8000846:	4317      	orrs	r7, r2
 8000848:	409c      	lsls	r4, r3
 800084a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800084e:	fa1f f58c 	uxth.w	r5, ip
 8000852:	fbb7 f1fe 	udiv	r1, r7, lr
 8000856:	0c22      	lsrs	r2, r4, #16
 8000858:	fb0e 7711 	mls	r7, lr, r1, r7
 800085c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000860:	fb01 f005 	mul.w	r0, r1, r5
 8000864:	4290      	cmp	r0, r2
 8000866:	d90a      	bls.n	800087e <__udivmoddi4+0x62>
 8000868:	eb1c 0202 	adds.w	r2, ip, r2
 800086c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000870:	f080 811c 	bcs.w	8000aac <__udivmoddi4+0x290>
 8000874:	4290      	cmp	r0, r2
 8000876:	f240 8119 	bls.w	8000aac <__udivmoddi4+0x290>
 800087a:	3902      	subs	r1, #2
 800087c:	4462      	add	r2, ip
 800087e:	1a12      	subs	r2, r2, r0
 8000880:	b2a4      	uxth	r4, r4
 8000882:	fbb2 f0fe 	udiv	r0, r2, lr
 8000886:	fb0e 2210 	mls	r2, lr, r0, r2
 800088a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800088e:	fb00 f505 	mul.w	r5, r0, r5
 8000892:	42a5      	cmp	r5, r4
 8000894:	d90a      	bls.n	80008ac <__udivmoddi4+0x90>
 8000896:	eb1c 0404 	adds.w	r4, ip, r4
 800089a:	f100 32ff 	add.w	r2, r0, #4294967295
 800089e:	f080 8107 	bcs.w	8000ab0 <__udivmoddi4+0x294>
 80008a2:	42a5      	cmp	r5, r4
 80008a4:	f240 8104 	bls.w	8000ab0 <__udivmoddi4+0x294>
 80008a8:	4464      	add	r4, ip
 80008aa:	3802      	subs	r0, #2
 80008ac:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80008b0:	1b64      	subs	r4, r4, r5
 80008b2:	2100      	movs	r1, #0
 80008b4:	b11e      	cbz	r6, 80008be <__udivmoddi4+0xa2>
 80008b6:	40dc      	lsrs	r4, r3
 80008b8:	2300      	movs	r3, #0
 80008ba:	e9c6 4300 	strd	r4, r3, [r6]
 80008be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008c2:	428b      	cmp	r3, r1
 80008c4:	d908      	bls.n	80008d8 <__udivmoddi4+0xbc>
 80008c6:	2e00      	cmp	r6, #0
 80008c8:	f000 80ed 	beq.w	8000aa6 <__udivmoddi4+0x28a>
 80008cc:	2100      	movs	r1, #0
 80008ce:	e9c6 0500 	strd	r0, r5, [r6]
 80008d2:	4608      	mov	r0, r1
 80008d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008d8:	fab3 f183 	clz	r1, r3
 80008dc:	2900      	cmp	r1, #0
 80008de:	d149      	bne.n	8000974 <__udivmoddi4+0x158>
 80008e0:	42ab      	cmp	r3, r5
 80008e2:	d302      	bcc.n	80008ea <__udivmoddi4+0xce>
 80008e4:	4282      	cmp	r2, r0
 80008e6:	f200 80f8 	bhi.w	8000ada <__udivmoddi4+0x2be>
 80008ea:	1a84      	subs	r4, r0, r2
 80008ec:	eb65 0203 	sbc.w	r2, r5, r3
 80008f0:	2001      	movs	r0, #1
 80008f2:	4617      	mov	r7, r2
 80008f4:	2e00      	cmp	r6, #0
 80008f6:	d0e2      	beq.n	80008be <__udivmoddi4+0xa2>
 80008f8:	e9c6 4700 	strd	r4, r7, [r6]
 80008fc:	e7df      	b.n	80008be <__udivmoddi4+0xa2>
 80008fe:	b902      	cbnz	r2, 8000902 <__udivmoddi4+0xe6>
 8000900:	deff      	udf	#255	; 0xff
 8000902:	fab2 f382 	clz	r3, r2
 8000906:	2b00      	cmp	r3, #0
 8000908:	f040 8090 	bne.w	8000a2c <__udivmoddi4+0x210>
 800090c:	1a8a      	subs	r2, r1, r2
 800090e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000912:	fa1f fe8c 	uxth.w	lr, ip
 8000916:	2101      	movs	r1, #1
 8000918:	fbb2 f5f7 	udiv	r5, r2, r7
 800091c:	fb07 2015 	mls	r0, r7, r5, r2
 8000920:	0c22      	lsrs	r2, r4, #16
 8000922:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000926:	fb0e f005 	mul.w	r0, lr, r5
 800092a:	4290      	cmp	r0, r2
 800092c:	d908      	bls.n	8000940 <__udivmoddi4+0x124>
 800092e:	eb1c 0202 	adds.w	r2, ip, r2
 8000932:	f105 38ff 	add.w	r8, r5, #4294967295
 8000936:	d202      	bcs.n	800093e <__udivmoddi4+0x122>
 8000938:	4290      	cmp	r0, r2
 800093a:	f200 80cb 	bhi.w	8000ad4 <__udivmoddi4+0x2b8>
 800093e:	4645      	mov	r5, r8
 8000940:	1a12      	subs	r2, r2, r0
 8000942:	b2a4      	uxth	r4, r4
 8000944:	fbb2 f0f7 	udiv	r0, r2, r7
 8000948:	fb07 2210 	mls	r2, r7, r0, r2
 800094c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000950:	fb0e fe00 	mul.w	lr, lr, r0
 8000954:	45a6      	cmp	lr, r4
 8000956:	d908      	bls.n	800096a <__udivmoddi4+0x14e>
 8000958:	eb1c 0404 	adds.w	r4, ip, r4
 800095c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000960:	d202      	bcs.n	8000968 <__udivmoddi4+0x14c>
 8000962:	45a6      	cmp	lr, r4
 8000964:	f200 80bb 	bhi.w	8000ade <__udivmoddi4+0x2c2>
 8000968:	4610      	mov	r0, r2
 800096a:	eba4 040e 	sub.w	r4, r4, lr
 800096e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000972:	e79f      	b.n	80008b4 <__udivmoddi4+0x98>
 8000974:	f1c1 0720 	rsb	r7, r1, #32
 8000978:	408b      	lsls	r3, r1
 800097a:	fa22 fc07 	lsr.w	ip, r2, r7
 800097e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000982:	fa05 f401 	lsl.w	r4, r5, r1
 8000986:	fa20 f307 	lsr.w	r3, r0, r7
 800098a:	40fd      	lsrs	r5, r7
 800098c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000990:	4323      	orrs	r3, r4
 8000992:	fbb5 f8f9 	udiv	r8, r5, r9
 8000996:	fa1f fe8c 	uxth.w	lr, ip
 800099a:	fb09 5518 	mls	r5, r9, r8, r5
 800099e:	0c1c      	lsrs	r4, r3, #16
 80009a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80009a4:	fb08 f50e 	mul.w	r5, r8, lr
 80009a8:	42a5      	cmp	r5, r4
 80009aa:	fa02 f201 	lsl.w	r2, r2, r1
 80009ae:	fa00 f001 	lsl.w	r0, r0, r1
 80009b2:	d90b      	bls.n	80009cc <__udivmoddi4+0x1b0>
 80009b4:	eb1c 0404 	adds.w	r4, ip, r4
 80009b8:	f108 3aff 	add.w	sl, r8, #4294967295
 80009bc:	f080 8088 	bcs.w	8000ad0 <__udivmoddi4+0x2b4>
 80009c0:	42a5      	cmp	r5, r4
 80009c2:	f240 8085 	bls.w	8000ad0 <__udivmoddi4+0x2b4>
 80009c6:	f1a8 0802 	sub.w	r8, r8, #2
 80009ca:	4464      	add	r4, ip
 80009cc:	1b64      	subs	r4, r4, r5
 80009ce:	b29d      	uxth	r5, r3
 80009d0:	fbb4 f3f9 	udiv	r3, r4, r9
 80009d4:	fb09 4413 	mls	r4, r9, r3, r4
 80009d8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80009dc:	fb03 fe0e 	mul.w	lr, r3, lr
 80009e0:	45a6      	cmp	lr, r4
 80009e2:	d908      	bls.n	80009f6 <__udivmoddi4+0x1da>
 80009e4:	eb1c 0404 	adds.w	r4, ip, r4
 80009e8:	f103 35ff 	add.w	r5, r3, #4294967295
 80009ec:	d26c      	bcs.n	8000ac8 <__udivmoddi4+0x2ac>
 80009ee:	45a6      	cmp	lr, r4
 80009f0:	d96a      	bls.n	8000ac8 <__udivmoddi4+0x2ac>
 80009f2:	3b02      	subs	r3, #2
 80009f4:	4464      	add	r4, ip
 80009f6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009fa:	fba3 9502 	umull	r9, r5, r3, r2
 80009fe:	eba4 040e 	sub.w	r4, r4, lr
 8000a02:	42ac      	cmp	r4, r5
 8000a04:	46c8      	mov	r8, r9
 8000a06:	46ae      	mov	lr, r5
 8000a08:	d356      	bcc.n	8000ab8 <__udivmoddi4+0x29c>
 8000a0a:	d053      	beq.n	8000ab4 <__udivmoddi4+0x298>
 8000a0c:	b156      	cbz	r6, 8000a24 <__udivmoddi4+0x208>
 8000a0e:	ebb0 0208 	subs.w	r2, r0, r8
 8000a12:	eb64 040e 	sbc.w	r4, r4, lr
 8000a16:	fa04 f707 	lsl.w	r7, r4, r7
 8000a1a:	40ca      	lsrs	r2, r1
 8000a1c:	40cc      	lsrs	r4, r1
 8000a1e:	4317      	orrs	r7, r2
 8000a20:	e9c6 7400 	strd	r7, r4, [r6]
 8000a24:	4618      	mov	r0, r3
 8000a26:	2100      	movs	r1, #0
 8000a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a2c:	f1c3 0120 	rsb	r1, r3, #32
 8000a30:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a34:	fa20 f201 	lsr.w	r2, r0, r1
 8000a38:	fa25 f101 	lsr.w	r1, r5, r1
 8000a3c:	409d      	lsls	r5, r3
 8000a3e:	432a      	orrs	r2, r5
 8000a40:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a44:	fa1f fe8c 	uxth.w	lr, ip
 8000a48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a4c:	fb07 1510 	mls	r5, r7, r0, r1
 8000a50:	0c11      	lsrs	r1, r2, #16
 8000a52:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a56:	fb00 f50e 	mul.w	r5, r0, lr
 8000a5a:	428d      	cmp	r5, r1
 8000a5c:	fa04 f403 	lsl.w	r4, r4, r3
 8000a60:	d908      	bls.n	8000a74 <__udivmoddi4+0x258>
 8000a62:	eb1c 0101 	adds.w	r1, ip, r1
 8000a66:	f100 38ff 	add.w	r8, r0, #4294967295
 8000a6a:	d22f      	bcs.n	8000acc <__udivmoddi4+0x2b0>
 8000a6c:	428d      	cmp	r5, r1
 8000a6e:	d92d      	bls.n	8000acc <__udivmoddi4+0x2b0>
 8000a70:	3802      	subs	r0, #2
 8000a72:	4461      	add	r1, ip
 8000a74:	1b49      	subs	r1, r1, r5
 8000a76:	b292      	uxth	r2, r2
 8000a78:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a7c:	fb07 1115 	mls	r1, r7, r5, r1
 8000a80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a84:	fb05 f10e 	mul.w	r1, r5, lr
 8000a88:	4291      	cmp	r1, r2
 8000a8a:	d908      	bls.n	8000a9e <__udivmoddi4+0x282>
 8000a8c:	eb1c 0202 	adds.w	r2, ip, r2
 8000a90:	f105 38ff 	add.w	r8, r5, #4294967295
 8000a94:	d216      	bcs.n	8000ac4 <__udivmoddi4+0x2a8>
 8000a96:	4291      	cmp	r1, r2
 8000a98:	d914      	bls.n	8000ac4 <__udivmoddi4+0x2a8>
 8000a9a:	3d02      	subs	r5, #2
 8000a9c:	4462      	add	r2, ip
 8000a9e:	1a52      	subs	r2, r2, r1
 8000aa0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000aa4:	e738      	b.n	8000918 <__udivmoddi4+0xfc>
 8000aa6:	4631      	mov	r1, r6
 8000aa8:	4630      	mov	r0, r6
 8000aaa:	e708      	b.n	80008be <__udivmoddi4+0xa2>
 8000aac:	4639      	mov	r1, r7
 8000aae:	e6e6      	b.n	800087e <__udivmoddi4+0x62>
 8000ab0:	4610      	mov	r0, r2
 8000ab2:	e6fb      	b.n	80008ac <__udivmoddi4+0x90>
 8000ab4:	4548      	cmp	r0, r9
 8000ab6:	d2a9      	bcs.n	8000a0c <__udivmoddi4+0x1f0>
 8000ab8:	ebb9 0802 	subs.w	r8, r9, r2
 8000abc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ac0:	3b01      	subs	r3, #1
 8000ac2:	e7a3      	b.n	8000a0c <__udivmoddi4+0x1f0>
 8000ac4:	4645      	mov	r5, r8
 8000ac6:	e7ea      	b.n	8000a9e <__udivmoddi4+0x282>
 8000ac8:	462b      	mov	r3, r5
 8000aca:	e794      	b.n	80009f6 <__udivmoddi4+0x1da>
 8000acc:	4640      	mov	r0, r8
 8000ace:	e7d1      	b.n	8000a74 <__udivmoddi4+0x258>
 8000ad0:	46d0      	mov	r8, sl
 8000ad2:	e77b      	b.n	80009cc <__udivmoddi4+0x1b0>
 8000ad4:	3d02      	subs	r5, #2
 8000ad6:	4462      	add	r2, ip
 8000ad8:	e732      	b.n	8000940 <__udivmoddi4+0x124>
 8000ada:	4608      	mov	r0, r1
 8000adc:	e70a      	b.n	80008f4 <__udivmoddi4+0xd8>
 8000ade:	4464      	add	r4, ip
 8000ae0:	3802      	subs	r0, #2
 8000ae2:	e742      	b.n	800096a <__udivmoddi4+0x14e>

08000ae4 <__aeabi_idiv0>:
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <Bootloader_Handle_Command>:
static uint8_t BL_Host_Buffer[BL_HOST_BUFFER_RX_LENGTH];
static uint8_t appExists = 0;

/************************************ Software Interfaces Implementations ************************************/
BL_Status Bootloader_Handle_Command(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
	BL_Status Status = BL_NACK;
 8000aee:	2300      	movs	r3, #0
 8000af0:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef HAL_Status = HAL_OK;
 8000af2:	2300      	movs	r3, #0
 8000af4:	71bb      	strb	r3, [r7, #6]
	uint8_t Data_Length = 0;
 8000af6:	2300      	movs	r3, #0
 8000af8:	717b      	strb	r3, [r7, #5]

	memset(BL_Host_Buffer, 0, BL_HOST_BUFFER_RX_LENGTH);
 8000afa:	2264      	movs	r2, #100	; 0x64
 8000afc:	2100      	movs	r1, #0
 8000afe:	482d      	ldr	r0, [pc, #180]	; (8000bb4 <Bootloader_Handle_Command+0xcc>)
 8000b00:	f008 f8fc 	bl	8008cfc <memset>

	/* Read the length of the command packet received from the HOST */
	HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, BL_Host_Buffer, 1, HAL_MAX_DELAY);
 8000b04:	f04f 33ff 	mov.w	r3, #4294967295
 8000b08:	2201      	movs	r2, #1
 8000b0a:	492a      	ldr	r1, [pc, #168]	; (8000bb4 <Bootloader_Handle_Command+0xcc>)
 8000b0c:	482a      	ldr	r0, [pc, #168]	; (8000bb8 <Bootloader_Handle_Command+0xd0>)
 8000b0e:	f004 f964 	bl	8004dda <HAL_UART_Receive>
 8000b12:	4603      	mov	r3, r0
 8000b14:	71bb      	strb	r3, [r7, #6]

	if(HAL_Status != HAL_OK)
 8000b16:	79bb      	ldrb	r3, [r7, #6]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d002      	beq.n	8000b22 <Bootloader_Handle_Command+0x3a>
	{
		Status = BL_NACK;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	71fb      	strb	r3, [r7, #7]
 8000b20:	e042      	b.n	8000ba8 <Bootloader_Handle_Command+0xc0>
	}
	else
	{
		Data_Length = BL_Host_Buffer[0];
 8000b22:	4b24      	ldr	r3, [pc, #144]	; (8000bb4 <Bootloader_Handle_Command+0xcc>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	717b      	strb	r3, [r7, #5]
		/* Read the command packet received from the HOST */
		HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, &BL_Host_Buffer[1], Data_Length, HAL_MAX_DELAY);
 8000b28:	797b      	ldrb	r3, [r7, #5]
 8000b2a:	b29a      	uxth	r2, r3
 8000b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b30:	4922      	ldr	r1, [pc, #136]	; (8000bbc <Bootloader_Handle_Command+0xd4>)
 8000b32:	4821      	ldr	r0, [pc, #132]	; (8000bb8 <Bootloader_Handle_Command+0xd0>)
 8000b34:	f004 f951 	bl	8004dda <HAL_UART_Receive>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	71bb      	strb	r3, [r7, #6]

		if(HAL_Status != HAL_OK)
 8000b3c:	79bb      	ldrb	r3, [r7, #6]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d002      	beq.n	8000b48 <Bootloader_Handle_Command+0x60>
		{
			Status = BL_NACK;
 8000b42:	2300      	movs	r3, #0
 8000b44:	71fb      	strb	r3, [r7, #7]
 8000b46:	e02f      	b.n	8000ba8 <Bootloader_Handle_Command+0xc0>
		}
		else
		{
			switch(BL_Host_Buffer[1]){
 8000b48:	4b1a      	ldr	r3, [pc, #104]	; (8000bb4 <Bootloader_Handle_Command+0xcc>)
 8000b4a:	785b      	ldrb	r3, [r3, #1]
 8000b4c:	3b10      	subs	r3, #16
 8000b4e:	2b04      	cmp	r3, #4
 8000b50:	d82a      	bhi.n	8000ba8 <Bootloader_Handle_Command+0xc0>
 8000b52:	a201      	add	r2, pc, #4	; (adr r2, 8000b58 <Bootloader_Handle_Command+0x70>)
 8000b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b58:	08000b6d 	.word	0x08000b6d
 8000b5c:	08000b79 	.word	0x08000b79
 8000b60:	08000b85 	.word	0x08000b85
 8000b64:	08000b91 	.word	0x08000b91
 8000b68:	08000b9d 	.word	0x08000b9d
				case CBL_GET_CID_CMD:
					Bootloader_Get_Chip_Identification_Number(BL_Host_Buffer);
 8000b6c:	4811      	ldr	r0, [pc, #68]	; (8000bb4 <Bootloader_Handle_Command+0xcc>)
 8000b6e:	f000 f827 	bl	8000bc0 <Bootloader_Get_Chip_Identification_Number>
					Status = BL_OK;
 8000b72:	2301      	movs	r3, #1
 8000b74:	71fb      	strb	r3, [r7, #7]
					break;
 8000b76:	e017      	b.n	8000ba8 <Bootloader_Handle_Command+0xc0>
				case CBL_GET_RDP_STATUS_CMD:
					Bootloader_Read_Protection_Level(BL_Host_Buffer);
 8000b78:	480e      	ldr	r0, [pc, #56]	; (8000bb4 <Bootloader_Handle_Command+0xcc>)
 8000b7a:	f000 f86e 	bl	8000c5a <Bootloader_Read_Protection_Level>
					Status = BL_OK;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	71fb      	strb	r3, [r7, #7]
					break;
 8000b82:	e011      	b.n	8000ba8 <Bootloader_Handle_Command+0xc0>
				case CBL_GO_TO_ADDR_CMD:
					Bootloader_Jump_To_User_App(BL_Host_Buffer);
 8000b84:	480b      	ldr	r0, [pc, #44]	; (8000bb4 <Bootloader_Handle_Command+0xcc>)
 8000b86:	f000 f8ad 	bl	8000ce4 <Bootloader_Jump_To_User_App>
					Status = BL_OK;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	71fb      	strb	r3, [r7, #7]
					break;
 8000b8e:	e00b      	b.n	8000ba8 <Bootloader_Handle_Command+0xc0>
				case CBL_FLASH_ERASE_CMD:
					Bootloader_Erase_Flash(BL_Host_Buffer);
 8000b90:	4808      	ldr	r0, [pc, #32]	; (8000bb4 <Bootloader_Handle_Command+0xcc>)
 8000b92:	f000 f968 	bl	8000e66 <Bootloader_Erase_Flash>
					Status = BL_OK;
 8000b96:	2301      	movs	r3, #1
 8000b98:	71fb      	strb	r3, [r7, #7]
					break;
 8000b9a:	e005      	b.n	8000ba8 <Bootloader_Handle_Command+0xc0>
				case CBL_MEM_WRITE_CMD:
					Bootloader_Memory_Write(BL_Host_Buffer);
 8000b9c:	4805      	ldr	r0, [pc, #20]	; (8000bb4 <Bootloader_Handle_Command+0xcc>)
 8000b9e:	f000 f9fd 	bl	8000f9c <Bootloader_Memory_Write>
					Status = BL_OK;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	71fb      	strb	r3, [r7, #7]
					break;
 8000ba6:	bf00      	nop
			}
		}
	}

	return Status;
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	2000007c 	.word	0x2000007c
 8000bb8:	20000230 	.word	0x20000230
 8000bbc:	2000007d 	.word	0x2000007d

08000bc0 <Bootloader_Get_Chip_Identification_Number>:

/************************************    Static Functions Implementations  ************************************/
static void Bootloader_Get_Chip_Identification_Number(uint8_t *Host_Buffer)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	613b      	str	r3, [r7, #16]
	uint16_t MCU_Identification_Number = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	81fb      	strh	r3, [r7, #14]
	/* Extract the CRC32 and packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	3301      	adds	r3, #1
 8000bdc:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000bde:	8afb      	ldrh	r3, [r7, #22]
 8000be0:	3b04      	subs	r3, #4
 8000be2:	687a      	ldr	r2, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	613b      	str	r3, [r7, #16]
	osDelay(500);
 8000bea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bee:	f004 fddb 	bl	80057a8 <osDelay>
	/* CRC Verification */
	if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32)){
 8000bf2:	8afb      	ldrh	r3, [r7, #22]
 8000bf4:	3b04      	subs	r3, #4
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f000 fa5e 	bl	80010bc <Bootloader_CRC_Verify>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d113      	bne.n	8000c2e <Bootloader_Get_Chip_Identification_Number+0x6e>
		Bootloader_Send_ACK();
 8000c06:	f000 fa97 	bl	8001138 <Bootloader_Send_ACK>
		/* Get the MCU chip identification number */
		MCU_Identification_Number = (uint16_t)((DBGMCU->IDCODE) & 0x00000FFF);
 8000c0a:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <Bootloader_Get_Chip_Identification_Number+0x7c>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	81fb      	strh	r3, [r7, #14]
		/* Report chip identification number to HOST */
		osDelay(500);
 8000c18:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c1c:	f004 fdc4 	bl	80057a8 <osDelay>
		Bootloader_Send_Data_To_Host((uint8_t *)&MCU_Identification_Number, 2);
 8000c20:	f107 030e 	add.w	r3, r7, #14
 8000c24:	2102      	movs	r1, #2
 8000c26:	4618      	mov	r0, r3
 8000c28:	f000 faaa 	bl	8001180 <Bootloader_Send_Data_To_Host>
	}
	else{
		Bootloader_Send_NACK();
	}
}
 8000c2c:	e001      	b.n	8000c32 <Bootloader_Get_Chip_Identification_Number+0x72>
		Bootloader_Send_NACK();
 8000c2e:	f000 fa95 	bl	800115c <Bootloader_Send_NACK>
}
 8000c32:	bf00      	nop
 8000c34:	3718      	adds	r7, #24
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	e0042000 	.word	0xe0042000

08000c40 <CBL_STM32F401_Get_RDP_Level>:

static uint8_t CBL_STM32F401_Get_RDP_Level(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b088      	sub	sp, #32
 8000c44:	af00      	add	r7, sp, #0
	FLASH_OBProgramInitTypeDef FLASH_OBProgram;
	/* Get the Option byte configuration */
	HAL_FLASHEx_OBGetConfig(&FLASH_OBProgram);
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f001 fe0f 	bl	800286c <HAL_FLASHEx_OBGetConfig>

	return (uint8_t)(FLASH_OBProgram.RDPLevel);
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	b2db      	uxtb	r3, r3
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3720      	adds	r7, #32
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <Bootloader_Read_Protection_Level>:

static void Bootloader_Read_Protection_Level(uint8_t *Host_Buffer)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b086      	sub	sp, #24
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	613b      	str	r3, [r7, #16]
	uint8_t RDP_Level = 0;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	73fb      	strb	r3, [r7, #15]

	/* Extract the CRC32 and packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	3301      	adds	r3, #1
 8000c76:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000c78:	8afb      	ldrh	r3, [r7, #22]
 8000c7a:	3b04      	subs	r3, #4
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	4413      	add	r3, r2
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	613b      	str	r3, [r7, #16]
	osDelay(500);
 8000c84:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c88:	f004 fd8e 	bl	80057a8 <osDelay>
	/* CRC Verification */
	if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32)){
 8000c8c:	8afb      	ldrh	r3, [r7, #22]
 8000c8e:	3b04      	subs	r3, #4
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	4619      	mov	r1, r3
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f000 fa11 	bl	80010bc <Bootloader_CRC_Verify>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d11b      	bne.n	8000cd8 <Bootloader_Read_Protection_Level+0x7e>
		Bootloader_Send_ACK();
 8000ca0:	f000 fa4a 	bl	8001138 <Bootloader_Send_ACK>
		osDelay(500);
 8000ca4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ca8:	f004 fd7e 	bl	80057a8 <osDelay>
		/* Read Protection Level */
		RDP_Level = CBL_STM32F401_Get_RDP_Level();
 8000cac:	f7ff ffc8 	bl	8000c40 <CBL_STM32F401_Get_RDP_Level>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	73fb      	strb	r3, [r7, #15]
		if(0xAA == RDP_Level)		 RDP_Level = 0x00;
 8000cb4:	7bfb      	ldrb	r3, [r7, #15]
 8000cb6:	2baa      	cmp	r3, #170	; 0xaa
 8000cb8:	d102      	bne.n	8000cc0 <Bootloader_Read_Protection_Level+0x66>
 8000cba:	2300      	movs	r3, #0
 8000cbc:	73fb      	strb	r3, [r7, #15]
 8000cbe:	e004      	b.n	8000cca <Bootloader_Read_Protection_Level+0x70>
		else if(0x55 == RDP_Level)   RDP_Level = 0x01;
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	2b55      	cmp	r3, #85	; 0x55
 8000cc4:	d101      	bne.n	8000cca <Bootloader_Read_Protection_Level+0x70>
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	73fb      	strb	r3, [r7, #15]
		/* Report Valid Protection Level */
		Bootloader_Send_Data_To_Host((uint8_t *)&RDP_Level, 1);
 8000cca:	f107 030f 	add.w	r3, r7, #15
 8000cce:	2101      	movs	r1, #1
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f000 fa55 	bl	8001180 <Bootloader_Send_Data_To_Host>
	}
	else{
		Bootloader_Send_NACK();
	}
}
 8000cd6:	e001      	b.n	8000cdc <Bootloader_Read_Protection_Level+0x82>
		Bootloader_Send_NACK();
 8000cd8:	f000 fa40 	bl	800115c <Bootloader_Send_NACK>
}
 8000cdc:	bf00      	nop
 8000cde:	3718      	adds	r7, #24
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <Bootloader_Jump_To_User_App>:

static void Bootloader_Jump_To_User_App(uint8_t *Host_Buffer)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b088      	sub	sp, #32
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	83fb      	strh	r3, [r7, #30]
	uint32_t Host_CRC32 = 0;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61bb      	str	r3, [r7, #24]

	/* Extract the CRC32 and packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	b29b      	uxth	r3, r3
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	83fb      	strh	r3, [r7, #30]
	Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000cfe:	8bfb      	ldrh	r3, [r7, #30]
 8000d00:	3b04      	subs	r3, #4
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	61bb      	str	r3, [r7, #24]
	osDelay(500);
 8000d0a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d0e:	f004 fd4b 	bl	80057a8 <osDelay>
	/* CRC Verification */
	if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 8000d12:	8bfb      	ldrh	r3, [r7, #30]
 8000d14:	3b04      	subs	r3, #4
 8000d16:	69ba      	ldr	r2, [r7, #24]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f000 f9ce 	bl	80010bc <Bootloader_CRC_Verify>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d12c      	bne.n	8000d80 <Bootloader_Jump_To_User_App+0x9c>
	{
		Bootloader_Send_ACK();
 8000d26:	f000 fa07 	bl	8001138 <Bootloader_Send_ACK>
		osDelay(500);
 8000d2a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d2e:	f004 fd3b 	bl	80057a8 <osDelay>
		if(0xFFFFFFFF != *((volatile uint32_t *)FLASH_SECTOR3_BASE_ADDRESS))
 8000d32:	4b16      	ldr	r3, [pc, #88]	; (8000d8c <Bootloader_Jump_To_User_App+0xa8>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d3a:	d019      	beq.n	8000d70 <Bootloader_Jump_To_User_App+0x8c>
		{
			appExists = 0x1;
 8000d3c:	4b14      	ldr	r3, [pc, #80]	; (8000d90 <Bootloader_Jump_To_User_App+0xac>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	701a      	strb	r2, [r3, #0]
			Bootloader_Send_Data_To_Host((uint8_t *)&appExists, 1);
 8000d42:	2101      	movs	r1, #1
 8000d44:	4812      	ldr	r0, [pc, #72]	; (8000d90 <Bootloader_Jump_To_User_App+0xac>)
 8000d46:	f000 fa1b 	bl	8001180 <Bootloader_Send_Data_To_Host>
			//Bootloader_Send_Data_To_Host((uint8_t *)&appExists, 1);
			/* Value of the main stack pointer of our main application */
			uint32_t MSP_Value = *((volatile uint32_t *)FLASH_SECTOR3_BASE_ADDRESS);
 8000d4a:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <Bootloader_Jump_To_User_App+0xa8>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	617b      	str	r3, [r7, #20]

			/* Reset Handler definition function of our main application */
			uint32_t MainAppAddr = *((volatile uint32_t *)(FLASH_SECTOR3_BASE_ADDRESS + 4));
 8000d50:	4b10      	ldr	r3, [pc, #64]	; (8000d94 <Bootloader_Jump_To_User_App+0xb0>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	613b      	str	r3, [r7, #16]

			/* Fetch the reset handler address of the user application */
			pMainApp ResetHandler_Address = (pMainApp)MainAppAddr;
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	f383 8808 	msr	MSP, r3
}
 8000d64:	bf00      	nop

			/* Set Main Stack Pointer */
			__set_MSP(MSP_Value);

			/* DeInitialize / Disable of modules */
			HAL_RCC_DeInit(); /* DeInitialize the RCC clock configuration to the default reset state. */
 8000d66:	f002 fce5 	bl	8003734 <HAL_RCC_DeInit>
			                  /* Disable Maskable Interrupt */
			/* Jump to Application Reset Handler */
			ResetHandler_Address();
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	4798      	blx	r3
		}
	}
	else{
		Bootloader_Send_NACK();
	}
}
 8000d6e:	e009      	b.n	8000d84 <Bootloader_Jump_To_User_App+0xa0>
			appExists = 0x0;
 8000d70:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <Bootloader_Jump_To_User_App+0xac>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	701a      	strb	r2, [r3, #0]
			Bootloader_Send_Data_To_Host((uint8_t *)&appExists, 1);
 8000d76:	2101      	movs	r1, #1
 8000d78:	4805      	ldr	r0, [pc, #20]	; (8000d90 <Bootloader_Jump_To_User_App+0xac>)
 8000d7a:	f000 fa01 	bl	8001180 <Bootloader_Send_Data_To_Host>
}
 8000d7e:	e001      	b.n	8000d84 <Bootloader_Jump_To_User_App+0xa0>
		Bootloader_Send_NACK();
 8000d80:	f000 f9ec 	bl	800115c <Bootloader_Send_NACK>
}
 8000d84:	bf00      	nop
 8000d86:	3720      	adds	r7, #32
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	0800c000 	.word	0x0800c000
 8000d90:	200000e0 	.word	0x200000e0
 8000d94:	0800c004 	.word	0x0800c004

08000d98 <Perform_Flash_Erase>:

static uint8_t Perform_Flash_Erase(uint8_t Sector_Numebr, uint8_t Number_Of_Sectors)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08a      	sub	sp, #40	; 0x28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	460a      	mov	r2, r1
 8000da2:	71fb      	strb	r3, [r7, #7]
 8000da4:	4613      	mov	r3, r2
 8000da6:	71bb      	strb	r3, [r7, #6]
	uint8_t Sector_Validity_Status = INVALID_SECTOR_NUMBER;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	FLASH_EraseInitTypeDef pEraseInit;
	uint8_t Remaining_Sectors = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000db4:	2301      	movs	r3, #1
 8000db6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint32_t SectorError = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]

	if(Number_Of_Sectors > CBL_FLASH_MAX_SECTOR_NUMBER){
 8000dbe:	79bb      	ldrb	r3, [r7, #6]
 8000dc0:	2b06      	cmp	r3, #6
 8000dc2:	d903      	bls.n	8000dcc <Perform_Flash_Erase+0x34>
		/* Number Of sectors is out of range */
		Sector_Validity_Status = INVALID_SECTOR_NUMBER;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000dca:	e046      	b.n	8000e5a <Perform_Flash_Erase+0xc2>
	}
	else{
		if((Sector_Numebr <= (CBL_FLASH_MAX_SECTOR_NUMBER - 1)) || (CBL_FLASH_MASS_ERASE == Sector_Numebr))
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	2b05      	cmp	r3, #5
 8000dd0:	d902      	bls.n	8000dd8 <Perform_Flash_Erase+0x40>
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	2bff      	cmp	r3, #255	; 0xff
 8000dd6:	d13d      	bne.n	8000e54 <Perform_Flash_Erase+0xbc>
		{
			/* Check if user needs Mass erase */
			if(CBL_FLASH_MASS_ERASE == Sector_Numebr)
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	2bff      	cmp	r3, #255	; 0xff
 8000ddc:	d102      	bne.n	8000de4 <Perform_Flash_Erase+0x4c>
			{
				pEraseInit.TypeErase = FLASH_TYPEERASE_MASSERASE; /* Flash Mass erase activation */
 8000dde:	2301      	movs	r3, #1
 8000de0:	613b      	str	r3, [r7, #16]
 8000de2:	e012      	b.n	8000e0a <Perform_Flash_Erase+0x72>
			}
			else
			{
				/* User needs Sector erase */
				Remaining_Sectors = CBL_FLASH_MAX_SECTOR_NUMBER - Sector_Numebr;
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	f1c3 0306 	rsb	r3, r3, #6
 8000dea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				if(Number_Of_Sectors > Remaining_Sectors)
 8000dee:	79ba      	ldrb	r2, [r7, #6]
 8000df0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d902      	bls.n	8000dfe <Perform_Flash_Erase+0x66>
				{
					Number_Of_Sectors = Remaining_Sectors;
 8000df8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000dfc:	71bb      	strb	r3, [r7, #6]
				}
				else { /* Nothing */ }

				pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS; /* Sectors erase only */
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
				pEraseInit.Sector = Sector_Numebr;        /* Initial FLASH sector to erase when Mass erase is disabled */
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	61bb      	str	r3, [r7, #24]
				pEraseInit.NbSectors = Number_Of_Sectors; /* Number of sectors to be erased. */
 8000e06:	79bb      	ldrb	r3, [r7, #6]
 8000e08:	61fb      	str	r3, [r7, #28]
			}

			pEraseInit.Banks = FLASH_BANK_1; /* Bank 1  */
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	617b      	str	r3, [r7, #20]
			pEraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3; /* Device operating range: 2.7V to 3.6V */
 8000e0e:	2302      	movs	r3, #2
 8000e10:	623b      	str	r3, [r7, #32]

			/* Unlock the FLASH control register access */
			HAL_Status = HAL_FLASH_Unlock();
 8000e12:	f001 fb49 	bl	80024a8 <HAL_FLASH_Unlock>
 8000e16:	4603      	mov	r3, r0
 8000e18:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			/* Perform a mass erase or erase the specified FLASH memory sectors */
			HAL_Status = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000e1c:	f107 020c 	add.w	r2, r7, #12
 8000e20:	f107 0310 	add.w	r3, r7, #16
 8000e24:	4611      	mov	r1, r2
 8000e26:	4618      	mov	r0, r3
 8000e28:	f001 fcb0 	bl	800278c <HAL_FLASHEx_Erase>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			if(HAL_SUCCESSFUL_ERASE == SectorError){
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e38:	d103      	bne.n	8000e42 <Perform_Flash_Erase+0xaa>
				Sector_Validity_Status = SUCCESSFUL_ERASE;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000e40:	e002      	b.n	8000e48 <Perform_Flash_Erase+0xb0>
			}
			else{
				Sector_Validity_Status = UNSUCCESSFUL_ERASE;
 8000e42:	2302      	movs	r3, #2
 8000e44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			/* Locks the FLASH control register access */
			HAL_Status = HAL_FLASH_Lock();
 8000e48:	f001 fb50 	bl	80024ec <HAL_FLASH_Lock>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000e52:	e002      	b.n	8000e5a <Perform_Flash_Erase+0xc2>
		}
		else{
			Sector_Validity_Status = UNSUCCESSFUL_ERASE;
 8000e54:	2302      	movs	r3, #2
 8000e56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
	}
	return Sector_Validity_Status;
 8000e5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3728      	adds	r7, #40	; 0x28
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <Bootloader_Erase_Flash>:

static void Bootloader_Erase_Flash(uint8_t *Host_Buffer)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b086      	sub	sp, #24
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	82fb      	strh	r3, [r7, #22]
    uint32_t Host_CRC32 = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	613b      	str	r3, [r7, #16]
	uint8_t Erase_Status = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	73fb      	strb	r3, [r7, #15]

	/* Extract the CRC32 and packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	b29b      	uxth	r3, r3
 8000e80:	3301      	adds	r3, #1
 8000e82:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000e84:	8afb      	ldrh	r3, [r7, #22]
 8000e86:	3b04      	subs	r3, #4
 8000e88:	687a      	ldr	r2, [r7, #4]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	613b      	str	r3, [r7, #16]
	osDelay(500);
 8000e90:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e94:	f004 fc88 	bl	80057a8 <osDelay>
	/* CRC Verification */
	if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 8000e98:	8afb      	ldrh	r3, [r7, #22]
 8000e9a:	3b04      	subs	r3, #4
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f000 f90b 	bl	80010bc <Bootloader_CRC_Verify>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d11c      	bne.n	8000ee6 <Bootloader_Erase_Flash+0x80>
	{
		Bootloader_Send_ACK();
 8000eac:	f000 f944 	bl	8001138 <Bootloader_Send_ACK>
		/* Perform Mass erase or sector erase of the user flash */
		Erase_Status = Perform_Flash_Erase(3, 2);
 8000eb0:	2102      	movs	r1, #2
 8000eb2:	2003      	movs	r0, #3
 8000eb4:	f7ff ff70 	bl	8000d98 <Perform_Flash_Erase>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	73fb      	strb	r3, [r7, #15]
		osDelay(500);
 8000ebc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ec0:	f004 fc72 	bl	80057a8 <osDelay>
		if(SUCCESSFUL_ERASE == Erase_Status){
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
 8000ec6:	2b03      	cmp	r3, #3
 8000ec8:	d106      	bne.n	8000ed8 <Bootloader_Erase_Flash+0x72>
			/* Report erase Passed */
			Bootloader_Send_Data_To_Host((uint8_t *)&Erase_Status, 1);
 8000eca:	f107 030f 	add.w	r3, r7, #15
 8000ece:	2101      	movs	r1, #1
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 f955 	bl	8001180 <Bootloader_Send_Data_To_Host>
	}
	else{
		/* Send Not acknowledge to the HOST */
		Bootloader_Send_NACK();
	}
}
 8000ed6:	e008      	b.n	8000eea <Bootloader_Erase_Flash+0x84>
			Bootloader_Send_Data_To_Host((uint8_t *)&Erase_Status, 1);
 8000ed8:	f107 030f 	add.w	r3, r7, #15
 8000edc:	2101      	movs	r1, #1
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 f94e 	bl	8001180 <Bootloader_Send_Data_To_Host>
}
 8000ee4:	e001      	b.n	8000eea <Bootloader_Erase_Flash+0x84>
		Bootloader_Send_NACK();
 8000ee6:	f000 f939 	bl	800115c <Bootloader_Send_NACK>
}
 8000eea:	bf00      	nop
 8000eec:	3718      	adds	r7, #24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <Flash_Memory_Write_Payload>:

static uint8_t Flash_Memory_Write_Payload(uint8_t *Host_Payload, uint32_t Payload_Start_Address, uint16_t Payload_Len){
 8000ef2:	b5b0      	push	{r4, r5, r7, lr}
 8000ef4:	b086      	sub	sp, #24
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	60f8      	str	r0, [r7, #12]
 8000efa:	60b9      	str	r1, [r7, #8]
 8000efc:	4613      	mov	r3, r2
 8000efe:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	75fb      	strb	r3, [r7, #23]
	uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000f04:	2300      	movs	r3, #0
 8000f06:	75bb      	strb	r3, [r7, #22]
	uint16_t Payload_Counter = 0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	82bb      	strh	r3, [r7, #20]

	/* Unlock the FLASH control register access */
  HAL_Status = HAL_FLASH_Unlock();
 8000f0c:	f001 facc 	bl	80024a8 <HAL_FLASH_Unlock>
 8000f10:	4603      	mov	r3, r0
 8000f12:	75fb      	strb	r3, [r7, #23]

	if(HAL_Status != HAL_OK){
 8000f14:	7dfb      	ldrb	r3, [r7, #23]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d002      	beq.n	8000f20 <Flash_Memory_Write_Payload+0x2e>
		Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	75bb      	strb	r3, [r7, #22]
 8000f1e:	e023      	b.n	8000f68 <Flash_Memory_Write_Payload+0x76>
	}
	else{
		for(Payload_Counter = 0; Payload_Counter < Payload_Len; Payload_Counter++){
 8000f20:	2300      	movs	r3, #0
 8000f22:	82bb      	strh	r3, [r7, #20]
 8000f24:	e01c      	b.n	8000f60 <Flash_Memory_Write_Payload+0x6e>
			/* Program a byte at a specified address */
			HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Payload_Start_Address + Payload_Counter, Host_Payload[Payload_Counter]);
 8000f26:	8aba      	ldrh	r2, [r7, #20]
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	18d1      	adds	r1, r2, r3
 8000f2c:	8abb      	ldrh	r3, [r7, #20]
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	4413      	add	r3, r2
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2200      	movs	r2, #0
 8000f38:	461c      	mov	r4, r3
 8000f3a:	4615      	mov	r5, r2
 8000f3c:	4622      	mov	r2, r4
 8000f3e:	462b      	mov	r3, r5
 8000f40:	2000      	movs	r0, #0
 8000f42:	f001 fa5d 	bl	8002400 <HAL_FLASH_Program>
 8000f46:	4603      	mov	r3, r0
 8000f48:	75fb      	strb	r3, [r7, #23]
			if(HAL_Status != HAL_OK){
 8000f4a:	7dfb      	ldrb	r3, [r7, #23]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d002      	beq.n	8000f56 <Flash_Memory_Write_Payload+0x64>
				Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000f50:	2300      	movs	r3, #0
 8000f52:	75bb      	strb	r3, [r7, #22]
				break;
 8000f54:	e008      	b.n	8000f68 <Flash_Memory_Write_Payload+0x76>
			}
			else{
				Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_PASSED;
 8000f56:	2301      	movs	r3, #1
 8000f58:	75bb      	strb	r3, [r7, #22]
		for(Payload_Counter = 0; Payload_Counter < Payload_Len; Payload_Counter++){
 8000f5a:	8abb      	ldrh	r3, [r7, #20]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	82bb      	strh	r3, [r7, #20]
 8000f60:	8aba      	ldrh	r2, [r7, #20]
 8000f62:	88fb      	ldrh	r3, [r7, #6]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d3de      	bcc.n	8000f26 <Flash_Memory_Write_Payload+0x34>
			}
		}
	}

	if((FLASH_PAYLOAD_WRITE_PASSED == Flash_Payload_Write_Status) && (HAL_OK == HAL_Status)){
 8000f68:	7dbb      	ldrb	r3, [r7, #22]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d10f      	bne.n	8000f8e <Flash_Memory_Write_Payload+0x9c>
 8000f6e:	7dfb      	ldrb	r3, [r7, #23]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d10c      	bne.n	8000f8e <Flash_Memory_Write_Payload+0x9c>
		/* Locks the FLASH control register access */
		HAL_Status = HAL_FLASH_Lock();
 8000f74:	f001 faba 	bl	80024ec <HAL_FLASH_Lock>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	75fb      	strb	r3, [r7, #23]
		if(HAL_Status != HAL_OK){
 8000f7c:	7dfb      	ldrb	r3, [r7, #23]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d002      	beq.n	8000f88 <Flash_Memory_Write_Payload+0x96>
			Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000f82:	2300      	movs	r3, #0
 8000f84:	75bb      	strb	r3, [r7, #22]
		if(HAL_Status != HAL_OK){
 8000f86:	e004      	b.n	8000f92 <Flash_Memory_Write_Payload+0xa0>
		}
		else{
			Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_PASSED;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	75bb      	strb	r3, [r7, #22]
		if(HAL_Status != HAL_OK){
 8000f8c:	e001      	b.n	8000f92 <Flash_Memory_Write_Payload+0xa0>
		}
	}
	else{
		Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	75bb      	strb	r3, [r7, #22]
	}

	return Flash_Payload_Write_Status;
 8000f92:	7dbb      	ldrb	r3, [r7, #22]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3718      	adds	r7, #24
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bdb0      	pop	{r4, r5, r7, pc}

08000f9c <Bootloader_Memory_Write>:

static void Bootloader_Memory_Write(uint8_t *Host_Buffer)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	82fb      	strh	r3, [r7, #22]
    uint32_t Host_CRC32 = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	613b      	str	r3, [r7, #16]
	uint32_t HOST_Address = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
	uint8_t Payload_Len = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	72fb      	strb	r3, [r7, #11]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	72bb      	strb	r3, [r7, #10]
	uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	727b      	strb	r3, [r7, #9]

	/* Extract the CRC32 and packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000fc6:	8afb      	ldrh	r3, [r7, #22]
 8000fc8:	3b04      	subs	r3, #4
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	613b      	str	r3, [r7, #16]
	osDelay(500);
 8000fd2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fd6:	f004 fbe7 	bl	80057a8 <osDelay>
	/* CRC Verification */
	if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32)){
 8000fda:	8afb      	ldrh	r3, [r7, #22]
 8000fdc:	3b04      	subs	r3, #4
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f000 f86a 	bl	80010bc <Bootloader_CRC_Verify>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d138      	bne.n	8001060 <Bootloader_Memory_Write+0xc4>
		Bootloader_Send_ACK();
 8000fee:	f000 f8a3 	bl	8001138 <Bootloader_Send_ACK>
		/* Extract the start address from the Host packet */
		HOST_Address = *((uint32_t *)(&Host_Buffer[2]));
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000ff8:	60fb      	str	r3, [r7, #12]
		/* Extract the payload length from the Host packet */
		Payload_Len = Host_Buffer[6];
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	799b      	ldrb	r3, [r3, #6]
 8000ffe:	72fb      	strb	r3, [r7, #11]
		/* Verify the Extracted address to be valid address */
		Address_Verification = Host_Address_Verification(HOST_Address);
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f000 f833 	bl	800106c <Host_Address_Verification>
 8001006:	4603      	mov	r3, r0
 8001008:	72bb      	strb	r3, [r7, #10]
		if(ADDRESS_IS_VALID == Address_Verification){
 800100a:	7abb      	ldrb	r3, [r7, #10]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d11e      	bne.n	800104e <Bootloader_Memory_Write+0xb2>
			/* Write the payload to the Flash memory */
			Flash_Payload_Write_Status = Flash_Memory_Write_Payload((uint8_t *)&Host_Buffer[7], HOST_Address, Payload_Len);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3307      	adds	r3, #7
 8001014:	7afa      	ldrb	r2, [r7, #11]
 8001016:	b292      	uxth	r2, r2
 8001018:	68f9      	ldr	r1, [r7, #12]
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ff69 	bl	8000ef2 <Flash_Memory_Write_Payload>
 8001020:	4603      	mov	r3, r0
 8001022:	727b      	strb	r3, [r7, #9]
			osDelay(500);
 8001024:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001028:	f004 fbbe 	bl	80057a8 <osDelay>
			if(FLASH_PAYLOAD_WRITE_PASSED == Flash_Payload_Write_Status){
 800102c:	7a7b      	ldrb	r3, [r7, #9]
 800102e:	2b01      	cmp	r3, #1
 8001030:	d106      	bne.n	8001040 <Bootloader_Memory_Write+0xa4>
				/* Report payload write passed */
				Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status, 1);
 8001032:	f107 0309 	add.w	r3, r7, #9
 8001036:	2101      	movs	r1, #1
 8001038:	4618      	mov	r0, r3
 800103a:	f000 f8a1 	bl	8001180 <Bootloader_Send_Data_To_Host>
	}
	else{
		/* Send Not acknowledge to the HOST */
		Bootloader_Send_NACK();
	}
}
 800103e:	e011      	b.n	8001064 <Bootloader_Memory_Write+0xc8>
				Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status, 1);
 8001040:	f107 0309 	add.w	r3, r7, #9
 8001044:	2101      	movs	r1, #1
 8001046:	4618      	mov	r0, r3
 8001048:	f000 f89a 	bl	8001180 <Bootloader_Send_Data_To_Host>
}
 800104c:	e00a      	b.n	8001064 <Bootloader_Memory_Write+0xc8>
			Address_Verification = ADDRESS_IS_INVALID;
 800104e:	2300      	movs	r3, #0
 8001050:	72bb      	strb	r3, [r7, #10]
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 8001052:	f107 030a 	add.w	r3, r7, #10
 8001056:	2101      	movs	r1, #1
 8001058:	4618      	mov	r0, r3
 800105a:	f000 f891 	bl	8001180 <Bootloader_Send_Data_To_Host>
}
 800105e:	e001      	b.n	8001064 <Bootloader_Memory_Write+0xc8>
		Bootloader_Send_NACK();
 8001060:	f000 f87c 	bl	800115c <Bootloader_Send_NACK>
}
 8001064:	bf00      	nop
 8001066:	3718      	adds	r7, #24
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <Host_Address_Verification>:

static uint8_t Host_Address_Verification(uint32_t Jump_Address)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8001074:	2300      	movs	r3, #0
 8001076:	73fb      	strb	r3, [r7, #15]

	if((Jump_Address >= SRAM1_BASE) && (Jump_Address <= STM32F401_SRAM1_END))
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800107e:	d306      	bcc.n	800108e <Host_Address_Verification+0x22>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	4a0d      	ldr	r2, [pc, #52]	; (80010b8 <Host_Address_Verification+0x4c>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d802      	bhi.n	800108e <Host_Address_Verification+0x22>
	{
		Address_Verification = ADDRESS_IS_VALID;
 8001088:	2301      	movs	r3, #1
 800108a:	73fb      	strb	r3, [r7, #15]
 800108c:	e00c      	b.n	80010a8 <Host_Address_Verification+0x3c>
	}
	else if((Jump_Address >= FLASH_BASE) && (Jump_Address <= STM32F401_FLASH_END))
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001094:	d306      	bcc.n	80010a4 <Host_Address_Verification+0x38>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 800109c:	d802      	bhi.n	80010a4 <Host_Address_Verification+0x38>
	{
		Address_Verification = ADDRESS_IS_VALID;
 800109e:	2301      	movs	r3, #1
 80010a0:	73fb      	strb	r3, [r7, #15]
 80010a2:	e001      	b.n	80010a8 <Host_Address_Verification+0x3c>
	}
	else
	{
		Address_Verification = ADDRESS_IS_INVALID;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]
	}
	return Address_Verification;
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	20010000 	.word	0x20010000

080010bc <Bootloader_CRC_Verify>:

static uint8_t Bootloader_CRC_Verify(uint8_t *pData, uint32_t Data_Len, uint32_t Host_CRC)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b088      	sub	sp, #32
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
	uint8_t CRC_Status = CRC_VERIFICATION_FAILED;
 80010c8:	2300      	movs	r3, #0
 80010ca:	77fb      	strb	r3, [r7, #31]
	uint32_t MCU_CRC_Calculated = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61bb      	str	r3, [r7, #24]
	uint8_t Data_Counter = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	75fb      	strb	r3, [r7, #23]
	uint32_t Data_Buffer = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	613b      	str	r3, [r7, #16]
	/* Calculate CRC32 */
	for(Data_Counter = 0; Data_Counter < Data_Len; Data_Counter++){
 80010d8:	2300      	movs	r3, #0
 80010da:	75fb      	strb	r3, [r7, #23]
 80010dc:	e00f      	b.n	80010fe <Bootloader_CRC_Verify+0x42>
		Data_Buffer = (uint32_t)pData[Data_Counter];
 80010de:	7dfb      	ldrb	r3, [r7, #23]
 80010e0:	68fa      	ldr	r2, [r7, #12]
 80010e2:	4413      	add	r3, r2
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	613b      	str	r3, [r7, #16]
		MCU_CRC_Calculated = HAL_CRC_Accumulate(CRC_ENGINE_OBJ, &Data_Buffer, 1);
 80010e8:	f107 0310 	add.w	r3, r7, #16
 80010ec:	2201      	movs	r2, #1
 80010ee:	4619      	mov	r1, r3
 80010f0:	4810      	ldr	r0, [pc, #64]	; (8001134 <Bootloader_CRC_Verify+0x78>)
 80010f2:	f001 f959 	bl	80023a8 <HAL_CRC_Accumulate>
 80010f6:	61b8      	str	r0, [r7, #24]
	for(Data_Counter = 0; Data_Counter < Data_Len; Data_Counter++){
 80010f8:	7dfb      	ldrb	r3, [r7, #23]
 80010fa:	3301      	adds	r3, #1
 80010fc:	75fb      	strb	r3, [r7, #23]
 80010fe:	7dfb      	ldrb	r3, [r7, #23]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	429a      	cmp	r2, r3
 8001104:	d8eb      	bhi.n	80010de <Bootloader_CRC_Verify+0x22>
	}
	/* Reset the CRC Calculation Unit */
  __HAL_CRC_DR_RESET(CRC_ENGINE_OBJ);
 8001106:	4b0b      	ldr	r3, [pc, #44]	; (8001134 <Bootloader_CRC_Verify+0x78>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	689a      	ldr	r2, [r3, #8]
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <Bootloader_CRC_Verify+0x78>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f042 0201 	orr.w	r2, r2, #1
 8001114:	609a      	str	r2, [r3, #8]
	/* Compare the Host CRC and Calculated CRC */
	if(MCU_CRC_Calculated == Host_CRC){
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	429a      	cmp	r2, r3
 800111c:	d102      	bne.n	8001124 <Bootloader_CRC_Verify+0x68>
		CRC_Status = CRC_VERIFICATION_PASSED;
 800111e:	2301      	movs	r3, #1
 8001120:	77fb      	strb	r3, [r7, #31]
 8001122:	e001      	b.n	8001128 <Bootloader_CRC_Verify+0x6c>
	}
	else{
		CRC_Status = CRC_VERIFICATION_FAILED;
 8001124:	2300      	movs	r3, #0
 8001126:	77fb      	strb	r3, [r7, #31]
	}

	return CRC_Status;
 8001128:	7ffb      	ldrb	r3, [r7, #31]
}
 800112a:	4618      	mov	r0, r3
 800112c:	3720      	adds	r7, #32
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200000e4 	.word	0x200000e4

08001138 <Bootloader_Send_ACK>:

static void Bootloader_Send_ACK(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
	uint8_t Ack_Value = CBL_SEND_ACK;
 800113e:	2301      	movs	r3, #1
 8001140:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, &Ack_Value, 1, HAL_MAX_DELAY);
 8001142:	1df9      	adds	r1, r7, #7
 8001144:	f04f 33ff 	mov.w	r3, #4294967295
 8001148:	2201      	movs	r2, #1
 800114a:	4803      	ldr	r0, [pc, #12]	; (8001158 <Bootloader_Send_ACK+0x20>)
 800114c:	f003 fdba 	bl	8004cc4 <HAL_UART_Transmit>
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000230 	.word	0x20000230

0800115c <Bootloader_Send_NACK>:

static void Bootloader_Send_NACK(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
	uint8_t Ack_Value = CBL_SEND_NACK;
 8001162:	2300      	movs	r3, #0
 8001164:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, &Ack_Value, 1, HAL_MAX_DELAY);
 8001166:	1df9      	adds	r1, r7, #7
 8001168:	f04f 33ff 	mov.w	r3, #4294967295
 800116c:	2201      	movs	r2, #1
 800116e:	4803      	ldr	r0, [pc, #12]	; (800117c <Bootloader_Send_NACK+0x20>)
 8001170:	f003 fda8 	bl	8004cc4 <HAL_UART_Transmit>
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000230 	.word	0x20000230

08001180 <Bootloader_Send_Data_To_Host>:

static void Bootloader_Send_Data_To_Host(uint8_t *Host_Buffer, uint32_t Data_Len)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, Host_Buffer, Data_Len, HAL_MAX_DELAY);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	b29a      	uxth	r2, r3
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	6879      	ldr	r1, [r7, #4]
 8001194:	4803      	ldr	r0, [pc, #12]	; (80011a4 <Bootloader_Send_Data_To_Host+0x24>)
 8001196:	f003 fd95 	bl	8004cc4 <HAL_UART_Transmit>
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000230 	.word	0x20000230

080011a8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <MX_CRC_Init+0x20>)
 80011ae:	4a07      	ldr	r2, [pc, #28]	; (80011cc <MX_CRC_Init+0x24>)
 80011b0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80011b2:	4805      	ldr	r0, [pc, #20]	; (80011c8 <MX_CRC_Init+0x20>)
 80011b4:	f001 f8dc 	bl	8002370 <HAL_CRC_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80011be:	f000 fa6d 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	200000e4 	.word	0x200000e4
 80011cc:	40023000 	.word	0x40023000

080011d0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a0b      	ldr	r2, [pc, #44]	; (800120c <HAL_CRC_MspInit+0x3c>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d10d      	bne.n	80011fe <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	60fb      	str	r3, [r7, #12]
 80011e6:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <HAL_CRC_MspInit+0x40>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	4a09      	ldr	r2, [pc, #36]	; (8001210 <HAL_CRC_MspInit+0x40>)
 80011ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80011f0:	6313      	str	r3, [r2, #48]	; 0x30
 80011f2:	4b07      	ldr	r3, [pc, #28]	; (8001210 <HAL_CRC_MspInit+0x40>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80011fe:	bf00      	nop
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	40023000 	.word	0x40023000
 8001210:	40023800 	.word	0x40023800

08001214 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of USReading */
  USReadingHandle = osSemaphoreNew(1, 1, &USReading_attributes);
 8001218:	4a10      	ldr	r2, [pc, #64]	; (800125c <MX_FREERTOS_Init+0x48>)
 800121a:	2101      	movs	r1, #1
 800121c:	2001      	movs	r0, #1
 800121e:	f004 fade 	bl	80057de <osSemaphoreNew>
 8001222:	4603      	mov	r3, r0
 8001224:	4a0e      	ldr	r2, [pc, #56]	; (8001260 <MX_FREERTOS_Init+0x4c>)
 8001226:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UltrasonicDistance */
  UltrasonicDistanceHandle = osMessageQueueNew (1, sizeof(uint16_t), &UltrasonicDistance_attributes);
 8001228:	4a0e      	ldr	r2, [pc, #56]	; (8001264 <MX_FREERTOS_Init+0x50>)
 800122a:	2102      	movs	r1, #2
 800122c:	2001      	movs	r0, #1
 800122e:	f004 fbf5 	bl	8005a1c <osMessageQueueNew>
 8001232:	4603      	mov	r3, r0
 8001234:	4a0c      	ldr	r2, [pc, #48]	; (8001268 <MX_FREERTOS_Init+0x54>)
 8001236:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Ultrasonic_Task */
  Ultrasonic_TaskHandle = osThreadNew(UltrasonicTask, NULL, &Ultrasonic_Task_attributes);
 8001238:	4a0c      	ldr	r2, [pc, #48]	; (800126c <MX_FREERTOS_Init+0x58>)
 800123a:	2100      	movs	r1, #0
 800123c:	480c      	ldr	r0, [pc, #48]	; (8001270 <MX_FREERTOS_Init+0x5c>)
 800123e:	f004 fa21 	bl	8005684 <osThreadNew>
 8001242:	4603      	mov	r3, r0
 8001244:	4a0b      	ldr	r2, [pc, #44]	; (8001274 <MX_FREERTOS_Init+0x60>)
 8001246:	6013      	str	r3, [r2, #0]

  /* creation of Rover_Commands */
  Rover_CommandsHandle = osThreadNew(RoverCommands, NULL, &Rover_Commands_attributes);
 8001248:	4a0b      	ldr	r2, [pc, #44]	; (8001278 <MX_FREERTOS_Init+0x64>)
 800124a:	2100      	movs	r1, #0
 800124c:	480b      	ldr	r0, [pc, #44]	; (800127c <MX_FREERTOS_Init+0x68>)
 800124e:	f004 fa19 	bl	8005684 <osThreadNew>
 8001252:	4603      	mov	r3, r0
 8001254:	4a0a      	ldr	r2, [pc, #40]	; (8001280 <MX_FREERTOS_Init+0x6c>)
 8001256:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}
 800125c:	08008fa0 	.word	0x08008fa0
 8001260:	200000f8 	.word	0x200000f8
 8001264:	08008f88 	.word	0x08008f88
 8001268:	200000f4 	.word	0x200000f4
 800126c:	08008f40 	.word	0x08008f40
 8001270:	08001285 	.word	0x08001285
 8001274:	200000ec 	.word	0x200000ec
 8001278:	08008f64 	.word	0x08008f64
 800127c:	08001301 	.word	0x08001301
 8001280:	200000f0 	.word	0x200000f0

08001284 <UltrasonicTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_UltrasonicTask */
void UltrasonicTask(void *argument)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UltrasonicTask */
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 800128c:	2108      	movs	r1, #8
 800128e:	4818      	ldr	r0, [pc, #96]	; (80012f0 <UltrasonicTask+0x6c>)
 8001290:	f002 fd20 	bl	8003cd4 <HAL_TIM_IC_Start_IT>
//	osDelay(100);

  /* Infinite loop */
  for(;;)
  {
	if(osOK == osSemaphoreAcquire(USReadingHandle, 0))
 8001294:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <UltrasonicTask+0x70>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f004 fb28 	bl	80058f0 <osSemaphoreAcquire>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d120      	bne.n	80012e8 <UltrasonicTask+0x64>
	{
		// Send Trigger
		HAL_GPIO_WritePin(ULTRASONUC_TRIGGER_PORT, ULTRASONIC_TRIGGER_PIN, GPIO_PIN_SET);
 80012a6:	2201      	movs	r2, #1
 80012a8:	2104      	movs	r1, #4
 80012aa:	4813      	ldr	r0, [pc, #76]	; (80012f8 <UltrasonicTask+0x74>)
 80012ac:	f001 fd84 	bl	8002db8 <HAL_GPIO_WritePin>
		// 10us delay
		__HAL_TIM_SET_COUNTER(ULTRASONIC_ECHO_PIN_IC, 0);
 80012b0:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <UltrasonicTask+0x6c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2200      	movs	r2, #0
 80012b6:	625a      	str	r2, [r3, #36]	; 0x24
		while(__HAL_TIM_GET_COUNTER(ULTRASONIC_ECHO_PIN_IC) < 10); /* TIMER Tick time = 1us */
 80012b8:	bf00      	nop
 80012ba:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <UltrasonicTask+0x6c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c0:	2b09      	cmp	r3, #9
 80012c2:	d9fa      	bls.n	80012ba <UltrasonicTask+0x36>
		HAL_GPIO_WritePin(ULTRASONUC_TRIGGER_PORT, ULTRASONIC_TRIGGER_PIN, GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2104      	movs	r1, #4
 80012c8:	480b      	ldr	r0, [pc, #44]	; (80012f8 <UltrasonicTask+0x74>)
 80012ca:	f001 fd75 	bl	8002db8 <HAL_GPIO_WritePin>
		__HAL_TIM_ENABLE_IT(ULTRASONIC_ECHO_PIN_IC, TIM_IT_CC3);
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <UltrasonicTask+0x6c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	68da      	ldr	r2, [r3, #12]
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <UltrasonicTask+0x6c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f042 0208 	orr.w	r2, r2, #8
 80012dc:	60da      	str	r2, [r3, #12]

		// toggle at start of new reading
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80012de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012e2:	4806      	ldr	r0, [pc, #24]	; (80012fc <UltrasonicTask+0x78>)
 80012e4:	f001 fd81 	bl	8002dea <HAL_GPIO_TogglePin>
	}

    osDelay(30);
 80012e8:	201e      	movs	r0, #30
 80012ea:	f004 fa5d 	bl	80057a8 <osDelay>
	if(osOK == osSemaphoreAcquire(USReadingHandle, 0))
 80012ee:	e7d1      	b.n	8001294 <UltrasonicTask+0x10>
 80012f0:	20000148 	.word	0x20000148
 80012f4:	200000f8 	.word	0x200000f8
 80012f8:	40020400 	.word	0x40020400
 80012fc:	40020800 	.word	0x40020800

08001300 <RoverCommands>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_RoverCommands */
void RoverCommands(void *argument)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RoverCommands */
  uint16_t distance = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	81bb      	strh	r3, [r7, #12]
  uint8_t bt_value = 0, last_bt_value = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	72fb      	strb	r3, [r7, #11]
 8001310:	2300      	movs	r3, #0
 8001312:	73fb      	strb	r3, [r7, #15]
  Rover_Initialize();
 8001314:	f000 f9c8 	bl	80016a8 <Rover_Initialize>
  /* Infinite loop */
  for(;;)
  {
	HAL_UART_Receive(&huart1, (uint8_t*)&bt_value, 1, 0);
 8001318:	f107 010b 	add.w	r1, r7, #11
 800131c:	2300      	movs	r3, #0
 800131e:	2201      	movs	r2, #1
 8001320:	4853      	ldr	r0, [pc, #332]	; (8001470 <RoverCommands+0x170>)
 8001322:	f003 fd5a 	bl	8004dda <HAL_UART_Receive>
	if(bt_value && 'K' != bt_value) // ignore keep alive command
 8001326:	7afb      	ldrb	r3, [r7, #11]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d01c      	beq.n	8001366 <RoverCommands+0x66>
 800132c:	7afb      	ldrb	r3, [r7, #11]
 800132e:	2b4b      	cmp	r3, #75	; 0x4b
 8001330:	d019      	beq.n	8001366 <RoverCommands+0x66>
	{
	  if('U' == bt_value){
 8001332:	7afb      	ldrb	r3, [r7, #11]
 8001334:	2b55      	cmp	r3, #85	; 0x55
 8001336:	d104      	bne.n	8001342 <RoverCommands+0x42>
		  bt_value = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	72fb      	strb	r3, [r7, #11]
		  Bootloader_Handle_Command();
 800133c:	f7ff fbd4 	bl	8000ae8 <Bootloader_Handle_Command>
	  if('U' == bt_value){
 8001340:	e013      	b.n	800136a <RoverCommands+0x6a>
	  }
	  else if('F' == bt_value || 'B' == bt_value || 'R' == bt_value || 'L' == bt_value)
 8001342:	7afb      	ldrb	r3, [r7, #11]
 8001344:	2b46      	cmp	r3, #70	; 0x46
 8001346:	d008      	beq.n	800135a <RoverCommands+0x5a>
 8001348:	7afb      	ldrb	r3, [r7, #11]
 800134a:	2b42      	cmp	r3, #66	; 0x42
 800134c:	d005      	beq.n	800135a <RoverCommands+0x5a>
 800134e:	7afb      	ldrb	r3, [r7, #11]
 8001350:	2b52      	cmp	r3, #82	; 0x52
 8001352:	d002      	beq.n	800135a <RoverCommands+0x5a>
 8001354:	7afb      	ldrb	r3, [r7, #11]
 8001356:	2b4c      	cmp	r3, #76	; 0x4c
 8001358:	d102      	bne.n	8001360 <RoverCommands+0x60>
		  last_bt_value = bt_value;
 800135a:	7afb      	ldrb	r3, [r7, #11]
 800135c:	73fb      	strb	r3, [r7, #15]
	  if('U' == bt_value){
 800135e:	e004      	b.n	800136a <RoverCommands+0x6a>
	  else
		  last_bt_value = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	73fb      	strb	r3, [r7, #15]
	  if('U' == bt_value){
 8001364:	e001      	b.n	800136a <RoverCommands+0x6a>
	}
	else{ bt_value = last_bt_value; }
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	72fb      	strb	r3, [r7, #11]

	switch(bt_value)
 800136a:	7afb      	ldrb	r3, [r7, #11]
 800136c:	3b31      	subs	r3, #49	; 0x31
 800136e:	2b22      	cmp	r3, #34	; 0x22
 8001370:	d87a      	bhi.n	8001468 <RoverCommands+0x168>
 8001372:	a201      	add	r2, pc, #4	; (adr r2, 8001378 <RoverCommands+0x78>)
 8001374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001378:	08001445 	.word	0x08001445
 800137c:	08001445 	.word	0x08001445
 8001380:	08001445 	.word	0x08001445
 8001384:	08001445 	.word	0x08001445
 8001388:	08001445 	.word	0x08001445
 800138c:	08001469 	.word	0x08001469
 8001390:	08001469 	.word	0x08001469
 8001394:	08001469 	.word	0x08001469
 8001398:	08001469 	.word	0x08001469
 800139c:	08001469 	.word	0x08001469
 80013a0:	08001469 	.word	0x08001469
 80013a4:	08001469 	.word	0x08001469
 80013a8:	08001469 	.word	0x08001469
 80013ac:	08001469 	.word	0x08001469
 80013b0:	08001469 	.word	0x08001469
 80013b4:	08001469 	.word	0x08001469
 80013b8:	08001469 	.word	0x08001469
 80013bc:	0800142d 	.word	0x0800142d
 80013c0:	08001469 	.word	0x08001469
 80013c4:	08001469 	.word	0x08001469
 80013c8:	08001469 	.word	0x08001469
 80013cc:	08001405 	.word	0x08001405
 80013d0:	08001469 	.word	0x08001469
 80013d4:	08001469 	.word	0x08001469
 80013d8:	08001469 	.word	0x08001469
 80013dc:	08001469 	.word	0x08001469
 80013e0:	08001469 	.word	0x08001469
 80013e4:	08001439 	.word	0x08001439
 80013e8:	08001469 	.word	0x08001469
 80013ec:	08001469 	.word	0x08001469
 80013f0:	08001469 	.word	0x08001469
 80013f4:	08001469 	.word	0x08001469
 80013f8:	08001469 	.word	0x08001469
 80013fc:	08001433 	.word	0x08001433
 8001400:	0800143f 	.word	0x0800143f
	{
	  case 'F':
		  osMessageQueueGet(UltrasonicDistanceHandle, &distance, (uint8_t*)1, 0);
 8001404:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <RoverCommands+0x174>)
 8001406:	6818      	ldr	r0, [r3, #0]
 8001408:	f107 010c 	add.w	r1, r7, #12
 800140c:	2300      	movs	r3, #0
 800140e:	2201      	movs	r2, #1
 8001410:	f004 fbd8 	bl	8005bc4 <osMessageQueueGet>
		  if(20 > distance && 0 < distance)
 8001414:	89bb      	ldrh	r3, [r7, #12]
 8001416:	2b13      	cmp	r3, #19
 8001418:	d805      	bhi.n	8001426 <RoverCommands+0x126>
 800141a:	89bb      	ldrh	r3, [r7, #12]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d002      	beq.n	8001426 <RoverCommands+0x126>
			  Rover_Stop();
 8001420:	f000 f9a6 	bl	8001770 <Rover_Stop>
		  else
			  Rover_Forward();
		  break;
 8001424:	e020      	b.n	8001468 <RoverCommands+0x168>
			  Rover_Forward();
 8001426:	f000 f963 	bl	80016f0 <Rover_Forward>
		  break;
 800142a:	e01d      	b.n	8001468 <RoverCommands+0x168>

	  case 'B':
		  Rover_Backward();
 800142c:	f000 f96e 	bl	800170c <Rover_Backward>
		  break;
 8001430:	e01a      	b.n	8001468 <RoverCommands+0x168>

	  case 'R':
		  Rover_Right();
 8001432:	f000 f979 	bl	8001728 <Rover_Right>
		  break;
 8001436:	e017      	b.n	8001468 <RoverCommands+0x168>

	  case 'L':
		  Rover_Left();
 8001438:	f000 f988 	bl	800174c <Rover_Left>
		  break;
 800143c:	e014      	b.n	8001468 <RoverCommands+0x168>

	  case 'S':
		  Rover_Stop();
 800143e:	f000 f997 	bl	8001770 <Rover_Stop>
		  break;
 8001442:	e011      	b.n	8001468 <RoverCommands+0x168>

	  case '1': case '2': case '3': case '4': case '5':
		  Rover_Change_Speed((bt_value - '0') * 20);
 8001444:	7afb      	ldrb	r3, [r7, #11]
 8001446:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800144a:	4613      	mov	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	ee07 3a90 	vmov	s15, r3
 8001456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145a:	eeb0 0a67 	vmov.f32	s0, s15
 800145e:	f000 f9a7 	bl	80017b0 <Rover_Change_Speed>
		  bt_value = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	72fb      	strb	r3, [r7, #11]
		  break;
 8001466:	bf00      	nop
	}
    osDelay(20);
 8001468:	2014      	movs	r0, #20
 800146a:	f004 f99d 	bl	80057a8 <osDelay>
	HAL_UART_Receive(&huart1, (uint8_t*)&bt_value, 1, 0);
 800146e:	e753      	b.n	8001318 <RoverCommands+0x18>
 8001470:	20000230 	.word	0x20000230
 8001474:	200000f4 	.word	0x200000f4

08001478 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b088      	sub	sp, #32
 800147c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 030c 	add.w	r3, r7, #12
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	4b33      	ldr	r3, [pc, #204]	; (8001560 <MX_GPIO_Init+0xe8>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	4a32      	ldr	r2, [pc, #200]	; (8001560 <MX_GPIO_Init+0xe8>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	6313      	str	r3, [r2, #48]	; 0x30
 800149e:	4b30      	ldr	r3, [pc, #192]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	60bb      	str	r3, [r7, #8]
 80014a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	607b      	str	r3, [r7, #4]
 80014ae:	4b2c      	ldr	r3, [pc, #176]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	4a2b      	ldr	r2, [pc, #172]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ba:	4b29      	ldr	r3, [pc, #164]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	603b      	str	r3, [r7, #0]
 80014ca:	4b25      	ldr	r3, [pc, #148]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	4a24      	ldr	r2, [pc, #144]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014d0:	f043 0302 	orr.w	r3, r3, #2
 80014d4:	6313      	str	r3, [r2, #48]	; 0x30
 80014d6:	4b22      	ldr	r3, [pc, #136]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	603b      	str	r3, [r7, #0]
 80014e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80014e2:	2200      	movs	r2, #0
 80014e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014e8:	481e      	ldr	r0, [pc, #120]	; (8001564 <MX_GPIO_Init+0xec>)
 80014ea:	f001 fc65 	bl	8002db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	210f      	movs	r1, #15
 80014f2:	481d      	ldr	r0, [pc, #116]	; (8001568 <MX_GPIO_Init+0xf0>)
 80014f4:	f001 fc60 	bl	8002db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2104      	movs	r1, #4
 80014fc:	481b      	ldr	r0, [pc, #108]	; (800156c <MX_GPIO_Init+0xf4>)
 80014fe:	f001 fc5b 	bl	8002db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001502:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001506:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001508:	2301      	movs	r3, #1
 800150a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001510:	2300      	movs	r3, #0
 8001512:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001514:	f107 030c 	add.w	r3, r7, #12
 8001518:	4619      	mov	r1, r3
 800151a:	4812      	ldr	r0, [pc, #72]	; (8001564 <MX_GPIO_Init+0xec>)
 800151c:	f001 fac8 	bl	8002ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001520:	230f      	movs	r3, #15
 8001522:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001524:	2301      	movs	r3, #1
 8001526:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152c:	2300      	movs	r3, #0
 800152e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001530:	f107 030c 	add.w	r3, r7, #12
 8001534:	4619      	mov	r1, r3
 8001536:	480c      	ldr	r0, [pc, #48]	; (8001568 <MX_GPIO_Init+0xf0>)
 8001538:	f001 faba 	bl	8002ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800153c:	2304      	movs	r3, #4
 800153e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001540:	2301      	movs	r3, #1
 8001542:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001548:	2300      	movs	r3, #0
 800154a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800154c:	f107 030c 	add.w	r3, r7, #12
 8001550:	4619      	mov	r1, r3
 8001552:	4806      	ldr	r0, [pc, #24]	; (800156c <MX_GPIO_Init+0xf4>)
 8001554:	f001 faac 	bl	8002ab0 <HAL_GPIO_Init>

}
 8001558:	bf00      	nop
 800155a:	3720      	adds	r7, #32
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40023800 	.word	0x40023800
 8001564:	40020800 	.word	0x40020800
 8001568:	40020000 	.word	0x40020000
 800156c:	40020400 	.word	0x40020400

08001570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001574:	f000 fdd8 	bl	8002128 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001578:	f000 f814 	bl	80015a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800157c:	f7ff ff7c 	bl	8001478 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001580:	f000 fafc 	bl	8001b7c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001584:	f000 fd34 	bl	8001ff0 <MX_USART1_UART_Init>
  MX_TIM10_Init();
 8001588:	f000 fb72 	bl	8001c70 <MX_TIM10_Init>
  MX_TIM2_Init();
 800158c:	f000 faa4 	bl	8001ad8 <MX_TIM2_Init>
  MX_CRC_Init();
 8001590:	f7ff fe0a 	bl	80011a8 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001594:	f004 f82c 	bl	80055f0 <osKernelInitialize>

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001598:	f7ff fe3c 	bl	8001214 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800159c:	f004 f84c 	bl	8005638 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015a0:	e7fe      	b.n	80015a0 <main+0x30>
	...

080015a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b094      	sub	sp, #80	; 0x50
 80015a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015aa:	f107 0320 	add.w	r3, r7, #32
 80015ae:	2230      	movs	r2, #48	; 0x30
 80015b0:	2100      	movs	r1, #0
 80015b2:	4618      	mov	r0, r3
 80015b4:	f007 fba2 	bl	8008cfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b8:	f107 030c 	add.w	r3, r7, #12
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c8:	2300      	movs	r3, #0
 80015ca:	60bb      	str	r3, [r7, #8]
 80015cc:	4b28      	ldr	r3, [pc, #160]	; (8001670 <SystemClock_Config+0xcc>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d0:	4a27      	ldr	r2, [pc, #156]	; (8001670 <SystemClock_Config+0xcc>)
 80015d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015d6:	6413      	str	r3, [r2, #64]	; 0x40
 80015d8:	4b25      	ldr	r3, [pc, #148]	; (8001670 <SystemClock_Config+0xcc>)
 80015da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80015e4:	2300      	movs	r3, #0
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	4b22      	ldr	r3, [pc, #136]	; (8001674 <SystemClock_Config+0xd0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80015f0:	4a20      	ldr	r2, [pc, #128]	; (8001674 <SystemClock_Config+0xd0>)
 80015f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015f6:	6013      	str	r3, [r2, #0]
 80015f8:	4b1e      	ldr	r3, [pc, #120]	; (8001674 <SystemClock_Config+0xd0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001600:	607b      	str	r3, [r7, #4]
 8001602:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001604:	2302      	movs	r3, #2
 8001606:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001608:	2301      	movs	r3, #1
 800160a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800160c:	2310      	movs	r3, #16
 800160e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001610:	2302      	movs	r3, #2
 8001612:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001614:	2300      	movs	r3, #0
 8001616:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001618:	2308      	movs	r3, #8
 800161a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 800161c:	2354      	movs	r3, #84	; 0x54
 800161e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001620:	2302      	movs	r3, #2
 8001622:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001624:	2304      	movs	r3, #4
 8001626:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001628:	f107 0320 	add.w	r3, r7, #32
 800162c:	4618      	mov	r0, r3
 800162e:	f001 fbf7 	bl	8002e20 <HAL_RCC_OscConfig>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001638:	f000 f830 	bl	800169c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800163c:	230f      	movs	r3, #15
 800163e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001640:	2302      	movs	r3, #2
 8001642:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001648:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800164c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800164e:	2300      	movs	r3, #0
 8001650:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001652:	f107 030c 	add.w	r3, r7, #12
 8001656:	2102      	movs	r1, #2
 8001658:	4618      	mov	r0, r3
 800165a:	f001 fe59 	bl	8003310 <HAL_RCC_ClockConfig>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001664:	f000 f81a 	bl	800169c <Error_Handler>
  }
}
 8001668:	bf00      	nop
 800166a:	3750      	adds	r7, #80	; 0x50
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40023800 	.word	0x40023800
 8001674:	40007000 	.word	0x40007000

08001678 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a04      	ldr	r2, [pc, #16]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d101      	bne.n	800168e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800168a:	f000 fd6f 	bl	800216c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40010000 	.word	0x40010000

0800169c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80016a0:	b672      	cpsid	i
}
 80016a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a4:	e7fe      	b.n	80016a4 <Error_Handler+0x8>
	...

080016a8 <Rover_Initialize>:
uint8_t lastSpeed = 0;
uint8_t speed = 0;

/******************************      Software interfaces     ******************************/
void Rover_Initialize(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
	speed = 0;
 80016ac:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <Rover_Initialize+0x3c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	701a      	strb	r2, [r3, #0]
	lastSpeed = speed;
 80016b2:	4b0c      	ldr	r3, [pc, #48]	; (80016e4 <Rover_Initialize+0x3c>)
 80016b4:	781a      	ldrb	r2, [r3, #0]
 80016b6:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <Rover_Initialize+0x40>)
 80016b8:	701a      	strb	r2, [r3, #0]
	Set_Speed();
 80016ba:	f000 f8ad 	bl	8001818 <Set_Speed>
	HAL_TIM_PWM_Start(MOTOR_PWM_TIMER, TIM_CHANNEL_1);
 80016be:	2100      	movs	r1, #0
 80016c0:	480a      	ldr	r0, [pc, #40]	; (80016ec <Rover_Initialize+0x44>)
 80016c2:	f002 fa07 	bl	8003ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_PWM_TIMER, TIM_CHANNEL_2);
 80016c6:	2104      	movs	r1, #4
 80016c8:	4808      	ldr	r0, [pc, #32]	; (80016ec <Rover_Initialize+0x44>)
 80016ca:	f002 fa03 	bl	8003ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_PWM_TIMER, TIM_CHANNEL_3);
 80016ce:	2108      	movs	r1, #8
 80016d0:	4806      	ldr	r0, [pc, #24]	; (80016ec <Rover_Initialize+0x44>)
 80016d2:	f002 f9ff 	bl	8003ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_PWM_TIMER, TIM_CHANNEL_4);
 80016d6:	210c      	movs	r1, #12
 80016d8:	4804      	ldr	r0, [pc, #16]	; (80016ec <Rover_Initialize+0x44>)
 80016da:	f002 f9fb 	bl	8003ad4 <HAL_TIM_PWM_Start>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200000fd 	.word	0x200000fd
 80016e8:	200000fc 	.word	0x200000fc
 80016ec:	20000190 	.word	0x20000190

080016f0 <Rover_Forward>:

void Rover_Forward(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_LEFT_FRONT_PIN | MOTOR_LEFT_BACK_PIN
 80016f4:	2201      	movs	r2, #1
 80016f6:	210f      	movs	r1, #15
 80016f8:	4803      	ldr	r0, [pc, #12]	; (8001708 <Rover_Forward+0x18>)
 80016fa:	f001 fb5d 	bl	8002db8 <HAL_GPIO_WritePin>
					| MOTOR_RIGHT_FRONT_PIN | MOTOR_RIGHT_BACK_PIN, GPIO_PIN_SET);
	Set_Speed();
 80016fe:	f000 f88b 	bl	8001818 <Set_Speed>
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40020000 	.word	0x40020000

0800170c <Rover_Backward>:

void Rover_Backward(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_LEFT_FRONT_PIN | MOTOR_LEFT_BACK_PIN
 8001710:	2200      	movs	r2, #0
 8001712:	210f      	movs	r1, #15
 8001714:	4803      	ldr	r0, [pc, #12]	; (8001724 <Rover_Backward+0x18>)
 8001716:	f001 fb4f 	bl	8002db8 <HAL_GPIO_WritePin>
					| MOTOR_RIGHT_FRONT_PIN | MOTOR_RIGHT_BACK_PIN, GPIO_PIN_RESET);
	Set_Speed();
 800171a:	f000 f87d 	bl	8001818 <Set_Speed>
}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40020000 	.word	0x40020000

08001728 <Rover_Right>:

void Rover_Right(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_LEFT_FRONT_PIN | MOTOR_LEFT_BACK_PIN, GPIO_PIN_SET);
 800172c:	2201      	movs	r2, #1
 800172e:	2105      	movs	r1, #5
 8001730:	4805      	ldr	r0, [pc, #20]	; (8001748 <Rover_Right+0x20>)
 8001732:	f001 fb41 	bl	8002db8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_RIGHT_FRONT_PIN | MOTOR_RIGHT_BACK_PIN, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	210a      	movs	r1, #10
 800173a:	4803      	ldr	r0, [pc, #12]	; (8001748 <Rover_Right+0x20>)
 800173c:	f001 fb3c 	bl	8002db8 <HAL_GPIO_WritePin>
	Set_Speed();
 8001740:	f000 f86a 	bl	8001818 <Set_Speed>
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40020000 	.word	0x40020000

0800174c <Rover_Left>:

void Rover_Left(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_LEFT_FRONT_PIN | MOTOR_LEFT_BACK_PIN, GPIO_PIN_RESET);
 8001750:	2200      	movs	r2, #0
 8001752:	2105      	movs	r1, #5
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <Rover_Left+0x20>)
 8001756:	f001 fb2f 	bl	8002db8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_RIGHT_FRONT_PIN | MOTOR_RIGHT_BACK_PIN, GPIO_PIN_SET);
 800175a:	2201      	movs	r2, #1
 800175c:	210a      	movs	r1, #10
 800175e:	4803      	ldr	r0, [pc, #12]	; (800176c <Rover_Left+0x20>)
 8001760:	f001 fb2a 	bl	8002db8 <HAL_GPIO_WritePin>
	Set_Speed();
 8001764:	f000 f858 	bl	8001818 <Set_Speed>
}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40020000 	.word	0x40020000

08001770 <Rover_Stop>:

void Rover_Stop(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	adjust_PWM_dutyCycle(MOTOR_PWM_TIMER, TIM_CHANNEL_1, 0);
 8001774:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80017a8 <Rover_Stop+0x38>
 8001778:	2100      	movs	r1, #0
 800177a:	480c      	ldr	r0, [pc, #48]	; (80017ac <Rover_Stop+0x3c>)
 800177c:	f000 f88c 	bl	8001898 <adjust_PWM_dutyCycle>
	adjust_PWM_dutyCycle(MOTOR_PWM_TIMER, TIM_CHANNEL_2, 0);
 8001780:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80017a8 <Rover_Stop+0x38>
 8001784:	2104      	movs	r1, #4
 8001786:	4809      	ldr	r0, [pc, #36]	; (80017ac <Rover_Stop+0x3c>)
 8001788:	f000 f886 	bl	8001898 <adjust_PWM_dutyCycle>
	adjust_PWM_dutyCycle(MOTOR_PWM_TIMER, TIM_CHANNEL_3, 0);
 800178c:	ed9f 0a06 	vldr	s0, [pc, #24]	; 80017a8 <Rover_Stop+0x38>
 8001790:	2108      	movs	r1, #8
 8001792:	4806      	ldr	r0, [pc, #24]	; (80017ac <Rover_Stop+0x3c>)
 8001794:	f000 f880 	bl	8001898 <adjust_PWM_dutyCycle>
	adjust_PWM_dutyCycle(MOTOR_PWM_TIMER, TIM_CHANNEL_4, 0);
 8001798:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80017a8 <Rover_Stop+0x38>
 800179c:	210c      	movs	r1, #12
 800179e:	4803      	ldr	r0, [pc, #12]	; (80017ac <Rover_Stop+0x3c>)
 80017a0:	f000 f87a 	bl	8001898 <adjust_PWM_dutyCycle>
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	00000000 	.word	0x00000000
 80017ac:	20000190 	.word	0x20000190

080017b0 <Rover_Change_Speed>:


void Rover_Change_Speed(float copySpeed)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	ed87 0a01 	vstr	s0, [r7, #4]
	if((uint8_t)copySpeed != speed && (uint8_t)copySpeed <= 100 && (uint8_t)copySpeed >= 0){
 80017ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80017be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017c2:	edc7 7a00 	vstr	s15, [r7]
 80017c6:	783b      	ldrb	r3, [r7, #0]
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	4b11      	ldr	r3, [pc, #68]	; (8001810 <Rover_Change_Speed+0x60>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d017      	beq.n	8001802 <Rover_Change_Speed+0x52>
 80017d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017da:	edc7 7a00 	vstr	s15, [r7]
 80017de:	783b      	ldrb	r3, [r7, #0]
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b64      	cmp	r3, #100	; 0x64
 80017e4:	d80d      	bhi.n	8001802 <Rover_Change_Speed+0x52>
		lastSpeed = speed;
 80017e6:	4b0a      	ldr	r3, [pc, #40]	; (8001810 <Rover_Change_Speed+0x60>)
 80017e8:	781a      	ldrb	r2, [r3, #0]
 80017ea:	4b0a      	ldr	r3, [pc, #40]	; (8001814 <Rover_Change_Speed+0x64>)
 80017ec:	701a      	strb	r2, [r3, #0]
		speed = copySpeed;
 80017ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80017f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017f6:	edc7 7a00 	vstr	s15, [r7]
 80017fa:	783b      	ldrb	r3, [r7, #0]
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	4b04      	ldr	r3, [pc, #16]	; (8001810 <Rover_Change_Speed+0x60>)
 8001800:	701a      	strb	r2, [r3, #0]
	}
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	200000fd 	.word	0x200000fd
 8001814:	200000fc 	.word	0x200000fc

08001818 <Set_Speed>:

static void Set_Speed(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
	if(lastSpeed != speed)
 800181c:	4b1b      	ldr	r3, [pc, #108]	; (800188c <Set_Speed+0x74>)
 800181e:	781a      	ldrb	r2, [r3, #0]
 8001820:	4b1b      	ldr	r3, [pc, #108]	; (8001890 <Set_Speed+0x78>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	429a      	cmp	r2, r3
 8001826:	d02f      	beq.n	8001888 <Set_Speed+0x70>
	{
		adjust_PWM_dutyCycle(MOTOR_PWM_TIMER, TIM_CHANNEL_1, speed);
 8001828:	4b19      	ldr	r3, [pc, #100]	; (8001890 <Set_Speed+0x78>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	ee07 3a90 	vmov	s15, r3
 8001830:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001834:	eeb0 0a67 	vmov.f32	s0, s15
 8001838:	2100      	movs	r1, #0
 800183a:	4816      	ldr	r0, [pc, #88]	; (8001894 <Set_Speed+0x7c>)
 800183c:	f000 f82c 	bl	8001898 <adjust_PWM_dutyCycle>
		adjust_PWM_dutyCycle(MOTOR_PWM_TIMER, TIM_CHANNEL_2, speed);
 8001840:	4b13      	ldr	r3, [pc, #76]	; (8001890 <Set_Speed+0x78>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	ee07 3a90 	vmov	s15, r3
 8001848:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800184c:	eeb0 0a67 	vmov.f32	s0, s15
 8001850:	2104      	movs	r1, #4
 8001852:	4810      	ldr	r0, [pc, #64]	; (8001894 <Set_Speed+0x7c>)
 8001854:	f000 f820 	bl	8001898 <adjust_PWM_dutyCycle>
		adjust_PWM_dutyCycle(MOTOR_PWM_TIMER, TIM_CHANNEL_3, speed);
 8001858:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <Set_Speed+0x78>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	ee07 3a90 	vmov	s15, r3
 8001860:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001864:	eeb0 0a67 	vmov.f32	s0, s15
 8001868:	2108      	movs	r1, #8
 800186a:	480a      	ldr	r0, [pc, #40]	; (8001894 <Set_Speed+0x7c>)
 800186c:	f000 f814 	bl	8001898 <adjust_PWM_dutyCycle>
		adjust_PWM_dutyCycle(MOTOR_PWM_TIMER, TIM_CHANNEL_4, speed);
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <Set_Speed+0x78>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	ee07 3a90 	vmov	s15, r3
 8001878:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800187c:	eeb0 0a67 	vmov.f32	s0, s15
 8001880:	210c      	movs	r1, #12
 8001882:	4804      	ldr	r0, [pc, #16]	; (8001894 <Set_Speed+0x7c>)
 8001884:	f000 f808 	bl	8001898 <adjust_PWM_dutyCycle>
	}
}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}
 800188c:	200000fc 	.word	0x200000fc
 8001890:	200000fd 	.word	0x200000fd
 8001894:	20000190 	.word	0x20000190

08001898 <adjust_PWM_dutyCycle>:


static void adjust_PWM_dutyCycle(TIM_HandleTypeDef* pwmHandle, uint32_t pwmChannel, float dutyCycle)
{
 8001898:	b480      	push	{r7}
 800189a:	b087      	sub	sp, #28
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	ed87 0a01 	vstr	s0, [r7, #4]
    // Calculate the new pulse width based on the duty cycle percentage
    uint32_t maxCCR = pwmHandle->Instance->ARR;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ac:	617b      	str	r3, [r7, #20]
    uint32_t newCCR = (uint32_t)((dutyCycle / 100.0f) * maxCCR);
 80018ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80018b2:	eddf 6a19 	vldr	s13, [pc, #100]	; 8001918 <adjust_PWM_dutyCycle+0x80>
 80018b6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	ee07 3a90 	vmov	s15, r3
 80018c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018cc:	ee17 3a90 	vmov	r3, s15
 80018d0:	613b      	str	r3, [r7, #16]

    // Update the CCR value for the specified channel
    __HAL_TIM_SET_COMPARE(pwmHandle, pwmChannel, newCCR);
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d104      	bne.n	80018e2 <adjust_PWM_dutyCycle+0x4a>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	635a      	str	r2, [r3, #52]	; 0x34
}
 80018e0:	e013      	b.n	800190a <adjust_PWM_dutyCycle+0x72>
    __HAL_TIM_SET_COMPARE(pwmHandle, pwmChannel, newCCR);
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	2b04      	cmp	r3, #4
 80018e6:	d104      	bne.n	80018f2 <adjust_PWM_dutyCycle+0x5a>
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	6393      	str	r3, [r2, #56]	; 0x38
}
 80018f0:	e00b      	b.n	800190a <adjust_PWM_dutyCycle+0x72>
    __HAL_TIM_SET_COMPARE(pwmHandle, pwmChannel, newCCR);
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	2b08      	cmp	r3, #8
 80018f6:	d104      	bne.n	8001902 <adjust_PWM_dutyCycle+0x6a>
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001900:	e003      	b.n	800190a <adjust_PWM_dutyCycle+0x72>
    __HAL_TIM_SET_COMPARE(pwmHandle, pwmChannel, newCCR);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	6413      	str	r3, [r2, #64]	; 0x40
}
 800190a:	bf00      	nop
 800190c:	371c      	adds	r7, #28
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	42c80000 	.word	0x42c80000

0800191c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	4b12      	ldr	r3, [pc, #72]	; (8001970 <HAL_MspInit+0x54>)
 8001928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192a:	4a11      	ldr	r2, [pc, #68]	; (8001970 <HAL_MspInit+0x54>)
 800192c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001930:	6453      	str	r3, [r2, #68]	; 0x44
 8001932:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <HAL_MspInit+0x54>)
 8001934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001936:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800193a:	607b      	str	r3, [r7, #4]
 800193c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	603b      	str	r3, [r7, #0]
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <HAL_MspInit+0x54>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	4a0a      	ldr	r2, [pc, #40]	; (8001970 <HAL_MspInit+0x54>)
 8001948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800194c:	6413      	str	r3, [r2, #64]	; 0x40
 800194e:	4b08      	ldr	r3, [pc, #32]	; (8001970 <HAL_MspInit+0x54>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001956:	603b      	str	r3, [r7, #0]
 8001958:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800195a:	2200      	movs	r2, #0
 800195c:	210f      	movs	r1, #15
 800195e:	f06f 0001 	mvn.w	r0, #1
 8001962:	f000 fcdb 	bl	800231c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001966:	bf00      	nop
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40023800 	.word	0x40023800

08001974 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b08c      	sub	sp, #48	; 0x30
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800197c:	2300      	movs	r3, #0
 800197e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001984:	2300      	movs	r3, #0
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	4b2e      	ldr	r3, [pc, #184]	; (8001a44 <HAL_InitTick+0xd0>)
 800198a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198c:	4a2d      	ldr	r2, [pc, #180]	; (8001a44 <HAL_InitTick+0xd0>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	6453      	str	r3, [r2, #68]	; 0x44
 8001994:	4b2b      	ldr	r3, [pc, #172]	; (8001a44 <HAL_InitTick+0xd0>)
 8001996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019a0:	f107 020c 	add.w	r2, r7, #12
 80019a4:	f107 0310 	add.w	r3, r7, #16
 80019a8:	4611      	mov	r1, r2
 80019aa:	4618      	mov	r0, r3
 80019ac:	f001 fe90 	bl	80036d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80019b0:	f001 fe7a 	bl	80036a8 <HAL_RCC_GetPCLK2Freq>
 80019b4:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019b8:	4a23      	ldr	r2, [pc, #140]	; (8001a48 <HAL_InitTick+0xd4>)
 80019ba:	fba2 2303 	umull	r2, r3, r2, r3
 80019be:	0c9b      	lsrs	r3, r3, #18
 80019c0:	3b01      	subs	r3, #1
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80019c4:	4b21      	ldr	r3, [pc, #132]	; (8001a4c <HAL_InitTick+0xd8>)
 80019c6:	4a22      	ldr	r2, [pc, #136]	; (8001a50 <HAL_InitTick+0xdc>)
 80019c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80019ca:	4b20      	ldr	r3, [pc, #128]	; (8001a4c <HAL_InitTick+0xd8>)
 80019cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019d0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80019d2:	4a1e      	ldr	r2, [pc, #120]	; (8001a4c <HAL_InitTick+0xd8>)
 80019d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80019d8:	4b1c      	ldr	r3, [pc, #112]	; (8001a4c <HAL_InitTick+0xd8>)
 80019da:	2200      	movs	r2, #0
 80019dc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019de:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <HAL_InitTick+0xd8>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019e4:	4b19      	ldr	r3, [pc, #100]	; (8001a4c <HAL_InitTick+0xd8>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80019ea:	4818      	ldr	r0, [pc, #96]	; (8001a4c <HAL_InitTick+0xd8>)
 80019ec:	f001 ff70 	bl	80038d0 <HAL_TIM_Base_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80019f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d11b      	bne.n	8001a36 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80019fe:	4813      	ldr	r0, [pc, #76]	; (8001a4c <HAL_InitTick+0xd8>)
 8001a00:	f001 ffb6 	bl	8003970 <HAL_TIM_Base_Start_IT>
 8001a04:	4603      	mov	r3, r0
 8001a06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001a0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d111      	bne.n	8001a36 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001a12:	2019      	movs	r0, #25
 8001a14:	f000 fc9e 	bl	8002354 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2b0f      	cmp	r3, #15
 8001a1c:	d808      	bhi.n	8001a30 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	6879      	ldr	r1, [r7, #4]
 8001a22:	2019      	movs	r0, #25
 8001a24:	f000 fc7a 	bl	800231c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a28:	4a0a      	ldr	r2, [pc, #40]	; (8001a54 <HAL_InitTick+0xe0>)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6013      	str	r3, [r2, #0]
 8001a2e:	e002      	b.n	8001a36 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001a36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3730      	adds	r7, #48	; 0x30
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40023800 	.word	0x40023800
 8001a48:	431bde83 	.word	0x431bde83
 8001a4c:	20000100 	.word	0x20000100
 8001a50:	40010000 	.word	0x40010000
 8001a54:	20000004 	.word	0x20000004

08001a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a5c:	e7fe      	b.n	8001a5c <NMI_Handler+0x4>

08001a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a62:	e7fe      	b.n	8001a62 <HardFault_Handler+0x4>

08001a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a68:	e7fe      	b.n	8001a68 <MemManage_Handler+0x4>

08001a6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a6e:	e7fe      	b.n	8001a6e <BusFault_Handler+0x4>

08001a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <UsageFault_Handler+0x4>

08001a76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a88:	4803      	ldr	r0, [pc, #12]	; (8001a98 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8001a8a:	f002 fa3d 	bl	8003f08 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8001a8e:	4803      	ldr	r0, [pc, #12]	; (8001a9c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001a90:	f002 fa3a 	bl	8003f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000100 	.word	0x20000100
 8001a9c:	200001d8 	.word	0x200001d8

08001aa0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001aa4:	4802      	ldr	r0, [pc, #8]	; (8001ab0 <TIM2_IRQHandler+0x10>)
 8001aa6:	f002 fa2f 	bl	8003f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20000148 	.word	0x20000148

08001ab4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ab8:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <SystemInit+0x20>)
 8001aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001abe:	4a05      	ldr	r2, [pc, #20]	; (8001ad4 <SystemInit+0x20>)
 8001ac0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ac4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim10;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ade:	f107 0310 	add.w	r3, r7, #16
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ae8:	463b      	mov	r3, r7
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001af4:	4b20      	ldr	r3, [pc, #128]	; (8001b78 <MX_TIM2_Init+0xa0>)
 8001af6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001afa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001afc:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <MX_TIM2_Init+0xa0>)
 8001afe:	2253      	movs	r2, #83	; 0x53
 8001b00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b02:	4b1d      	ldr	r3, [pc, #116]	; (8001b78 <MX_TIM2_Init+0xa0>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001b08:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <MX_TIM2_Init+0xa0>)
 8001b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8001b0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b10:	4b19      	ldr	r3, [pc, #100]	; (8001b78 <MX_TIM2_Init+0xa0>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b16:	4b18      	ldr	r3, [pc, #96]	; (8001b78 <MX_TIM2_Init+0xa0>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b1c:	4816      	ldr	r0, [pc, #88]	; (8001b78 <MX_TIM2_Init+0xa0>)
 8001b1e:	f002 f889 	bl	8003c34 <HAL_TIM_IC_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001b28:	f7ff fdb8 	bl	800169c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b34:	f107 0310 	add.w	r3, r7, #16
 8001b38:	4619      	mov	r1, r3
 8001b3a:	480f      	ldr	r0, [pc, #60]	; (8001b78 <MX_TIM2_Init+0xa0>)
 8001b3c:	f002 fff0 	bl	8004b20 <HAL_TIMEx_MasterConfigSynchronization>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001b46:	f7ff fda9 	bl	800169c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001b5a:	463b      	mov	r3, r7
 8001b5c:	2208      	movs	r2, #8
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4805      	ldr	r0, [pc, #20]	; (8001b78 <MX_TIM2_Init+0xa0>)
 8001b62:	f002 fac1 	bl	80040e8 <HAL_TIM_IC_ConfigChannel>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001b6c:	f7ff fd96 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b70:	bf00      	nop
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000148 	.word	0x20000148

08001b7c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b08a      	sub	sp, #40	; 0x28
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b82:	f107 0320 	add.w	r3, r7, #32
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]
 8001b94:	609a      	str	r2, [r3, #8]
 8001b96:	60da      	str	r2, [r3, #12]
 8001b98:	611a      	str	r2, [r3, #16]
 8001b9a:	615a      	str	r2, [r3, #20]
 8001b9c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b9e:	4b32      	ldr	r3, [pc, #200]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001ba0:	4a32      	ldr	r2, [pc, #200]	; (8001c6c <MX_TIM3_Init+0xf0>)
 8001ba2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ba4:	4b30      	ldr	r3, [pc, #192]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001baa:	4b2f      	ldr	r3, [pc, #188]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001bb0:	4b2d      	ldr	r3, [pc, #180]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001bb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bb6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb8:	4b2b      	ldr	r3, [pc, #172]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bbe:	4b2a      	ldr	r3, [pc, #168]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001bc4:	4828      	ldr	r0, [pc, #160]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001bc6:	f001 ff35 	bl	8003a34 <HAL_TIM_PWM_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001bd0:	f7ff fd64 	bl	800169c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bdc:	f107 0320 	add.w	r3, r7, #32
 8001be0:	4619      	mov	r1, r3
 8001be2:	4821      	ldr	r0, [pc, #132]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001be4:	f002 ff9c 	bl	8004b20 <HAL_TIMEx_MasterConfigSynchronization>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001bee:	f7ff fd55 	bl	800169c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bf2:	2360      	movs	r3, #96	; 0x60
 8001bf4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	2200      	movs	r2, #0
 8001c06:	4619      	mov	r1, r3
 8001c08:	4817      	ldr	r0, [pc, #92]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001c0a:	f002 fb09 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001c14:	f7ff fd42 	bl	800169c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	2204      	movs	r2, #4
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4812      	ldr	r0, [pc, #72]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001c20:	f002 fafe 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001c2a:	f7ff fd37 	bl	800169c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	2208      	movs	r2, #8
 8001c32:	4619      	mov	r1, r3
 8001c34:	480c      	ldr	r0, [pc, #48]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001c36:	f002 faf3 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001c40:	f7ff fd2c 	bl	800169c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c44:	1d3b      	adds	r3, r7, #4
 8001c46:	220c      	movs	r2, #12
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4807      	ldr	r0, [pc, #28]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001c4c:	f002 fae8 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001c56:	f7ff fd21 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c5a:	4803      	ldr	r0, [pc, #12]	; (8001c68 <MX_TIM3_Init+0xec>)
 8001c5c:	f000 f8c4 	bl	8001de8 <HAL_TIM_MspPostInit>

}
 8001c60:	bf00      	nop
 8001c62:	3728      	adds	r7, #40	; 0x28
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	20000190 	.word	0x20000190
 8001c6c:	40000400 	.word	0x40000400

08001c70 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001c74:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <MX_TIM10_Init+0x40>)
 8001c76:	4a0f      	ldr	r2, [pc, #60]	; (8001cb4 <MX_TIM10_Init+0x44>)
 8001c78:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 83;
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	; (8001cb0 <MX_TIM10_Init+0x40>)
 8001c7c:	2253      	movs	r2, #83	; 0x53
 8001c7e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c80:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <MX_TIM10_Init+0x40>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001c86:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <MX_TIM10_Init+0x40>)
 8001c88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c8c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c8e:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <MX_TIM10_Init+0x40>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <MX_TIM10_Init+0x40>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001c9a:	4805      	ldr	r0, [pc, #20]	; (8001cb0 <MX_TIM10_Init+0x40>)
 8001c9c:	f001 fe18 	bl	80038d0 <HAL_TIM_Base_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001ca6:	f7ff fcf9 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200001d8 	.word	0x200001d8
 8001cb4:	40014400 	.word	0x40014400

08001cb8 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	; 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	60da      	str	r2, [r3, #12]
 8001cce:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cd8:	d134      	bne.n	8001d44 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b1b      	ldr	r3, [pc, #108]	; (8001d4c <HAL_TIM_IC_MspInit+0x94>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	4a1a      	ldr	r2, [pc, #104]	; (8001d4c <HAL_TIM_IC_MspInit+0x94>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cea:	4b18      	ldr	r3, [pc, #96]	; (8001d4c <HAL_TIM_IC_MspInit+0x94>)
 8001cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <HAL_TIM_IC_MspInit+0x94>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a13      	ldr	r2, [pc, #76]	; (8001d4c <HAL_TIM_IC_MspInit+0x94>)
 8001d00:	f043 0302 	orr.w	r3, r3, #2
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <HAL_TIM_IC_MspInit+0x94>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d20:	2300      	movs	r3, #0
 8001d22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d24:	2301      	movs	r3, #1
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4808      	ldr	r0, [pc, #32]	; (8001d50 <HAL_TIM_IC_MspInit+0x98>)
 8001d30:	f000 febe 	bl	8002ab0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001d34:	2200      	movs	r2, #0
 8001d36:	2105      	movs	r1, #5
 8001d38:	201c      	movs	r0, #28
 8001d3a:	f000 faef 	bl	800231c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d3e:	201c      	movs	r0, #28
 8001d40:	f000 fb08 	bl	8002354 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d44:	bf00      	nop
 8001d46:	3728      	adds	r7, #40	; 0x28
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40020400 	.word	0x40020400

08001d54 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a0b      	ldr	r2, [pc, #44]	; (8001d90 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d10d      	bne.n	8001d82 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <HAL_TIM_PWM_MspInit+0x40>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	4a09      	ldr	r2, [pc, #36]	; (8001d94 <HAL_TIM_PWM_MspInit+0x40>)
 8001d70:	f043 0302 	orr.w	r3, r3, #2
 8001d74:	6413      	str	r3, [r2, #64]	; 0x40
 8001d76:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <HAL_TIM_PWM_MspInit+0x40>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d82:	bf00      	nop
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	40000400 	.word	0x40000400
 8001d94:	40023800 	.word	0x40023800

08001d98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a0e      	ldr	r2, [pc, #56]	; (8001de0 <HAL_TIM_Base_MspInit+0x48>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d115      	bne.n	8001dd6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	4b0d      	ldr	r3, [pc, #52]	; (8001de4 <HAL_TIM_Base_MspInit+0x4c>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db2:	4a0c      	ldr	r2, [pc, #48]	; (8001de4 <HAL_TIM_Base_MspInit+0x4c>)
 8001db4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001db8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dba:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <HAL_TIM_Base_MspInit+0x4c>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	210f      	movs	r1, #15
 8001dca:	2019      	movs	r0, #25
 8001dcc:	f000 faa6 	bl	800231c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001dd0:	2019      	movs	r0, #25
 8001dd2:	f000 fabf 	bl	8002354 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40014400 	.word	0x40014400
 8001de4:	40023800 	.word	0x40023800

08001de8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	; 0x28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a21      	ldr	r2, [pc, #132]	; (8001e8c <HAL_TIM_MspPostInit+0xa4>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d13b      	bne.n	8001e82 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	4b20      	ldr	r3, [pc, #128]	; (8001e90 <HAL_TIM_MspPostInit+0xa8>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e12:	4a1f      	ldr	r2, [pc, #124]	; (8001e90 <HAL_TIM_MspPostInit+0xa8>)
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1a:	4b1d      	ldr	r3, [pc, #116]	; (8001e90 <HAL_TIM_MspPostInit+0xa8>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	613b      	str	r3, [r7, #16]
 8001e24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	4b19      	ldr	r3, [pc, #100]	; (8001e90 <HAL_TIM_MspPostInit+0xa8>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	4a18      	ldr	r2, [pc, #96]	; (8001e90 <HAL_TIM_MspPostInit+0xa8>)
 8001e30:	f043 0302 	orr.w	r3, r3, #2
 8001e34:	6313      	str	r3, [r2, #48]	; 0x30
 8001e36:	4b16      	ldr	r3, [pc, #88]	; (8001e90 <HAL_TIM_MspPostInit+0xa8>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e42:	23c0      	movs	r3, #192	; 0xc0
 8001e44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e46:	2302      	movs	r3, #2
 8001e48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e52:	2302      	movs	r3, #2
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e56:	f107 0314 	add.w	r3, r7, #20
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	480d      	ldr	r0, [pc, #52]	; (8001e94 <HAL_TIM_MspPostInit+0xac>)
 8001e5e:	f000 fe27 	bl	8002ab0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e62:	2303      	movs	r3, #3
 8001e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	2302      	movs	r3, #2
 8001e68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e72:	2302      	movs	r3, #2
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e76:	f107 0314 	add.w	r3, r7, #20
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4806      	ldr	r0, [pc, #24]	; (8001e98 <HAL_TIM_MspPostInit+0xb0>)
 8001e7e:	f000 fe17 	bl	8002ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e82:	bf00      	nop
 8001e84:	3728      	adds	r7, #40	; 0x28
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40000400 	.word	0x40000400
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40020000 	.word	0x40020000
 8001e98:	40020400 	.word	0x40020400
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <HAL_TIM_IC_CaptureCallback>:
static volatile uint32_t IC_Difference = 0;



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	/* Capture rising edge */
	if(0 == isRisingCaptured)
 8001ea8:	4b49      	ldr	r3, [pc, #292]	; (8001fd0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d11a      	bne.n	8001ee8 <HAL_TIM_IC_CaptureCallback+0x48>
	{
		IC_Value1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001eb2:	2108      	movs	r1, #8
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f002 fa75 	bl	80043a4 <HAL_TIM_ReadCapturedValue>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	4a45      	ldr	r2, [pc, #276]	; (8001fd4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001ebe:	6013      	str	r3, [r2, #0]
		isRisingCaptured = 1;
 8001ec0:	4b43      	ldr	r3, [pc, #268]	; (8001fd0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6a1a      	ldr	r2, [r3, #32]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8001ed4:	621a      	str	r2, [r3, #32]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	6a1a      	ldr	r2, [r3, #32]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ee4:	621a      	str	r2, [r3, #32]
		__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC3);

		osSemaphoreRelease(USReadingHandle);
	}
	else{ /* Nothing */ }
}
 8001ee6:	e06b      	b.n	8001fc0 <HAL_TIM_IC_CaptureCallback+0x120>
	else if(1 == isRisingCaptured)
 8001ee8:	4b39      	ldr	r3, [pc, #228]	; (8001fd0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d166      	bne.n	8001fc0 <HAL_TIM_IC_CaptureCallback+0x120>
		IC_Value2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001ef2:	2108      	movs	r1, #8
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f002 fa55 	bl	80043a4 <HAL_TIM_ReadCapturedValue>
 8001efa:	4603      	mov	r3, r0
 8001efc:	4a36      	ldr	r2, [pc, #216]	; (8001fd8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001efe:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(htim, 0);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2200      	movs	r2, #0
 8001f06:	625a      	str	r2, [r3, #36]	; 0x24
		if(IC_Value2 > IC_Value1)
 8001f08:	4b33      	ldr	r3, [pc, #204]	; (8001fd8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	4b31      	ldr	r3, [pc, #196]	; (8001fd4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d907      	bls.n	8001f24 <HAL_TIM_IC_CaptureCallback+0x84>
			IC_Difference = IC_Value2 - IC_Value1;
 8001f14:	4b30      	ldr	r3, [pc, #192]	; (8001fd8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b2e      	ldr	r3, [pc, #184]	; (8001fd4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	4a2f      	ldr	r2, [pc, #188]	; (8001fdc <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001f20:	6013      	str	r3, [r2, #0]
 8001f22:	e00f      	b.n	8001f44 <HAL_TIM_IC_CaptureCallback+0xa4>
		else if(IC_Value1 > IC_Value2)
 8001f24:	4b2b      	ldr	r3, [pc, #172]	; (8001fd4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b2b      	ldr	r3, [pc, #172]	; (8001fd8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d909      	bls.n	8001f44 <HAL_TIM_IC_CaptureCallback+0xa4>
			IC_Difference = (0xFFFF - IC_Value1) + IC_Value2;
 8001f30:	4b29      	ldr	r3, [pc, #164]	; (8001fd8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b27      	ldr	r3, [pc, #156]	; (8001fd4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001f3e:	33ff      	adds	r3, #255	; 0xff
 8001f40:	4a26      	ldr	r2, [pc, #152]	; (8001fdc <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001f42:	6013      	str	r3, [r2, #0]
		distance = IC_Difference * 0.0173;
 8001f44:	4b25      	ldr	r3, [pc, #148]	; (8001fdc <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7fe fbb5 	bl	80006b8 <__aeabi_ui2d>
 8001f4e:	a31e      	add	r3, pc, #120	; (adr r3, 8001fc8 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f54:	f7fe f944 	bl	80001e0 <__aeabi_dmul>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	f7fe fc24 	bl	80007ac <__aeabi_d2uiz>
 8001f64:	4603      	mov	r3, r0
 8001f66:	b29a      	uxth	r2, r3
 8001f68:	4b1d      	ldr	r3, [pc, #116]	; (8001fe0 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001f6a:	801a      	strh	r2, [r3, #0]
		osMessageQueueReset(UltrasonicDistanceHandle);
 8001f6c:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f003 fe85 	bl	8005c80 <osMessageQueueReset>
		osMessageQueuePut(UltrasonicDistanceHandle, &distance, 1, 0);
 8001f76:	4b1b      	ldr	r3, [pc, #108]	; (8001fe4 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001f78:	6818      	ldr	r0, [r3, #0]
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	4918      	ldr	r1, [pc, #96]	; (8001fe0 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001f80:	f003 fdc0 	bl	8005b04 <osMessageQueuePut>
		isRisingCaptured = 0;
 8001f84:	4b12      	ldr	r3, [pc, #72]	; (8001fd0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_RISING);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	6a1a      	ldr	r2, [r3, #32]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8001f98:	621a      	str	r2, [r3, #32]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6a12      	ldr	r2, [r2, #32]
 8001fa4:	621a      	str	r2, [r3, #32]
		__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC3);
 8001fa6:	4b10      	ldr	r3, [pc, #64]	; (8001fe8 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	4b0e      	ldr	r3, [pc, #56]	; (8001fe8 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f022 0208 	bic.w	r2, r2, #8
 8001fb4:	60da      	str	r2, [r3, #12]
		osSemaphoreRelease(USReadingHandle);
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f003 fcea 	bl	8005994 <osSemaphoreRelease>
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	58e21965 	.word	0x58e21965
 8001fcc:	3f91b717 	.word	0x3f91b717
 8001fd0:	20000222 	.word	0x20000222
 8001fd4:	20000224 	.word	0x20000224
 8001fd8:	20000228 	.word	0x20000228
 8001fdc:	2000022c 	.word	0x2000022c
 8001fe0:	20000220 	.word	0x20000220
 8001fe4:	200000f4 	.word	0x200000f4
 8001fe8:	20000148 	.word	0x20000148
 8001fec:	200000f8 	.word	0x200000f8

08001ff0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ff4:	4b11      	ldr	r3, [pc, #68]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8001ff6:	4a12      	ldr	r2, [pc, #72]	; (8002040 <MX_USART1_UART_Init+0x50>)
 8001ff8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ffa:	4b10      	ldr	r3, [pc, #64]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8001ffc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002000:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002002:	4b0e      	ldr	r3, [pc, #56]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002004:	2200      	movs	r2, #0
 8002006:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002008:	4b0c      	ldr	r3, [pc, #48]	; (800203c <MX_USART1_UART_Init+0x4c>)
 800200a:	2200      	movs	r2, #0
 800200c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800200e:	4b0b      	ldr	r3, [pc, #44]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002010:	2200      	movs	r2, #0
 8002012:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002014:	4b09      	ldr	r3, [pc, #36]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002016:	220c      	movs	r2, #12
 8002018:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800201a:	4b08      	ldr	r3, [pc, #32]	; (800203c <MX_USART1_UART_Init+0x4c>)
 800201c:	2200      	movs	r2, #0
 800201e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002020:	4b06      	ldr	r3, [pc, #24]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002022:	2200      	movs	r2, #0
 8002024:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002026:	4805      	ldr	r0, [pc, #20]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002028:	f002 fdfc 	bl	8004c24 <HAL_UART_Init>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002032:	f7ff fb33 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000230 	.word	0x20000230
 8002040:	40011000 	.word	0x40011000

08002044 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08a      	sub	sp, #40	; 0x28
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	f107 0314 	add.w	r3, r7, #20
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a19      	ldr	r2, [pc, #100]	; (80020c8 <HAL_UART_MspInit+0x84>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d12c      	bne.n	80020c0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	4b18      	ldr	r3, [pc, #96]	; (80020cc <HAL_UART_MspInit+0x88>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206e:	4a17      	ldr	r2, [pc, #92]	; (80020cc <HAL_UART_MspInit+0x88>)
 8002070:	f043 0310 	orr.w	r3, r3, #16
 8002074:	6453      	str	r3, [r2, #68]	; 0x44
 8002076:	4b15      	ldr	r3, [pc, #84]	; (80020cc <HAL_UART_MspInit+0x88>)
 8002078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207a:	f003 0310 	and.w	r3, r3, #16
 800207e:	613b      	str	r3, [r7, #16]
 8002080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	4b11      	ldr	r3, [pc, #68]	; (80020cc <HAL_UART_MspInit+0x88>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a10      	ldr	r2, [pc, #64]	; (80020cc <HAL_UART_MspInit+0x88>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <HAL_UART_MspInit+0x88>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800209e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a4:	2302      	movs	r3, #2
 80020a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ac:	2303      	movs	r3, #3
 80020ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020b0:	2307      	movs	r3, #7
 80020b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4619      	mov	r1, r3
 80020ba:	4805      	ldr	r0, [pc, #20]	; (80020d0 <HAL_UART_MspInit+0x8c>)
 80020bc:	f000 fcf8 	bl	8002ab0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80020c0:	bf00      	nop
 80020c2:	3728      	adds	r7, #40	; 0x28
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40011000 	.word	0x40011000
 80020cc:	40023800 	.word	0x40023800
 80020d0:	40020000 	.word	0x40020000

080020d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80020d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800210c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020d8:	f7ff fcec 	bl	8001ab4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020dc:	480c      	ldr	r0, [pc, #48]	; (8002110 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020de:	490d      	ldr	r1, [pc, #52]	; (8002114 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020e0:	4a0d      	ldr	r2, [pc, #52]	; (8002118 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020e4:	e002      	b.n	80020ec <LoopCopyDataInit>

080020e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ea:	3304      	adds	r3, #4

080020ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020f0:	d3f9      	bcc.n	80020e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020f2:	4a0a      	ldr	r2, [pc, #40]	; (800211c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020f4:	4c0a      	ldr	r4, [pc, #40]	; (8002120 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f8:	e001      	b.n	80020fe <LoopFillZerobss>

080020fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020fc:	3204      	adds	r2, #4

080020fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002100:	d3fb      	bcc.n	80020fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002102:	f006 fe59 	bl	8008db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002106:	f7ff fa33 	bl	8001570 <main>
  bx  lr    
 800210a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800210c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002114:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002118:	08008fd8 	.word	0x08008fd8
  ldr r2, =_sbss
 800211c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002120:	20004dc4 	.word	0x20004dc4

08002124 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002124:	e7fe      	b.n	8002124 <ADC_IRQHandler>
	...

08002128 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800212c:	4b0e      	ldr	r3, [pc, #56]	; (8002168 <HAL_Init+0x40>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a0d      	ldr	r2, [pc, #52]	; (8002168 <HAL_Init+0x40>)
 8002132:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002136:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002138:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <HAL_Init+0x40>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a0a      	ldr	r2, [pc, #40]	; (8002168 <HAL_Init+0x40>)
 800213e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002142:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002144:	4b08      	ldr	r3, [pc, #32]	; (8002168 <HAL_Init+0x40>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a07      	ldr	r2, [pc, #28]	; (8002168 <HAL_Init+0x40>)
 800214a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800214e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002150:	2003      	movs	r0, #3
 8002152:	f000 f8d8 	bl	8002306 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002156:	200f      	movs	r0, #15
 8002158:	f7ff fc0c 	bl	8001974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800215c:	f7ff fbde 	bl	800191c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40023c00 	.word	0x40023c00

0800216c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002170:	4b06      	ldr	r3, [pc, #24]	; (800218c <HAL_IncTick+0x20>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	461a      	mov	r2, r3
 8002176:	4b06      	ldr	r3, [pc, #24]	; (8002190 <HAL_IncTick+0x24>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4413      	add	r3, r2
 800217c:	4a04      	ldr	r2, [pc, #16]	; (8002190 <HAL_IncTick+0x24>)
 800217e:	6013      	str	r3, [r2, #0]
}
 8002180:	bf00      	nop
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	20000008 	.word	0x20000008
 8002190:	20000278 	.word	0x20000278

08002194 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  return uwTick;
 8002198:	4b03      	ldr	r3, [pc, #12]	; (80021a8 <HAL_GetTick+0x14>)
 800219a:	681b      	ldr	r3, [r3, #0]
}
 800219c:	4618      	mov	r0, r3
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	20000278 	.word	0x20000278

080021ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021bc:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <__NVIC_SetPriorityGrouping+0x44>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021c8:	4013      	ands	r3, r2
 80021ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021de:	4a04      	ldr	r2, [pc, #16]	; (80021f0 <__NVIC_SetPriorityGrouping+0x44>)
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	60d3      	str	r3, [r2, #12]
}
 80021e4:	bf00      	nop
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	e000ed00 	.word	0xe000ed00

080021f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f8:	4b04      	ldr	r3, [pc, #16]	; (800220c <__NVIC_GetPriorityGrouping+0x18>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	0a1b      	lsrs	r3, r3, #8
 80021fe:	f003 0307 	and.w	r3, r3, #7
}
 8002202:	4618      	mov	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	e000ed00 	.word	0xe000ed00

08002210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800221a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221e:	2b00      	cmp	r3, #0
 8002220:	db0b      	blt.n	800223a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002222:	79fb      	ldrb	r3, [r7, #7]
 8002224:	f003 021f 	and.w	r2, r3, #31
 8002228:	4907      	ldr	r1, [pc, #28]	; (8002248 <__NVIC_EnableIRQ+0x38>)
 800222a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222e:	095b      	lsrs	r3, r3, #5
 8002230:	2001      	movs	r0, #1
 8002232:	fa00 f202 	lsl.w	r2, r0, r2
 8002236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000e100 	.word	0xe000e100

0800224c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	6039      	str	r1, [r7, #0]
 8002256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225c:	2b00      	cmp	r3, #0
 800225e:	db0a      	blt.n	8002276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	b2da      	uxtb	r2, r3
 8002264:	490c      	ldr	r1, [pc, #48]	; (8002298 <__NVIC_SetPriority+0x4c>)
 8002266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226a:	0112      	lsls	r2, r2, #4
 800226c:	b2d2      	uxtb	r2, r2
 800226e:	440b      	add	r3, r1
 8002270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002274:	e00a      	b.n	800228c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	b2da      	uxtb	r2, r3
 800227a:	4908      	ldr	r1, [pc, #32]	; (800229c <__NVIC_SetPriority+0x50>)
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	f003 030f 	and.w	r3, r3, #15
 8002282:	3b04      	subs	r3, #4
 8002284:	0112      	lsls	r2, r2, #4
 8002286:	b2d2      	uxtb	r2, r2
 8002288:	440b      	add	r3, r1
 800228a:	761a      	strb	r2, [r3, #24]
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	e000e100 	.word	0xe000e100
 800229c:	e000ed00 	.word	0xe000ed00

080022a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b089      	sub	sp, #36	; 0x24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f003 0307 	and.w	r3, r3, #7
 80022b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	f1c3 0307 	rsb	r3, r3, #7
 80022ba:	2b04      	cmp	r3, #4
 80022bc:	bf28      	it	cs
 80022be:	2304      	movcs	r3, #4
 80022c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	3304      	adds	r3, #4
 80022c6:	2b06      	cmp	r3, #6
 80022c8:	d902      	bls.n	80022d0 <NVIC_EncodePriority+0x30>
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	3b03      	subs	r3, #3
 80022ce:	e000      	b.n	80022d2 <NVIC_EncodePriority+0x32>
 80022d0:	2300      	movs	r3, #0
 80022d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d4:	f04f 32ff 	mov.w	r2, #4294967295
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	43da      	mvns	r2, r3
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	401a      	ands	r2, r3
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022e8:	f04f 31ff 	mov.w	r1, #4294967295
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	fa01 f303 	lsl.w	r3, r1, r3
 80022f2:	43d9      	mvns	r1, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f8:	4313      	orrs	r3, r2
         );
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3724      	adds	r7, #36	; 0x24
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7ff ff4c 	bl	80021ac <__NVIC_SetPriorityGrouping>
}
 8002314:	bf00      	nop
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
 8002328:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800232a:	2300      	movs	r3, #0
 800232c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800232e:	f7ff ff61 	bl	80021f4 <__NVIC_GetPriorityGrouping>
 8002332:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	68b9      	ldr	r1, [r7, #8]
 8002338:	6978      	ldr	r0, [r7, #20]
 800233a:	f7ff ffb1 	bl	80022a0 <NVIC_EncodePriority>
 800233e:	4602      	mov	r2, r0
 8002340:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002344:	4611      	mov	r1, r2
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff ff80 	bl	800224c <__NVIC_SetPriority>
}
 800234c:	bf00      	nop
 800234e:	3718      	adds	r7, #24
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800235e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff ff54 	bl	8002210 <__NVIC_EnableIRQ>
}
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e00e      	b.n	80023a0 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	795b      	ldrb	r3, [r3, #5]
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	d105      	bne.n	8002398 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f7fe ff1c 	bl	80011d0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b087      	sub	sp, #28
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80023b4:	2300      	movs	r3, #0
 80023b6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2202      	movs	r2, #2
 80023bc:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80023be:	2300      	movs	r3, #0
 80023c0:	617b      	str	r3, [r7, #20]
 80023c2:	e00a      	b.n	80023da <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	68ba      	ldr	r2, [r7, #8]
 80023ca:	441a      	add	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6812      	ldr	r2, [r2, #0]
 80023d2:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	3301      	adds	r3, #1
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	697a      	ldr	r2, [r7, #20]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d3f0      	bcc.n	80023c4 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2201      	movs	r2, #1
 80023ee:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80023f0:	693b      	ldr	r3, [r7, #16]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	371c      	adds	r7, #28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
	...

08002400 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002412:	4b23      	ldr	r3, [pc, #140]	; (80024a0 <HAL_FLASH_Program+0xa0>)
 8002414:	7e1b      	ldrb	r3, [r3, #24]
 8002416:	2b01      	cmp	r3, #1
 8002418:	d101      	bne.n	800241e <HAL_FLASH_Program+0x1e>
 800241a:	2302      	movs	r3, #2
 800241c:	e03b      	b.n	8002496 <HAL_FLASH_Program+0x96>
 800241e:	4b20      	ldr	r3, [pc, #128]	; (80024a0 <HAL_FLASH_Program+0xa0>)
 8002420:	2201      	movs	r2, #1
 8002422:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002424:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002428:	f000 f870 	bl	800250c <FLASH_WaitForLastOperation>
 800242c:	4603      	mov	r3, r0
 800242e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002430:	7dfb      	ldrb	r3, [r7, #23]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d12b      	bne.n	800248e <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d105      	bne.n	8002448 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800243c:	783b      	ldrb	r3, [r7, #0]
 800243e:	4619      	mov	r1, r3
 8002440:	68b8      	ldr	r0, [r7, #8]
 8002442:	f000 f91b 	bl	800267c <FLASH_Program_Byte>
 8002446:	e016      	b.n	8002476 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d105      	bne.n	800245a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800244e:	883b      	ldrh	r3, [r7, #0]
 8002450:	4619      	mov	r1, r3
 8002452:	68b8      	ldr	r0, [r7, #8]
 8002454:	f000 f8ee 	bl	8002634 <FLASH_Program_HalfWord>
 8002458:	e00d      	b.n	8002476 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2b02      	cmp	r3, #2
 800245e:	d105      	bne.n	800246c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	4619      	mov	r1, r3
 8002464:	68b8      	ldr	r0, [r7, #8]
 8002466:	f000 f8c3 	bl	80025f0 <FLASH_Program_Word>
 800246a:	e004      	b.n	8002476 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800246c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002470:	68b8      	ldr	r0, [r7, #8]
 8002472:	f000 f88b 	bl	800258c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002476:	f24c 3050 	movw	r0, #50000	; 0xc350
 800247a:	f000 f847 	bl	800250c <FLASH_WaitForLastOperation>
 800247e:	4603      	mov	r3, r0
 8002480:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002482:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <HAL_FLASH_Program+0xa4>)
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	4a07      	ldr	r2, [pc, #28]	; (80024a4 <HAL_FLASH_Program+0xa4>)
 8002488:	f023 0301 	bic.w	r3, r3, #1
 800248c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800248e:	4b04      	ldr	r3, [pc, #16]	; (80024a0 <HAL_FLASH_Program+0xa0>)
 8002490:	2200      	movs	r2, #0
 8002492:	761a      	strb	r2, [r3, #24]

  return status;
 8002494:	7dfb      	ldrb	r3, [r7, #23]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	2000027c 	.word	0x2000027c
 80024a4:	40023c00 	.word	0x40023c00

080024a8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80024ae:	2300      	movs	r3, #0
 80024b0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80024b2:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <HAL_FLASH_Unlock+0x38>)
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	da0b      	bge.n	80024d2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80024ba:	4b09      	ldr	r3, [pc, #36]	; (80024e0 <HAL_FLASH_Unlock+0x38>)
 80024bc:	4a09      	ldr	r2, [pc, #36]	; (80024e4 <HAL_FLASH_Unlock+0x3c>)
 80024be:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80024c0:	4b07      	ldr	r3, [pc, #28]	; (80024e0 <HAL_FLASH_Unlock+0x38>)
 80024c2:	4a09      	ldr	r2, [pc, #36]	; (80024e8 <HAL_FLASH_Unlock+0x40>)
 80024c4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80024c6:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <HAL_FLASH_Unlock+0x38>)
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	da01      	bge.n	80024d2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80024d2:	79fb      	ldrb	r3, [r7, #7]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr
 80024e0:	40023c00 	.word	0x40023c00
 80024e4:	45670123 	.word	0x45670123
 80024e8:	cdef89ab 	.word	0xcdef89ab

080024ec <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80024f0:	4b05      	ldr	r3, [pc, #20]	; (8002508 <HAL_FLASH_Lock+0x1c>)
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	4a04      	ldr	r2, [pc, #16]	; (8002508 <HAL_FLASH_Lock+0x1c>)
 80024f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80024fa:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	40023c00 	.word	0x40023c00

0800250c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002518:	4b1a      	ldr	r3, [pc, #104]	; (8002584 <FLASH_WaitForLastOperation+0x78>)
 800251a:	2200      	movs	r2, #0
 800251c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800251e:	f7ff fe39 	bl	8002194 <HAL_GetTick>
 8002522:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002524:	e010      	b.n	8002548 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800252c:	d00c      	beq.n	8002548 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d007      	beq.n	8002544 <FLASH_WaitForLastOperation+0x38>
 8002534:	f7ff fe2e 	bl	8002194 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	429a      	cmp	r2, r3
 8002542:	d201      	bcs.n	8002548 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e019      	b.n	800257c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002548:	4b0f      	ldr	r3, [pc, #60]	; (8002588 <FLASH_WaitForLastOperation+0x7c>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1e8      	bne.n	8002526 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <FLASH_WaitForLastOperation+0x7c>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	2b00      	cmp	r3, #0
 800255e:	d002      	beq.n	8002566 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002560:	4b09      	ldr	r3, [pc, #36]	; (8002588 <FLASH_WaitForLastOperation+0x7c>)
 8002562:	2201      	movs	r2, #1
 8002564:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002566:	4b08      	ldr	r3, [pc, #32]	; (8002588 <FLASH_WaitForLastOperation+0x7c>)
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002572:	f000 f8a5 	bl	80026c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e000      	b.n	800257c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800257a:	2300      	movs	r3, #0

}
 800257c:	4618      	mov	r0, r3
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	2000027c 	.word	0x2000027c
 8002588:	40023c00 	.word	0x40023c00

0800258c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002598:	4b14      	ldr	r3, [pc, #80]	; (80025ec <FLASH_Program_DoubleWord+0x60>)
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	4a13      	ldr	r2, [pc, #76]	; (80025ec <FLASH_Program_DoubleWord+0x60>)
 800259e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025a2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80025a4:	4b11      	ldr	r3, [pc, #68]	; (80025ec <FLASH_Program_DoubleWord+0x60>)
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	4a10      	ldr	r2, [pc, #64]	; (80025ec <FLASH_Program_DoubleWord+0x60>)
 80025aa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80025ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80025b0:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <FLASH_Program_DoubleWord+0x60>)
 80025b2:	691b      	ldr	r3, [r3, #16]
 80025b4:	4a0d      	ldr	r2, [pc, #52]	; (80025ec <FLASH_Program_DoubleWord+0x60>)
 80025b6:	f043 0301 	orr.w	r3, r3, #1
 80025ba:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80025c2:	f3bf 8f6f 	isb	sy
}
 80025c6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80025c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80025cc:	f04f 0200 	mov.w	r2, #0
 80025d0:	f04f 0300 	mov.w	r3, #0
 80025d4:	000a      	movs	r2, r1
 80025d6:	2300      	movs	r3, #0
 80025d8:	68f9      	ldr	r1, [r7, #12]
 80025da:	3104      	adds	r1, #4
 80025dc:	4613      	mov	r3, r2
 80025de:	600b      	str	r3, [r1, #0]
}
 80025e0:	bf00      	nop
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	40023c00 	.word	0x40023c00

080025f0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80025fa:	4b0d      	ldr	r3, [pc, #52]	; (8002630 <FLASH_Program_Word+0x40>)
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	4a0c      	ldr	r2, [pc, #48]	; (8002630 <FLASH_Program_Word+0x40>)
 8002600:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002604:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002606:	4b0a      	ldr	r3, [pc, #40]	; (8002630 <FLASH_Program_Word+0x40>)
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	4a09      	ldr	r2, [pc, #36]	; (8002630 <FLASH_Program_Word+0x40>)
 800260c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002610:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002612:	4b07      	ldr	r3, [pc, #28]	; (8002630 <FLASH_Program_Word+0x40>)
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	4a06      	ldr	r2, [pc, #24]	; (8002630 <FLASH_Program_Word+0x40>)
 8002618:	f043 0301 	orr.w	r3, r3, #1
 800261c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	601a      	str	r2, [r3, #0]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	40023c00 	.word	0x40023c00

08002634 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	460b      	mov	r3, r1
 800263e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002640:	4b0d      	ldr	r3, [pc, #52]	; (8002678 <FLASH_Program_HalfWord+0x44>)
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	4a0c      	ldr	r2, [pc, #48]	; (8002678 <FLASH_Program_HalfWord+0x44>)
 8002646:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800264a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800264c:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <FLASH_Program_HalfWord+0x44>)
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	4a09      	ldr	r2, [pc, #36]	; (8002678 <FLASH_Program_HalfWord+0x44>)
 8002652:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002656:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002658:	4b07      	ldr	r3, [pc, #28]	; (8002678 <FLASH_Program_HalfWord+0x44>)
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	4a06      	ldr	r2, [pc, #24]	; (8002678 <FLASH_Program_HalfWord+0x44>)
 800265e:	f043 0301 	orr.w	r3, r3, #1
 8002662:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	887a      	ldrh	r2, [r7, #2]
 8002668:	801a      	strh	r2, [r3, #0]
}
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	40023c00 	.word	0x40023c00

0800267c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002688:	4b0c      	ldr	r3, [pc, #48]	; (80026bc <FLASH_Program_Byte+0x40>)
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	4a0b      	ldr	r2, [pc, #44]	; (80026bc <FLASH_Program_Byte+0x40>)
 800268e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002692:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002694:	4b09      	ldr	r3, [pc, #36]	; (80026bc <FLASH_Program_Byte+0x40>)
 8002696:	4a09      	ldr	r2, [pc, #36]	; (80026bc <FLASH_Program_Byte+0x40>)
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800269c:	4b07      	ldr	r3, [pc, #28]	; (80026bc <FLASH_Program_Byte+0x40>)
 800269e:	691b      	ldr	r3, [r3, #16]
 80026a0:	4a06      	ldr	r2, [pc, #24]	; (80026bc <FLASH_Program_Byte+0x40>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	78fa      	ldrb	r2, [r7, #3]
 80026ac:	701a      	strb	r2, [r3, #0]
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	40023c00 	.word	0x40023c00

080026c0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80026c4:	4b2f      	ldr	r3, [pc, #188]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	f003 0310 	and.w	r3, r3, #16
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d008      	beq.n	80026e2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80026d0:	4b2d      	ldr	r3, [pc, #180]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 80026d2:	69db      	ldr	r3, [r3, #28]
 80026d4:	f043 0310 	orr.w	r3, r3, #16
 80026d8:	4a2b      	ldr	r2, [pc, #172]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 80026da:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80026dc:	4b29      	ldr	r3, [pc, #164]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 80026de:	2210      	movs	r2, #16
 80026e0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80026e2:	4b28      	ldr	r3, [pc, #160]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	f003 0320 	and.w	r3, r3, #32
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d008      	beq.n	8002700 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80026ee:	4b26      	ldr	r3, [pc, #152]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	f043 0308 	orr.w	r3, r3, #8
 80026f6:	4a24      	ldr	r2, [pc, #144]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 80026f8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80026fa:	4b22      	ldr	r3, [pc, #136]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 80026fc:	2220      	movs	r2, #32
 80026fe:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002700:	4b20      	ldr	r3, [pc, #128]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002708:	2b00      	cmp	r3, #0
 800270a:	d008      	beq.n	800271e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800270c:	4b1e      	ldr	r3, [pc, #120]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	f043 0304 	orr.w	r3, r3, #4
 8002714:	4a1c      	ldr	r2, [pc, #112]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 8002716:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002718:	4b1a      	ldr	r3, [pc, #104]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 800271a:	2240      	movs	r2, #64	; 0x40
 800271c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800271e:	4b19      	ldr	r3, [pc, #100]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002726:	2b00      	cmp	r3, #0
 8002728:	d008      	beq.n	800273c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800272a:	4b17      	ldr	r3, [pc, #92]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	f043 0302 	orr.w	r3, r3, #2
 8002732:	4a15      	ldr	r2, [pc, #84]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 8002734:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002736:	4b13      	ldr	r3, [pc, #76]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 8002738:	2280      	movs	r2, #128	; 0x80
 800273a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800273c:	4b11      	ldr	r3, [pc, #68]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002744:	2b00      	cmp	r3, #0
 8002746:	d009      	beq.n	800275c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002748:	4b0f      	ldr	r3, [pc, #60]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	4a0d      	ldr	r2, [pc, #52]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 8002752:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002754:	4b0b      	ldr	r3, [pc, #44]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 8002756:	f44f 7280 	mov.w	r2, #256	; 0x100
 800275a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800275c:	4b09      	ldr	r3, [pc, #36]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d008      	beq.n	800277a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002768:	4b07      	ldr	r3, [pc, #28]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 800276a:	69db      	ldr	r3, [r3, #28]
 800276c:	f043 0320 	orr.w	r3, r3, #32
 8002770:	4a05      	ldr	r2, [pc, #20]	; (8002788 <FLASH_SetErrorCode+0xc8>)
 8002772:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002774:	4b03      	ldr	r3, [pc, #12]	; (8002784 <FLASH_SetErrorCode+0xc4>)
 8002776:	2202      	movs	r2, #2
 8002778:	60da      	str	r2, [r3, #12]
  }
}
 800277a:	bf00      	nop
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	40023c00 	.word	0x40023c00
 8002788:	2000027c 	.word	0x2000027c

0800278c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800279e:	4b31      	ldr	r3, [pc, #196]	; (8002864 <HAL_FLASHEx_Erase+0xd8>)
 80027a0:	7e1b      	ldrb	r3, [r3, #24]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d101      	bne.n	80027aa <HAL_FLASHEx_Erase+0x1e>
 80027a6:	2302      	movs	r3, #2
 80027a8:	e058      	b.n	800285c <HAL_FLASHEx_Erase+0xd0>
 80027aa:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <HAL_FLASHEx_Erase+0xd8>)
 80027ac:	2201      	movs	r2, #1
 80027ae:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80027b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80027b4:	f7ff feaa 	bl	800250c <FLASH_WaitForLastOperation>
 80027b8:	4603      	mov	r3, r0
 80027ba:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d148      	bne.n	8002854 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	f04f 32ff 	mov.w	r2, #4294967295
 80027c8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d115      	bne.n	80027fe <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	4619      	mov	r1, r3
 80027de:	4610      	mov	r0, r2
 80027e0:	f000 f868 	bl	80028b4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80027e4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80027e8:	f7ff fe90 	bl	800250c <FLASH_WaitForLastOperation>
 80027ec:	4603      	mov	r3, r0
 80027ee:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80027f0:	4b1d      	ldr	r3, [pc, #116]	; (8002868 <HAL_FLASHEx_Erase+0xdc>)
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	4a1c      	ldr	r2, [pc, #112]	; (8002868 <HAL_FLASHEx_Erase+0xdc>)
 80027f6:	f023 0304 	bic.w	r3, r3, #4
 80027fa:	6113      	str	r3, [r2, #16]
 80027fc:	e028      	b.n	8002850 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	60bb      	str	r3, [r7, #8]
 8002804:	e01c      	b.n	8002840 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	b2db      	uxtb	r3, r3
 800280c:	4619      	mov	r1, r3
 800280e:	68b8      	ldr	r0, [r7, #8]
 8002810:	f000 f874 	bl	80028fc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002814:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002818:	f7ff fe78 	bl	800250c <FLASH_WaitForLastOperation>
 800281c:	4603      	mov	r3, r0
 800281e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002820:	4b11      	ldr	r3, [pc, #68]	; (8002868 <HAL_FLASHEx_Erase+0xdc>)
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	4a10      	ldr	r2, [pc, #64]	; (8002868 <HAL_FLASHEx_Erase+0xdc>)
 8002826:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800282a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800282c:	7bfb      	ldrb	r3, [r7, #15]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	68ba      	ldr	r2, [r7, #8]
 8002836:	601a      	str	r2, [r3, #0]
          break;
 8002838:	e00a      	b.n	8002850 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	3301      	adds	r3, #1
 800283e:	60bb      	str	r3, [r7, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	68da      	ldr	r2, [r3, #12]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	4413      	add	r3, r2
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	429a      	cmp	r2, r3
 800284e:	d3da      	bcc.n	8002806 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002850:	f000 f8e8 	bl	8002a24 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002854:	4b03      	ldr	r3, [pc, #12]	; (8002864 <HAL_FLASHEx_Erase+0xd8>)
 8002856:	2200      	movs	r2, #0
 8002858:	761a      	strb	r2, [r3, #24]

  return status;
 800285a:	7bfb      	ldrb	r3, [r7, #15]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	2000027c 	.word	0x2000027c
 8002868:	40023c00 	.word	0x40023c00

0800286c <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	220f      	movs	r2, #15
 8002878:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 800287a:	f000 f897 	bl	80029ac <FLASH_OB_GetWRP>
 800287e:	4603      	mov	r3, r0
 8002880:	461a      	mov	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8002886:	f000 f89d 	bl	80029c4 <FLASH_OB_GetRDP>
 800288a:	4603      	mov	r3, r0
 800288c:	461a      	mov	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8002892:	f000 f87b 	bl	800298c <FLASH_OB_GetUser>
 8002896:	4603      	mov	r3, r0
 8002898:	461a      	mov	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 800289e:	f000 f8b1 	bl	8002a04 <FLASH_OB_GetBOR>
 80028a2:	4603      	mov	r3, r0
 80028a4:	461a      	mov	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	615a      	str	r2, [r3, #20]
}
 80028aa:	bf00      	nop
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
	...

080028b4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	6039      	str	r1, [r7, #0]
 80028be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80028c0:	4b0d      	ldr	r3, [pc, #52]	; (80028f8 <FLASH_MassErase+0x44>)
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	4a0c      	ldr	r2, [pc, #48]	; (80028f8 <FLASH_MassErase+0x44>)
 80028c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80028cc:	4b0a      	ldr	r3, [pc, #40]	; (80028f8 <FLASH_MassErase+0x44>)
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	4a09      	ldr	r2, [pc, #36]	; (80028f8 <FLASH_MassErase+0x44>)
 80028d2:	f043 0304 	orr.w	r3, r3, #4
 80028d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80028d8:	4b07      	ldr	r3, [pc, #28]	; (80028f8 <FLASH_MassErase+0x44>)
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	021b      	lsls	r3, r3, #8
 80028e0:	4313      	orrs	r3, r2
 80028e2:	4a05      	ldr	r2, [pc, #20]	; (80028f8 <FLASH_MassErase+0x44>)
 80028e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028e8:	6113      	str	r3, [r2, #16]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	40023c00 	.word	0x40023c00

080028fc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002908:	2300      	movs	r3, #0
 800290a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800290c:	78fb      	ldrb	r3, [r7, #3]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d102      	bne.n	8002918 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	e010      	b.n	800293a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002918:	78fb      	ldrb	r3, [r7, #3]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d103      	bne.n	8002926 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800291e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	e009      	b.n	800293a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002926:	78fb      	ldrb	r3, [r7, #3]
 8002928:	2b02      	cmp	r3, #2
 800292a:	d103      	bne.n	8002934 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800292c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002930:	60fb      	str	r3, [r7, #12]
 8002932:	e002      	b.n	800293a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002934:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002938:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800293a:	4b13      	ldr	r3, [pc, #76]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	4a12      	ldr	r2, [pc, #72]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 8002940:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002944:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 8002948:	691a      	ldr	r2, [r3, #16]
 800294a:	490f      	ldr	r1, [pc, #60]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4313      	orrs	r3, r2
 8002950:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002952:	4b0d      	ldr	r3, [pc, #52]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	4a0c      	ldr	r2, [pc, #48]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 8002958:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800295c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800295e:	4b0a      	ldr	r3, [pc, #40]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 8002960:	691a      	ldr	r2, [r3, #16]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	4313      	orrs	r3, r2
 8002968:	4a07      	ldr	r2, [pc, #28]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 800296a:	f043 0302 	orr.w	r3, r3, #2
 800296e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002970:	4b05      	ldr	r3, [pc, #20]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	4a04      	ldr	r2, [pc, #16]	; (8002988 <FLASH_Erase_Sector+0x8c>)
 8002976:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800297a:	6113      	str	r3, [r2, #16]
}
 800297c:	bf00      	nop
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	40023c00 	.word	0x40023c00

0800298c <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 8002990:	4b05      	ldr	r3, [pc, #20]	; (80029a8 <FLASH_OB_GetUser+0x1c>)
 8002992:	695b      	ldr	r3, [r3, #20]
 8002994:	b2db      	uxtb	r3, r3
 8002996:	f023 031f 	bic.w	r3, r3, #31
 800299a:	b2db      	uxtb	r3, r3
}
 800299c:	4618      	mov	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	40023c00 	.word	0x40023c00

080029ac <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 80029b0:	4b03      	ldr	r3, [pc, #12]	; (80029c0 <FLASH_OB_GetWRP+0x14>)
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	b29b      	uxth	r3, r3
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	40023c16 	.word	0x40023c16

080029c4 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 80029ca:	23aa      	movs	r3, #170	; 0xaa
 80029cc:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 80029ce:	4b0c      	ldr	r3, [pc, #48]	; (8002a00 <FLASH_OB_GetRDP+0x3c>)
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	2bcc      	cmp	r3, #204	; 0xcc
 80029d6:	d102      	bne.n	80029de <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 80029d8:	23cc      	movs	r3, #204	; 0xcc
 80029da:	71fb      	strb	r3, [r7, #7]
 80029dc:	e009      	b.n	80029f2 <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 80029de:	4b08      	ldr	r3, [pc, #32]	; (8002a00 <FLASH_OB_GetRDP+0x3c>)
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2baa      	cmp	r3, #170	; 0xaa
 80029e6:	d102      	bne.n	80029ee <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 80029e8:	23aa      	movs	r3, #170	; 0xaa
 80029ea:	71fb      	strb	r3, [r7, #7]
 80029ec:	e001      	b.n	80029f2 <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 80029ee:	2355      	movs	r3, #85	; 0x55
 80029f0:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 80029f2:	79fb      	ldrb	r3, [r7, #7]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	40023c15 	.word	0x40023c15

08002a04 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002a08:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <FLASH_OB_GetBOR+0x1c>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	f003 030c 	and.w	r3, r3, #12
 8002a12:	b2db      	uxtb	r3, r3
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	40023c14 	.word	0x40023c14

08002a24 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002a28:	4b20      	ldr	r3, [pc, #128]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d017      	beq.n	8002a64 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002a34:	4b1d      	ldr	r3, [pc, #116]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a1c      	ldr	r2, [pc, #112]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a3a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a3e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002a40:	4b1a      	ldr	r3, [pc, #104]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a19      	ldr	r2, [pc, #100]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a4a:	6013      	str	r3, [r2, #0]
 8002a4c:	4b17      	ldr	r3, [pc, #92]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a16      	ldr	r2, [pc, #88]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002a56:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a58:	4b14      	ldr	r3, [pc, #80]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a13      	ldr	r2, [pc, #76]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a62:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002a64:	4b11      	ldr	r3, [pc, #68]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d017      	beq.n	8002aa0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002a70:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a0d      	ldr	r2, [pc, #52]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a7a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002a7c:	4b0b      	ldr	r3, [pc, #44]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a0a      	ldr	r2, [pc, #40]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a82:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	4b08      	ldr	r3, [pc, #32]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a07      	ldr	r2, [pc, #28]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a92:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a94:	4b05      	ldr	r3, [pc, #20]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a04      	ldr	r2, [pc, #16]	; (8002aac <FLASH_FlushCaches+0x88>)
 8002a9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a9e:	6013      	str	r3, [r2, #0]
  }
}
 8002aa0:	bf00      	nop
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40023c00 	.word	0x40023c00

08002ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b089      	sub	sp, #36	; 0x24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61fb      	str	r3, [r7, #28]
 8002aca:	e159      	b.n	8002d80 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002acc:	2201      	movs	r2, #1
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	4013      	ands	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	f040 8148 	bne.w	8002d7a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d005      	beq.n	8002b02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d130      	bne.n	8002b64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	2203      	movs	r2, #3
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43db      	mvns	r3, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4013      	ands	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	68da      	ldr	r2, [r3, #12]
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b38:	2201      	movs	r2, #1
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	43db      	mvns	r3, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4013      	ands	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	091b      	lsrs	r3, r3, #4
 8002b4e:	f003 0201 	and.w	r2, r3, #1
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f003 0303 	and.w	r3, r3, #3
 8002b6c:	2b03      	cmp	r3, #3
 8002b6e:	d017      	beq.n	8002ba0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	2203      	movs	r2, #3
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	43db      	mvns	r3, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f003 0303 	and.w	r3, r3, #3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d123      	bne.n	8002bf4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	08da      	lsrs	r2, r3, #3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3208      	adds	r2, #8
 8002bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	220f      	movs	r2, #15
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	691a      	ldr	r2, [r3, #16]
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	f003 0307 	and.w	r3, r3, #7
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	08da      	lsrs	r2, r3, #3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	3208      	adds	r2, #8
 8002bee:	69b9      	ldr	r1, [r7, #24]
 8002bf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	2203      	movs	r2, #3
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	43db      	mvns	r3, r3
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	4013      	ands	r3, r2
 8002c0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 0203 	and.w	r2, r3, #3
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f000 80a2 	beq.w	8002d7a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	4b57      	ldr	r3, [pc, #348]	; (8002d98 <HAL_GPIO_Init+0x2e8>)
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3e:	4a56      	ldr	r2, [pc, #344]	; (8002d98 <HAL_GPIO_Init+0x2e8>)
 8002c40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c44:	6453      	str	r3, [r2, #68]	; 0x44
 8002c46:	4b54      	ldr	r3, [pc, #336]	; (8002d98 <HAL_GPIO_Init+0x2e8>)
 8002c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c4e:	60fb      	str	r3, [r7, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c52:	4a52      	ldr	r2, [pc, #328]	; (8002d9c <HAL_GPIO_Init+0x2ec>)
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	089b      	lsrs	r3, r3, #2
 8002c58:	3302      	adds	r3, #2
 8002c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	220f      	movs	r2, #15
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	4013      	ands	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a49      	ldr	r2, [pc, #292]	; (8002da0 <HAL_GPIO_Init+0x2f0>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d019      	beq.n	8002cb2 <HAL_GPIO_Init+0x202>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a48      	ldr	r2, [pc, #288]	; (8002da4 <HAL_GPIO_Init+0x2f4>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d013      	beq.n	8002cae <HAL_GPIO_Init+0x1fe>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a47      	ldr	r2, [pc, #284]	; (8002da8 <HAL_GPIO_Init+0x2f8>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d00d      	beq.n	8002caa <HAL_GPIO_Init+0x1fa>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a46      	ldr	r2, [pc, #280]	; (8002dac <HAL_GPIO_Init+0x2fc>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d007      	beq.n	8002ca6 <HAL_GPIO_Init+0x1f6>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a45      	ldr	r2, [pc, #276]	; (8002db0 <HAL_GPIO_Init+0x300>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d101      	bne.n	8002ca2 <HAL_GPIO_Init+0x1f2>
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	e008      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002ca2:	2307      	movs	r3, #7
 8002ca4:	e006      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e004      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002caa:	2302      	movs	r3, #2
 8002cac:	e002      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	69fa      	ldr	r2, [r7, #28]
 8002cb6:	f002 0203 	and.w	r2, r2, #3
 8002cba:	0092      	lsls	r2, r2, #2
 8002cbc:	4093      	lsls	r3, r2
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cc4:	4935      	ldr	r1, [pc, #212]	; (8002d9c <HAL_GPIO_Init+0x2ec>)
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	089b      	lsrs	r3, r3, #2
 8002cca:	3302      	adds	r3, #2
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cd2:	4b38      	ldr	r3, [pc, #224]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cf6:	4a2f      	ldr	r2, [pc, #188]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cfc:	4b2d      	ldr	r3, [pc, #180]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	43db      	mvns	r3, r3
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d20:	4a24      	ldr	r2, [pc, #144]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d26:	4b23      	ldr	r3, [pc, #140]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	4013      	ands	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d4a:	4a1a      	ldr	r2, [pc, #104]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d50:	4b18      	ldr	r3, [pc, #96]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d74:	4a0f      	ldr	r2, [pc, #60]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	61fb      	str	r3, [r7, #28]
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	2b0f      	cmp	r3, #15
 8002d84:	f67f aea2 	bls.w	8002acc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	3724      	adds	r7, #36	; 0x24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40013800 	.word	0x40013800
 8002da0:	40020000 	.word	0x40020000
 8002da4:	40020400 	.word	0x40020400
 8002da8:	40020800 	.word	0x40020800
 8002dac:	40020c00 	.word	0x40020c00
 8002db0:	40021000 	.word	0x40021000
 8002db4:	40013c00 	.word	0x40013c00

08002db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	807b      	strh	r3, [r7, #2]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dc8:	787b      	ldrb	r3, [r7, #1]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d003      	beq.n	8002dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dce:	887a      	ldrh	r2, [r7, #2]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dd4:	e003      	b.n	8002dde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dd6:	887b      	ldrh	r3, [r7, #2]
 8002dd8:	041a      	lsls	r2, r3, #16
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	619a      	str	r2, [r3, #24]
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b085      	sub	sp, #20
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
 8002df2:	460b      	mov	r3, r1
 8002df4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002dfc:	887a      	ldrh	r2, [r7, #2]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4013      	ands	r3, r2
 8002e02:	041a      	lsls	r2, r3, #16
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	43d9      	mvns	r1, r3
 8002e08:	887b      	ldrh	r3, [r7, #2]
 8002e0a:	400b      	ands	r3, r1
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	619a      	str	r2, [r3, #24]
}
 8002e12:	bf00      	nop
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
	...

08002e20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e267      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d075      	beq.n	8002f2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e3e:	4b88      	ldr	r3, [pc, #544]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 030c 	and.w	r3, r3, #12
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d00c      	beq.n	8002e64 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e4a:	4b85      	ldr	r3, [pc, #532]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e52:	2b08      	cmp	r3, #8
 8002e54:	d112      	bne.n	8002e7c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e56:	4b82      	ldr	r3, [pc, #520]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e62:	d10b      	bne.n	8002e7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e64:	4b7e      	ldr	r3, [pc, #504]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d05b      	beq.n	8002f28 <HAL_RCC_OscConfig+0x108>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d157      	bne.n	8002f28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e242      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e84:	d106      	bne.n	8002e94 <HAL_RCC_OscConfig+0x74>
 8002e86:	4b76      	ldr	r3, [pc, #472]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a75      	ldr	r2, [pc, #468]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e90:	6013      	str	r3, [r2, #0]
 8002e92:	e01d      	b.n	8002ed0 <HAL_RCC_OscConfig+0xb0>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e9c:	d10c      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x98>
 8002e9e:	4b70      	ldr	r3, [pc, #448]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a6f      	ldr	r2, [pc, #444]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002ea4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ea8:	6013      	str	r3, [r2, #0]
 8002eaa:	4b6d      	ldr	r3, [pc, #436]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a6c      	ldr	r2, [pc, #432]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002eb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb4:	6013      	str	r3, [r2, #0]
 8002eb6:	e00b      	b.n	8002ed0 <HAL_RCC_OscConfig+0xb0>
 8002eb8:	4b69      	ldr	r3, [pc, #420]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a68      	ldr	r2, [pc, #416]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002ebe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ec2:	6013      	str	r3, [r2, #0]
 8002ec4:	4b66      	ldr	r3, [pc, #408]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a65      	ldr	r2, [pc, #404]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002eca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ece:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d013      	beq.n	8002f00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed8:	f7ff f95c 	bl	8002194 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee0:	f7ff f958 	bl	8002194 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b64      	cmp	r3, #100	; 0x64
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e207      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef2:	4b5b      	ldr	r3, [pc, #364]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0f0      	beq.n	8002ee0 <HAL_RCC_OscConfig+0xc0>
 8002efe:	e014      	b.n	8002f2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f00:	f7ff f948 	bl	8002194 <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f08:	f7ff f944 	bl	8002194 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b64      	cmp	r3, #100	; 0x64
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e1f3      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f1a:	4b51      	ldr	r3, [pc, #324]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f0      	bne.n	8002f08 <HAL_RCC_OscConfig+0xe8>
 8002f26:	e000      	b.n	8002f2a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d063      	beq.n	8002ffe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f36:	4b4a      	ldr	r3, [pc, #296]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f003 030c 	and.w	r3, r3, #12
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d00b      	beq.n	8002f5a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f42:	4b47      	ldr	r3, [pc, #284]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f4a:	2b08      	cmp	r3, #8
 8002f4c:	d11c      	bne.n	8002f88 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f4e:	4b44      	ldr	r3, [pc, #272]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d116      	bne.n	8002f88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f5a:	4b41      	ldr	r3, [pc, #260]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d005      	beq.n	8002f72 <HAL_RCC_OscConfig+0x152>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d001      	beq.n	8002f72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e1c7      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f72:	4b3b      	ldr	r3, [pc, #236]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	4937      	ldr	r1, [pc, #220]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f86:	e03a      	b.n	8002ffe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d020      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f90:	4b34      	ldr	r3, [pc, #208]	; (8003064 <HAL_RCC_OscConfig+0x244>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f96:	f7ff f8fd 	bl	8002194 <HAL_GetTick>
 8002f9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f9c:	e008      	b.n	8002fb0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f9e:	f7ff f8f9 	bl	8002194 <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d901      	bls.n	8002fb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e1a8      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb0:	4b2b      	ldr	r3, [pc, #172]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d0f0      	beq.n	8002f9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fbc:	4b28      	ldr	r3, [pc, #160]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	4925      	ldr	r1, [pc, #148]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	600b      	str	r3, [r1, #0]
 8002fd0:	e015      	b.n	8002ffe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fd2:	4b24      	ldr	r3, [pc, #144]	; (8003064 <HAL_RCC_OscConfig+0x244>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd8:	f7ff f8dc 	bl	8002194 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fe0:	f7ff f8d8 	bl	8002194 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e187      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ff2:	4b1b      	ldr	r3, [pc, #108]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1f0      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0308 	and.w	r3, r3, #8
 8003006:	2b00      	cmp	r3, #0
 8003008:	d036      	beq.n	8003078 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	695b      	ldr	r3, [r3, #20]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d016      	beq.n	8003040 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003012:	4b15      	ldr	r3, [pc, #84]	; (8003068 <HAL_RCC_OscConfig+0x248>)
 8003014:	2201      	movs	r2, #1
 8003016:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003018:	f7ff f8bc 	bl	8002194 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003020:	f7ff f8b8 	bl	8002194 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e167      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003032:	4b0b      	ldr	r3, [pc, #44]	; (8003060 <HAL_RCC_OscConfig+0x240>)
 8003034:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0x200>
 800303e:	e01b      	b.n	8003078 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003040:	4b09      	ldr	r3, [pc, #36]	; (8003068 <HAL_RCC_OscConfig+0x248>)
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003046:	f7ff f8a5 	bl	8002194 <HAL_GetTick>
 800304a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800304c:	e00e      	b.n	800306c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800304e:	f7ff f8a1 	bl	8002194 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b02      	cmp	r3, #2
 800305a:	d907      	bls.n	800306c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e150      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
 8003060:	40023800 	.word	0x40023800
 8003064:	42470000 	.word	0x42470000
 8003068:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800306c:	4b88      	ldr	r3, [pc, #544]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 800306e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1ea      	bne.n	800304e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b00      	cmp	r3, #0
 8003082:	f000 8097 	beq.w	80031b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003086:	2300      	movs	r3, #0
 8003088:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800308a:	4b81      	ldr	r3, [pc, #516]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10f      	bne.n	80030b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003096:	2300      	movs	r3, #0
 8003098:	60bb      	str	r3, [r7, #8]
 800309a:	4b7d      	ldr	r3, [pc, #500]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	4a7c      	ldr	r2, [pc, #496]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 80030a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030a4:	6413      	str	r3, [r2, #64]	; 0x40
 80030a6:	4b7a      	ldr	r3, [pc, #488]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 80030a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ae:	60bb      	str	r3, [r7, #8]
 80030b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030b2:	2301      	movs	r3, #1
 80030b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030b6:	4b77      	ldr	r3, [pc, #476]	; (8003294 <HAL_RCC_OscConfig+0x474>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d118      	bne.n	80030f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030c2:	4b74      	ldr	r3, [pc, #464]	; (8003294 <HAL_RCC_OscConfig+0x474>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a73      	ldr	r2, [pc, #460]	; (8003294 <HAL_RCC_OscConfig+0x474>)
 80030c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ce:	f7ff f861 	bl	8002194 <HAL_GetTick>
 80030d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d4:	e008      	b.n	80030e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030d6:	f7ff f85d 	bl	8002194 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e10c      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e8:	4b6a      	ldr	r3, [pc, #424]	; (8003294 <HAL_RCC_OscConfig+0x474>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0f0      	beq.n	80030d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d106      	bne.n	800310a <HAL_RCC_OscConfig+0x2ea>
 80030fc:	4b64      	ldr	r3, [pc, #400]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 80030fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003100:	4a63      	ldr	r2, [pc, #396]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 8003102:	f043 0301 	orr.w	r3, r3, #1
 8003106:	6713      	str	r3, [r2, #112]	; 0x70
 8003108:	e01c      	b.n	8003144 <HAL_RCC_OscConfig+0x324>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	2b05      	cmp	r3, #5
 8003110:	d10c      	bne.n	800312c <HAL_RCC_OscConfig+0x30c>
 8003112:	4b5f      	ldr	r3, [pc, #380]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 8003114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003116:	4a5e      	ldr	r2, [pc, #376]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 8003118:	f043 0304 	orr.w	r3, r3, #4
 800311c:	6713      	str	r3, [r2, #112]	; 0x70
 800311e:	4b5c      	ldr	r3, [pc, #368]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 8003120:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003122:	4a5b      	ldr	r2, [pc, #364]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 8003124:	f043 0301 	orr.w	r3, r3, #1
 8003128:	6713      	str	r3, [r2, #112]	; 0x70
 800312a:	e00b      	b.n	8003144 <HAL_RCC_OscConfig+0x324>
 800312c:	4b58      	ldr	r3, [pc, #352]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 800312e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003130:	4a57      	ldr	r2, [pc, #348]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 8003132:	f023 0301 	bic.w	r3, r3, #1
 8003136:	6713      	str	r3, [r2, #112]	; 0x70
 8003138:	4b55      	ldr	r3, [pc, #340]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 800313a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800313c:	4a54      	ldr	r2, [pc, #336]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 800313e:	f023 0304 	bic.w	r3, r3, #4
 8003142:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d015      	beq.n	8003178 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800314c:	f7ff f822 	bl	8002194 <HAL_GetTick>
 8003150:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003152:	e00a      	b.n	800316a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003154:	f7ff f81e 	bl	8002194 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003162:	4293      	cmp	r3, r2
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e0cb      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800316a:	4b49      	ldr	r3, [pc, #292]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 800316c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d0ee      	beq.n	8003154 <HAL_RCC_OscConfig+0x334>
 8003176:	e014      	b.n	80031a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003178:	f7ff f80c 	bl	8002194 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800317e:	e00a      	b.n	8003196 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003180:	f7ff f808 	bl	8002194 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	f241 3288 	movw	r2, #5000	; 0x1388
 800318e:	4293      	cmp	r3, r2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e0b5      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003196:	4b3e      	ldr	r3, [pc, #248]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 8003198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1ee      	bne.n	8003180 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031a2:	7dfb      	ldrb	r3, [r7, #23]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d105      	bne.n	80031b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a8:	4b39      	ldr	r3, [pc, #228]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 80031aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ac:	4a38      	ldr	r2, [pc, #224]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 80031ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	f000 80a1 	beq.w	8003300 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031be:	4b34      	ldr	r3, [pc, #208]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f003 030c 	and.w	r3, r3, #12
 80031c6:	2b08      	cmp	r3, #8
 80031c8:	d05c      	beq.n	8003284 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d141      	bne.n	8003256 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031d2:	4b31      	ldr	r3, [pc, #196]	; (8003298 <HAL_RCC_OscConfig+0x478>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d8:	f7fe ffdc 	bl	8002194 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e0:	f7fe ffd8 	bl	8002194 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e087      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031f2:	4b27      	ldr	r3, [pc, #156]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f0      	bne.n	80031e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	69da      	ldr	r2, [r3, #28]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	431a      	orrs	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320c:	019b      	lsls	r3, r3, #6
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003214:	085b      	lsrs	r3, r3, #1
 8003216:	3b01      	subs	r3, #1
 8003218:	041b      	lsls	r3, r3, #16
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003220:	061b      	lsls	r3, r3, #24
 8003222:	491b      	ldr	r1, [pc, #108]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 8003224:	4313      	orrs	r3, r2
 8003226:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003228:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <HAL_RCC_OscConfig+0x478>)
 800322a:	2201      	movs	r2, #1
 800322c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322e:	f7fe ffb1 	bl	8002194 <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003236:	f7fe ffad 	bl	8002194 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e05c      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003248:	4b11      	ldr	r3, [pc, #68]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0f0      	beq.n	8003236 <HAL_RCC_OscConfig+0x416>
 8003254:	e054      	b.n	8003300 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003256:	4b10      	ldr	r3, [pc, #64]	; (8003298 <HAL_RCC_OscConfig+0x478>)
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7fe ff9a 	bl	8002194 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003264:	f7fe ff96 	bl	8002194 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e045      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003276:	4b06      	ldr	r3, [pc, #24]	; (8003290 <HAL_RCC_OscConfig+0x470>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0x444>
 8003282:	e03d      	b.n	8003300 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d107      	bne.n	800329c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e038      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
 8003290:	40023800 	.word	0x40023800
 8003294:	40007000 	.word	0x40007000
 8003298:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800329c:	4b1b      	ldr	r3, [pc, #108]	; (800330c <HAL_RCC_OscConfig+0x4ec>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d028      	beq.n	80032fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d121      	bne.n	80032fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d11a      	bne.n	80032fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032c6:	68fa      	ldr	r2, [r7, #12]
 80032c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80032cc:	4013      	ands	r3, r2
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80032d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d111      	bne.n	80032fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e2:	085b      	lsrs	r3, r3, #1
 80032e4:	3b01      	subs	r3, #1
 80032e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d107      	bne.n	80032fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d001      	beq.n	8003300 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e000      	b.n	8003302 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	40023800 	.word	0x40023800

08003310 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e0cc      	b.n	80034be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003324:	4b68      	ldr	r3, [pc, #416]	; (80034c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	429a      	cmp	r2, r3
 8003330:	d90c      	bls.n	800334c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003332:	4b65      	ldr	r3, [pc, #404]	; (80034c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	b2d2      	uxtb	r2, r2
 8003338:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800333a:	4b63      	ldr	r3, [pc, #396]	; (80034c8 <HAL_RCC_ClockConfig+0x1b8>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	683a      	ldr	r2, [r7, #0]
 8003344:	429a      	cmp	r2, r3
 8003346:	d001      	beq.n	800334c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e0b8      	b.n	80034be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d020      	beq.n	800339a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0304 	and.w	r3, r3, #4
 8003360:	2b00      	cmp	r3, #0
 8003362:	d005      	beq.n	8003370 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003364:	4b59      	ldr	r3, [pc, #356]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	4a58      	ldr	r2, [pc, #352]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 800336a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800336e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0308 	and.w	r3, r3, #8
 8003378:	2b00      	cmp	r3, #0
 800337a:	d005      	beq.n	8003388 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800337c:	4b53      	ldr	r3, [pc, #332]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	4a52      	ldr	r2, [pc, #328]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 8003382:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003386:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003388:	4b50      	ldr	r3, [pc, #320]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	494d      	ldr	r1, [pc, #308]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 8003396:	4313      	orrs	r3, r2
 8003398:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d044      	beq.n	8003430 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d107      	bne.n	80033be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ae:	4b47      	ldr	r3, [pc, #284]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d119      	bne.n	80033ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e07f      	b.n	80034be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d003      	beq.n	80033ce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033ca:	2b03      	cmp	r3, #3
 80033cc:	d107      	bne.n	80033de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ce:	4b3f      	ldr	r3, [pc, #252]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d109      	bne.n	80033ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e06f      	b.n	80034be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033de:	4b3b      	ldr	r3, [pc, #236]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e067      	b.n	80034be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033ee:	4b37      	ldr	r3, [pc, #220]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f023 0203 	bic.w	r2, r3, #3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	4934      	ldr	r1, [pc, #208]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003400:	f7fe fec8 	bl	8002194 <HAL_GetTick>
 8003404:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003406:	e00a      	b.n	800341e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003408:	f7fe fec4 	bl	8002194 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	f241 3288 	movw	r2, #5000	; 0x1388
 8003416:	4293      	cmp	r3, r2
 8003418:	d901      	bls.n	800341e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e04f      	b.n	80034be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800341e:	4b2b      	ldr	r3, [pc, #172]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f003 020c 	and.w	r2, r3, #12
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	429a      	cmp	r2, r3
 800342e:	d1eb      	bne.n	8003408 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003430:	4b25      	ldr	r3, [pc, #148]	; (80034c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d20c      	bcs.n	8003458 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800343e:	4b22      	ldr	r3, [pc, #136]	; (80034c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003440:	683a      	ldr	r2, [r7, #0]
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003446:	4b20      	ldr	r3, [pc, #128]	; (80034c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0307 	and.w	r3, r3, #7
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	429a      	cmp	r2, r3
 8003452:	d001      	beq.n	8003458 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e032      	b.n	80034be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b00      	cmp	r3, #0
 8003462:	d008      	beq.n	8003476 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003464:	4b19      	ldr	r3, [pc, #100]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	4916      	ldr	r1, [pc, #88]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 8003472:	4313      	orrs	r3, r2
 8003474:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	2b00      	cmp	r3, #0
 8003480:	d009      	beq.n	8003496 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003482:	4b12      	ldr	r3, [pc, #72]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	490e      	ldr	r1, [pc, #56]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 8003492:	4313      	orrs	r3, r2
 8003494:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003496:	f000 f821 	bl	80034dc <HAL_RCC_GetSysClockFreq>
 800349a:	4602      	mov	r2, r0
 800349c:	4b0b      	ldr	r3, [pc, #44]	; (80034cc <HAL_RCC_ClockConfig+0x1bc>)
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	091b      	lsrs	r3, r3, #4
 80034a2:	f003 030f 	and.w	r3, r3, #15
 80034a6:	490a      	ldr	r1, [pc, #40]	; (80034d0 <HAL_RCC_ClockConfig+0x1c0>)
 80034a8:	5ccb      	ldrb	r3, [r1, r3]
 80034aa:	fa22 f303 	lsr.w	r3, r2, r3
 80034ae:	4a09      	ldr	r2, [pc, #36]	; (80034d4 <HAL_RCC_ClockConfig+0x1c4>)
 80034b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80034b2:	4b09      	ldr	r3, [pc, #36]	; (80034d8 <HAL_RCC_ClockConfig+0x1c8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fe fa5c 	bl	8001974 <HAL_InitTick>

  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40023c00 	.word	0x40023c00
 80034cc:	40023800 	.word	0x40023800
 80034d0:	08008fb0 	.word	0x08008fb0
 80034d4:	20000000 	.word	0x20000000
 80034d8:	20000004 	.word	0x20000004

080034dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034e0:	b090      	sub	sp, #64	; 0x40
 80034e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 80034e8:	2300      	movs	r3, #0
 80034ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80034f0:	2300      	movs	r3, #0
 80034f2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034f4:	4b59      	ldr	r3, [pc, #356]	; (800365c <HAL_RCC_GetSysClockFreq+0x180>)
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f003 030c 	and.w	r3, r3, #12
 80034fc:	2b08      	cmp	r3, #8
 80034fe:	d00d      	beq.n	800351c <HAL_RCC_GetSysClockFreq+0x40>
 8003500:	2b08      	cmp	r3, #8
 8003502:	f200 80a1 	bhi.w	8003648 <HAL_RCC_GetSysClockFreq+0x16c>
 8003506:	2b00      	cmp	r3, #0
 8003508:	d002      	beq.n	8003510 <HAL_RCC_GetSysClockFreq+0x34>
 800350a:	2b04      	cmp	r3, #4
 800350c:	d003      	beq.n	8003516 <HAL_RCC_GetSysClockFreq+0x3a>
 800350e:	e09b      	b.n	8003648 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003510:	4b53      	ldr	r3, [pc, #332]	; (8003660 <HAL_RCC_GetSysClockFreq+0x184>)
 8003512:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003514:	e09b      	b.n	800364e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003516:	4b53      	ldr	r3, [pc, #332]	; (8003664 <HAL_RCC_GetSysClockFreq+0x188>)
 8003518:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800351a:	e098      	b.n	800364e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800351c:	4b4f      	ldr	r3, [pc, #316]	; (800365c <HAL_RCC_GetSysClockFreq+0x180>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003524:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003526:	4b4d      	ldr	r3, [pc, #308]	; (800365c <HAL_RCC_GetSysClockFreq+0x180>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d028      	beq.n	8003584 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003532:	4b4a      	ldr	r3, [pc, #296]	; (800365c <HAL_RCC_GetSysClockFreq+0x180>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	099b      	lsrs	r3, r3, #6
 8003538:	2200      	movs	r2, #0
 800353a:	623b      	str	r3, [r7, #32]
 800353c:	627a      	str	r2, [r7, #36]	; 0x24
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003544:	2100      	movs	r1, #0
 8003546:	4b47      	ldr	r3, [pc, #284]	; (8003664 <HAL_RCC_GetSysClockFreq+0x188>)
 8003548:	fb03 f201 	mul.w	r2, r3, r1
 800354c:	2300      	movs	r3, #0
 800354e:	fb00 f303 	mul.w	r3, r0, r3
 8003552:	4413      	add	r3, r2
 8003554:	4a43      	ldr	r2, [pc, #268]	; (8003664 <HAL_RCC_GetSysClockFreq+0x188>)
 8003556:	fba0 1202 	umull	r1, r2, r0, r2
 800355a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800355c:	460a      	mov	r2, r1
 800355e:	62ba      	str	r2, [r7, #40]	; 0x28
 8003560:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003562:	4413      	add	r3, r2
 8003564:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003568:	2200      	movs	r2, #0
 800356a:	61bb      	str	r3, [r7, #24]
 800356c:	61fa      	str	r2, [r7, #28]
 800356e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003572:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003576:	f7fd f939 	bl	80007ec <__aeabi_uldivmod>
 800357a:	4602      	mov	r2, r0
 800357c:	460b      	mov	r3, r1
 800357e:	4613      	mov	r3, r2
 8003580:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003582:	e053      	b.n	800362c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003584:	4b35      	ldr	r3, [pc, #212]	; (800365c <HAL_RCC_GetSysClockFreq+0x180>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	099b      	lsrs	r3, r3, #6
 800358a:	2200      	movs	r2, #0
 800358c:	613b      	str	r3, [r7, #16]
 800358e:	617a      	str	r2, [r7, #20]
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003596:	f04f 0b00 	mov.w	fp, #0
 800359a:	4652      	mov	r2, sl
 800359c:	465b      	mov	r3, fp
 800359e:	f04f 0000 	mov.w	r0, #0
 80035a2:	f04f 0100 	mov.w	r1, #0
 80035a6:	0159      	lsls	r1, r3, #5
 80035a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035ac:	0150      	lsls	r0, r2, #5
 80035ae:	4602      	mov	r2, r0
 80035b0:	460b      	mov	r3, r1
 80035b2:	ebb2 080a 	subs.w	r8, r2, sl
 80035b6:	eb63 090b 	sbc.w	r9, r3, fp
 80035ba:	f04f 0200 	mov.w	r2, #0
 80035be:	f04f 0300 	mov.w	r3, #0
 80035c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80035c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80035ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80035ce:	ebb2 0408 	subs.w	r4, r2, r8
 80035d2:	eb63 0509 	sbc.w	r5, r3, r9
 80035d6:	f04f 0200 	mov.w	r2, #0
 80035da:	f04f 0300 	mov.w	r3, #0
 80035de:	00eb      	lsls	r3, r5, #3
 80035e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035e4:	00e2      	lsls	r2, r4, #3
 80035e6:	4614      	mov	r4, r2
 80035e8:	461d      	mov	r5, r3
 80035ea:	eb14 030a 	adds.w	r3, r4, sl
 80035ee:	603b      	str	r3, [r7, #0]
 80035f0:	eb45 030b 	adc.w	r3, r5, fp
 80035f4:	607b      	str	r3, [r7, #4]
 80035f6:	f04f 0200 	mov.w	r2, #0
 80035fa:	f04f 0300 	mov.w	r3, #0
 80035fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003602:	4629      	mov	r1, r5
 8003604:	028b      	lsls	r3, r1, #10
 8003606:	4621      	mov	r1, r4
 8003608:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800360c:	4621      	mov	r1, r4
 800360e:	028a      	lsls	r2, r1, #10
 8003610:	4610      	mov	r0, r2
 8003612:	4619      	mov	r1, r3
 8003614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003616:	2200      	movs	r2, #0
 8003618:	60bb      	str	r3, [r7, #8]
 800361a:	60fa      	str	r2, [r7, #12]
 800361c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003620:	f7fd f8e4 	bl	80007ec <__aeabi_uldivmod>
 8003624:	4602      	mov	r2, r0
 8003626:	460b      	mov	r3, r1
 8003628:	4613      	mov	r3, r2
 800362a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800362c:	4b0b      	ldr	r3, [pc, #44]	; (800365c <HAL_RCC_GetSysClockFreq+0x180>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	0c1b      	lsrs	r3, r3, #16
 8003632:	f003 0303 	and.w	r3, r3, #3
 8003636:	3301      	adds	r3, #1
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 800363c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800363e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003640:	fbb2 f3f3 	udiv	r3, r2, r3
 8003644:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003646:	e002      	b.n	800364e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003648:	4b05      	ldr	r3, [pc, #20]	; (8003660 <HAL_RCC_GetSysClockFreq+0x184>)
 800364a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800364c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800364e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003650:	4618      	mov	r0, r3
 8003652:	3740      	adds	r7, #64	; 0x40
 8003654:	46bd      	mov	sp, r7
 8003656:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800365a:	bf00      	nop
 800365c:	40023800 	.word	0x40023800
 8003660:	00f42400 	.word	0x00f42400
 8003664:	017d7840 	.word	0x017d7840

08003668 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003668:	b480      	push	{r7}
 800366a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800366c:	4b03      	ldr	r3, [pc, #12]	; (800367c <HAL_RCC_GetHCLKFreq+0x14>)
 800366e:	681b      	ldr	r3, [r3, #0]
}
 8003670:	4618      	mov	r0, r3
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	20000000 	.word	0x20000000

08003680 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003684:	f7ff fff0 	bl	8003668 <HAL_RCC_GetHCLKFreq>
 8003688:	4602      	mov	r2, r0
 800368a:	4b05      	ldr	r3, [pc, #20]	; (80036a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	0a9b      	lsrs	r3, r3, #10
 8003690:	f003 0307 	and.w	r3, r3, #7
 8003694:	4903      	ldr	r1, [pc, #12]	; (80036a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003696:	5ccb      	ldrb	r3, [r1, r3]
 8003698:	fa22 f303 	lsr.w	r3, r2, r3
}
 800369c:	4618      	mov	r0, r3
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40023800 	.word	0x40023800
 80036a4:	08008fc0 	.word	0x08008fc0

080036a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036ac:	f7ff ffdc 	bl	8003668 <HAL_RCC_GetHCLKFreq>
 80036b0:	4602      	mov	r2, r0
 80036b2:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	0b5b      	lsrs	r3, r3, #13
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	4903      	ldr	r1, [pc, #12]	; (80036cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036be:	5ccb      	ldrb	r3, [r1, r3]
 80036c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	40023800 	.word	0x40023800
 80036cc:	08008fc0 	.word	0x08008fc0

080036d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	220f      	movs	r2, #15
 80036de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036e0:	4b12      	ldr	r3, [pc, #72]	; (800372c <HAL_RCC_GetClockConfig+0x5c>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 0203 	and.w	r2, r3, #3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80036ec:	4b0f      	ldr	r3, [pc, #60]	; (800372c <HAL_RCC_GetClockConfig+0x5c>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80036f8:	4b0c      	ldr	r3, [pc, #48]	; (800372c <HAL_RCC_GetClockConfig+0x5c>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003704:	4b09      	ldr	r3, [pc, #36]	; (800372c <HAL_RCC_GetClockConfig+0x5c>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	08db      	lsrs	r3, r3, #3
 800370a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003712:	4b07      	ldr	r3, [pc, #28]	; (8003730 <HAL_RCC_GetClockConfig+0x60>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0207 	and.w	r2, r3, #7
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	601a      	str	r2, [r3, #0]
}
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	40023800 	.word	0x40023800
 8003730:	40023c00 	.word	0x40023c00

08003734 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800373a:	f7fe fd2b 	bl	8002194 <HAL_GetTick>
 800373e:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003740:	4b5d      	ldr	r3, [pc, #372]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a5c      	ldr	r2, [pc, #368]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003746:	f043 0301 	orr.w	r3, r3, #1
 800374a:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800374c:	e008      	b.n	8003760 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800374e:	f7fe fd21 	bl	8002194 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e0a7      	b.n	80038b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003760:	4b55      	ldr	r3, [pc, #340]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0f0      	beq.n	800374e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 800376c:	4b52      	ldr	r3, [pc, #328]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a51      	ldr	r2, [pc, #324]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003772:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003776:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003778:	f7fe fd0c 	bl	8002194 <HAL_GetTick>
 800377c:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800377e:	4b4e      	ldr	r3, [pc, #312]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003780:	2200      	movs	r2, #0
 8003782:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003784:	e00a      	b.n	800379c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003786:	f7fe fd05 	bl	8002194 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	f241 3288 	movw	r2, #5000	; 0x1388
 8003794:	4293      	cmp	r3, r2
 8003796:	d901      	bls.n	800379c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e089      	b.n	80038b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800379c:	4b46      	ldr	r3, [pc, #280]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f003 030c 	and.w	r3, r3, #12
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1ee      	bne.n	8003786 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80037a8:	f7fe fcf4 	bl	8002194 <HAL_GetTick>
 80037ac:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80037ae:	4b42      	ldr	r3, [pc, #264]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a41      	ldr	r2, [pc, #260]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 80037b4:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 80037b8:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037bc:	f7fe fcea 	bl	8002194 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b64      	cmp	r3, #100	; 0x64
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e070      	b.n	80038b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80037ce:	4b3a      	ldr	r3, [pc, #232]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1f0      	bne.n	80037bc <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80037da:	f7fe fcdb 	bl	8002194 <HAL_GetTick>
 80037de:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80037e0:	4b35      	ldr	r3, [pc, #212]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a34      	ldr	r2, [pc, #208]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 80037e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037ea:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80037ec:	e008      	b.n	8003800 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ee:	f7fe fcd1 	bl	8002194 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e057      	b.n	80038b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003800:	4b2d      	ldr	r3, [pc, #180]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1f0      	bne.n	80037ee <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800380c:	f7fe fcc2 	bl	8002194 <HAL_GetTick>
 8003810:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8003812:	4b29      	ldr	r3, [pc, #164]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a28      	ldr	r2, [pc, #160]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003818:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800381c:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800381e:	e008      	b.n	8003832 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003820:	f7fe fcb8 	bl	8002194 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	2b02      	cmp	r3, #2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e03e      	b.n	80038b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003832:	4b21      	ldr	r3, [pc, #132]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1f0      	bne.n	8003820 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 800383e:	4b1e      	ldr	r3, [pc, #120]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003840:	4a1e      	ldr	r2, [pc, #120]	; (80038bc <HAL_RCC_DeInit+0x188>)
 8003842:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8003844:	4b1c      	ldr	r3, [pc, #112]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003846:	4a1e      	ldr	r2, [pc, #120]	; (80038c0 <HAL_RCC_DeInit+0x18c>)
 8003848:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 800384c:	4b1a      	ldr	r3, [pc, #104]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	4a19      	ldr	r2, [pc, #100]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003852:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8003856:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8003858:	4b17      	ldr	r3, [pc, #92]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	4a16      	ldr	r2, [pc, #88]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 800385e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003862:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 8003864:	4b14      	ldr	r3, [pc, #80]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	4a13      	ldr	r2, [pc, #76]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 800386a:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 800386e:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8003870:	4b11      	ldr	r3, [pc, #68]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	4a10      	ldr	r2, [pc, #64]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003876:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800387a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800387c:	4b0e      	ldr	r3, [pc, #56]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 800387e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003880:	4a0d      	ldr	r2, [pc, #52]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 8003882:	f023 0301 	bic.w	r3, r3, #1
 8003886:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8003888:	4b0b      	ldr	r3, [pc, #44]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 800388a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800388c:	4a0a      	ldr	r2, [pc, #40]	; (80038b8 <HAL_RCC_DeInit+0x184>)
 800388e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003892:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8003894:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <HAL_RCC_DeInit+0x190>)
 8003896:	4a0c      	ldr	r2, [pc, #48]	; (80038c8 <HAL_RCC_DeInit+0x194>)
 8003898:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800389a:	4b0c      	ldr	r3, [pc, #48]	; (80038cc <HAL_RCC_DeInit+0x198>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fe f868 	bl	8001974 <HAL_InitTick>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 80038ae:	2300      	movs	r3, #0
  }
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3708      	adds	r7, #8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40023800 	.word	0x40023800
 80038bc:	04003010 	.word	0x04003010
 80038c0:	20003000 	.word	0x20003000
 80038c4:	20000000 	.word	0x20000000
 80038c8:	00f42400 	.word	0x00f42400
 80038cc:	20000004 	.word	0x20000004

080038d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e041      	b.n	8003966 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d106      	bne.n	80038fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7fe fa4e 	bl	8001d98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2202      	movs	r2, #2
 8003900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	3304      	adds	r3, #4
 800390c:	4619      	mov	r1, r3
 800390e:	4610      	mov	r0, r2
 8003910:	f000 fdaa 	bl	8004468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
	...

08003970 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b01      	cmp	r3, #1
 8003982:	d001      	beq.n	8003988 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e044      	b.n	8003a12 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68da      	ldr	r2, [r3, #12]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f042 0201 	orr.w	r2, r2, #1
 800399e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a1e      	ldr	r2, [pc, #120]	; (8003a20 <HAL_TIM_Base_Start_IT+0xb0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d018      	beq.n	80039dc <HAL_TIM_Base_Start_IT+0x6c>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039b2:	d013      	beq.n	80039dc <HAL_TIM_Base_Start_IT+0x6c>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a1a      	ldr	r2, [pc, #104]	; (8003a24 <HAL_TIM_Base_Start_IT+0xb4>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d00e      	beq.n	80039dc <HAL_TIM_Base_Start_IT+0x6c>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a19      	ldr	r2, [pc, #100]	; (8003a28 <HAL_TIM_Base_Start_IT+0xb8>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d009      	beq.n	80039dc <HAL_TIM_Base_Start_IT+0x6c>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a17      	ldr	r2, [pc, #92]	; (8003a2c <HAL_TIM_Base_Start_IT+0xbc>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d004      	beq.n	80039dc <HAL_TIM_Base_Start_IT+0x6c>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a16      	ldr	r2, [pc, #88]	; (8003a30 <HAL_TIM_Base_Start_IT+0xc0>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d111      	bne.n	8003a00 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 0307 	and.w	r3, r3, #7
 80039e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2b06      	cmp	r3, #6
 80039ec:	d010      	beq.n	8003a10 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f042 0201 	orr.w	r2, r2, #1
 80039fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039fe:	e007      	b.n	8003a10 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0201 	orr.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3714      	adds	r7, #20
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	40010000 	.word	0x40010000
 8003a24:	40000400 	.word	0x40000400
 8003a28:	40000800 	.word	0x40000800
 8003a2c:	40000c00 	.word	0x40000c00
 8003a30:	40014000 	.word	0x40014000

08003a34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e041      	b.n	8003aca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d106      	bne.n	8003a60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f7fe f97a 	bl	8001d54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2202      	movs	r2, #2
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3304      	adds	r3, #4
 8003a70:	4619      	mov	r1, r3
 8003a72:	4610      	mov	r0, r2
 8003a74:	f000 fcf8 	bl	8004468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
	...

08003ad4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d109      	bne.n	8003af8 <HAL_TIM_PWM_Start+0x24>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	bf14      	ite	ne
 8003af0:	2301      	movne	r3, #1
 8003af2:	2300      	moveq	r3, #0
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	e022      	b.n	8003b3e <HAL_TIM_PWM_Start+0x6a>
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	d109      	bne.n	8003b12 <HAL_TIM_PWM_Start+0x3e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	bf14      	ite	ne
 8003b0a:	2301      	movne	r3, #1
 8003b0c:	2300      	moveq	r3, #0
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	e015      	b.n	8003b3e <HAL_TIM_PWM_Start+0x6a>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2b08      	cmp	r3, #8
 8003b16:	d109      	bne.n	8003b2c <HAL_TIM_PWM_Start+0x58>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	bf14      	ite	ne
 8003b24:	2301      	movne	r3, #1
 8003b26:	2300      	moveq	r3, #0
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	e008      	b.n	8003b3e <HAL_TIM_PWM_Start+0x6a>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	bf14      	ite	ne
 8003b38:	2301      	movne	r3, #1
 8003b3a:	2300      	moveq	r3, #0
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e068      	b.n	8003c18 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d104      	bne.n	8003b56 <HAL_TIM_PWM_Start+0x82>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2202      	movs	r2, #2
 8003b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b54:	e013      	b.n	8003b7e <HAL_TIM_PWM_Start+0xaa>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d104      	bne.n	8003b66 <HAL_TIM_PWM_Start+0x92>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b64:	e00b      	b.n	8003b7e <HAL_TIM_PWM_Start+0xaa>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d104      	bne.n	8003b76 <HAL_TIM_PWM_Start+0xa2>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b74:	e003      	b.n	8003b7e <HAL_TIM_PWM_Start+0xaa>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2202      	movs	r2, #2
 8003b7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2201      	movs	r2, #1
 8003b84:	6839      	ldr	r1, [r7, #0]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 ffa4 	bl	8004ad4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a23      	ldr	r2, [pc, #140]	; (8003c20 <HAL_TIM_PWM_Start+0x14c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d107      	bne.n	8003ba6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ba4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a1d      	ldr	r2, [pc, #116]	; (8003c20 <HAL_TIM_PWM_Start+0x14c>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d018      	beq.n	8003be2 <HAL_TIM_PWM_Start+0x10e>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bb8:	d013      	beq.n	8003be2 <HAL_TIM_PWM_Start+0x10e>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a19      	ldr	r2, [pc, #100]	; (8003c24 <HAL_TIM_PWM_Start+0x150>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d00e      	beq.n	8003be2 <HAL_TIM_PWM_Start+0x10e>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a17      	ldr	r2, [pc, #92]	; (8003c28 <HAL_TIM_PWM_Start+0x154>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d009      	beq.n	8003be2 <HAL_TIM_PWM_Start+0x10e>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a16      	ldr	r2, [pc, #88]	; (8003c2c <HAL_TIM_PWM_Start+0x158>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d004      	beq.n	8003be2 <HAL_TIM_PWM_Start+0x10e>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a14      	ldr	r2, [pc, #80]	; (8003c30 <HAL_TIM_PWM_Start+0x15c>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d111      	bne.n	8003c06 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2b06      	cmp	r3, #6
 8003bf2:	d010      	beq.n	8003c16 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0201 	orr.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c04:	e007      	b.n	8003c16 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f042 0201 	orr.w	r2, r2, #1
 8003c14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3710      	adds	r7, #16
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40010000 	.word	0x40010000
 8003c24:	40000400 	.word	0x40000400
 8003c28:	40000800 	.word	0x40000800
 8003c2c:	40000c00 	.word	0x40000c00
 8003c30:	40014000 	.word	0x40014000

08003c34 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e041      	b.n	8003cca <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d106      	bne.n	8003c60 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f7fe f82c 	bl	8001cb8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2202      	movs	r2, #2
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3304      	adds	r3, #4
 8003c70:	4619      	mov	r1, r3
 8003c72:	4610      	mov	r0, r2
 8003c74:	f000 fbf8 	bl	8004468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
	...

08003cd4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d104      	bne.n	8003cf2 <HAL_TIM_IC_Start_IT+0x1e>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	e013      	b.n	8003d1a <HAL_TIM_IC_Start_IT+0x46>
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2b04      	cmp	r3, #4
 8003cf6:	d104      	bne.n	8003d02 <HAL_TIM_IC_Start_IT+0x2e>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	e00b      	b.n	8003d1a <HAL_TIM_IC_Start_IT+0x46>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	2b08      	cmp	r3, #8
 8003d06:	d104      	bne.n	8003d12 <HAL_TIM_IC_Start_IT+0x3e>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	e003      	b.n	8003d1a <HAL_TIM_IC_Start_IT+0x46>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d104      	bne.n	8003d2c <HAL_TIM_IC_Start_IT+0x58>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	e013      	b.n	8003d54 <HAL_TIM_IC_Start_IT+0x80>
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	2b04      	cmp	r3, #4
 8003d30:	d104      	bne.n	8003d3c <HAL_TIM_IC_Start_IT+0x68>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	e00b      	b.n	8003d54 <HAL_TIM_IC_Start_IT+0x80>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	2b08      	cmp	r3, #8
 8003d40:	d104      	bne.n	8003d4c <HAL_TIM_IC_Start_IT+0x78>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	e003      	b.n	8003d54 <HAL_TIM_IC_Start_IT+0x80>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d56:	7bbb      	ldrb	r3, [r7, #14]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d102      	bne.n	8003d62 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d5c:	7b7b      	ldrb	r3, [r7, #13]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d001      	beq.n	8003d66 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e0c2      	b.n	8003eec <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d104      	bne.n	8003d76 <HAL_TIM_IC_Start_IT+0xa2>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2202      	movs	r2, #2
 8003d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d74:	e013      	b.n	8003d9e <HAL_TIM_IC_Start_IT+0xca>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	d104      	bne.n	8003d86 <HAL_TIM_IC_Start_IT+0xb2>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2202      	movs	r2, #2
 8003d80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d84:	e00b      	b.n	8003d9e <HAL_TIM_IC_Start_IT+0xca>
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	2b08      	cmp	r3, #8
 8003d8a:	d104      	bne.n	8003d96 <HAL_TIM_IC_Start_IT+0xc2>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d94:	e003      	b.n	8003d9e <HAL_TIM_IC_Start_IT+0xca>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2202      	movs	r2, #2
 8003d9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d104      	bne.n	8003dae <HAL_TIM_IC_Start_IT+0xda>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2202      	movs	r2, #2
 8003da8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dac:	e013      	b.n	8003dd6 <HAL_TIM_IC_Start_IT+0x102>
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	2b04      	cmp	r3, #4
 8003db2:	d104      	bne.n	8003dbe <HAL_TIM_IC_Start_IT+0xea>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2202      	movs	r2, #2
 8003db8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dbc:	e00b      	b.n	8003dd6 <HAL_TIM_IC_Start_IT+0x102>
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	2b08      	cmp	r3, #8
 8003dc2:	d104      	bne.n	8003dce <HAL_TIM_IC_Start_IT+0xfa>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dcc:	e003      	b.n	8003dd6 <HAL_TIM_IC_Start_IT+0x102>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b0c      	cmp	r3, #12
 8003dda:	d841      	bhi.n	8003e60 <HAL_TIM_IC_Start_IT+0x18c>
 8003ddc:	a201      	add	r2, pc, #4	; (adr r2, 8003de4 <HAL_TIM_IC_Start_IT+0x110>)
 8003dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de2:	bf00      	nop
 8003de4:	08003e19 	.word	0x08003e19
 8003de8:	08003e61 	.word	0x08003e61
 8003dec:	08003e61 	.word	0x08003e61
 8003df0:	08003e61 	.word	0x08003e61
 8003df4:	08003e2b 	.word	0x08003e2b
 8003df8:	08003e61 	.word	0x08003e61
 8003dfc:	08003e61 	.word	0x08003e61
 8003e00:	08003e61 	.word	0x08003e61
 8003e04:	08003e3d 	.word	0x08003e3d
 8003e08:	08003e61 	.word	0x08003e61
 8003e0c:	08003e61 	.word	0x08003e61
 8003e10:	08003e61 	.word	0x08003e61
 8003e14:	08003e4f 	.word	0x08003e4f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68da      	ldr	r2, [r3, #12]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f042 0202 	orr.w	r2, r2, #2
 8003e26:	60da      	str	r2, [r3, #12]
      break;
 8003e28:	e01d      	b.n	8003e66 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68da      	ldr	r2, [r3, #12]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f042 0204 	orr.w	r2, r2, #4
 8003e38:	60da      	str	r2, [r3, #12]
      break;
 8003e3a:	e014      	b.n	8003e66 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68da      	ldr	r2, [r3, #12]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f042 0208 	orr.w	r2, r2, #8
 8003e4a:	60da      	str	r2, [r3, #12]
      break;
 8003e4c:	e00b      	b.n	8003e66 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	68da      	ldr	r2, [r3, #12]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f042 0210 	orr.w	r2, r2, #16
 8003e5c:	60da      	str	r2, [r3, #12]
      break;
 8003e5e:	e002      	b.n	8003e66 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	73fb      	strb	r3, [r7, #15]
      break;
 8003e64:	bf00      	nop
  }

  if (status == HAL_OK)
 8003e66:	7bfb      	ldrb	r3, [r7, #15]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d13e      	bne.n	8003eea <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2201      	movs	r2, #1
 8003e72:	6839      	ldr	r1, [r7, #0]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f000 fe2d 	bl	8004ad4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a1d      	ldr	r2, [pc, #116]	; (8003ef4 <HAL_TIM_IC_Start_IT+0x220>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d018      	beq.n	8003eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e8c:	d013      	beq.n	8003eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a19      	ldr	r2, [pc, #100]	; (8003ef8 <HAL_TIM_IC_Start_IT+0x224>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d00e      	beq.n	8003eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a17      	ldr	r2, [pc, #92]	; (8003efc <HAL_TIM_IC_Start_IT+0x228>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d009      	beq.n	8003eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a16      	ldr	r2, [pc, #88]	; (8003f00 <HAL_TIM_IC_Start_IT+0x22c>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d004      	beq.n	8003eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a14      	ldr	r2, [pc, #80]	; (8003f04 <HAL_TIM_IC_Start_IT+0x230>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d111      	bne.n	8003eda <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f003 0307 	and.w	r3, r3, #7
 8003ec0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2b06      	cmp	r3, #6
 8003ec6:	d010      	beq.n	8003eea <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f042 0201 	orr.w	r2, r2, #1
 8003ed6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed8:	e007      	b.n	8003eea <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f042 0201 	orr.w	r2, r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	40010000 	.word	0x40010000
 8003ef8:	40000400 	.word	0x40000400
 8003efc:	40000800 	.word	0x40000800
 8003f00:	40000c00 	.word	0x40000c00
 8003f04:	40014000 	.word	0x40014000

08003f08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d020      	beq.n	8003f6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f003 0302 	and.w	r3, r3, #2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d01b      	beq.n	8003f6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f06f 0202 	mvn.w	r2, #2
 8003f3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	f003 0303 	and.w	r3, r3, #3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7fd ffa4 	bl	8001ea0 <HAL_TIM_IC_CaptureCallback>
 8003f58:	e005      	b.n	8003f66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 fa66 	bl	800442c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 fa6d 	bl	8004440 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	f003 0304 	and.w	r3, r3, #4
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d020      	beq.n	8003fb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f003 0304 	and.w	r3, r3, #4
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01b      	beq.n	8003fb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f06f 0204 	mvn.w	r2, #4
 8003f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2202      	movs	r2, #2
 8003f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d003      	beq.n	8003fa6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7fd ff7e 	bl	8001ea0 <HAL_TIM_IC_CaptureCallback>
 8003fa4:	e005      	b.n	8003fb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 fa40 	bl	800442c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f000 fa47 	bl	8004440 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f003 0308 	and.w	r3, r3, #8
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d020      	beq.n	8004004 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f003 0308 	and.w	r3, r3, #8
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d01b      	beq.n	8004004 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f06f 0208 	mvn.w	r2, #8
 8003fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2204      	movs	r2, #4
 8003fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	69db      	ldr	r3, [r3, #28]
 8003fe2:	f003 0303 	and.w	r3, r3, #3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d003      	beq.n	8003ff2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7fd ff58 	bl	8001ea0 <HAL_TIM_IC_CaptureCallback>
 8003ff0:	e005      	b.n	8003ffe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 fa1a 	bl	800442c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 fa21 	bl	8004440 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	f003 0310 	and.w	r3, r3, #16
 800400a:	2b00      	cmp	r3, #0
 800400c:	d020      	beq.n	8004050 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f003 0310 	and.w	r3, r3, #16
 8004014:	2b00      	cmp	r3, #0
 8004016:	d01b      	beq.n	8004050 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f06f 0210 	mvn.w	r2, #16
 8004020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2208      	movs	r2, #8
 8004026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f7fd ff32 	bl	8001ea0 <HAL_TIM_IC_CaptureCallback>
 800403c:	e005      	b.n	800404a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 f9f4 	bl	800442c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 f9fb 	bl	8004440 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00c      	beq.n	8004074 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	2b00      	cmp	r3, #0
 8004062:	d007      	beq.n	8004074 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f06f 0201 	mvn.w	r2, #1
 800406c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fd fb02 	bl	8001678 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00c      	beq.n	8004098 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004084:	2b00      	cmp	r3, #0
 8004086:	d007      	beq.n	8004098 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 fdbc 	bl	8004c10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00c      	beq.n	80040bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d007      	beq.n	80040bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f9cc 	bl	8004454 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0320 	and.w	r3, r3, #32
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00c      	beq.n	80040e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f003 0320 	and.w	r3, r3, #32
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d007      	beq.n	80040e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f06f 0220 	mvn.w	r2, #32
 80040d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 fd8e 	bl	8004bfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040e0:	bf00      	nop
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f4:	2300      	movs	r3, #0
 80040f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d101      	bne.n	8004106 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004102:	2302      	movs	r3, #2
 8004104:	e088      	b.n	8004218 <HAL_TIM_IC_ConfigChannel+0x130>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d11b      	bne.n	800414c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004124:	f000 fbb8 	bl	8004898 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	699a      	ldr	r2, [r3, #24]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f022 020c 	bic.w	r2, r2, #12
 8004136:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6999      	ldr	r1, [r3, #24]
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	689a      	ldr	r2, [r3, #8]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	619a      	str	r2, [r3, #24]
 800414a:	e060      	b.n	800420e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b04      	cmp	r3, #4
 8004150:	d11c      	bne.n	800418c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004162:	f000 fc01 	bl	8004968 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	699a      	ldr	r2, [r3, #24]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004174:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	6999      	ldr	r1, [r3, #24]
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	021a      	lsls	r2, r3, #8
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	430a      	orrs	r2, r1
 8004188:	619a      	str	r2, [r3, #24]
 800418a:	e040      	b.n	800420e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b08      	cmp	r3, #8
 8004190:	d11b      	bne.n	80041ca <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80041a2:	f000 fc1e 	bl	80049e2 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	69da      	ldr	r2, [r3, #28]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 020c 	bic.w	r2, r2, #12
 80041b4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	69d9      	ldr	r1, [r3, #28]
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	689a      	ldr	r2, [r3, #8]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	430a      	orrs	r2, r1
 80041c6:	61da      	str	r2, [r3, #28]
 80041c8:	e021      	b.n	800420e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2b0c      	cmp	r3, #12
 80041ce:	d11c      	bne.n	800420a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80041e0:	f000 fc3b 	bl	8004a5a <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	69da      	ldr	r2, [r3, #28]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80041f2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	69d9      	ldr	r1, [r3, #28]
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	021a      	lsls	r2, r3, #8
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	61da      	str	r2, [r3, #28]
 8004208:	e001      	b.n	800420e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004216:	7dfb      	ldrb	r3, [r7, #23]
}
 8004218:	4618      	mov	r0, r3
 800421a:	3718      	adds	r7, #24
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800422c:	2300      	movs	r3, #0
 800422e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004236:	2b01      	cmp	r3, #1
 8004238:	d101      	bne.n	800423e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800423a:	2302      	movs	r3, #2
 800423c:	e0ae      	b.n	800439c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2b0c      	cmp	r3, #12
 800424a:	f200 809f 	bhi.w	800438c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800424e:	a201      	add	r2, pc, #4	; (adr r2, 8004254 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004254:	08004289 	.word	0x08004289
 8004258:	0800438d 	.word	0x0800438d
 800425c:	0800438d 	.word	0x0800438d
 8004260:	0800438d 	.word	0x0800438d
 8004264:	080042c9 	.word	0x080042c9
 8004268:	0800438d 	.word	0x0800438d
 800426c:	0800438d 	.word	0x0800438d
 8004270:	0800438d 	.word	0x0800438d
 8004274:	0800430b 	.word	0x0800430b
 8004278:	0800438d 	.word	0x0800438d
 800427c:	0800438d 	.word	0x0800438d
 8004280:	0800438d 	.word	0x0800438d
 8004284:	0800434b 	.word	0x0800434b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68b9      	ldr	r1, [r7, #8]
 800428e:	4618      	mov	r0, r3
 8004290:	f000 f976 	bl	8004580 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	699a      	ldr	r2, [r3, #24]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0208 	orr.w	r2, r2, #8
 80042a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	699a      	ldr	r2, [r3, #24]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0204 	bic.w	r2, r2, #4
 80042b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6999      	ldr	r1, [r3, #24]
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	691a      	ldr	r2, [r3, #16]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	619a      	str	r2, [r3, #24]
      break;
 80042c6:	e064      	b.n	8004392 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68b9      	ldr	r1, [r7, #8]
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 f9bc 	bl	800464c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	699a      	ldr	r2, [r3, #24]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	699a      	ldr	r2, [r3, #24]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6999      	ldr	r1, [r3, #24]
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	021a      	lsls	r2, r3, #8
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	619a      	str	r2, [r3, #24]
      break;
 8004308:	e043      	b.n	8004392 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68b9      	ldr	r1, [r7, #8]
 8004310:	4618      	mov	r0, r3
 8004312:	f000 fa07 	bl	8004724 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	69da      	ldr	r2, [r3, #28]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f042 0208 	orr.w	r2, r2, #8
 8004324:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	69da      	ldr	r2, [r3, #28]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0204 	bic.w	r2, r2, #4
 8004334:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	69d9      	ldr	r1, [r3, #28]
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	691a      	ldr	r2, [r3, #16]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	430a      	orrs	r2, r1
 8004346:	61da      	str	r2, [r3, #28]
      break;
 8004348:	e023      	b.n	8004392 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68b9      	ldr	r1, [r7, #8]
 8004350:	4618      	mov	r0, r3
 8004352:	f000 fa51 	bl	80047f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	69da      	ldr	r2, [r3, #28]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004364:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	69da      	ldr	r2, [r3, #28]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004374:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	69d9      	ldr	r1, [r3, #28]
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	021a      	lsls	r2, r3, #8
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	430a      	orrs	r2, r1
 8004388:	61da      	str	r2, [r3, #28]
      break;
 800438a:	e002      	b.n	8004392 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	75fb      	strb	r3, [r7, #23]
      break;
 8004390:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800439a:	7dfb      	ldrb	r3, [r7, #23]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3718      	adds	r7, #24
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80043ae:	2300      	movs	r3, #0
 80043b0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	2b0c      	cmp	r3, #12
 80043b6:	d831      	bhi.n	800441c <HAL_TIM_ReadCapturedValue+0x78>
 80043b8:	a201      	add	r2, pc, #4	; (adr r2, 80043c0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80043ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043be:	bf00      	nop
 80043c0:	080043f5 	.word	0x080043f5
 80043c4:	0800441d 	.word	0x0800441d
 80043c8:	0800441d 	.word	0x0800441d
 80043cc:	0800441d 	.word	0x0800441d
 80043d0:	080043ff 	.word	0x080043ff
 80043d4:	0800441d 	.word	0x0800441d
 80043d8:	0800441d 	.word	0x0800441d
 80043dc:	0800441d 	.word	0x0800441d
 80043e0:	08004409 	.word	0x08004409
 80043e4:	0800441d 	.word	0x0800441d
 80043e8:	0800441d 	.word	0x0800441d
 80043ec:	0800441d 	.word	0x0800441d
 80043f0:	08004413 	.word	0x08004413
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043fa:	60fb      	str	r3, [r7, #12]

      break;
 80043fc:	e00f      	b.n	800441e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004404:	60fb      	str	r3, [r7, #12]

      break;
 8004406:	e00a      	b.n	800441e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800440e:	60fb      	str	r3, [r7, #12]

      break;
 8004410:	e005      	b.n	800441e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004418:	60fb      	str	r3, [r7, #12]

      break;
 800441a:	e000      	b.n	800441e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800441c:	bf00      	nop
  }

  return tmpreg;
 800441e:	68fb      	ldr	r3, [r7, #12]
}
 8004420:	4618      	mov	r0, r3
 8004422:	3714      	adds	r7, #20
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a3a      	ldr	r2, [pc, #232]	; (8004564 <TIM_Base_SetConfig+0xfc>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d00f      	beq.n	80044a0 <TIM_Base_SetConfig+0x38>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004486:	d00b      	beq.n	80044a0 <TIM_Base_SetConfig+0x38>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a37      	ldr	r2, [pc, #220]	; (8004568 <TIM_Base_SetConfig+0x100>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d007      	beq.n	80044a0 <TIM_Base_SetConfig+0x38>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a36      	ldr	r2, [pc, #216]	; (800456c <TIM_Base_SetConfig+0x104>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d003      	beq.n	80044a0 <TIM_Base_SetConfig+0x38>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a35      	ldr	r2, [pc, #212]	; (8004570 <TIM_Base_SetConfig+0x108>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d108      	bne.n	80044b2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a2b      	ldr	r2, [pc, #172]	; (8004564 <TIM_Base_SetConfig+0xfc>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d01b      	beq.n	80044f2 <TIM_Base_SetConfig+0x8a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044c0:	d017      	beq.n	80044f2 <TIM_Base_SetConfig+0x8a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a28      	ldr	r2, [pc, #160]	; (8004568 <TIM_Base_SetConfig+0x100>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d013      	beq.n	80044f2 <TIM_Base_SetConfig+0x8a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a27      	ldr	r2, [pc, #156]	; (800456c <TIM_Base_SetConfig+0x104>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d00f      	beq.n	80044f2 <TIM_Base_SetConfig+0x8a>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a26      	ldr	r2, [pc, #152]	; (8004570 <TIM_Base_SetConfig+0x108>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d00b      	beq.n	80044f2 <TIM_Base_SetConfig+0x8a>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a25      	ldr	r2, [pc, #148]	; (8004574 <TIM_Base_SetConfig+0x10c>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d007      	beq.n	80044f2 <TIM_Base_SetConfig+0x8a>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a24      	ldr	r2, [pc, #144]	; (8004578 <TIM_Base_SetConfig+0x110>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d003      	beq.n	80044f2 <TIM_Base_SetConfig+0x8a>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a23      	ldr	r2, [pc, #140]	; (800457c <TIM_Base_SetConfig+0x114>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d108      	bne.n	8004504 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	4313      	orrs	r3, r2
 8004502:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	4313      	orrs	r3, r2
 8004510:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	689a      	ldr	r2, [r3, #8]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a0e      	ldr	r2, [pc, #56]	; (8004564 <TIM_Base_SetConfig+0xfc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d103      	bne.n	8004538 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	691a      	ldr	r2, [r3, #16]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b01      	cmp	r3, #1
 8004548:	d105      	bne.n	8004556 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	f023 0201 	bic.w	r2, r3, #1
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	611a      	str	r2, [r3, #16]
  }
}
 8004556:	bf00      	nop
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	40010000 	.word	0x40010000
 8004568:	40000400 	.word	0x40000400
 800456c:	40000800 	.word	0x40000800
 8004570:	40000c00 	.word	0x40000c00
 8004574:	40014000 	.word	0x40014000
 8004578:	40014400 	.word	0x40014400
 800457c:	40014800 	.word	0x40014800

08004580 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004580:	b480      	push	{r7}
 8004582:	b087      	sub	sp, #28
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a1b      	ldr	r3, [r3, #32]
 8004594:	f023 0201 	bic.w	r2, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f023 0303 	bic.w	r3, r3, #3
 80045b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68fa      	ldr	r2, [r7, #12]
 80045be:	4313      	orrs	r3, r2
 80045c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f023 0302 	bic.w	r3, r3, #2
 80045c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a1c      	ldr	r2, [pc, #112]	; (8004648 <TIM_OC1_SetConfig+0xc8>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d10c      	bne.n	80045f6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f023 0308 	bic.w	r3, r3, #8
 80045e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	f023 0304 	bic.w	r3, r3, #4
 80045f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a13      	ldr	r2, [pc, #76]	; (8004648 <TIM_OC1_SetConfig+0xc8>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d111      	bne.n	8004622 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004604:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800460c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	4313      	orrs	r3, r2
 8004616:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	4313      	orrs	r3, r2
 8004620:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	685a      	ldr	r2, [r3, #4]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	697a      	ldr	r2, [r7, #20]
 800463a:	621a      	str	r2, [r3, #32]
}
 800463c:	bf00      	nop
 800463e:	371c      	adds	r7, #28
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	40010000 	.word	0x40010000

0800464c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800464c:	b480      	push	{r7}
 800464e:	b087      	sub	sp, #28
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a1b      	ldr	r3, [r3, #32]
 8004660:	f023 0210 	bic.w	r2, r3, #16
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800467a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004682:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	021b      	lsls	r3, r3, #8
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	4313      	orrs	r3, r2
 800468e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f023 0320 	bic.w	r3, r3, #32
 8004696:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	011b      	lsls	r3, r3, #4
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	4a1e      	ldr	r2, [pc, #120]	; (8004720 <TIM_OC2_SetConfig+0xd4>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d10d      	bne.n	80046c8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	4313      	orrs	r3, r2
 80046be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a15      	ldr	r2, [pc, #84]	; (8004720 <TIM_OC2_SetConfig+0xd4>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d113      	bne.n	80046f8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	621a      	str	r2, [r3, #32]
}
 8004712:	bf00      	nop
 8004714:	371c      	adds	r7, #28
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	40010000 	.word	0x40010000

08004724 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004724:	b480      	push	{r7}
 8004726:	b087      	sub	sp, #28
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004752:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f023 0303 	bic.w	r3, r3, #3
 800475a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	4313      	orrs	r3, r2
 8004764:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800476c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	021b      	lsls	r3, r3, #8
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	4313      	orrs	r3, r2
 8004778:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a1d      	ldr	r2, [pc, #116]	; (80047f4 <TIM_OC3_SetConfig+0xd0>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d10d      	bne.n	800479e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004788:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	021b      	lsls	r3, r3, #8
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	4313      	orrs	r3, r2
 8004794:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800479c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a14      	ldr	r2, [pc, #80]	; (80047f4 <TIM_OC3_SetConfig+0xd0>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d113      	bne.n	80047ce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	011b      	lsls	r3, r3, #4
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	4313      	orrs	r3, r2
 80047c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	011b      	lsls	r3, r3, #4
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	621a      	str	r2, [r3, #32]
}
 80047e8:	bf00      	nop
 80047ea:	371c      	adds	r7, #28
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	40010000 	.word	0x40010000

080047f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b087      	sub	sp, #28
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a1b      	ldr	r3, [r3, #32]
 800480c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004826:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800482e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	021b      	lsls	r3, r3, #8
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	4313      	orrs	r3, r2
 800483a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004842:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	031b      	lsls	r3, r3, #12
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4a10      	ldr	r2, [pc, #64]	; (8004894 <TIM_OC4_SetConfig+0x9c>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d109      	bne.n	800486c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800485e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	019b      	lsls	r3, r3, #6
 8004866:	697a      	ldr	r2, [r7, #20]
 8004868:	4313      	orrs	r3, r2
 800486a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68fa      	ldr	r2, [r7, #12]
 8004876:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	621a      	str	r2, [r3, #32]
}
 8004886:	bf00      	nop
 8004888:	371c      	adds	r7, #28
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	40010000 	.word	0x40010000

08004898 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004898:	b480      	push	{r7}
 800489a:	b087      	sub	sp, #28
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]
 80048a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	f023 0201 	bic.w	r2, r3, #1
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4a24      	ldr	r2, [pc, #144]	; (8004954 <TIM_TI1_SetConfig+0xbc>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d013      	beq.n	80048ee <TIM_TI1_SetConfig+0x56>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048cc:	d00f      	beq.n	80048ee <TIM_TI1_SetConfig+0x56>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	4a21      	ldr	r2, [pc, #132]	; (8004958 <TIM_TI1_SetConfig+0xc0>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d00b      	beq.n	80048ee <TIM_TI1_SetConfig+0x56>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4a20      	ldr	r2, [pc, #128]	; (800495c <TIM_TI1_SetConfig+0xc4>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d007      	beq.n	80048ee <TIM_TI1_SetConfig+0x56>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	4a1f      	ldr	r2, [pc, #124]	; (8004960 <TIM_TI1_SetConfig+0xc8>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d003      	beq.n	80048ee <TIM_TI1_SetConfig+0x56>
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	4a1e      	ldr	r2, [pc, #120]	; (8004964 <TIM_TI1_SetConfig+0xcc>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d101      	bne.n	80048f2 <TIM_TI1_SetConfig+0x5a>
 80048ee:	2301      	movs	r3, #1
 80048f0:	e000      	b.n	80048f4 <TIM_TI1_SetConfig+0x5c>
 80048f2:	2300      	movs	r3, #0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d008      	beq.n	800490a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f023 0303 	bic.w	r3, r3, #3
 80048fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4313      	orrs	r3, r2
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	e003      	b.n	8004912 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	f043 0301 	orr.w	r3, r3, #1
 8004910:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004918:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	011b      	lsls	r3, r3, #4
 800491e:	b2db      	uxtb	r3, r3
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	4313      	orrs	r3, r2
 8004924:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	f023 030a 	bic.w	r3, r3, #10
 800492c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	f003 030a 	and.w	r3, r3, #10
 8004934:	693a      	ldr	r2, [r7, #16]
 8004936:	4313      	orrs	r3, r2
 8004938:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	693a      	ldr	r2, [r7, #16]
 8004944:	621a      	str	r2, [r3, #32]
}
 8004946:	bf00      	nop
 8004948:	371c      	adds	r7, #28
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	40010000 	.word	0x40010000
 8004958:	40000400 	.word	0x40000400
 800495c:	40000800 	.word	0x40000800
 8004960:	40000c00 	.word	0x40000c00
 8004964:	40014000 	.word	0x40014000

08004968 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004968:	b480      	push	{r7}
 800496a:	b087      	sub	sp, #28
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	f023 0210 	bic.w	r2, r3, #16
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004994:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	021b      	lsls	r3, r3, #8
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	4313      	orrs	r3, r2
 800499e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	031b      	lsls	r3, r3, #12
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049ba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	011b      	lsls	r3, r3, #4
 80049c0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	621a      	str	r2, [r3, #32]
}
 80049d6:	bf00      	nop
 80049d8:	371c      	adds	r7, #28
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b087      	sub	sp, #28
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	60f8      	str	r0, [r7, #12]
 80049ea:	60b9      	str	r1, [r7, #8]
 80049ec:	607a      	str	r2, [r7, #4]
 80049ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	f023 0303 	bic.w	r3, r3, #3
 8004a0e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004a10:	693a      	ldr	r2, [r7, #16]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a1e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004a32:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	021b      	lsls	r3, r3, #8
 8004a38:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	693a      	ldr	r2, [r7, #16]
 8004a46:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	621a      	str	r2, [r3, #32]
}
 8004a4e:	bf00      	nop
 8004a50:	371c      	adds	r7, #28
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b087      	sub	sp, #28
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	60f8      	str	r0, [r7, #12]
 8004a62:	60b9      	str	r1, [r7, #8]
 8004a64:	607a      	str	r2, [r7, #4]
 8004a66:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	69db      	ldr	r3, [r3, #28]
 8004a7e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a86:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	021b      	lsls	r3, r3, #8
 8004a8c:	693a      	ldr	r2, [r7, #16]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a98:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	031b      	lsls	r3, r3, #12
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004aac:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	031b      	lsls	r3, r3, #12
 8004ab2:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	697a      	ldr	r2, [r7, #20]
 8004ac6:	621a      	str	r2, [r3, #32]
}
 8004ac8:	bf00      	nop
 8004aca:	371c      	adds	r7, #28
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	f003 031f 	and.w	r3, r3, #31
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6a1a      	ldr	r2, [r3, #32]
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	43db      	mvns	r3, r3
 8004af6:	401a      	ands	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6a1a      	ldr	r2, [r3, #32]
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f003 031f 	and.w	r3, r3, #31
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	fa01 f303 	lsl.w	r3, r1, r3
 8004b0c:	431a      	orrs	r2, r3
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	621a      	str	r2, [r3, #32]
}
 8004b12:	bf00      	nop
 8004b14:	371c      	adds	r7, #28
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
	...

08004b20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d101      	bne.n	8004b38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b34:	2302      	movs	r3, #2
 8004b36:	e050      	b.n	8004bda <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a1c      	ldr	r2, [pc, #112]	; (8004be8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d018      	beq.n	8004bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b84:	d013      	beq.n	8004bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a18      	ldr	r2, [pc, #96]	; (8004bec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d00e      	beq.n	8004bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a16      	ldr	r2, [pc, #88]	; (8004bf0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d009      	beq.n	8004bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a15      	ldr	r2, [pc, #84]	; (8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d004      	beq.n	8004bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a13      	ldr	r2, [pc, #76]	; (8004bf8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d10c      	bne.n	8004bc8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	68ba      	ldr	r2, [r7, #8]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3714      	adds	r7, #20
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
 8004be6:	bf00      	nop
 8004be8:	40010000 	.word	0x40010000
 8004bec:	40000400 	.word	0x40000400
 8004bf0:	40000800 	.word	0x40000800
 8004bf4:	40000c00 	.word	0x40000c00
 8004bf8:	40014000 	.word	0x40014000

08004bfc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c04:	bf00      	nop
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr

08004c10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d101      	bne.n	8004c36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e042      	b.n	8004cbc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d106      	bne.n	8004c50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fd f9fa 	bl	8002044 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2224      	movs	r2, #36	; 0x24
 8004c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68da      	ldr	r2, [r3, #12]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 fa09 	bl	8005080 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	691a      	ldr	r2, [r3, #16]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	695a      	ldr	r2, [r3, #20]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68da      	ldr	r2, [r3, #12]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3708      	adds	r7, #8
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b08a      	sub	sp, #40	; 0x28
 8004cc8:	af02      	add	r7, sp, #8
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	603b      	str	r3, [r7, #0]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b20      	cmp	r3, #32
 8004ce2:	d175      	bne.n	8004dd0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d002      	beq.n	8004cf0 <HAL_UART_Transmit+0x2c>
 8004cea:	88fb      	ldrh	r3, [r7, #6]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d101      	bne.n	8004cf4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e06e      	b.n	8004dd2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2221      	movs	r2, #33	; 0x21
 8004cfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d02:	f7fd fa47 	bl	8002194 <HAL_GetTick>
 8004d06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	88fa      	ldrh	r2, [r7, #6]
 8004d0c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	88fa      	ldrh	r2, [r7, #6]
 8004d12:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d1c:	d108      	bne.n	8004d30 <HAL_UART_Transmit+0x6c>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d104      	bne.n	8004d30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004d26:	2300      	movs	r3, #0
 8004d28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	61bb      	str	r3, [r7, #24]
 8004d2e:	e003      	b.n	8004d38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d34:	2300      	movs	r3, #0
 8004d36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d38:	e02e      	b.n	8004d98 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	2200      	movs	r2, #0
 8004d42:	2180      	movs	r1, #128	; 0x80
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 f8df 	bl	8004f08 <UART_WaitOnFlagUntilTimeout>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e03a      	b.n	8004dd2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10b      	bne.n	8004d7a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	881b      	ldrh	r3, [r3, #0]
 8004d66:	461a      	mov	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	3302      	adds	r3, #2
 8004d76:	61bb      	str	r3, [r7, #24]
 8004d78:	e007      	b.n	8004d8a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	781a      	ldrb	r2, [r3, #0]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	3301      	adds	r3, #1
 8004d88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	3b01      	subs	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1cb      	bne.n	8004d3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	9300      	str	r3, [sp, #0]
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	2200      	movs	r2, #0
 8004daa:	2140      	movs	r1, #64	; 0x40
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	f000 f8ab 	bl	8004f08 <UART_WaitOnFlagUntilTimeout>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d005      	beq.n	8004dc4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2220      	movs	r2, #32
 8004dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e006      	b.n	8004dd2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2220      	movs	r2, #32
 8004dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	e000      	b.n	8004dd2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004dd0:	2302      	movs	r3, #2
  }
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3720      	adds	r7, #32
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b08a      	sub	sp, #40	; 0x28
 8004dde:	af02      	add	r7, sp, #8
 8004de0:	60f8      	str	r0, [r7, #12]
 8004de2:	60b9      	str	r1, [r7, #8]
 8004de4:	603b      	str	r3, [r7, #0]
 8004de6:	4613      	mov	r3, r2
 8004de8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004dea:	2300      	movs	r3, #0
 8004dec:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b20      	cmp	r3, #32
 8004df8:	f040 8081 	bne.w	8004efe <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d002      	beq.n	8004e08 <HAL_UART_Receive+0x2e>
 8004e02:	88fb      	ldrh	r3, [r7, #6]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e079      	b.n	8004f00 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2222      	movs	r2, #34	; 0x22
 8004e16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e20:	f7fd f9b8 	bl	8002194 <HAL_GetTick>
 8004e24:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	88fa      	ldrh	r2, [r7, #6]
 8004e2a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	88fa      	ldrh	r2, [r7, #6]
 8004e30:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3a:	d108      	bne.n	8004e4e <HAL_UART_Receive+0x74>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d104      	bne.n	8004e4e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004e44:	2300      	movs	r3, #0
 8004e46:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	61bb      	str	r3, [r7, #24]
 8004e4c:	e003      	b.n	8004e56 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e52:	2300      	movs	r3, #0
 8004e54:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004e56:	e047      	b.n	8004ee8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2120      	movs	r1, #32
 8004e62:	68f8      	ldr	r0, [r7, #12]
 8004e64:	f000 f850 	bl	8004f08 <UART_WaitOnFlagUntilTimeout>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d005      	beq.n	8004e7a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2220      	movs	r2, #32
 8004e72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e042      	b.n	8004f00 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10c      	bne.n	8004e9a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	3302      	adds	r3, #2
 8004e96:	61bb      	str	r3, [r7, #24]
 8004e98:	e01f      	b.n	8004eda <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ea2:	d007      	beq.n	8004eb4 <HAL_UART_Receive+0xda>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10a      	bne.n	8004ec2 <HAL_UART_Receive+0xe8>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d106      	bne.n	8004ec2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	b2da      	uxtb	r2, r3
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	701a      	strb	r2, [r3, #0]
 8004ec0:	e008      	b.n	8004ed4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d1b2      	bne.n	8004e58 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2220      	movs	r2, #32
 8004ef6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	e000      	b.n	8004f00 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004efe:	2302      	movs	r3, #2
  }
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3720      	adds	r7, #32
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b086      	sub	sp, #24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	603b      	str	r3, [r7, #0]
 8004f14:	4613      	mov	r3, r2
 8004f16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f18:	e03b      	b.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f20:	d037      	beq.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f22:	f7fd f937 	bl	8002194 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	6a3a      	ldr	r2, [r7, #32]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d302      	bcc.n	8004f38 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f32:	6a3b      	ldr	r3, [r7, #32]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d101      	bne.n	8004f3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e03a      	b.n	8004fb2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	f003 0304 	and.w	r3, r3, #4
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d023      	beq.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	2b80      	cmp	r3, #128	; 0x80
 8004f4e:	d020      	beq.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2b40      	cmp	r3, #64	; 0x40
 8004f54:	d01d      	beq.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0308 	and.w	r3, r3, #8
 8004f60:	2b08      	cmp	r3, #8
 8004f62:	d116      	bne.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004f64:	2300      	movs	r3, #0
 8004f66:	617b      	str	r3, [r7, #20]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f7a:	68f8      	ldr	r0, [r7, #12]
 8004f7c:	f000 f81d 	bl	8004fba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2208      	movs	r2, #8
 8004f84:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e00f      	b.n	8004fb2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	bf0c      	ite	eq
 8004fa2:	2301      	moveq	r3, #1
 8004fa4:	2300      	movne	r3, #0
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	461a      	mov	r2, r3
 8004faa:	79fb      	ldrb	r3, [r7, #7]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d0b4      	beq.n	8004f1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3718      	adds	r7, #24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b095      	sub	sp, #84	; 0x54
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	330c      	adds	r3, #12
 8004fc8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fcc:	e853 3f00 	ldrex	r3, [r3]
 8004fd0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004fd8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	330c      	adds	r3, #12
 8004fe0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fe2:	643a      	str	r2, [r7, #64]	; 0x40
 8004fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004fe8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fea:	e841 2300 	strex	r3, r2, [r1]
 8004fee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1e5      	bne.n	8004fc2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	3314      	adds	r3, #20
 8004ffc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffe:	6a3b      	ldr	r3, [r7, #32]
 8005000:	e853 3f00 	ldrex	r3, [r3]
 8005004:	61fb      	str	r3, [r7, #28]
   return(result);
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	f023 0301 	bic.w	r3, r3, #1
 800500c:	64bb      	str	r3, [r7, #72]	; 0x48
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	3314      	adds	r3, #20
 8005014:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005016:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005018:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800501c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800501e:	e841 2300 	strex	r3, r2, [r1]
 8005022:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1e5      	bne.n	8004ff6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502e:	2b01      	cmp	r3, #1
 8005030:	d119      	bne.n	8005066 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	330c      	adds	r3, #12
 8005038:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	e853 3f00 	ldrex	r3, [r3]
 8005040:	60bb      	str	r3, [r7, #8]
   return(result);
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	f023 0310 	bic.w	r3, r3, #16
 8005048:	647b      	str	r3, [r7, #68]	; 0x44
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	330c      	adds	r3, #12
 8005050:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005052:	61ba      	str	r2, [r7, #24]
 8005054:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005056:	6979      	ldr	r1, [r7, #20]
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	e841 2300 	strex	r3, r2, [r1]
 800505e:	613b      	str	r3, [r7, #16]
   return(result);
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1e5      	bne.n	8005032 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2220      	movs	r2, #32
 800506a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005074:	bf00      	nop
 8005076:	3754      	adds	r7, #84	; 0x54
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005084:	b0c0      	sub	sp, #256	; 0x100
 8005086:	af00      	add	r7, sp, #0
 8005088:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800508c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800509c:	68d9      	ldr	r1, [r3, #12]
 800509e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	ea40 0301 	orr.w	r3, r0, r1
 80050a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050ae:	689a      	ldr	r2, [r3, #8]
 80050b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	431a      	orrs	r2, r3
 80050b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	431a      	orrs	r2, r3
 80050c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050c4:	69db      	ldr	r3, [r3, #28]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80050cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80050d8:	f021 010c 	bic.w	r1, r1, #12
 80050dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80050e6:	430b      	orrs	r3, r1
 80050e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80050f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050fa:	6999      	ldr	r1, [r3, #24]
 80050fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	ea40 0301 	orr.w	r3, r0, r1
 8005106:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	4b8f      	ldr	r3, [pc, #572]	; (800534c <UART_SetConfig+0x2cc>)
 8005110:	429a      	cmp	r2, r3
 8005112:	d005      	beq.n	8005120 <UART_SetConfig+0xa0>
 8005114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	4b8d      	ldr	r3, [pc, #564]	; (8005350 <UART_SetConfig+0x2d0>)
 800511c:	429a      	cmp	r2, r3
 800511e:	d104      	bne.n	800512a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005120:	f7fe fac2 	bl	80036a8 <HAL_RCC_GetPCLK2Freq>
 8005124:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005128:	e003      	b.n	8005132 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800512a:	f7fe faa9 	bl	8003680 <HAL_RCC_GetPCLK1Freq>
 800512e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005136:	69db      	ldr	r3, [r3, #28]
 8005138:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800513c:	f040 810c 	bne.w	8005358 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005140:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005144:	2200      	movs	r2, #0
 8005146:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800514a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800514e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005152:	4622      	mov	r2, r4
 8005154:	462b      	mov	r3, r5
 8005156:	1891      	adds	r1, r2, r2
 8005158:	65b9      	str	r1, [r7, #88]	; 0x58
 800515a:	415b      	adcs	r3, r3
 800515c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800515e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005162:	4621      	mov	r1, r4
 8005164:	eb12 0801 	adds.w	r8, r2, r1
 8005168:	4629      	mov	r1, r5
 800516a:	eb43 0901 	adc.w	r9, r3, r1
 800516e:	f04f 0200 	mov.w	r2, #0
 8005172:	f04f 0300 	mov.w	r3, #0
 8005176:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800517a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800517e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005182:	4690      	mov	r8, r2
 8005184:	4699      	mov	r9, r3
 8005186:	4623      	mov	r3, r4
 8005188:	eb18 0303 	adds.w	r3, r8, r3
 800518c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005190:	462b      	mov	r3, r5
 8005192:	eb49 0303 	adc.w	r3, r9, r3
 8005196:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800519a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80051a6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80051aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80051ae:	460b      	mov	r3, r1
 80051b0:	18db      	adds	r3, r3, r3
 80051b2:	653b      	str	r3, [r7, #80]	; 0x50
 80051b4:	4613      	mov	r3, r2
 80051b6:	eb42 0303 	adc.w	r3, r2, r3
 80051ba:	657b      	str	r3, [r7, #84]	; 0x54
 80051bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80051c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80051c4:	f7fb fb12 	bl	80007ec <__aeabi_uldivmod>
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4b61      	ldr	r3, [pc, #388]	; (8005354 <UART_SetConfig+0x2d4>)
 80051ce:	fba3 2302 	umull	r2, r3, r3, r2
 80051d2:	095b      	lsrs	r3, r3, #5
 80051d4:	011c      	lsls	r4, r3, #4
 80051d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051da:	2200      	movs	r2, #0
 80051dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80051e0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80051e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80051e8:	4642      	mov	r2, r8
 80051ea:	464b      	mov	r3, r9
 80051ec:	1891      	adds	r1, r2, r2
 80051ee:	64b9      	str	r1, [r7, #72]	; 0x48
 80051f0:	415b      	adcs	r3, r3
 80051f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80051f8:	4641      	mov	r1, r8
 80051fa:	eb12 0a01 	adds.w	sl, r2, r1
 80051fe:	4649      	mov	r1, r9
 8005200:	eb43 0b01 	adc.w	fp, r3, r1
 8005204:	f04f 0200 	mov.w	r2, #0
 8005208:	f04f 0300 	mov.w	r3, #0
 800520c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005210:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005214:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005218:	4692      	mov	sl, r2
 800521a:	469b      	mov	fp, r3
 800521c:	4643      	mov	r3, r8
 800521e:	eb1a 0303 	adds.w	r3, sl, r3
 8005222:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005226:	464b      	mov	r3, r9
 8005228:	eb4b 0303 	adc.w	r3, fp, r3
 800522c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800523c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005240:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005244:	460b      	mov	r3, r1
 8005246:	18db      	adds	r3, r3, r3
 8005248:	643b      	str	r3, [r7, #64]	; 0x40
 800524a:	4613      	mov	r3, r2
 800524c:	eb42 0303 	adc.w	r3, r2, r3
 8005250:	647b      	str	r3, [r7, #68]	; 0x44
 8005252:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005256:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800525a:	f7fb fac7 	bl	80007ec <__aeabi_uldivmod>
 800525e:	4602      	mov	r2, r0
 8005260:	460b      	mov	r3, r1
 8005262:	4611      	mov	r1, r2
 8005264:	4b3b      	ldr	r3, [pc, #236]	; (8005354 <UART_SetConfig+0x2d4>)
 8005266:	fba3 2301 	umull	r2, r3, r3, r1
 800526a:	095b      	lsrs	r3, r3, #5
 800526c:	2264      	movs	r2, #100	; 0x64
 800526e:	fb02 f303 	mul.w	r3, r2, r3
 8005272:	1acb      	subs	r3, r1, r3
 8005274:	00db      	lsls	r3, r3, #3
 8005276:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800527a:	4b36      	ldr	r3, [pc, #216]	; (8005354 <UART_SetConfig+0x2d4>)
 800527c:	fba3 2302 	umull	r2, r3, r3, r2
 8005280:	095b      	lsrs	r3, r3, #5
 8005282:	005b      	lsls	r3, r3, #1
 8005284:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005288:	441c      	add	r4, r3
 800528a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800528e:	2200      	movs	r2, #0
 8005290:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005294:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005298:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800529c:	4642      	mov	r2, r8
 800529e:	464b      	mov	r3, r9
 80052a0:	1891      	adds	r1, r2, r2
 80052a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80052a4:	415b      	adcs	r3, r3
 80052a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80052ac:	4641      	mov	r1, r8
 80052ae:	1851      	adds	r1, r2, r1
 80052b0:	6339      	str	r1, [r7, #48]	; 0x30
 80052b2:	4649      	mov	r1, r9
 80052b4:	414b      	adcs	r3, r1
 80052b6:	637b      	str	r3, [r7, #52]	; 0x34
 80052b8:	f04f 0200 	mov.w	r2, #0
 80052bc:	f04f 0300 	mov.w	r3, #0
 80052c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80052c4:	4659      	mov	r1, fp
 80052c6:	00cb      	lsls	r3, r1, #3
 80052c8:	4651      	mov	r1, sl
 80052ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052ce:	4651      	mov	r1, sl
 80052d0:	00ca      	lsls	r2, r1, #3
 80052d2:	4610      	mov	r0, r2
 80052d4:	4619      	mov	r1, r3
 80052d6:	4603      	mov	r3, r0
 80052d8:	4642      	mov	r2, r8
 80052da:	189b      	adds	r3, r3, r2
 80052dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80052e0:	464b      	mov	r3, r9
 80052e2:	460a      	mov	r2, r1
 80052e4:	eb42 0303 	adc.w	r3, r2, r3
 80052e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80052ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80052f8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80052fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005300:	460b      	mov	r3, r1
 8005302:	18db      	adds	r3, r3, r3
 8005304:	62bb      	str	r3, [r7, #40]	; 0x28
 8005306:	4613      	mov	r3, r2
 8005308:	eb42 0303 	adc.w	r3, r2, r3
 800530c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800530e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005312:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005316:	f7fb fa69 	bl	80007ec <__aeabi_uldivmod>
 800531a:	4602      	mov	r2, r0
 800531c:	460b      	mov	r3, r1
 800531e:	4b0d      	ldr	r3, [pc, #52]	; (8005354 <UART_SetConfig+0x2d4>)
 8005320:	fba3 1302 	umull	r1, r3, r3, r2
 8005324:	095b      	lsrs	r3, r3, #5
 8005326:	2164      	movs	r1, #100	; 0x64
 8005328:	fb01 f303 	mul.w	r3, r1, r3
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	00db      	lsls	r3, r3, #3
 8005330:	3332      	adds	r3, #50	; 0x32
 8005332:	4a08      	ldr	r2, [pc, #32]	; (8005354 <UART_SetConfig+0x2d4>)
 8005334:	fba2 2303 	umull	r2, r3, r2, r3
 8005338:	095b      	lsrs	r3, r3, #5
 800533a:	f003 0207 	and.w	r2, r3, #7
 800533e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4422      	add	r2, r4
 8005346:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005348:	e106      	b.n	8005558 <UART_SetConfig+0x4d8>
 800534a:	bf00      	nop
 800534c:	40011000 	.word	0x40011000
 8005350:	40011400 	.word	0x40011400
 8005354:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005358:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800535c:	2200      	movs	r2, #0
 800535e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005362:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005366:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800536a:	4642      	mov	r2, r8
 800536c:	464b      	mov	r3, r9
 800536e:	1891      	adds	r1, r2, r2
 8005370:	6239      	str	r1, [r7, #32]
 8005372:	415b      	adcs	r3, r3
 8005374:	627b      	str	r3, [r7, #36]	; 0x24
 8005376:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800537a:	4641      	mov	r1, r8
 800537c:	1854      	adds	r4, r2, r1
 800537e:	4649      	mov	r1, r9
 8005380:	eb43 0501 	adc.w	r5, r3, r1
 8005384:	f04f 0200 	mov.w	r2, #0
 8005388:	f04f 0300 	mov.w	r3, #0
 800538c:	00eb      	lsls	r3, r5, #3
 800538e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005392:	00e2      	lsls	r2, r4, #3
 8005394:	4614      	mov	r4, r2
 8005396:	461d      	mov	r5, r3
 8005398:	4643      	mov	r3, r8
 800539a:	18e3      	adds	r3, r4, r3
 800539c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80053a0:	464b      	mov	r3, r9
 80053a2:	eb45 0303 	adc.w	r3, r5, r3
 80053a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80053aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80053b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80053ba:	f04f 0200 	mov.w	r2, #0
 80053be:	f04f 0300 	mov.w	r3, #0
 80053c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80053c6:	4629      	mov	r1, r5
 80053c8:	008b      	lsls	r3, r1, #2
 80053ca:	4621      	mov	r1, r4
 80053cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053d0:	4621      	mov	r1, r4
 80053d2:	008a      	lsls	r2, r1, #2
 80053d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80053d8:	f7fb fa08 	bl	80007ec <__aeabi_uldivmod>
 80053dc:	4602      	mov	r2, r0
 80053de:	460b      	mov	r3, r1
 80053e0:	4b60      	ldr	r3, [pc, #384]	; (8005564 <UART_SetConfig+0x4e4>)
 80053e2:	fba3 2302 	umull	r2, r3, r3, r2
 80053e6:	095b      	lsrs	r3, r3, #5
 80053e8:	011c      	lsls	r4, r3, #4
 80053ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053ee:	2200      	movs	r2, #0
 80053f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80053f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80053f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80053fc:	4642      	mov	r2, r8
 80053fe:	464b      	mov	r3, r9
 8005400:	1891      	adds	r1, r2, r2
 8005402:	61b9      	str	r1, [r7, #24]
 8005404:	415b      	adcs	r3, r3
 8005406:	61fb      	str	r3, [r7, #28]
 8005408:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800540c:	4641      	mov	r1, r8
 800540e:	1851      	adds	r1, r2, r1
 8005410:	6139      	str	r1, [r7, #16]
 8005412:	4649      	mov	r1, r9
 8005414:	414b      	adcs	r3, r1
 8005416:	617b      	str	r3, [r7, #20]
 8005418:	f04f 0200 	mov.w	r2, #0
 800541c:	f04f 0300 	mov.w	r3, #0
 8005420:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005424:	4659      	mov	r1, fp
 8005426:	00cb      	lsls	r3, r1, #3
 8005428:	4651      	mov	r1, sl
 800542a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800542e:	4651      	mov	r1, sl
 8005430:	00ca      	lsls	r2, r1, #3
 8005432:	4610      	mov	r0, r2
 8005434:	4619      	mov	r1, r3
 8005436:	4603      	mov	r3, r0
 8005438:	4642      	mov	r2, r8
 800543a:	189b      	adds	r3, r3, r2
 800543c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005440:	464b      	mov	r3, r9
 8005442:	460a      	mov	r2, r1
 8005444:	eb42 0303 	adc.w	r3, r2, r3
 8005448:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800544c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	67bb      	str	r3, [r7, #120]	; 0x78
 8005456:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005458:	f04f 0200 	mov.w	r2, #0
 800545c:	f04f 0300 	mov.w	r3, #0
 8005460:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005464:	4649      	mov	r1, r9
 8005466:	008b      	lsls	r3, r1, #2
 8005468:	4641      	mov	r1, r8
 800546a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800546e:	4641      	mov	r1, r8
 8005470:	008a      	lsls	r2, r1, #2
 8005472:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005476:	f7fb f9b9 	bl	80007ec <__aeabi_uldivmod>
 800547a:	4602      	mov	r2, r0
 800547c:	460b      	mov	r3, r1
 800547e:	4611      	mov	r1, r2
 8005480:	4b38      	ldr	r3, [pc, #224]	; (8005564 <UART_SetConfig+0x4e4>)
 8005482:	fba3 2301 	umull	r2, r3, r3, r1
 8005486:	095b      	lsrs	r3, r3, #5
 8005488:	2264      	movs	r2, #100	; 0x64
 800548a:	fb02 f303 	mul.w	r3, r2, r3
 800548e:	1acb      	subs	r3, r1, r3
 8005490:	011b      	lsls	r3, r3, #4
 8005492:	3332      	adds	r3, #50	; 0x32
 8005494:	4a33      	ldr	r2, [pc, #204]	; (8005564 <UART_SetConfig+0x4e4>)
 8005496:	fba2 2303 	umull	r2, r3, r2, r3
 800549a:	095b      	lsrs	r3, r3, #5
 800549c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054a0:	441c      	add	r4, r3
 80054a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054a6:	2200      	movs	r2, #0
 80054a8:	673b      	str	r3, [r7, #112]	; 0x70
 80054aa:	677a      	str	r2, [r7, #116]	; 0x74
 80054ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80054b0:	4642      	mov	r2, r8
 80054b2:	464b      	mov	r3, r9
 80054b4:	1891      	adds	r1, r2, r2
 80054b6:	60b9      	str	r1, [r7, #8]
 80054b8:	415b      	adcs	r3, r3
 80054ba:	60fb      	str	r3, [r7, #12]
 80054bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054c0:	4641      	mov	r1, r8
 80054c2:	1851      	adds	r1, r2, r1
 80054c4:	6039      	str	r1, [r7, #0]
 80054c6:	4649      	mov	r1, r9
 80054c8:	414b      	adcs	r3, r1
 80054ca:	607b      	str	r3, [r7, #4]
 80054cc:	f04f 0200 	mov.w	r2, #0
 80054d0:	f04f 0300 	mov.w	r3, #0
 80054d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80054d8:	4659      	mov	r1, fp
 80054da:	00cb      	lsls	r3, r1, #3
 80054dc:	4651      	mov	r1, sl
 80054de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054e2:	4651      	mov	r1, sl
 80054e4:	00ca      	lsls	r2, r1, #3
 80054e6:	4610      	mov	r0, r2
 80054e8:	4619      	mov	r1, r3
 80054ea:	4603      	mov	r3, r0
 80054ec:	4642      	mov	r2, r8
 80054ee:	189b      	adds	r3, r3, r2
 80054f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80054f2:	464b      	mov	r3, r9
 80054f4:	460a      	mov	r2, r1
 80054f6:	eb42 0303 	adc.w	r3, r2, r3
 80054fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80054fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	663b      	str	r3, [r7, #96]	; 0x60
 8005506:	667a      	str	r2, [r7, #100]	; 0x64
 8005508:	f04f 0200 	mov.w	r2, #0
 800550c:	f04f 0300 	mov.w	r3, #0
 8005510:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005514:	4649      	mov	r1, r9
 8005516:	008b      	lsls	r3, r1, #2
 8005518:	4641      	mov	r1, r8
 800551a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800551e:	4641      	mov	r1, r8
 8005520:	008a      	lsls	r2, r1, #2
 8005522:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005526:	f7fb f961 	bl	80007ec <__aeabi_uldivmod>
 800552a:	4602      	mov	r2, r0
 800552c:	460b      	mov	r3, r1
 800552e:	4b0d      	ldr	r3, [pc, #52]	; (8005564 <UART_SetConfig+0x4e4>)
 8005530:	fba3 1302 	umull	r1, r3, r3, r2
 8005534:	095b      	lsrs	r3, r3, #5
 8005536:	2164      	movs	r1, #100	; 0x64
 8005538:	fb01 f303 	mul.w	r3, r1, r3
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	011b      	lsls	r3, r3, #4
 8005540:	3332      	adds	r3, #50	; 0x32
 8005542:	4a08      	ldr	r2, [pc, #32]	; (8005564 <UART_SetConfig+0x4e4>)
 8005544:	fba2 2303 	umull	r2, r3, r2, r3
 8005548:	095b      	lsrs	r3, r3, #5
 800554a:	f003 020f 	and.w	r2, r3, #15
 800554e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4422      	add	r2, r4
 8005556:	609a      	str	r2, [r3, #8]
}
 8005558:	bf00      	nop
 800555a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800555e:	46bd      	mov	sp, r7
 8005560:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005564:	51eb851f 	.word	0x51eb851f

08005568 <__NVIC_SetPriority>:
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	4603      	mov	r3, r0
 8005570:	6039      	str	r1, [r7, #0]
 8005572:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005578:	2b00      	cmp	r3, #0
 800557a:	db0a      	blt.n	8005592 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	b2da      	uxtb	r2, r3
 8005580:	490c      	ldr	r1, [pc, #48]	; (80055b4 <__NVIC_SetPriority+0x4c>)
 8005582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005586:	0112      	lsls	r2, r2, #4
 8005588:	b2d2      	uxtb	r2, r2
 800558a:	440b      	add	r3, r1
 800558c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005590:	e00a      	b.n	80055a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	b2da      	uxtb	r2, r3
 8005596:	4908      	ldr	r1, [pc, #32]	; (80055b8 <__NVIC_SetPriority+0x50>)
 8005598:	79fb      	ldrb	r3, [r7, #7]
 800559a:	f003 030f 	and.w	r3, r3, #15
 800559e:	3b04      	subs	r3, #4
 80055a0:	0112      	lsls	r2, r2, #4
 80055a2:	b2d2      	uxtb	r2, r2
 80055a4:	440b      	add	r3, r1
 80055a6:	761a      	strb	r2, [r3, #24]
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr
 80055b4:	e000e100 	.word	0xe000e100
 80055b8:	e000ed00 	.word	0xe000ed00

080055bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80055c0:	4b05      	ldr	r3, [pc, #20]	; (80055d8 <SysTick_Handler+0x1c>)
 80055c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80055c4:	f002 fa36 	bl	8007a34 <xTaskGetSchedulerState>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d001      	beq.n	80055d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80055ce:	f003 f91b 	bl	8008808 <xPortSysTickHandler>
  }
}
 80055d2:	bf00      	nop
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	e000e010 	.word	0xe000e010

080055dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80055dc:	b580      	push	{r7, lr}
 80055de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80055e0:	2100      	movs	r1, #0
 80055e2:	f06f 0004 	mvn.w	r0, #4
 80055e6:	f7ff ffbf 	bl	8005568 <__NVIC_SetPriority>
#endif
}
 80055ea:	bf00      	nop
 80055ec:	bd80      	pop	{r7, pc}
	...

080055f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055f6:	f3ef 8305 	mrs	r3, IPSR
 80055fa:	603b      	str	r3, [r7, #0]
  return(result);
 80055fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d003      	beq.n	800560a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005602:	f06f 0305 	mvn.w	r3, #5
 8005606:	607b      	str	r3, [r7, #4]
 8005608:	e00c      	b.n	8005624 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800560a:	4b0a      	ldr	r3, [pc, #40]	; (8005634 <osKernelInitialize+0x44>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d105      	bne.n	800561e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005612:	4b08      	ldr	r3, [pc, #32]	; (8005634 <osKernelInitialize+0x44>)
 8005614:	2201      	movs	r2, #1
 8005616:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005618:	2300      	movs	r3, #0
 800561a:	607b      	str	r3, [r7, #4]
 800561c:	e002      	b.n	8005624 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800561e:	f04f 33ff 	mov.w	r3, #4294967295
 8005622:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005624:	687b      	ldr	r3, [r7, #4]
}
 8005626:	4618      	mov	r0, r3
 8005628:	370c      	adds	r7, #12
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr
 8005632:	bf00      	nop
 8005634:	2000029c 	.word	0x2000029c

08005638 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800563e:	f3ef 8305 	mrs	r3, IPSR
 8005642:	603b      	str	r3, [r7, #0]
  return(result);
 8005644:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <osKernelStart+0x1a>
    stat = osErrorISR;
 800564a:	f06f 0305 	mvn.w	r3, #5
 800564e:	607b      	str	r3, [r7, #4]
 8005650:	e010      	b.n	8005674 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005652:	4b0b      	ldr	r3, [pc, #44]	; (8005680 <osKernelStart+0x48>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2b01      	cmp	r3, #1
 8005658:	d109      	bne.n	800566e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800565a:	f7ff ffbf 	bl	80055dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800565e:	4b08      	ldr	r3, [pc, #32]	; (8005680 <osKernelStart+0x48>)
 8005660:	2202      	movs	r2, #2
 8005662:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005664:	f001 fdc2 	bl	80071ec <vTaskStartScheduler>
      stat = osOK;
 8005668:	2300      	movs	r3, #0
 800566a:	607b      	str	r3, [r7, #4]
 800566c:	e002      	b.n	8005674 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800566e:	f04f 33ff 	mov.w	r3, #4294967295
 8005672:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005674:	687b      	ldr	r3, [r7, #4]
}
 8005676:	4618      	mov	r0, r3
 8005678:	3708      	adds	r7, #8
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	2000029c 	.word	0x2000029c

08005684 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005684:	b580      	push	{r7, lr}
 8005686:	b08e      	sub	sp, #56	; 0x38
 8005688:	af04      	add	r7, sp, #16
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005690:	2300      	movs	r3, #0
 8005692:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005694:	f3ef 8305 	mrs	r3, IPSR
 8005698:	617b      	str	r3, [r7, #20]
  return(result);
 800569a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800569c:	2b00      	cmp	r3, #0
 800569e:	d17e      	bne.n	800579e <osThreadNew+0x11a>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d07b      	beq.n	800579e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80056a6:	2380      	movs	r3, #128	; 0x80
 80056a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80056aa:	2318      	movs	r3, #24
 80056ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80056ae:	2300      	movs	r3, #0
 80056b0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80056b2:	f04f 33ff 	mov.w	r3, #4294967295
 80056b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d045      	beq.n	800574a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d002      	beq.n	80056cc <osThreadNew+0x48>
        name = attr->name;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d002      	beq.n	80056da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d008      	beq.n	80056f2 <osThreadNew+0x6e>
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	2b38      	cmp	r3, #56	; 0x38
 80056e4:	d805      	bhi.n	80056f2 <osThreadNew+0x6e>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <osThreadNew+0x72>
        return (NULL);
 80056f2:	2300      	movs	r3, #0
 80056f4:	e054      	b.n	80057a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d003      	beq.n	8005706 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	089b      	lsrs	r3, r3, #2
 8005704:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00e      	beq.n	800572c <osThreadNew+0xa8>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	2ba7      	cmp	r3, #167	; 0xa7
 8005714:	d90a      	bls.n	800572c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800571a:	2b00      	cmp	r3, #0
 800571c:	d006      	beq.n	800572c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d002      	beq.n	800572c <osThreadNew+0xa8>
        mem = 1;
 8005726:	2301      	movs	r3, #1
 8005728:	61bb      	str	r3, [r7, #24]
 800572a:	e010      	b.n	800574e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d10c      	bne.n	800574e <osThreadNew+0xca>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d108      	bne.n	800574e <osThreadNew+0xca>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d104      	bne.n	800574e <osThreadNew+0xca>
          mem = 0;
 8005744:	2300      	movs	r3, #0
 8005746:	61bb      	str	r3, [r7, #24]
 8005748:	e001      	b.n	800574e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800574a:	2300      	movs	r3, #0
 800574c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d110      	bne.n	8005776 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800575c:	9202      	str	r2, [sp, #8]
 800575e:	9301      	str	r3, [sp, #4]
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	9300      	str	r3, [sp, #0]
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	6a3a      	ldr	r2, [r7, #32]
 8005768:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f001 fb62 	bl	8006e34 <xTaskCreateStatic>
 8005770:	4603      	mov	r3, r0
 8005772:	613b      	str	r3, [r7, #16]
 8005774:	e013      	b.n	800579e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d110      	bne.n	800579e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800577c:	6a3b      	ldr	r3, [r7, #32]
 800577e:	b29a      	uxth	r2, r3
 8005780:	f107 0310 	add.w	r3, r7, #16
 8005784:	9301      	str	r3, [sp, #4]
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	9300      	str	r3, [sp, #0]
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800578e:	68f8      	ldr	r0, [r7, #12]
 8005790:	f001 fbad 	bl	8006eee <xTaskCreate>
 8005794:	4603      	mov	r3, r0
 8005796:	2b01      	cmp	r3, #1
 8005798:	d001      	beq.n	800579e <osThreadNew+0x11a>
            hTask = NULL;
 800579a:	2300      	movs	r3, #0
 800579c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800579e:	693b      	ldr	r3, [r7, #16]
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3728      	adds	r7, #40	; 0x28
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057b0:	f3ef 8305 	mrs	r3, IPSR
 80057b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80057b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <osDelay+0x1c>
    stat = osErrorISR;
 80057bc:	f06f 0305 	mvn.w	r3, #5
 80057c0:	60fb      	str	r3, [r7, #12]
 80057c2:	e007      	b.n	80057d4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80057c4:	2300      	movs	r3, #0
 80057c6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d002      	beq.n	80057d4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f001 fcd8 	bl	8007184 <vTaskDelay>
    }
  }

  return (stat);
 80057d4:	68fb      	ldr	r3, [r7, #12]
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}

080057de <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80057de:	b580      	push	{r7, lr}
 80057e0:	b08a      	sub	sp, #40	; 0x28
 80057e2:	af02      	add	r7, sp, #8
 80057e4:	60f8      	str	r0, [r7, #12]
 80057e6:	60b9      	str	r1, [r7, #8]
 80057e8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80057ea:	2300      	movs	r3, #0
 80057ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057ee:	f3ef 8305 	mrs	r3, IPSR
 80057f2:	613b      	str	r3, [r7, #16]
  return(result);
 80057f4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d175      	bne.n	80058e6 <osSemaphoreNew+0x108>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d072      	beq.n	80058e6 <osSemaphoreNew+0x108>
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	429a      	cmp	r2, r3
 8005806:	d86e      	bhi.n	80058e6 <osSemaphoreNew+0x108>
    mem = -1;
 8005808:	f04f 33ff 	mov.w	r3, #4294967295
 800580c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d015      	beq.n	8005840 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d006      	beq.n	800582a <osSemaphoreNew+0x4c>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	2b4f      	cmp	r3, #79	; 0x4f
 8005822:	d902      	bls.n	800582a <osSemaphoreNew+0x4c>
        mem = 1;
 8005824:	2301      	movs	r3, #1
 8005826:	61bb      	str	r3, [r7, #24]
 8005828:	e00c      	b.n	8005844 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d108      	bne.n	8005844 <osSemaphoreNew+0x66>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d104      	bne.n	8005844 <osSemaphoreNew+0x66>
          mem = 0;
 800583a:	2300      	movs	r3, #0
 800583c:	61bb      	str	r3, [r7, #24]
 800583e:	e001      	b.n	8005844 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8005840:	2300      	movs	r3, #0
 8005842:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800584a:	d04c      	beq.n	80058e6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2b01      	cmp	r3, #1
 8005850:	d128      	bne.n	80058a4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d10a      	bne.n	800586e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	2203      	movs	r2, #3
 800585e:	9200      	str	r2, [sp, #0]
 8005860:	2200      	movs	r2, #0
 8005862:	2100      	movs	r1, #0
 8005864:	2001      	movs	r0, #1
 8005866:	f000 fb70 	bl	8005f4a <xQueueGenericCreateStatic>
 800586a:	61f8      	str	r0, [r7, #28]
 800586c:	e005      	b.n	800587a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800586e:	2203      	movs	r2, #3
 8005870:	2100      	movs	r1, #0
 8005872:	2001      	movs	r0, #1
 8005874:	f000 fbe1 	bl	800603a <xQueueGenericCreate>
 8005878:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d022      	beq.n	80058c6 <osSemaphoreNew+0xe8>
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d01f      	beq.n	80058c6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005886:	2300      	movs	r3, #0
 8005888:	2200      	movs	r2, #0
 800588a:	2100      	movs	r1, #0
 800588c:	69f8      	ldr	r0, [r7, #28]
 800588e:	f000 fc9b 	bl	80061c8 <xQueueGenericSend>
 8005892:	4603      	mov	r3, r0
 8005894:	2b01      	cmp	r3, #1
 8005896:	d016      	beq.n	80058c6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8005898:	69f8      	ldr	r0, [r7, #28]
 800589a:	f001 f8f7 	bl	8006a8c <vQueueDelete>
            hSemaphore = NULL;
 800589e:	2300      	movs	r3, #0
 80058a0:	61fb      	str	r3, [r7, #28]
 80058a2:	e010      	b.n	80058c6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d108      	bne.n	80058bc <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	461a      	mov	r2, r3
 80058b0:	68b9      	ldr	r1, [r7, #8]
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f000 fc1e 	bl	80060f4 <xQueueCreateCountingSemaphoreStatic>
 80058b8:	61f8      	str	r0, [r7, #28]
 80058ba:	e004      	b.n	80058c6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80058bc:	68b9      	ldr	r1, [r7, #8]
 80058be:	68f8      	ldr	r0, [r7, #12]
 80058c0:	f000 fc4f 	bl	8006162 <xQueueCreateCountingSemaphore>
 80058c4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00c      	beq.n	80058e6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d003      	beq.n	80058da <osSemaphoreNew+0xfc>
          name = attr->name;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	617b      	str	r3, [r7, #20]
 80058d8:	e001      	b.n	80058de <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80058da:	2300      	movs	r3, #0
 80058dc:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80058de:	6979      	ldr	r1, [r7, #20]
 80058e0:	69f8      	ldr	r0, [r7, #28]
 80058e2:	f001 fa1f 	bl	8006d24 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80058e6:	69fb      	ldr	r3, [r7, #28]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3720      	adds	r7, #32
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80058fe:	2300      	movs	r3, #0
 8005900:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d103      	bne.n	8005910 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005908:	f06f 0303 	mvn.w	r3, #3
 800590c:	617b      	str	r3, [r7, #20]
 800590e:	e039      	b.n	8005984 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005910:	f3ef 8305 	mrs	r3, IPSR
 8005914:	60fb      	str	r3, [r7, #12]
  return(result);
 8005916:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005918:	2b00      	cmp	r3, #0
 800591a:	d022      	beq.n	8005962 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8005922:	f06f 0303 	mvn.w	r3, #3
 8005926:	617b      	str	r3, [r7, #20]
 8005928:	e02c      	b.n	8005984 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800592a:	2300      	movs	r3, #0
 800592c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800592e:	f107 0308 	add.w	r3, r7, #8
 8005932:	461a      	mov	r2, r3
 8005934:	2100      	movs	r1, #0
 8005936:	6938      	ldr	r0, [r7, #16]
 8005938:	f001 f828 	bl	800698c <xQueueReceiveFromISR>
 800593c:	4603      	mov	r3, r0
 800593e:	2b01      	cmp	r3, #1
 8005940:	d003      	beq.n	800594a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8005942:	f06f 0302 	mvn.w	r3, #2
 8005946:	617b      	str	r3, [r7, #20]
 8005948:	e01c      	b.n	8005984 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d019      	beq.n	8005984 <osSemaphoreAcquire+0x94>
 8005950:	4b0f      	ldr	r3, [pc, #60]	; (8005990 <osSemaphoreAcquire+0xa0>)
 8005952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005956:	601a      	str	r2, [r3, #0]
 8005958:	f3bf 8f4f 	dsb	sy
 800595c:	f3bf 8f6f 	isb	sy
 8005960:	e010      	b.n	8005984 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8005962:	6839      	ldr	r1, [r7, #0]
 8005964:	6938      	ldr	r0, [r7, #16]
 8005966:	f000 ff11 	bl	800678c <xQueueSemaphoreTake>
 800596a:	4603      	mov	r3, r0
 800596c:	2b01      	cmp	r3, #1
 800596e:	d009      	beq.n	8005984 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8005976:	f06f 0301 	mvn.w	r3, #1
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	e002      	b.n	8005984 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800597e:	f06f 0302 	mvn.w	r3, #2
 8005982:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005984:	697b      	ldr	r3, [r7, #20]
}
 8005986:	4618      	mov	r0, r3
 8005988:	3718      	adds	r7, #24
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	e000ed04 	.word	0xe000ed04

08005994 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80059a0:	2300      	movs	r3, #0
 80059a2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d103      	bne.n	80059b2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80059aa:	f06f 0303 	mvn.w	r3, #3
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	e02c      	b.n	8005a0c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059b2:	f3ef 8305 	mrs	r3, IPSR
 80059b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80059b8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d01a      	beq.n	80059f4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80059be:	2300      	movs	r3, #0
 80059c0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80059c2:	f107 0308 	add.w	r3, r7, #8
 80059c6:	4619      	mov	r1, r3
 80059c8:	6938      	ldr	r0, [r7, #16]
 80059ca:	f000 fd7e 	bl	80064ca <xQueueGiveFromISR>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d003      	beq.n	80059dc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80059d4:	f06f 0302 	mvn.w	r3, #2
 80059d8:	617b      	str	r3, [r7, #20]
 80059da:	e017      	b.n	8005a0c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d014      	beq.n	8005a0c <osSemaphoreRelease+0x78>
 80059e2:	4b0d      	ldr	r3, [pc, #52]	; (8005a18 <osSemaphoreRelease+0x84>)
 80059e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059e8:	601a      	str	r2, [r3, #0]
 80059ea:	f3bf 8f4f 	dsb	sy
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	e00b      	b.n	8005a0c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80059f4:	2300      	movs	r3, #0
 80059f6:	2200      	movs	r2, #0
 80059f8:	2100      	movs	r1, #0
 80059fa:	6938      	ldr	r0, [r7, #16]
 80059fc:	f000 fbe4 	bl	80061c8 <xQueueGenericSend>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d002      	beq.n	8005a0c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8005a06:	f06f 0302 	mvn.w	r3, #2
 8005a0a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005a0c:	697b      	ldr	r3, [r7, #20]
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3718      	adds	r7, #24
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	e000ed04 	.word	0xe000ed04

08005a1c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b08a      	sub	sp, #40	; 0x28
 8005a20:	af02      	add	r7, sp, #8
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a2c:	f3ef 8305 	mrs	r3, IPSR
 8005a30:	613b      	str	r3, [r7, #16]
  return(result);
 8005a32:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d15f      	bne.n	8005af8 <osMessageQueueNew+0xdc>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d05c      	beq.n	8005af8 <osMessageQueueNew+0xdc>
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d059      	beq.n	8005af8 <osMessageQueueNew+0xdc>
    mem = -1;
 8005a44:	f04f 33ff 	mov.w	r3, #4294967295
 8005a48:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d029      	beq.n	8005aa4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d012      	beq.n	8005a7e <osMessageQueueNew+0x62>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	2b4f      	cmp	r3, #79	; 0x4f
 8005a5e:	d90e      	bls.n	8005a7e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00a      	beq.n	8005a7e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	695a      	ldr	r2, [r3, #20]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	68b9      	ldr	r1, [r7, #8]
 8005a70:	fb01 f303 	mul.w	r3, r1, r3
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d302      	bcc.n	8005a7e <osMessageQueueNew+0x62>
        mem = 1;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	61bb      	str	r3, [r7, #24]
 8005a7c:	e014      	b.n	8005aa8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d110      	bne.n	8005aa8 <osMessageQueueNew+0x8c>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d10c      	bne.n	8005aa8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d108      	bne.n	8005aa8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d104      	bne.n	8005aa8 <osMessageQueueNew+0x8c>
          mem = 0;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	61bb      	str	r3, [r7, #24]
 8005aa2:	e001      	b.n	8005aa8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d10b      	bne.n	8005ac6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	691a      	ldr	r2, [r3, #16]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	9100      	str	r1, [sp, #0]
 8005aba:	68b9      	ldr	r1, [r7, #8]
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 fa44 	bl	8005f4a <xQueueGenericCreateStatic>
 8005ac2:	61f8      	str	r0, [r7, #28]
 8005ac4:	e008      	b.n	8005ad8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d105      	bne.n	8005ad8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005acc:	2200      	movs	r2, #0
 8005ace:	68b9      	ldr	r1, [r7, #8]
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f000 fab2 	bl	800603a <xQueueGenericCreate>
 8005ad6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00c      	beq.n	8005af8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d003      	beq.n	8005aec <osMessageQueueNew+0xd0>
        name = attr->name;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	617b      	str	r3, [r7, #20]
 8005aea:	e001      	b.n	8005af0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005aec:	2300      	movs	r3, #0
 8005aee:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005af0:	6979      	ldr	r1, [r7, #20]
 8005af2:	69f8      	ldr	r0, [r7, #28]
 8005af4:	f001 f916 	bl	8006d24 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005af8:	69fb      	ldr	r3, [r7, #28]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3720      	adds	r7, #32
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
	...

08005b04 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b088      	sub	sp, #32
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	603b      	str	r3, [r7, #0]
 8005b10:	4613      	mov	r3, r2
 8005b12:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b1c:	f3ef 8305 	mrs	r3, IPSR
 8005b20:	617b      	str	r3, [r7, #20]
  return(result);
 8005b22:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d028      	beq.n	8005b7a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d005      	beq.n	8005b3a <osMessageQueuePut+0x36>
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d002      	beq.n	8005b3a <osMessageQueuePut+0x36>
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d003      	beq.n	8005b42 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005b3a:	f06f 0303 	mvn.w	r3, #3
 8005b3e:	61fb      	str	r3, [r7, #28]
 8005b40:	e038      	b.n	8005bb4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005b42:	2300      	movs	r3, #0
 8005b44:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005b46:	f107 0210 	add.w	r2, r7, #16
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	68b9      	ldr	r1, [r7, #8]
 8005b4e:	69b8      	ldr	r0, [r7, #24]
 8005b50:	f000 fc20 	bl	8006394 <xQueueGenericSendFromISR>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d003      	beq.n	8005b62 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005b5a:	f06f 0302 	mvn.w	r3, #2
 8005b5e:	61fb      	str	r3, [r7, #28]
 8005b60:	e028      	b.n	8005bb4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d025      	beq.n	8005bb4 <osMessageQueuePut+0xb0>
 8005b68:	4b15      	ldr	r3, [pc, #84]	; (8005bc0 <osMessageQueuePut+0xbc>)
 8005b6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b6e:	601a      	str	r2, [r3, #0]
 8005b70:	f3bf 8f4f 	dsb	sy
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	e01c      	b.n	8005bb4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d002      	beq.n	8005b86 <osMessageQueuePut+0x82>
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d103      	bne.n	8005b8e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005b86:	f06f 0303 	mvn.w	r3, #3
 8005b8a:	61fb      	str	r3, [r7, #28]
 8005b8c:	e012      	b.n	8005bb4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005b8e:	2300      	movs	r3, #0
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	68b9      	ldr	r1, [r7, #8]
 8005b94:	69b8      	ldr	r0, [r7, #24]
 8005b96:	f000 fb17 	bl	80061c8 <xQueueGenericSend>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d009      	beq.n	8005bb4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005ba6:	f06f 0301 	mvn.w	r3, #1
 8005baa:	61fb      	str	r3, [r7, #28]
 8005bac:	e002      	b.n	8005bb4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005bae:	f06f 0302 	mvn.w	r3, #2
 8005bb2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005bb4:	69fb      	ldr	r3, [r7, #28]
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3720      	adds	r7, #32
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	e000ed04 	.word	0xe000ed04

08005bc4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b088      	sub	sp, #32
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
 8005bd0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bda:	f3ef 8305 	mrs	r3, IPSR
 8005bde:	617b      	str	r3, [r7, #20]
  return(result);
 8005be0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d028      	beq.n	8005c38 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d005      	beq.n	8005bf8 <osMessageQueueGet+0x34>
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d002      	beq.n	8005bf8 <osMessageQueueGet+0x34>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d003      	beq.n	8005c00 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005bf8:	f06f 0303 	mvn.w	r3, #3
 8005bfc:	61fb      	str	r3, [r7, #28]
 8005bfe:	e037      	b.n	8005c70 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005c00:	2300      	movs	r3, #0
 8005c02:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005c04:	f107 0310 	add.w	r3, r7, #16
 8005c08:	461a      	mov	r2, r3
 8005c0a:	68b9      	ldr	r1, [r7, #8]
 8005c0c:	69b8      	ldr	r0, [r7, #24]
 8005c0e:	f000 febd 	bl	800698c <xQueueReceiveFromISR>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d003      	beq.n	8005c20 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005c18:	f06f 0302 	mvn.w	r3, #2
 8005c1c:	61fb      	str	r3, [r7, #28]
 8005c1e:	e027      	b.n	8005c70 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d024      	beq.n	8005c70 <osMessageQueueGet+0xac>
 8005c26:	4b15      	ldr	r3, [pc, #84]	; (8005c7c <osMessageQueueGet+0xb8>)
 8005c28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	f3bf 8f6f 	isb	sy
 8005c36:	e01b      	b.n	8005c70 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d002      	beq.n	8005c44 <osMessageQueueGet+0x80>
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d103      	bne.n	8005c4c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005c44:	f06f 0303 	mvn.w	r3, #3
 8005c48:	61fb      	str	r3, [r7, #28]
 8005c4a:	e011      	b.n	8005c70 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c4c:	683a      	ldr	r2, [r7, #0]
 8005c4e:	68b9      	ldr	r1, [r7, #8]
 8005c50:	69b8      	ldr	r0, [r7, #24]
 8005c52:	f000 fcc7 	bl	80065e4 <xQueueReceive>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d009      	beq.n	8005c70 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d003      	beq.n	8005c6a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005c62:	f06f 0301 	mvn.w	r3, #1
 8005c66:	61fb      	str	r3, [r7, #28]
 8005c68:	e002      	b.n	8005c70 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005c6a:	f06f 0302 	mvn.w	r3, #2
 8005c6e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005c70:	69fb      	ldr	r3, [r7, #28]
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3720      	adds	r7, #32
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	e000ed04 	.word	0xe000ed04

08005c80 <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b086      	sub	sp, #24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c8c:	f3ef 8305 	mrs	r3, IPSR
 8005c90:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c92:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d003      	beq.n	8005ca0 <osMessageQueueReset+0x20>
    stat = osErrorISR;
 8005c98:	f06f 0305 	mvn.w	r3, #5
 8005c9c:	617b      	str	r3, [r7, #20]
 8005c9e:	e00c      	b.n	8005cba <osMessageQueueReset+0x3a>
  }
  else if (hQueue == NULL) {
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d103      	bne.n	8005cae <osMessageQueueReset+0x2e>
    stat = osErrorParameter;
 8005ca6:	f06f 0303 	mvn.w	r3, #3
 8005caa:	617b      	str	r3, [r7, #20]
 8005cac:	e005      	b.n	8005cba <osMessageQueueReset+0x3a>
  }
  else {
    stat = osOK;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	617b      	str	r3, [r7, #20]
    (void)xQueueReset (hQueue);
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	6938      	ldr	r0, [r7, #16]
 8005cb6:	f000 f8ed 	bl	8005e94 <xQueueGenericReset>
  }

  return (stat);
 8005cba:	697b      	ldr	r3, [r7, #20]
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3718      	adds	r7, #24
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	4a07      	ldr	r2, [pc, #28]	; (8005cf0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005cd4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	4a06      	ldr	r2, [pc, #24]	; (8005cf4 <vApplicationGetIdleTaskMemory+0x30>)
 8005cda:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2280      	movs	r2, #128	; 0x80
 8005ce0:	601a      	str	r2, [r3, #0]
}
 8005ce2:	bf00      	nop
 8005ce4:	3714      	adds	r7, #20
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	200002a0 	.word	0x200002a0
 8005cf4:	20000348 	.word	0x20000348

08005cf8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005cf8:	b480      	push	{r7}
 8005cfa:	b085      	sub	sp, #20
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4a07      	ldr	r2, [pc, #28]	; (8005d24 <vApplicationGetTimerTaskMemory+0x2c>)
 8005d08:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	4a06      	ldr	r2, [pc, #24]	; (8005d28 <vApplicationGetTimerTaskMemory+0x30>)
 8005d0e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d16:	601a      	str	r2, [r3, #0]
}
 8005d18:	bf00      	nop
 8005d1a:	3714      	adds	r7, #20
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr
 8005d24:	20000548 	.word	0x20000548
 8005d28:	200005f0 	.word	0x200005f0

08005d2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f103 0208 	add.w	r2, r3, #8
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f04f 32ff 	mov.w	r2, #4294967295
 8005d44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f103 0208 	add.w	r2, r3, #8
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f103 0208 	add.w	r2, r3, #8
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d7a:	bf00      	nop
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d86:	b480      	push	{r7}
 8005d88:	b085      	sub	sp, #20
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	689a      	ldr	r2, [r3, #8]
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	683a      	ldr	r2, [r7, #0]
 8005daa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	683a      	ldr	r2, [r7, #0]
 8005db0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	1c5a      	adds	r2, r3, #1
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	601a      	str	r2, [r3, #0]
}
 8005dc2:	bf00      	nop
 8005dc4:	3714      	adds	r7, #20
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr

08005dce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005dce:	b480      	push	{r7}
 8005dd0:	b085      	sub	sp, #20
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
 8005dd6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de4:	d103      	bne.n	8005dee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	60fb      	str	r3, [r7, #12]
 8005dec:	e00c      	b.n	8005e08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	3308      	adds	r3, #8
 8005df2:	60fb      	str	r3, [r7, #12]
 8005df4:	e002      	b.n	8005dfc <vListInsert+0x2e>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	60fb      	str	r3, [r7, #12]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68ba      	ldr	r2, [r7, #8]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d2f6      	bcs.n	8005df6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	685a      	ldr	r2, [r3, #4]
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	683a      	ldr	r2, [r7, #0]
 8005e16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	1c5a      	adds	r2, r3, #1
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	601a      	str	r2, [r3, #0]
}
 8005e34:	bf00      	nop
 8005e36:	3714      	adds	r7, #20
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	6892      	ldr	r2, [r2, #8]
 8005e56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	6852      	ldr	r2, [r2, #4]
 8005e60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	687a      	ldr	r2, [r7, #4]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d103      	bne.n	8005e74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689a      	ldr	r2, [r3, #8]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	1e5a      	subs	r2, r3, #1
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3714      	adds	r7, #20
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d10a      	bne.n	8005ebe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eac:	f383 8811 	msr	BASEPRI, r3
 8005eb0:	f3bf 8f6f 	isb	sy
 8005eb4:	f3bf 8f4f 	dsb	sy
 8005eb8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005eba:	bf00      	nop
 8005ebc:	e7fe      	b.n	8005ebc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005ebe:	f002 fc11 	bl	80086e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eca:	68f9      	ldr	r1, [r7, #12]
 8005ecc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005ece:	fb01 f303 	mul.w	r3, r1, r3
 8005ed2:	441a      	add	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	68f9      	ldr	r1, [r7, #12]
 8005ef2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005ef4:	fb01 f303 	mul.w	r3, r1, r3
 8005ef8:	441a      	add	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	22ff      	movs	r2, #255	; 0xff
 8005f02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	22ff      	movs	r2, #255	; 0xff
 8005f0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d109      	bne.n	8005f28 <xQueueGenericReset+0x94>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00f      	beq.n	8005f3c <xQueueGenericReset+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	3310      	adds	r3, #16
 8005f20:	4618      	mov	r0, r3
 8005f22:	f001 fbcb 	bl	80076bc <xTaskRemoveFromEventList>
 8005f26:	e009      	b.n	8005f3c <xQueueGenericReset+0xa8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	3310      	adds	r3, #16
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f7ff fefd 	bl	8005d2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	3324      	adds	r3, #36	; 0x24
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7ff fef8 	bl	8005d2c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f3c:	f002 fc02 	bl	8008744 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f40:	2301      	movs	r3, #1
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b08e      	sub	sp, #56	; 0x38
 8005f4e:	af02      	add	r7, sp, #8
 8005f50:	60f8      	str	r0, [r7, #12]
 8005f52:	60b9      	str	r1, [r7, #8]
 8005f54:	607a      	str	r2, [r7, #4]
 8005f56:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d10a      	bne.n	8005f74 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f70:	bf00      	nop
 8005f72:	e7fe      	b.n	8005f72 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10a      	bne.n	8005f90 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f7e:	f383 8811 	msr	BASEPRI, r3
 8005f82:	f3bf 8f6f 	isb	sy
 8005f86:	f3bf 8f4f 	dsb	sy
 8005f8a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f8c:	bf00      	nop
 8005f8e:	e7fe      	b.n	8005f8e <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d002      	beq.n	8005f9c <xQueueGenericCreateStatic+0x52>
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d001      	beq.n	8005fa0 <xQueueGenericCreateStatic+0x56>
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e000      	b.n	8005fa2 <xQueueGenericCreateStatic+0x58>
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d10a      	bne.n	8005fbc <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005faa:	f383 8811 	msr	BASEPRI, r3
 8005fae:	f3bf 8f6f 	isb	sy
 8005fb2:	f3bf 8f4f 	dsb	sy
 8005fb6:	623b      	str	r3, [r7, #32]
}
 8005fb8:	bf00      	nop
 8005fba:	e7fe      	b.n	8005fba <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d102      	bne.n	8005fc8 <xQueueGenericCreateStatic+0x7e>
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d101      	bne.n	8005fcc <xQueueGenericCreateStatic+0x82>
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e000      	b.n	8005fce <xQueueGenericCreateStatic+0x84>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10a      	bne.n	8005fe8 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd6:	f383 8811 	msr	BASEPRI, r3
 8005fda:	f3bf 8f6f 	isb	sy
 8005fde:	f3bf 8f4f 	dsb	sy
 8005fe2:	61fb      	str	r3, [r7, #28]
}
 8005fe4:	bf00      	nop
 8005fe6:	e7fe      	b.n	8005fe6 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005fe8:	2350      	movs	r3, #80	; 0x50
 8005fea:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	2b50      	cmp	r3, #80	; 0x50
 8005ff0:	d00a      	beq.n	8006008 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff6:	f383 8811 	msr	BASEPRI, r3
 8005ffa:	f3bf 8f6f 	isb	sy
 8005ffe:	f3bf 8f4f 	dsb	sy
 8006002:	61bb      	str	r3, [r7, #24]
}
 8006004:	bf00      	nop
 8006006:	e7fe      	b.n	8006006 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006008:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800600e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00d      	beq.n	8006030 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800601c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006022:	9300      	str	r3, [sp, #0]
 8006024:	4613      	mov	r3, r2
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	68b9      	ldr	r1, [r7, #8]
 800602a:	68f8      	ldr	r0, [r7, #12]
 800602c:	f000 f83f 	bl	80060ae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006032:	4618      	mov	r0, r3
 8006034:	3730      	adds	r7, #48	; 0x30
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}

0800603a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800603a:	b580      	push	{r7, lr}
 800603c:	b08a      	sub	sp, #40	; 0x28
 800603e:	af02      	add	r7, sp, #8
 8006040:	60f8      	str	r0, [r7, #12]
 8006042:	60b9      	str	r1, [r7, #8]
 8006044:	4613      	mov	r3, r2
 8006046:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10a      	bne.n	8006064 <xQueueGenericCreate+0x2a>
	__asm volatile
 800604e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006052:	f383 8811 	msr	BASEPRI, r3
 8006056:	f3bf 8f6f 	isb	sy
 800605a:	f3bf 8f4f 	dsb	sy
 800605e:	613b      	str	r3, [r7, #16]
}
 8006060:	bf00      	nop
 8006062:	e7fe      	b.n	8006062 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	68ba      	ldr	r2, [r7, #8]
 8006068:	fb02 f303 	mul.w	r3, r2, r3
 800606c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	3350      	adds	r3, #80	; 0x50
 8006072:	4618      	mov	r0, r3
 8006074:	f002 fc58 	bl	8008928 <pvPortMalloc>
 8006078:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d011      	beq.n	80060a4 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	3350      	adds	r3, #80	; 0x50
 8006088:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006092:	79fa      	ldrb	r2, [r7, #7]
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	9300      	str	r3, [sp, #0]
 8006098:	4613      	mov	r3, r2
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	f000 f805 	bl	80060ae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80060a4:	69bb      	ldr	r3, [r7, #24]
	}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3720      	adds	r7, #32
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b084      	sub	sp, #16
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
 80060b6:	60b9      	str	r1, [r7, #8]
 80060b8:	607a      	str	r2, [r7, #4]
 80060ba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d103      	bne.n	80060ca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	69ba      	ldr	r2, [r7, #24]
 80060c6:	601a      	str	r2, [r3, #0]
 80060c8:	e002      	b.n	80060d0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80060dc:	2101      	movs	r1, #1
 80060de:	69b8      	ldr	r0, [r7, #24]
 80060e0:	f7ff fed8 	bl	8005e94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	78fa      	ldrb	r2, [r7, #3]
 80060e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80060ec:	bf00      	nop
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b08a      	sub	sp, #40	; 0x28
 80060f8:	af02      	add	r7, sp, #8
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10a      	bne.n	800611c <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8006106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800610a:	f383 8811 	msr	BASEPRI, r3
 800610e:	f3bf 8f6f 	isb	sy
 8006112:	f3bf 8f4f 	dsb	sy
 8006116:	61bb      	str	r3, [r7, #24]
}
 8006118:	bf00      	nop
 800611a:	e7fe      	b.n	800611a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	429a      	cmp	r2, r3
 8006122:	d90a      	bls.n	800613a <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8006124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006128:	f383 8811 	msr	BASEPRI, r3
 800612c:	f3bf 8f6f 	isb	sy
 8006130:	f3bf 8f4f 	dsb	sy
 8006134:	617b      	str	r3, [r7, #20]
}
 8006136:	bf00      	nop
 8006138:	e7fe      	b.n	8006138 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800613a:	2302      	movs	r3, #2
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	2100      	movs	r1, #0
 8006144:	68f8      	ldr	r0, [r7, #12]
 8006146:	f7ff ff00 	bl	8005f4a <xQueueGenericCreateStatic>
 800614a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d002      	beq.n	8006158 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	68ba      	ldr	r2, [r7, #8]
 8006156:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006158:	69fb      	ldr	r3, [r7, #28]
	}
 800615a:	4618      	mov	r0, r3
 800615c:	3720      	adds	r7, #32
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}

08006162 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006162:	b580      	push	{r7, lr}
 8006164:	b086      	sub	sp, #24
 8006166:	af00      	add	r7, sp, #0
 8006168:	6078      	str	r0, [r7, #4]
 800616a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10a      	bne.n	8006188 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8006172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006176:	f383 8811 	msr	BASEPRI, r3
 800617a:	f3bf 8f6f 	isb	sy
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	613b      	str	r3, [r7, #16]
}
 8006184:	bf00      	nop
 8006186:	e7fe      	b.n	8006186 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006188:	683a      	ldr	r2, [r7, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	429a      	cmp	r2, r3
 800618e:	d90a      	bls.n	80061a6 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8006190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006194:	f383 8811 	msr	BASEPRI, r3
 8006198:	f3bf 8f6f 	isb	sy
 800619c:	f3bf 8f4f 	dsb	sy
 80061a0:	60fb      	str	r3, [r7, #12]
}
 80061a2:	bf00      	nop
 80061a4:	e7fe      	b.n	80061a4 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80061a6:	2202      	movs	r2, #2
 80061a8:	2100      	movs	r1, #0
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f7ff ff45 	bl	800603a <xQueueGenericCreate>
 80061b0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d002      	beq.n	80061be <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	683a      	ldr	r2, [r7, #0]
 80061bc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80061be:	697b      	ldr	r3, [r7, #20]
	}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3718      	adds	r7, #24
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b08e      	sub	sp, #56	; 0x38
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	607a      	str	r2, [r7, #4]
 80061d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80061d6:	2300      	movs	r3, #0
 80061d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80061de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d10a      	bne.n	80061fa <xQueueGenericSend+0x32>
	__asm volatile
 80061e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e8:	f383 8811 	msr	BASEPRI, r3
 80061ec:	f3bf 8f6f 	isb	sy
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80061f6:	bf00      	nop
 80061f8:	e7fe      	b.n	80061f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d103      	bne.n	8006208 <xQueueGenericSend+0x40>
 8006200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006204:	2b00      	cmp	r3, #0
 8006206:	d101      	bne.n	800620c <xQueueGenericSend+0x44>
 8006208:	2301      	movs	r3, #1
 800620a:	e000      	b.n	800620e <xQueueGenericSend+0x46>
 800620c:	2300      	movs	r3, #0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d10a      	bne.n	8006228 <xQueueGenericSend+0x60>
	__asm volatile
 8006212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006216:	f383 8811 	msr	BASEPRI, r3
 800621a:	f3bf 8f6f 	isb	sy
 800621e:	f3bf 8f4f 	dsb	sy
 8006222:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006224:	bf00      	nop
 8006226:	e7fe      	b.n	8006226 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	2b02      	cmp	r3, #2
 800622c:	d103      	bne.n	8006236 <xQueueGenericSend+0x6e>
 800622e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006232:	2b01      	cmp	r3, #1
 8006234:	d101      	bne.n	800623a <xQueueGenericSend+0x72>
 8006236:	2301      	movs	r3, #1
 8006238:	e000      	b.n	800623c <xQueueGenericSend+0x74>
 800623a:	2300      	movs	r3, #0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d10a      	bne.n	8006256 <xQueueGenericSend+0x8e>
	__asm volatile
 8006240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006244:	f383 8811 	msr	BASEPRI, r3
 8006248:	f3bf 8f6f 	isb	sy
 800624c:	f3bf 8f4f 	dsb	sy
 8006250:	623b      	str	r3, [r7, #32]
}
 8006252:	bf00      	nop
 8006254:	e7fe      	b.n	8006254 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006256:	f001 fbed 	bl	8007a34 <xTaskGetSchedulerState>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d102      	bne.n	8006266 <xQueueGenericSend+0x9e>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <xQueueGenericSend+0xa2>
 8006266:	2301      	movs	r3, #1
 8006268:	e000      	b.n	800626c <xQueueGenericSend+0xa4>
 800626a:	2300      	movs	r3, #0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d10a      	bne.n	8006286 <xQueueGenericSend+0xbe>
	__asm volatile
 8006270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006274:	f383 8811 	msr	BASEPRI, r3
 8006278:	f3bf 8f6f 	isb	sy
 800627c:	f3bf 8f4f 	dsb	sy
 8006280:	61fb      	str	r3, [r7, #28]
}
 8006282:	bf00      	nop
 8006284:	e7fe      	b.n	8006284 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006286:	f002 fa2d 	bl	80086e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800628a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800628c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800628e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006292:	429a      	cmp	r2, r3
 8006294:	d302      	bcc.n	800629c <xQueueGenericSend+0xd4>
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	2b02      	cmp	r3, #2
 800629a:	d112      	bne.n	80062c2 <xQueueGenericSend+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	68b9      	ldr	r1, [r7, #8]
 80062a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062a2:	f000 fc2e 	bl	8006b02 <prvCopyDataToQueue>
 80062a6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d004      	beq.n	80062ba <xQueueGenericSend+0xf2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b2:	3324      	adds	r3, #36	; 0x24
 80062b4:	4618      	mov	r0, r3
 80062b6:	f001 fa01 	bl	80076bc <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062ba:	f002 fa43 	bl	8008744 <vPortExitCritical>
				return pdPASS;
 80062be:	2301      	movs	r3, #1
 80062c0:	e062      	b.n	8006388 <xQueueGenericSend+0x1c0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d103      	bne.n	80062d0 <xQueueGenericSend+0x108>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062c8:	f002 fa3c 	bl	8008744 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80062cc:	2300      	movs	r3, #0
 80062ce:	e05b      	b.n	8006388 <xQueueGenericSend+0x1c0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d106      	bne.n	80062e4 <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062d6:	f107 0314 	add.w	r3, r7, #20
 80062da:	4618      	mov	r0, r3
 80062dc:	f001 fa52 	bl	8007784 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062e0:	2301      	movs	r3, #1
 80062e2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062e4:	f002 fa2e 	bl	8008744 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062e8:	f000 fff0 	bl	80072cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062ec:	f002 f9fa 	bl	80086e4 <vPortEnterCritical>
 80062f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80062f6:	b25b      	sxtb	r3, r3
 80062f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fc:	d103      	bne.n	8006306 <xQueueGenericSend+0x13e>
 80062fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006300:	2200      	movs	r2, #0
 8006302:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006308:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800630c:	b25b      	sxtb	r3, r3
 800630e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006312:	d103      	bne.n	800631c <xQueueGenericSend+0x154>
 8006314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006316:	2200      	movs	r2, #0
 8006318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800631c:	f002 fa12 	bl	8008744 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006320:	1d3a      	adds	r2, r7, #4
 8006322:	f107 0314 	add.w	r3, r7, #20
 8006326:	4611      	mov	r1, r2
 8006328:	4618      	mov	r0, r3
 800632a:	f001 fa41 	bl	80077b0 <xTaskCheckForTimeOut>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d123      	bne.n	800637c <xQueueGenericSend+0x1b4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006334:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006336:	f000 fcdc 	bl	8006cf2 <prvIsQueueFull>
 800633a:	4603      	mov	r3, r0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d017      	beq.n	8006370 <xQueueGenericSend+0x1a8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006342:	3310      	adds	r3, #16
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	4611      	mov	r1, r2
 8006348:	4618      	mov	r0, r3
 800634a:	f001 f967 	bl	800761c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800634e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006350:	f000 fc67 	bl	8006c22 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006354:	f000 ffc8 	bl	80072e8 <xTaskResumeAll>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d193      	bne.n	8006286 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800635e:	4b0c      	ldr	r3, [pc, #48]	; (8006390 <xQueueGenericSend+0x1c8>)
 8006360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006364:	601a      	str	r2, [r3, #0]
 8006366:	f3bf 8f4f 	dsb	sy
 800636a:	f3bf 8f6f 	isb	sy
 800636e:	e78a      	b.n	8006286 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006370:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006372:	f000 fc56 	bl	8006c22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006376:	f000 ffb7 	bl	80072e8 <xTaskResumeAll>
 800637a:	e784      	b.n	8006286 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800637c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800637e:	f000 fc50 	bl	8006c22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006382:	f000 ffb1 	bl	80072e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006386:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006388:	4618      	mov	r0, r3
 800638a:	3738      	adds	r7, #56	; 0x38
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	e000ed04 	.word	0xe000ed04

08006394 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b090      	sub	sp, #64	; 0x40
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
 80063a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80063a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d10a      	bne.n	80063c2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80063ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b0:	f383 8811 	msr	BASEPRI, r3
 80063b4:	f3bf 8f6f 	isb	sy
 80063b8:	f3bf 8f4f 	dsb	sy
 80063bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80063be:	bf00      	nop
 80063c0:	e7fe      	b.n	80063c0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d103      	bne.n	80063d0 <xQueueGenericSendFromISR+0x3c>
 80063c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <xQueueGenericSendFromISR+0x40>
 80063d0:	2301      	movs	r3, #1
 80063d2:	e000      	b.n	80063d6 <xQueueGenericSendFromISR+0x42>
 80063d4:	2300      	movs	r3, #0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10a      	bne.n	80063f0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80063da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063de:	f383 8811 	msr	BASEPRI, r3
 80063e2:	f3bf 8f6f 	isb	sy
 80063e6:	f3bf 8f4f 	dsb	sy
 80063ea:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063ec:	bf00      	nop
 80063ee:	e7fe      	b.n	80063ee <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d103      	bne.n	80063fe <xQueueGenericSendFromISR+0x6a>
 80063f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d101      	bne.n	8006402 <xQueueGenericSendFromISR+0x6e>
 80063fe:	2301      	movs	r3, #1
 8006400:	e000      	b.n	8006404 <xQueueGenericSendFromISR+0x70>
 8006402:	2300      	movs	r3, #0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d10a      	bne.n	800641e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800640c:	f383 8811 	msr	BASEPRI, r3
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	623b      	str	r3, [r7, #32]
}
 800641a:	bf00      	nop
 800641c:	e7fe      	b.n	800641c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800641e:	f002 fa43 	bl	80088a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006422:	f3ef 8211 	mrs	r2, BASEPRI
 8006426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642a:	f383 8811 	msr	BASEPRI, r3
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	61fa      	str	r2, [r7, #28]
 8006438:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800643a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800643c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800643e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006440:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006446:	429a      	cmp	r2, r3
 8006448:	d302      	bcc.n	8006450 <xQueueGenericSendFromISR+0xbc>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	2b02      	cmp	r3, #2
 800644e:	d12f      	bne.n	80064b0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006452:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006456:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800645a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800645c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006460:	683a      	ldr	r2, [r7, #0]
 8006462:	68b9      	ldr	r1, [r7, #8]
 8006464:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006466:	f000 fb4c 	bl	8006b02 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800646a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800646e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006472:	d112      	bne.n	800649a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006478:	2b00      	cmp	r3, #0
 800647a:	d016      	beq.n	80064aa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800647c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800647e:	3324      	adds	r3, #36	; 0x24
 8006480:	4618      	mov	r0, r3
 8006482:	f001 f91b 	bl	80076bc <xTaskRemoveFromEventList>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00e      	beq.n	80064aa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00b      	beq.n	80064aa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	601a      	str	r2, [r3, #0]
 8006498:	e007      	b.n	80064aa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800649a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800649e:	3301      	adds	r3, #1
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	b25a      	sxtb	r2, r3
 80064a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80064aa:	2301      	movs	r3, #1
 80064ac:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80064ae:	e001      	b.n	80064b4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80064b0:	2300      	movs	r3, #0
 80064b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064be:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3740      	adds	r7, #64	; 0x40
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}

080064ca <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80064ca:	b580      	push	{r7, lr}
 80064cc:	b08e      	sub	sp, #56	; 0x38
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
 80064d2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80064d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d10a      	bne.n	80064f4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80064de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e2:	f383 8811 	msr	BASEPRI, r3
 80064e6:	f3bf 8f6f 	isb	sy
 80064ea:	f3bf 8f4f 	dsb	sy
 80064ee:	623b      	str	r3, [r7, #32]
}
 80064f0:	bf00      	nop
 80064f2:	e7fe      	b.n	80064f2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80064f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00a      	beq.n	8006512 <xQueueGiveFromISR+0x48>
	__asm volatile
 80064fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006500:	f383 8811 	msr	BASEPRI, r3
 8006504:	f3bf 8f6f 	isb	sy
 8006508:	f3bf 8f4f 	dsb	sy
 800650c:	61fb      	str	r3, [r7, #28]
}
 800650e:	bf00      	nop
 8006510:	e7fe      	b.n	8006510 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d103      	bne.n	8006522 <xQueueGiveFromISR+0x58>
 800651a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d101      	bne.n	8006526 <xQueueGiveFromISR+0x5c>
 8006522:	2301      	movs	r3, #1
 8006524:	e000      	b.n	8006528 <xQueueGiveFromISR+0x5e>
 8006526:	2300      	movs	r3, #0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d10a      	bne.n	8006542 <xQueueGiveFromISR+0x78>
	__asm volatile
 800652c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006530:	f383 8811 	msr	BASEPRI, r3
 8006534:	f3bf 8f6f 	isb	sy
 8006538:	f3bf 8f4f 	dsb	sy
 800653c:	61bb      	str	r3, [r7, #24]
}
 800653e:	bf00      	nop
 8006540:	e7fe      	b.n	8006540 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006542:	f002 f9b1 	bl	80088a8 <vPortValidateInterruptPriority>
	__asm volatile
 8006546:	f3ef 8211 	mrs	r2, BASEPRI
 800654a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800654e:	f383 8811 	msr	BASEPRI, r3
 8006552:	f3bf 8f6f 	isb	sy
 8006556:	f3bf 8f4f 	dsb	sy
 800655a:	617a      	str	r2, [r7, #20]
 800655c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800655e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006560:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006566:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800656a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800656c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800656e:	429a      	cmp	r2, r3
 8006570:	d22b      	bcs.n	80065ca <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006574:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006578:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800657c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800657e:	1c5a      	adds	r2, r3, #1
 8006580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006582:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006584:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800658c:	d112      	bne.n	80065b4 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800658e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006592:	2b00      	cmp	r3, #0
 8006594:	d016      	beq.n	80065c4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006598:	3324      	adds	r3, #36	; 0x24
 800659a:	4618      	mov	r0, r3
 800659c:	f001 f88e 	bl	80076bc <xTaskRemoveFromEventList>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00e      	beq.n	80065c4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d00b      	beq.n	80065c4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	2201      	movs	r2, #1
 80065b0:	601a      	str	r2, [r3, #0]
 80065b2:	e007      	b.n	80065c4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80065b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80065b8:	3301      	adds	r3, #1
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	b25a      	sxtb	r2, r3
 80065be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80065c4:	2301      	movs	r3, #1
 80065c6:	637b      	str	r3, [r7, #52]	; 0x34
 80065c8:	e001      	b.n	80065ce <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80065ca:	2300      	movs	r3, #0
 80065cc:	637b      	str	r3, [r7, #52]	; 0x34
 80065ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f383 8811 	msr	BASEPRI, r3
}
 80065d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80065da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3738      	adds	r7, #56	; 0x38
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b08c      	sub	sp, #48	; 0x30
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80065f0:	2300      	movs	r3, #0
 80065f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80065f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10a      	bne.n	8006614 <xQueueReceive+0x30>
	__asm volatile
 80065fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006602:	f383 8811 	msr	BASEPRI, r3
 8006606:	f3bf 8f6f 	isb	sy
 800660a:	f3bf 8f4f 	dsb	sy
 800660e:	623b      	str	r3, [r7, #32]
}
 8006610:	bf00      	nop
 8006612:	e7fe      	b.n	8006612 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d103      	bne.n	8006622 <xQueueReceive+0x3e>
 800661a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661e:	2b00      	cmp	r3, #0
 8006620:	d101      	bne.n	8006626 <xQueueReceive+0x42>
 8006622:	2301      	movs	r3, #1
 8006624:	e000      	b.n	8006628 <xQueueReceive+0x44>
 8006626:	2300      	movs	r3, #0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d10a      	bne.n	8006642 <xQueueReceive+0x5e>
	__asm volatile
 800662c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006630:	f383 8811 	msr	BASEPRI, r3
 8006634:	f3bf 8f6f 	isb	sy
 8006638:	f3bf 8f4f 	dsb	sy
 800663c:	61fb      	str	r3, [r7, #28]
}
 800663e:	bf00      	nop
 8006640:	e7fe      	b.n	8006640 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006642:	f001 f9f7 	bl	8007a34 <xTaskGetSchedulerState>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d102      	bne.n	8006652 <xQueueReceive+0x6e>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d101      	bne.n	8006656 <xQueueReceive+0x72>
 8006652:	2301      	movs	r3, #1
 8006654:	e000      	b.n	8006658 <xQueueReceive+0x74>
 8006656:	2300      	movs	r3, #0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10a      	bne.n	8006672 <xQueueReceive+0x8e>
	__asm volatile
 800665c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006660:	f383 8811 	msr	BASEPRI, r3
 8006664:	f3bf 8f6f 	isb	sy
 8006668:	f3bf 8f4f 	dsb	sy
 800666c:	61bb      	str	r3, [r7, #24]
}
 800666e:	bf00      	nop
 8006670:	e7fe      	b.n	8006670 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006672:	f002 f837 	bl	80086e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800667a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667e:	2b00      	cmp	r3, #0
 8006680:	d014      	beq.n	80066ac <xQueueReceive+0xc8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006682:	68b9      	ldr	r1, [r7, #8]
 8006684:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006686:	f000 faa6 	bl	8006bd6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800668a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668c:	1e5a      	subs	r2, r3, #1
 800668e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006690:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d004      	beq.n	80066a4 <xQueueReceive+0xc0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800669a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800669c:	3310      	adds	r3, #16
 800669e:	4618      	mov	r0, r3
 80066a0:	f001 f80c 	bl	80076bc <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80066a4:	f002 f84e 	bl	8008744 <vPortExitCritical>
				return pdPASS;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e069      	b.n	8006780 <xQueueReceive+0x19c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d103      	bne.n	80066ba <xQueueReceive+0xd6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80066b2:	f002 f847 	bl	8008744 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80066b6:	2300      	movs	r3, #0
 80066b8:	e062      	b.n	8006780 <xQueueReceive+0x19c>
				}
				else if( xEntryTimeSet == pdFALSE )
 80066ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d106      	bne.n	80066ce <xQueueReceive+0xea>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80066c0:	f107 0310 	add.w	r3, r7, #16
 80066c4:	4618      	mov	r0, r3
 80066c6:	f001 f85d 	bl	8007784 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80066ca:	2301      	movs	r3, #1
 80066cc:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80066ce:	f002 f839 	bl	8008744 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80066d2:	f000 fdfb 	bl	80072cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066d6:	f002 f805 	bl	80086e4 <vPortEnterCritical>
 80066da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066e0:	b25b      	sxtb	r3, r3
 80066e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e6:	d103      	bne.n	80066f0 <xQueueReceive+0x10c>
 80066e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ea:	2200      	movs	r2, #0
 80066ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066f6:	b25b      	sxtb	r3, r3
 80066f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066fc:	d103      	bne.n	8006706 <xQueueReceive+0x122>
 80066fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006700:	2200      	movs	r2, #0
 8006702:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006706:	f002 f81d 	bl	8008744 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800670a:	1d3a      	adds	r2, r7, #4
 800670c:	f107 0310 	add.w	r3, r7, #16
 8006710:	4611      	mov	r1, r2
 8006712:	4618      	mov	r0, r3
 8006714:	f001 f84c 	bl	80077b0 <xTaskCheckForTimeOut>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d123      	bne.n	8006766 <xQueueReceive+0x182>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800671e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006720:	f000 fad1 	bl	8006cc6 <prvIsQueueEmpty>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d017      	beq.n	800675a <xQueueReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800672a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800672c:	3324      	adds	r3, #36	; 0x24
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	4611      	mov	r1, r2
 8006732:	4618      	mov	r0, r3
 8006734:	f000 ff72 	bl	800761c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006738:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800673a:	f000 fa72 	bl	8006c22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800673e:	f000 fdd3 	bl	80072e8 <xTaskResumeAll>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d194      	bne.n	8006672 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006748:	4b0f      	ldr	r3, [pc, #60]	; (8006788 <xQueueReceive+0x1a4>)
 800674a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	f3bf 8f6f 	isb	sy
 8006758:	e78b      	b.n	8006672 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800675a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800675c:	f000 fa61 	bl	8006c22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006760:	f000 fdc2 	bl	80072e8 <xTaskResumeAll>
 8006764:	e785      	b.n	8006672 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006766:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006768:	f000 fa5b 	bl	8006c22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800676c:	f000 fdbc 	bl	80072e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006770:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006772:	f000 faa8 	bl	8006cc6 <prvIsQueueEmpty>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	f43f af7a 	beq.w	8006672 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800677e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006780:	4618      	mov	r0, r3
 8006782:	3730      	adds	r7, #48	; 0x30
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	e000ed04 	.word	0xe000ed04

0800678c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b08e      	sub	sp, #56	; 0x38
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006796:	2300      	movs	r3, #0
 8006798:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800679e:	2300      	movs	r3, #0
 80067a0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80067a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d10a      	bne.n	80067be <xQueueSemaphoreTake+0x32>
	__asm volatile
 80067a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ac:	f383 8811 	msr	BASEPRI, r3
 80067b0:	f3bf 8f6f 	isb	sy
 80067b4:	f3bf 8f4f 	dsb	sy
 80067b8:	623b      	str	r3, [r7, #32]
}
 80067ba:	bf00      	nop
 80067bc:	e7fe      	b.n	80067bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80067be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00a      	beq.n	80067dc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80067c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ca:	f383 8811 	msr	BASEPRI, r3
 80067ce:	f3bf 8f6f 	isb	sy
 80067d2:	f3bf 8f4f 	dsb	sy
 80067d6:	61fb      	str	r3, [r7, #28]
}
 80067d8:	bf00      	nop
 80067da:	e7fe      	b.n	80067da <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80067dc:	f001 f92a 	bl	8007a34 <xTaskGetSchedulerState>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d102      	bne.n	80067ec <xQueueSemaphoreTake+0x60>
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d101      	bne.n	80067f0 <xQueueSemaphoreTake+0x64>
 80067ec:	2301      	movs	r3, #1
 80067ee:	e000      	b.n	80067f2 <xQueueSemaphoreTake+0x66>
 80067f0:	2300      	movs	r3, #0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10a      	bne.n	800680c <xQueueSemaphoreTake+0x80>
	__asm volatile
 80067f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067fa:	f383 8811 	msr	BASEPRI, r3
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	61bb      	str	r3, [r7, #24]
}
 8006808:	bf00      	nop
 800680a:	e7fe      	b.n	800680a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800680c:	f001 ff6a 	bl	80086e4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006814:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006818:	2b00      	cmp	r3, #0
 800681a:	d019      	beq.n	8006850 <xQueueSemaphoreTake+0xc4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800681c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800681e:	1e5a      	subs	r2, r3, #1
 8006820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006822:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d104      	bne.n	8006836 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800682c:	f001 fa78 	bl	8007d20 <pvTaskIncrementMutexHeldCount>
 8006830:	4602      	mov	r2, r0
 8006832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006834:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d004      	beq.n	8006848 <xQueueSemaphoreTake+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800683e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006840:	3310      	adds	r3, #16
 8006842:	4618      	mov	r0, r3
 8006844:	f000 ff3a 	bl	80076bc <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006848:	f001 ff7c 	bl	8008744 <vPortExitCritical>
				return pdPASS;
 800684c:	2301      	movs	r3, #1
 800684e:	e097      	b.n	8006980 <xQueueSemaphoreTake+0x1f4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d111      	bne.n	800687a <xQueueSemaphoreTake+0xee>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006858:	2b00      	cmp	r3, #0
 800685a:	d00a      	beq.n	8006872 <xQueueSemaphoreTake+0xe6>
	__asm volatile
 800685c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006860:	f383 8811 	msr	BASEPRI, r3
 8006864:	f3bf 8f6f 	isb	sy
 8006868:	f3bf 8f4f 	dsb	sy
 800686c:	617b      	str	r3, [r7, #20]
}
 800686e:	bf00      	nop
 8006870:	e7fe      	b.n	8006870 <xQueueSemaphoreTake+0xe4>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006872:	f001 ff67 	bl	8008744 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006876:	2300      	movs	r3, #0
 8006878:	e082      	b.n	8006980 <xQueueSemaphoreTake+0x1f4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800687a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800687c:	2b00      	cmp	r3, #0
 800687e:	d106      	bne.n	800688e <xQueueSemaphoreTake+0x102>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006880:	f107 030c 	add.w	r3, r7, #12
 8006884:	4618      	mov	r0, r3
 8006886:	f000 ff7d 	bl	8007784 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800688a:	2301      	movs	r3, #1
 800688c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800688e:	f001 ff59 	bl	8008744 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006892:	f000 fd1b 	bl	80072cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006896:	f001 ff25 	bl	80086e4 <vPortEnterCritical>
 800689a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800689c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068a0:	b25b      	sxtb	r3, r3
 80068a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a6:	d103      	bne.n	80068b0 <xQueueSemaphoreTake+0x124>
 80068a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068b6:	b25b      	sxtb	r3, r3
 80068b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068bc:	d103      	bne.n	80068c6 <xQueueSemaphoreTake+0x13a>
 80068be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068c6:	f001 ff3d 	bl	8008744 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80068ca:	463a      	mov	r2, r7
 80068cc:	f107 030c 	add.w	r3, r7, #12
 80068d0:	4611      	mov	r1, r2
 80068d2:	4618      	mov	r0, r3
 80068d4:	f000 ff6c 	bl	80077b0 <xTaskCheckForTimeOut>
 80068d8:	4603      	mov	r3, r0
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d132      	bne.n	8006944 <xQueueSemaphoreTake+0x1b8>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80068de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80068e0:	f000 f9f1 	bl	8006cc6 <prvIsQueueEmpty>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d026      	beq.n	8006938 <xQueueSemaphoreTake+0x1ac>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80068ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d109      	bne.n	8006906 <xQueueSemaphoreTake+0x17a>
					{
						taskENTER_CRITICAL();
 80068f2:	f001 fef7 	bl	80086e4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80068f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	4618      	mov	r0, r3
 80068fc:	f001 f8b8 	bl	8007a70 <xTaskPriorityInherit>
 8006900:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006902:	f001 ff1f 	bl	8008744 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006908:	3324      	adds	r3, #36	; 0x24
 800690a:	683a      	ldr	r2, [r7, #0]
 800690c:	4611      	mov	r1, r2
 800690e:	4618      	mov	r0, r3
 8006910:	f000 fe84 	bl	800761c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006914:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006916:	f000 f984 	bl	8006c22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800691a:	f000 fce5 	bl	80072e8 <xTaskResumeAll>
 800691e:	4603      	mov	r3, r0
 8006920:	2b00      	cmp	r3, #0
 8006922:	f47f af73 	bne.w	800680c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006926:	4b18      	ldr	r3, [pc, #96]	; (8006988 <xQueueSemaphoreTake+0x1fc>)
 8006928:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	e769      	b.n	800680c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006938:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800693a:	f000 f972 	bl	8006c22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800693e:	f000 fcd3 	bl	80072e8 <xTaskResumeAll>
 8006942:	e763      	b.n	800680c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006944:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006946:	f000 f96c 	bl	8006c22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800694a:	f000 fccd 	bl	80072e8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800694e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006950:	f000 f9b9 	bl	8006cc6 <prvIsQueueEmpty>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	f43f af58 	beq.w	800680c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800695c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00d      	beq.n	800697e <xQueueSemaphoreTake+0x1f2>
					{
						taskENTER_CRITICAL();
 8006962:	f001 febf 	bl	80086e4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006966:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006968:	f000 f8b3 	bl	8006ad2 <prvGetDisinheritPriorityAfterTimeout>
 800696c:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800696e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006974:	4618      	mov	r0, r3
 8006976:	f001 f951 	bl	8007c1c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800697a:	f001 fee3 	bl	8008744 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800697e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006980:	4618      	mov	r0, r3
 8006982:	3738      	adds	r7, #56	; 0x38
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	e000ed04 	.word	0xe000ed04

0800698c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b08e      	sub	sp, #56	; 0x38
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800699c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d10a      	bne.n	80069b8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80069a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a6:	f383 8811 	msr	BASEPRI, r3
 80069aa:	f3bf 8f6f 	isb	sy
 80069ae:	f3bf 8f4f 	dsb	sy
 80069b2:	623b      	str	r3, [r7, #32]
}
 80069b4:	bf00      	nop
 80069b6:	e7fe      	b.n	80069b6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d103      	bne.n	80069c6 <xQueueReceiveFromISR+0x3a>
 80069be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d101      	bne.n	80069ca <xQueueReceiveFromISR+0x3e>
 80069c6:	2301      	movs	r3, #1
 80069c8:	e000      	b.n	80069cc <xQueueReceiveFromISR+0x40>
 80069ca:	2300      	movs	r3, #0
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10a      	bne.n	80069e6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80069d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d4:	f383 8811 	msr	BASEPRI, r3
 80069d8:	f3bf 8f6f 	isb	sy
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	61fb      	str	r3, [r7, #28]
}
 80069e2:	bf00      	nop
 80069e4:	e7fe      	b.n	80069e4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80069e6:	f001 ff5f 	bl	80088a8 <vPortValidateInterruptPriority>
	__asm volatile
 80069ea:	f3ef 8211 	mrs	r2, BASEPRI
 80069ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f2:	f383 8811 	msr	BASEPRI, r3
 80069f6:	f3bf 8f6f 	isb	sy
 80069fa:	f3bf 8f4f 	dsb	sy
 80069fe:	61ba      	str	r2, [r7, #24]
 8006a00:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006a02:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a04:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d02f      	beq.n	8006a72 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a1c:	68b9      	ldr	r1, [r7, #8]
 8006a1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a20:	f000 f8d9 	bl	8006bd6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a26:	1e5a      	subs	r2, r3, #1
 8006a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006a2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a34:	d112      	bne.n	8006a5c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d016      	beq.n	8006a6c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a40:	3310      	adds	r3, #16
 8006a42:	4618      	mov	r0, r3
 8006a44:	f000 fe3a 	bl	80076bc <xTaskRemoveFromEventList>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00e      	beq.n	8006a6c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d00b      	beq.n	8006a6c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	601a      	str	r2, [r3, #0]
 8006a5a:	e007      	b.n	8006a6c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a60:	3301      	adds	r3, #1
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	b25a      	sxtb	r2, r3
 8006a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	637b      	str	r3, [r7, #52]	; 0x34
 8006a70:	e001      	b.n	8006a76 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006a72:	2300      	movs	r3, #0
 8006a74:	637b      	str	r3, [r7, #52]	; 0x34
 8006a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a78:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	f383 8811 	msr	BASEPRI, r3
}
 8006a80:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006a82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3738      	adds	r7, #56	; 0x38
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10a      	bne.n	8006ab4 <vQueueDelete+0x28>
	__asm volatile
 8006a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa2:	f383 8811 	msr	BASEPRI, r3
 8006aa6:	f3bf 8f6f 	isb	sy
 8006aaa:	f3bf 8f4f 	dsb	sy
 8006aae:	60bb      	str	r3, [r7, #8]
}
 8006ab0:	bf00      	nop
 8006ab2:	e7fe      	b.n	8006ab2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 f95f 	bl	8006d78 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d102      	bne.n	8006aca <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f001 fffb 	bl	8008ac0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006aca:	bf00      	nop
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006ad2:	b480      	push	{r7}
 8006ad4:	b085      	sub	sp, #20
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d006      	beq.n	8006af0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006aec:	60fb      	str	r3, [r7, #12]
 8006aee:	e001      	b.n	8006af4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006af0:	2300      	movs	r3, #0
 8006af2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006af4:	68fb      	ldr	r3, [r7, #12]
	}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3714      	adds	r7, #20
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr

08006b02 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b086      	sub	sp, #24
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	60f8      	str	r0, [r7, #12]
 8006b0a:	60b9      	str	r1, [r7, #8]
 8006b0c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b16:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d10d      	bne.n	8006b3c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d14d      	bne.n	8006bc4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f001 f807 	bl	8007b40 <xTaskPriorityDisinherit>
 8006b32:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2200      	movs	r2, #0
 8006b38:	609a      	str	r2, [r3, #8]
 8006b3a:	e043      	b.n	8006bc4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d119      	bne.n	8006b76 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6858      	ldr	r0, [r3, #4]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	68b9      	ldr	r1, [r7, #8]
 8006b4e:	f002 f959 	bl	8008e04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5a:	441a      	add	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	685a      	ldr	r2, [r3, #4]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d32b      	bcc.n	8006bc4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	605a      	str	r2, [r3, #4]
 8006b74:	e026      	b.n	8006bc4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	68d8      	ldr	r0, [r3, #12]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7e:	461a      	mov	r2, r3
 8006b80:	68b9      	ldr	r1, [r7, #8]
 8006b82:	f002 f93f 	bl	8008e04 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	68da      	ldr	r2, [r3, #12]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8e:	425b      	negs	r3, r3
 8006b90:	441a      	add	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	68da      	ldr	r2, [r3, #12]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d207      	bcs.n	8006bb2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	689a      	ldr	r2, [r3, #8]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006baa:	425b      	negs	r3, r3
 8006bac:	441a      	add	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d105      	bne.n	8006bc4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d002      	beq.n	8006bc4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	1c5a      	adds	r2, r3, #1
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006bcc:	697b      	ldr	r3, [r7, #20]
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3718      	adds	r7, #24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b082      	sub	sp, #8
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
 8006bde:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d018      	beq.n	8006c1a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68da      	ldr	r2, [r3, #12]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf0:	441a      	add	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	68da      	ldr	r2, [r3, #12]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d303      	bcc.n	8006c0a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	68d9      	ldr	r1, [r3, #12]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c12:	461a      	mov	r2, r3
 8006c14:	6838      	ldr	r0, [r7, #0]
 8006c16:	f002 f8f5 	bl	8008e04 <memcpy>
	}
}
 8006c1a:	bf00      	nop
 8006c1c:	3708      	adds	r7, #8
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}

08006c22 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c22:	b580      	push	{r7, lr}
 8006c24:	b084      	sub	sp, #16
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c2a:	f001 fd5b 	bl	80086e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c34:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c36:	e011      	b.n	8006c5c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d012      	beq.n	8006c66 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	3324      	adds	r3, #36	; 0x24
 8006c44:	4618      	mov	r0, r3
 8006c46:	f000 fd39 	bl	80076bc <xTaskRemoveFromEventList>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d001      	beq.n	8006c54 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006c50:	f000 fe10 	bl	8007874 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006c54:	7bfb      	ldrb	r3, [r7, #15]
 8006c56:	3b01      	subs	r3, #1
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	dce9      	bgt.n	8006c38 <prvUnlockQueue+0x16>
 8006c64:	e000      	b.n	8006c68 <prvUnlockQueue+0x46>
					break;
 8006c66:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	22ff      	movs	r2, #255	; 0xff
 8006c6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006c70:	f001 fd68 	bl	8008744 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006c74:	f001 fd36 	bl	80086e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c7e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c80:	e011      	b.n	8006ca6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d012      	beq.n	8006cb0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	3310      	adds	r3, #16
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 fd14 	bl	80076bc <xTaskRemoveFromEventList>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006c9a:	f000 fdeb 	bl	8007874 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006c9e:	7bbb      	ldrb	r3, [r7, #14]
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ca6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	dce9      	bgt.n	8006c82 <prvUnlockQueue+0x60>
 8006cae:	e000      	b.n	8006cb2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006cb0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	22ff      	movs	r2, #255	; 0xff
 8006cb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006cba:	f001 fd43 	bl	8008744 <vPortExitCritical>
}
 8006cbe:	bf00      	nop
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b084      	sub	sp, #16
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cce:	f001 fd09 	bl	80086e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d102      	bne.n	8006ce0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	60fb      	str	r3, [r7, #12]
 8006cde:	e001      	b.n	8006ce4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ce4:	f001 fd2e 	bl	8008744 <vPortExitCritical>

	return xReturn;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3710      	adds	r7, #16
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}

08006cf2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006cf2:	b580      	push	{r7, lr}
 8006cf4:	b084      	sub	sp, #16
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cfa:	f001 fcf3 	bl	80086e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d102      	bne.n	8006d10 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	60fb      	str	r3, [r7, #12]
 8006d0e:	e001      	b.n	8006d14 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006d10:	2300      	movs	r3, #0
 8006d12:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d14:	f001 fd16 	bl	8008744 <vPortExitCritical>

	return xReturn;
 8006d18:	68fb      	ldr	r3, [r7, #12]
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3710      	adds	r7, #16
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
	...

08006d24 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006d24:	b480      	push	{r7}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d2e:	2300      	movs	r3, #0
 8006d30:	60fb      	str	r3, [r7, #12]
 8006d32:	e014      	b.n	8006d5e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006d34:	4a0f      	ldr	r2, [pc, #60]	; (8006d74 <vQueueAddToRegistry+0x50>)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d10b      	bne.n	8006d58 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006d40:	490c      	ldr	r1, [pc, #48]	; (8006d74 <vQueueAddToRegistry+0x50>)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	683a      	ldr	r2, [r7, #0]
 8006d46:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006d4a:	4a0a      	ldr	r2, [pc, #40]	; (8006d74 <vQueueAddToRegistry+0x50>)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	00db      	lsls	r3, r3, #3
 8006d50:	4413      	add	r3, r2
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006d56:	e006      	b.n	8006d66 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	60fb      	str	r3, [r7, #12]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2b07      	cmp	r3, #7
 8006d62:	d9e7      	bls.n	8006d34 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006d64:	bf00      	nop
 8006d66:	bf00      	nop
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	200009f0 	.word	0x200009f0

08006d78 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d80:	2300      	movs	r3, #0
 8006d82:	60fb      	str	r3, [r7, #12]
 8006d84:	e016      	b.n	8006db4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006d86:	4a10      	ldr	r2, [pc, #64]	; (8006dc8 <vQueueUnregisterQueue+0x50>)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	00db      	lsls	r3, r3, #3
 8006d8c:	4413      	add	r3, r2
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d10b      	bne.n	8006dae <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006d96:	4a0c      	ldr	r2, [pc, #48]	; (8006dc8 <vQueueUnregisterQueue+0x50>)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2100      	movs	r1, #0
 8006d9c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006da0:	4a09      	ldr	r2, [pc, #36]	; (8006dc8 <vQueueUnregisterQueue+0x50>)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	00db      	lsls	r3, r3, #3
 8006da6:	4413      	add	r3, r2
 8006da8:	2200      	movs	r2, #0
 8006daa:	605a      	str	r2, [r3, #4]
				break;
 8006dac:	e006      	b.n	8006dbc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	3301      	adds	r3, #1
 8006db2:	60fb      	str	r3, [r7, #12]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2b07      	cmp	r3, #7
 8006db8:	d9e5      	bls.n	8006d86 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006dba:	bf00      	nop
 8006dbc:	bf00      	nop
 8006dbe:	3714      	adds	r7, #20
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr
 8006dc8:	200009f0 	.word	0x200009f0

08006dcc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b086      	sub	sp, #24
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	60b9      	str	r1, [r7, #8]
 8006dd6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006ddc:	f001 fc82 	bl	80086e4 <vPortEnterCritical>
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006de6:	b25b      	sxtb	r3, r3
 8006de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dec:	d103      	bne.n	8006df6 <vQueueWaitForMessageRestricted+0x2a>
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006dfc:	b25b      	sxtb	r3, r3
 8006dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e02:	d103      	bne.n	8006e0c <vQueueWaitForMessageRestricted+0x40>
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e0c:	f001 fc9a 	bl	8008744 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d106      	bne.n	8006e26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	3324      	adds	r3, #36	; 0x24
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	68b9      	ldr	r1, [r7, #8]
 8006e20:	4618      	mov	r0, r3
 8006e22:	f000 fc1f 	bl	8007664 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006e26:	6978      	ldr	r0, [r7, #20]
 8006e28:	f7ff fefb 	bl	8006c22 <prvUnlockQueue>
	}
 8006e2c:	bf00      	nop
 8006e2e:	3718      	adds	r7, #24
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b08e      	sub	sp, #56	; 0x38
 8006e38:	af04      	add	r7, sp, #16
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	607a      	str	r2, [r7, #4]
 8006e40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d10a      	bne.n	8006e5e <xTaskCreateStatic+0x2a>
	__asm volatile
 8006e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e4c:	f383 8811 	msr	BASEPRI, r3
 8006e50:	f3bf 8f6f 	isb	sy
 8006e54:	f3bf 8f4f 	dsb	sy
 8006e58:	623b      	str	r3, [r7, #32]
}
 8006e5a:	bf00      	nop
 8006e5c:	e7fe      	b.n	8006e5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10a      	bne.n	8006e7a <xTaskCreateStatic+0x46>
	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	61fb      	str	r3, [r7, #28]
}
 8006e76:	bf00      	nop
 8006e78:	e7fe      	b.n	8006e78 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e7a:	23a8      	movs	r3, #168	; 0xa8
 8006e7c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	2ba8      	cmp	r3, #168	; 0xa8
 8006e82:	d00a      	beq.n	8006e9a <xTaskCreateStatic+0x66>
	__asm volatile
 8006e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e88:	f383 8811 	msr	BASEPRI, r3
 8006e8c:	f3bf 8f6f 	isb	sy
 8006e90:	f3bf 8f4f 	dsb	sy
 8006e94:	61bb      	str	r3, [r7, #24]
}
 8006e96:	bf00      	nop
 8006e98:	e7fe      	b.n	8006e98 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006e9a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d01e      	beq.n	8006ee0 <xTaskCreateStatic+0xac>
 8006ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d01b      	beq.n	8006ee0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eaa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006eb0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb4:	2202      	movs	r2, #2
 8006eb6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006eba:	2300      	movs	r3, #0
 8006ebc:	9303      	str	r3, [sp, #12]
 8006ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec0:	9302      	str	r3, [sp, #8]
 8006ec2:	f107 0314 	add.w	r3, r7, #20
 8006ec6:	9301      	str	r3, [sp, #4]
 8006ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eca:	9300      	str	r3, [sp, #0]
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	68b9      	ldr	r1, [r7, #8]
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 f850 	bl	8006f78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ed8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006eda:	f000 f8f3 	bl	80070c4 <prvAddNewTaskToReadyList>
 8006ede:	e001      	b.n	8006ee4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006ee4:	697b      	ldr	r3, [r7, #20]
	}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3728      	adds	r7, #40	; 0x28
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}

08006eee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006eee:	b580      	push	{r7, lr}
 8006ef0:	b08c      	sub	sp, #48	; 0x30
 8006ef2:	af04      	add	r7, sp, #16
 8006ef4:	60f8      	str	r0, [r7, #12]
 8006ef6:	60b9      	str	r1, [r7, #8]
 8006ef8:	603b      	str	r3, [r7, #0]
 8006efa:	4613      	mov	r3, r2
 8006efc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006efe:	88fb      	ldrh	r3, [r7, #6]
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	4618      	mov	r0, r3
 8006f04:	f001 fd10 	bl	8008928 <pvPortMalloc>
 8006f08:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00e      	beq.n	8006f2e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006f10:	20a8      	movs	r0, #168	; 0xa8
 8006f12:	f001 fd09 	bl	8008928 <pvPortMalloc>
 8006f16:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d003      	beq.n	8006f26 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	697a      	ldr	r2, [r7, #20]
 8006f22:	631a      	str	r2, [r3, #48]	; 0x30
 8006f24:	e005      	b.n	8006f32 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006f26:	6978      	ldr	r0, [r7, #20]
 8006f28:	f001 fdca 	bl	8008ac0 <vPortFree>
 8006f2c:	e001      	b.n	8006f32 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006f32:	69fb      	ldr	r3, [r7, #28]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d017      	beq.n	8006f68 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006f40:	88fa      	ldrh	r2, [r7, #6]
 8006f42:	2300      	movs	r3, #0
 8006f44:	9303      	str	r3, [sp, #12]
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	9302      	str	r3, [sp, #8]
 8006f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f4c:	9301      	str	r3, [sp, #4]
 8006f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f50:	9300      	str	r3, [sp, #0]
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	68b9      	ldr	r1, [r7, #8]
 8006f56:	68f8      	ldr	r0, [r7, #12]
 8006f58:	f000 f80e 	bl	8006f78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f5c:	69f8      	ldr	r0, [r7, #28]
 8006f5e:	f000 f8b1 	bl	80070c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006f62:	2301      	movs	r3, #1
 8006f64:	61bb      	str	r3, [r7, #24]
 8006f66:	e002      	b.n	8006f6e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006f68:	f04f 33ff 	mov.w	r3, #4294967295
 8006f6c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006f6e:	69bb      	ldr	r3, [r7, #24]
	}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3720      	adds	r7, #32
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b088      	sub	sp, #32
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	607a      	str	r2, [r7, #4]
 8006f84:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f88:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	461a      	mov	r2, r3
 8006f90:	21a5      	movs	r1, #165	; 0xa5
 8006f92:	f001 feb3 	bl	8008cfc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006fa0:	3b01      	subs	r3, #1
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	f023 0307 	bic.w	r3, r3, #7
 8006fae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	f003 0307 	and.w	r3, r3, #7
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00a      	beq.n	8006fd0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	617b      	str	r3, [r7, #20]
}
 8006fcc:	bf00      	nop
 8006fce:	e7fe      	b.n	8006fce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d01f      	beq.n	8007016 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	61fb      	str	r3, [r7, #28]
 8006fda:	e012      	b.n	8007002 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fdc:	68ba      	ldr	r2, [r7, #8]
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	7819      	ldrb	r1, [r3, #0]
 8006fe4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	4413      	add	r3, r2
 8006fea:	3334      	adds	r3, #52	; 0x34
 8006fec:	460a      	mov	r2, r1
 8006fee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006ff0:	68ba      	ldr	r2, [r7, #8]
 8006ff2:	69fb      	ldr	r3, [r7, #28]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d006      	beq.n	800700a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ffc:	69fb      	ldr	r3, [r7, #28]
 8006ffe:	3301      	adds	r3, #1
 8007000:	61fb      	str	r3, [r7, #28]
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	2b0f      	cmp	r3, #15
 8007006:	d9e9      	bls.n	8006fdc <prvInitialiseNewTask+0x64>
 8007008:	e000      	b.n	800700c <prvInitialiseNewTask+0x94>
			{
				break;
 800700a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800700c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800700e:	2200      	movs	r2, #0
 8007010:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007014:	e003      	b.n	800701e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007018:	2200      	movs	r2, #0
 800701a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800701e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007020:	2b37      	cmp	r3, #55	; 0x37
 8007022:	d901      	bls.n	8007028 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007024:	2337      	movs	r3, #55	; 0x37
 8007026:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800702a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800702c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800702e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007030:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007032:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007036:	2200      	movs	r2, #0
 8007038:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800703a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800703c:	3304      	adds	r3, #4
 800703e:	4618      	mov	r0, r3
 8007040:	f7fe fe94 	bl	8005d6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007046:	3318      	adds	r3, #24
 8007048:	4618      	mov	r0, r3
 800704a:	f7fe fe8f 	bl	8005d6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800704e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007050:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007052:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007056:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800705a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800705c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800705e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007062:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007066:	2200      	movs	r2, #0
 8007068:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800706c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800706e:	2200      	movs	r2, #0
 8007070:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007076:	3354      	adds	r3, #84	; 0x54
 8007078:	224c      	movs	r2, #76	; 0x4c
 800707a:	2100      	movs	r1, #0
 800707c:	4618      	mov	r0, r3
 800707e:	f001 fe3d 	bl	8008cfc <memset>
 8007082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007084:	4a0c      	ldr	r2, [pc, #48]	; (80070b8 <prvInitialiseNewTask+0x140>)
 8007086:	659a      	str	r2, [r3, #88]	; 0x58
 8007088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708a:	4a0c      	ldr	r2, [pc, #48]	; (80070bc <prvInitialiseNewTask+0x144>)
 800708c:	65da      	str	r2, [r3, #92]	; 0x5c
 800708e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007090:	4a0b      	ldr	r2, [pc, #44]	; (80070c0 <prvInitialiseNewTask+0x148>)
 8007092:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007094:	683a      	ldr	r2, [r7, #0]
 8007096:	68f9      	ldr	r1, [r7, #12]
 8007098:	69b8      	ldr	r0, [r7, #24]
 800709a:	f001 f9f7 	bl	800848c <pxPortInitialiseStack>
 800709e:	4602      	mov	r2, r0
 80070a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80070a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80070aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070b0:	bf00      	nop
 80070b2:	3720      	adds	r7, #32
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	20004c84 	.word	0x20004c84
 80070bc:	20004cec 	.word	0x20004cec
 80070c0:	20004d54 	.word	0x20004d54

080070c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80070cc:	f001 fb0a 	bl	80086e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80070d0:	4b26      	ldr	r3, [pc, #152]	; (800716c <prvAddNewTaskToReadyList+0xa8>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	3301      	adds	r3, #1
 80070d6:	4a25      	ldr	r2, [pc, #148]	; (800716c <prvAddNewTaskToReadyList+0xa8>)
 80070d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80070da:	4b25      	ldr	r3, [pc, #148]	; (8007170 <prvAddNewTaskToReadyList+0xac>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d109      	bne.n	80070f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80070e2:	4a23      	ldr	r2, [pc, #140]	; (8007170 <prvAddNewTaskToReadyList+0xac>)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80070e8:	4b20      	ldr	r3, [pc, #128]	; (800716c <prvAddNewTaskToReadyList+0xa8>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d110      	bne.n	8007112 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80070f0:	f000 fbde 	bl	80078b0 <prvInitialiseTaskLists>
 80070f4:	e00d      	b.n	8007112 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80070f6:	4b1f      	ldr	r3, [pc, #124]	; (8007174 <prvAddNewTaskToReadyList+0xb0>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d109      	bne.n	8007112 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80070fe:	4b1c      	ldr	r3, [pc, #112]	; (8007170 <prvAddNewTaskToReadyList+0xac>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007108:	429a      	cmp	r2, r3
 800710a:	d802      	bhi.n	8007112 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800710c:	4a18      	ldr	r2, [pc, #96]	; (8007170 <prvAddNewTaskToReadyList+0xac>)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007112:	4b19      	ldr	r3, [pc, #100]	; (8007178 <prvAddNewTaskToReadyList+0xb4>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	3301      	adds	r3, #1
 8007118:	4a17      	ldr	r2, [pc, #92]	; (8007178 <prvAddNewTaskToReadyList+0xb4>)
 800711a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800711c:	4b16      	ldr	r3, [pc, #88]	; (8007178 <prvAddNewTaskToReadyList+0xb4>)
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007128:	4b14      	ldr	r3, [pc, #80]	; (800717c <prvAddNewTaskToReadyList+0xb8>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	429a      	cmp	r2, r3
 800712e:	d903      	bls.n	8007138 <prvAddNewTaskToReadyList+0x74>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007134:	4a11      	ldr	r2, [pc, #68]	; (800717c <prvAddNewTaskToReadyList+0xb8>)
 8007136:	6013      	str	r3, [r2, #0]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800713c:	4613      	mov	r3, r2
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	4413      	add	r3, r2
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	4a0e      	ldr	r2, [pc, #56]	; (8007180 <prvAddNewTaskToReadyList+0xbc>)
 8007146:	441a      	add	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	3304      	adds	r3, #4
 800714c:	4619      	mov	r1, r3
 800714e:	4610      	mov	r0, r2
 8007150:	f7fe fe19 	bl	8005d86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007154:	f001 faf6 	bl	8008744 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007158:	4b06      	ldr	r3, [pc, #24]	; (8007174 <prvAddNewTaskToReadyList+0xb0>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d001      	beq.n	8007164 <prvAddNewTaskToReadyList+0xa0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007160:	4b03      	ldr	r3, [pc, #12]	; (8007170 <prvAddNewTaskToReadyList+0xac>)
 8007162:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007164:	bf00      	nop
 8007166:	3708      	adds	r7, #8
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	20000f04 	.word	0x20000f04
 8007170:	20000a30 	.word	0x20000a30
 8007174:	20000f10 	.word	0x20000f10
 8007178:	20000f20 	.word	0x20000f20
 800717c:	20000f0c 	.word	0x20000f0c
 8007180:	20000a34 	.word	0x20000a34

08007184 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800718c:	2300      	movs	r3, #0
 800718e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d017      	beq.n	80071c6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007196:	4b13      	ldr	r3, [pc, #76]	; (80071e4 <vTaskDelay+0x60>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00a      	beq.n	80071b4 <vTaskDelay+0x30>
	__asm volatile
 800719e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a2:	f383 8811 	msr	BASEPRI, r3
 80071a6:	f3bf 8f6f 	isb	sy
 80071aa:	f3bf 8f4f 	dsb	sy
 80071ae:	60bb      	str	r3, [r7, #8]
}
 80071b0:	bf00      	nop
 80071b2:	e7fe      	b.n	80071b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80071b4:	f000 f88a 	bl	80072cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80071b8:	2100      	movs	r1, #0
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f000 fdc4 	bl	8007d48 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80071c0:	f000 f892 	bl	80072e8 <xTaskResumeAll>
 80071c4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d107      	bne.n	80071dc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80071cc:	4b06      	ldr	r3, [pc, #24]	; (80071e8 <vTaskDelay+0x64>)
 80071ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071d2:	601a      	str	r2, [r3, #0]
 80071d4:	f3bf 8f4f 	dsb	sy
 80071d8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80071dc:	bf00      	nop
 80071de:	3710      	adds	r7, #16
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	20000f2c 	.word	0x20000f2c
 80071e8:	e000ed04 	.word	0xe000ed04

080071ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b08a      	sub	sp, #40	; 0x28
 80071f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80071f2:	2300      	movs	r3, #0
 80071f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80071f6:	2300      	movs	r3, #0
 80071f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80071fa:	463a      	mov	r2, r7
 80071fc:	1d39      	adds	r1, r7, #4
 80071fe:	f107 0308 	add.w	r3, r7, #8
 8007202:	4618      	mov	r0, r3
 8007204:	f7fe fd5e 	bl	8005cc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007208:	6839      	ldr	r1, [r7, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	68ba      	ldr	r2, [r7, #8]
 800720e:	9202      	str	r2, [sp, #8]
 8007210:	9301      	str	r3, [sp, #4]
 8007212:	2300      	movs	r3, #0
 8007214:	9300      	str	r3, [sp, #0]
 8007216:	2300      	movs	r3, #0
 8007218:	460a      	mov	r2, r1
 800721a:	4924      	ldr	r1, [pc, #144]	; (80072ac <vTaskStartScheduler+0xc0>)
 800721c:	4824      	ldr	r0, [pc, #144]	; (80072b0 <vTaskStartScheduler+0xc4>)
 800721e:	f7ff fe09 	bl	8006e34 <xTaskCreateStatic>
 8007222:	4603      	mov	r3, r0
 8007224:	4a23      	ldr	r2, [pc, #140]	; (80072b4 <vTaskStartScheduler+0xc8>)
 8007226:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007228:	4b22      	ldr	r3, [pc, #136]	; (80072b4 <vTaskStartScheduler+0xc8>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d002      	beq.n	8007236 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007230:	2301      	movs	r3, #1
 8007232:	617b      	str	r3, [r7, #20]
 8007234:	e001      	b.n	800723a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007236:	2300      	movs	r3, #0
 8007238:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	2b01      	cmp	r3, #1
 800723e:	d102      	bne.n	8007246 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007240:	f000 fdd6 	bl	8007df0 <xTimerCreateTimerTask>
 8007244:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	2b01      	cmp	r3, #1
 800724a:	d11b      	bne.n	8007284 <vTaskStartScheduler+0x98>
	__asm volatile
 800724c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007250:	f383 8811 	msr	BASEPRI, r3
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	f3bf 8f4f 	dsb	sy
 800725c:	613b      	str	r3, [r7, #16]
}
 800725e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007260:	4b15      	ldr	r3, [pc, #84]	; (80072b8 <vTaskStartScheduler+0xcc>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	3354      	adds	r3, #84	; 0x54
 8007266:	4a15      	ldr	r2, [pc, #84]	; (80072bc <vTaskStartScheduler+0xd0>)
 8007268:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800726a:	4b15      	ldr	r3, [pc, #84]	; (80072c0 <vTaskStartScheduler+0xd4>)
 800726c:	f04f 32ff 	mov.w	r2, #4294967295
 8007270:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007272:	4b14      	ldr	r3, [pc, #80]	; (80072c4 <vTaskStartScheduler+0xd8>)
 8007274:	2201      	movs	r2, #1
 8007276:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007278:	4b13      	ldr	r3, [pc, #76]	; (80072c8 <vTaskStartScheduler+0xdc>)
 800727a:	2200      	movs	r2, #0
 800727c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800727e:	f001 f98f 	bl	80085a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007282:	e00e      	b.n	80072a2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800728a:	d10a      	bne.n	80072a2 <vTaskStartScheduler+0xb6>
	__asm volatile
 800728c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007290:	f383 8811 	msr	BASEPRI, r3
 8007294:	f3bf 8f6f 	isb	sy
 8007298:	f3bf 8f4f 	dsb	sy
 800729c:	60fb      	str	r3, [r7, #12]
}
 800729e:	bf00      	nop
 80072a0:	e7fe      	b.n	80072a0 <vTaskStartScheduler+0xb4>
}
 80072a2:	bf00      	nop
 80072a4:	3718      	adds	r7, #24
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	08008f28 	.word	0x08008f28
 80072b0:	0800788d 	.word	0x0800788d
 80072b4:	20000f28 	.word	0x20000f28
 80072b8:	20000a30 	.word	0x20000a30
 80072bc:	2000005c 	.word	0x2000005c
 80072c0:	20000f24 	.word	0x20000f24
 80072c4:	20000f10 	.word	0x20000f10
 80072c8:	20000f08 	.word	0x20000f08

080072cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80072cc:	b480      	push	{r7}
 80072ce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80072d0:	4b04      	ldr	r3, [pc, #16]	; (80072e4 <vTaskSuspendAll+0x18>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3301      	adds	r3, #1
 80072d6:	4a03      	ldr	r2, [pc, #12]	; (80072e4 <vTaskSuspendAll+0x18>)
 80072d8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80072da:	bf00      	nop
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr
 80072e4:	20000f2c 	.word	0x20000f2c

080072e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80072ee:	2300      	movs	r3, #0
 80072f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80072f2:	2300      	movs	r3, #0
 80072f4:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80072f6:	4b3c      	ldr	r3, [pc, #240]	; (80073e8 <xTaskResumeAll+0x100>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d10a      	bne.n	8007314 <xTaskResumeAll+0x2c>
	__asm volatile
 80072fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007302:	f383 8811 	msr	BASEPRI, r3
 8007306:	f3bf 8f6f 	isb	sy
 800730a:	f3bf 8f4f 	dsb	sy
 800730e:	603b      	str	r3, [r7, #0]
}
 8007310:	bf00      	nop
 8007312:	e7fe      	b.n	8007312 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007314:	f001 f9e6 	bl	80086e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007318:	4b33      	ldr	r3, [pc, #204]	; (80073e8 <xTaskResumeAll+0x100>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	3b01      	subs	r3, #1
 800731e:	4a32      	ldr	r2, [pc, #200]	; (80073e8 <xTaskResumeAll+0x100>)
 8007320:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007322:	4b31      	ldr	r3, [pc, #196]	; (80073e8 <xTaskResumeAll+0x100>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d156      	bne.n	80073d8 <xTaskResumeAll+0xf0>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800732a:	4b30      	ldr	r3, [pc, #192]	; (80073ec <xTaskResumeAll+0x104>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d052      	beq.n	80073d8 <xTaskResumeAll+0xf0>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007332:	e02f      	b.n	8007394 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007334:	4b2e      	ldr	r3, [pc, #184]	; (80073f0 <xTaskResumeAll+0x108>)
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	3318      	adds	r3, #24
 8007340:	4618      	mov	r0, r3
 8007342:	f7fe fd7d 	bl	8005e40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	3304      	adds	r3, #4
 800734a:	4618      	mov	r0, r3
 800734c:	f7fe fd78 	bl	8005e40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007354:	4b27      	ldr	r3, [pc, #156]	; (80073f4 <xTaskResumeAll+0x10c>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	429a      	cmp	r2, r3
 800735a:	d903      	bls.n	8007364 <xTaskResumeAll+0x7c>
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007360:	4a24      	ldr	r2, [pc, #144]	; (80073f4 <xTaskResumeAll+0x10c>)
 8007362:	6013      	str	r3, [r2, #0]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007368:	4613      	mov	r3, r2
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	4413      	add	r3, r2
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	4a21      	ldr	r2, [pc, #132]	; (80073f8 <xTaskResumeAll+0x110>)
 8007372:	441a      	add	r2, r3
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	3304      	adds	r3, #4
 8007378:	4619      	mov	r1, r3
 800737a:	4610      	mov	r0, r2
 800737c:	f7fe fd03 	bl	8005d86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007384:	4b1d      	ldr	r3, [pc, #116]	; (80073fc <xTaskResumeAll+0x114>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800738a:	429a      	cmp	r2, r3
 800738c:	d302      	bcc.n	8007394 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800738e:	4b1c      	ldr	r3, [pc, #112]	; (8007400 <xTaskResumeAll+0x118>)
 8007390:	2201      	movs	r2, #1
 8007392:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007394:	4b16      	ldr	r3, [pc, #88]	; (80073f0 <xTaskResumeAll+0x108>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1cb      	bne.n	8007334 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d001      	beq.n	80073a6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80073a2:	f000 fb27 	bl	80079f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80073a6:	4b17      	ldr	r3, [pc, #92]	; (8007404 <xTaskResumeAll+0x11c>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	60bb      	str	r3, [r7, #8]

					if( xPendedCounts > ( TickType_t ) 0U )
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d010      	beq.n	80073d4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80073b2:	f000 f839 	bl	8007428 <xTaskIncrementTick>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d002      	beq.n	80073c2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80073bc:	4b10      	ldr	r3, [pc, #64]	; (8007400 <xTaskResumeAll+0x118>)
 80073be:	2201      	movs	r2, #1
 80073c0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	3b01      	subs	r3, #1
 80073c6:	60bb      	str	r3, [r7, #8]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1f1      	bne.n	80073b2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80073ce:	4b0d      	ldr	r3, [pc, #52]	; (8007404 <xTaskResumeAll+0x11c>)
 80073d0:	2200      	movs	r2, #0
 80073d2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80073d4:	4b0a      	ldr	r3, [pc, #40]	; (8007400 <xTaskResumeAll+0x118>)
 80073d6:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80073d8:	f001 f9b4 	bl	8008744 <vPortExitCritical>

	return xAlreadyYielded;
 80073dc:	687b      	ldr	r3, [r7, #4]
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3710      	adds	r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	bf00      	nop
 80073e8:	20000f2c 	.word	0x20000f2c
 80073ec:	20000f04 	.word	0x20000f04
 80073f0:	20000ec4 	.word	0x20000ec4
 80073f4:	20000f0c 	.word	0x20000f0c
 80073f8:	20000a34 	.word	0x20000a34
 80073fc:	20000a30 	.word	0x20000a30
 8007400:	20000f18 	.word	0x20000f18
 8007404:	20000f14 	.word	0x20000f14

08007408 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800740e:	4b05      	ldr	r3, [pc, #20]	; (8007424 <xTaskGetTickCount+0x1c>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007414:	687b      	ldr	r3, [r7, #4]
}
 8007416:	4618      	mov	r0, r3
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
 8007422:	bf00      	nop
 8007424:	20000f08 	.word	0x20000f08

08007428 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b086      	sub	sp, #24
 800742c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800742e:	2300      	movs	r3, #0
 8007430:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007432:	4b3f      	ldr	r3, [pc, #252]	; (8007530 <xTaskIncrementTick+0x108>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d170      	bne.n	800751c <xTaskIncrementTick+0xf4>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800743a:	4b3e      	ldr	r3, [pc, #248]	; (8007534 <xTaskIncrementTick+0x10c>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	3301      	adds	r3, #1
 8007440:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007442:	4a3c      	ldr	r2, [pc, #240]	; (8007534 <xTaskIncrementTick+0x10c>)
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d120      	bne.n	8007490 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800744e:	4b3a      	ldr	r3, [pc, #232]	; (8007538 <xTaskIncrementTick+0x110>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00a      	beq.n	800746e <xTaskIncrementTick+0x46>
	__asm volatile
 8007458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800745c:	f383 8811 	msr	BASEPRI, r3
 8007460:	f3bf 8f6f 	isb	sy
 8007464:	f3bf 8f4f 	dsb	sy
 8007468:	603b      	str	r3, [r7, #0]
}
 800746a:	bf00      	nop
 800746c:	e7fe      	b.n	800746c <xTaskIncrementTick+0x44>
 800746e:	4b32      	ldr	r3, [pc, #200]	; (8007538 <xTaskIncrementTick+0x110>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	60fb      	str	r3, [r7, #12]
 8007474:	4b31      	ldr	r3, [pc, #196]	; (800753c <xTaskIncrementTick+0x114>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a2f      	ldr	r2, [pc, #188]	; (8007538 <xTaskIncrementTick+0x110>)
 800747a:	6013      	str	r3, [r2, #0]
 800747c:	4a2f      	ldr	r2, [pc, #188]	; (800753c <xTaskIncrementTick+0x114>)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6013      	str	r3, [r2, #0]
 8007482:	4b2f      	ldr	r3, [pc, #188]	; (8007540 <xTaskIncrementTick+0x118>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	3301      	adds	r3, #1
 8007488:	4a2d      	ldr	r2, [pc, #180]	; (8007540 <xTaskIncrementTick+0x118>)
 800748a:	6013      	str	r3, [r2, #0]
 800748c:	f000 fab2 	bl	80079f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007490:	4b2c      	ldr	r3, [pc, #176]	; (8007544 <xTaskIncrementTick+0x11c>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	693a      	ldr	r2, [r7, #16]
 8007496:	429a      	cmp	r2, r3
 8007498:	d345      	bcc.n	8007526 <xTaskIncrementTick+0xfe>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800749a:	4b27      	ldr	r3, [pc, #156]	; (8007538 <xTaskIncrementTick+0x110>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d104      	bne.n	80074ae <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074a4:	4b27      	ldr	r3, [pc, #156]	; (8007544 <xTaskIncrementTick+0x11c>)
 80074a6:	f04f 32ff 	mov.w	r2, #4294967295
 80074aa:	601a      	str	r2, [r3, #0]
					break;
 80074ac:	e03b      	b.n	8007526 <xTaskIncrementTick+0xfe>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074ae:	4b22      	ldr	r3, [pc, #136]	; (8007538 <xTaskIncrementTick+0x110>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80074be:	693a      	ldr	r2, [r7, #16]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d203      	bcs.n	80074ce <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80074c6:	4a1f      	ldr	r2, [pc, #124]	; (8007544 <xTaskIncrementTick+0x11c>)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80074cc:	e02b      	b.n	8007526 <xTaskIncrementTick+0xfe>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	3304      	adds	r3, #4
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7fe fcb4 	bl	8005e40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d004      	beq.n	80074ea <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	3318      	adds	r3, #24
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7fe fcab 	bl	8005e40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074ee:	4b16      	ldr	r3, [pc, #88]	; (8007548 <xTaskIncrementTick+0x120>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d903      	bls.n	80074fe <xTaskIncrementTick+0xd6>
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074fa:	4a13      	ldr	r2, [pc, #76]	; (8007548 <xTaskIncrementTick+0x120>)
 80074fc:	6013      	str	r3, [r2, #0]
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007502:	4613      	mov	r3, r2
 8007504:	009b      	lsls	r3, r3, #2
 8007506:	4413      	add	r3, r2
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	4a10      	ldr	r2, [pc, #64]	; (800754c <xTaskIncrementTick+0x124>)
 800750c:	441a      	add	r2, r3
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	3304      	adds	r3, #4
 8007512:	4619      	mov	r1, r3
 8007514:	4610      	mov	r0, r2
 8007516:	f7fe fc36 	bl	8005d86 <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800751a:	e7be      	b.n	800749a <xTaskIncrementTick+0x72>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800751c:	4b0c      	ldr	r3, [pc, #48]	; (8007550 <xTaskIncrementTick+0x128>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	3301      	adds	r3, #1
 8007522:	4a0b      	ldr	r2, [pc, #44]	; (8007550 <xTaskIncrementTick+0x128>)
 8007524:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007526:	697b      	ldr	r3, [r7, #20]
}
 8007528:	4618      	mov	r0, r3
 800752a:	3718      	adds	r7, #24
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}
 8007530:	20000f2c 	.word	0x20000f2c
 8007534:	20000f08 	.word	0x20000f08
 8007538:	20000ebc 	.word	0x20000ebc
 800753c:	20000ec0 	.word	0x20000ec0
 8007540:	20000f1c 	.word	0x20000f1c
 8007544:	20000f24 	.word	0x20000f24
 8007548:	20000f0c 	.word	0x20000f0c
 800754c:	20000a34 	.word	0x20000a34
 8007550:	20000f14 	.word	0x20000f14

08007554 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800755a:	4b2a      	ldr	r3, [pc, #168]	; (8007604 <vTaskSwitchContext+0xb0>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d003      	beq.n	800756a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007562:	4b29      	ldr	r3, [pc, #164]	; (8007608 <vTaskSwitchContext+0xb4>)
 8007564:	2201      	movs	r2, #1
 8007566:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007568:	e046      	b.n	80075f8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800756a:	4b27      	ldr	r3, [pc, #156]	; (8007608 <vTaskSwitchContext+0xb4>)
 800756c:	2200      	movs	r2, #0
 800756e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007570:	4b26      	ldr	r3, [pc, #152]	; (800760c <vTaskSwitchContext+0xb8>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	60fb      	str	r3, [r7, #12]
 8007576:	e010      	b.n	800759a <vTaskSwitchContext+0x46>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d10a      	bne.n	8007594 <vTaskSwitchContext+0x40>
	__asm volatile
 800757e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007582:	f383 8811 	msr	BASEPRI, r3
 8007586:	f3bf 8f6f 	isb	sy
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	607b      	str	r3, [r7, #4]
}
 8007590:	bf00      	nop
 8007592:	e7fe      	b.n	8007592 <vTaskSwitchContext+0x3e>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	3b01      	subs	r3, #1
 8007598:	60fb      	str	r3, [r7, #12]
 800759a:	491d      	ldr	r1, [pc, #116]	; (8007610 <vTaskSwitchContext+0xbc>)
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	4613      	mov	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	4413      	add	r3, r2
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	440b      	add	r3, r1
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d0e4      	beq.n	8007578 <vTaskSwitchContext+0x24>
 80075ae:	68fa      	ldr	r2, [r7, #12]
 80075b0:	4613      	mov	r3, r2
 80075b2:	009b      	lsls	r3, r3, #2
 80075b4:	4413      	add	r3, r2
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	4a15      	ldr	r2, [pc, #84]	; (8007610 <vTaskSwitchContext+0xbc>)
 80075ba:	4413      	add	r3, r2
 80075bc:	60bb      	str	r3, [r7, #8]
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	685a      	ldr	r2, [r3, #4]
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	605a      	str	r2, [r3, #4]
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	685a      	ldr	r2, [r3, #4]
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	3308      	adds	r3, #8
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d104      	bne.n	80075de <vTaskSwitchContext+0x8a>
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	685a      	ldr	r2, [r3, #4]
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	605a      	str	r2, [r3, #4]
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	4a0b      	ldr	r2, [pc, #44]	; (8007614 <vTaskSwitchContext+0xc0>)
 80075e6:	6013      	str	r3, [r2, #0]
 80075e8:	4a08      	ldr	r2, [pc, #32]	; (800760c <vTaskSwitchContext+0xb8>)
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80075ee:	4b09      	ldr	r3, [pc, #36]	; (8007614 <vTaskSwitchContext+0xc0>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	3354      	adds	r3, #84	; 0x54
 80075f4:	4a08      	ldr	r2, [pc, #32]	; (8007618 <vTaskSwitchContext+0xc4>)
 80075f6:	6013      	str	r3, [r2, #0]
}
 80075f8:	bf00      	nop
 80075fa:	3714      	adds	r7, #20
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr
 8007604:	20000f2c 	.word	0x20000f2c
 8007608:	20000f18 	.word	0x20000f18
 800760c:	20000f0c 	.word	0x20000f0c
 8007610:	20000a34 	.word	0x20000a34
 8007614:	20000a30 	.word	0x20000a30
 8007618:	2000005c 	.word	0x2000005c

0800761c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d10a      	bne.n	8007642 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800762c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007630:	f383 8811 	msr	BASEPRI, r3
 8007634:	f3bf 8f6f 	isb	sy
 8007638:	f3bf 8f4f 	dsb	sy
 800763c:	60fb      	str	r3, [r7, #12]
}
 800763e:	bf00      	nop
 8007640:	e7fe      	b.n	8007640 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007642:	4b07      	ldr	r3, [pc, #28]	; (8007660 <vTaskPlaceOnEventList+0x44>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	3318      	adds	r3, #24
 8007648:	4619      	mov	r1, r3
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f7fe fbbf 	bl	8005dce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007650:	2101      	movs	r1, #1
 8007652:	6838      	ldr	r0, [r7, #0]
 8007654:	f000 fb78 	bl	8007d48 <prvAddCurrentTaskToDelayedList>
}
 8007658:	bf00      	nop
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}
 8007660:	20000a30 	.word	0x20000a30

08007664 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007664:	b580      	push	{r7, lr}
 8007666:	b086      	sub	sp, #24
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d10a      	bne.n	800768c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800767a:	f383 8811 	msr	BASEPRI, r3
 800767e:	f3bf 8f6f 	isb	sy
 8007682:	f3bf 8f4f 	dsb	sy
 8007686:	617b      	str	r3, [r7, #20]
}
 8007688:	bf00      	nop
 800768a:	e7fe      	b.n	800768a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800768c:	4b0a      	ldr	r3, [pc, #40]	; (80076b8 <vTaskPlaceOnEventListRestricted+0x54>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3318      	adds	r3, #24
 8007692:	4619      	mov	r1, r3
 8007694:	68f8      	ldr	r0, [r7, #12]
 8007696:	f7fe fb76 	bl	8005d86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d002      	beq.n	80076a6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80076a0:	f04f 33ff 	mov.w	r3, #4294967295
 80076a4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80076a6:	6879      	ldr	r1, [r7, #4]
 80076a8:	68b8      	ldr	r0, [r7, #8]
 80076aa:	f000 fb4d 	bl	8007d48 <prvAddCurrentTaskToDelayedList>
	}
 80076ae:	bf00      	nop
 80076b0:	3718      	adds	r7, #24
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	20000a30 	.word	0x20000a30

080076bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b086      	sub	sp, #24
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	68db      	ldr	r3, [r3, #12]
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10a      	bne.n	80076e8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80076d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d6:	f383 8811 	msr	BASEPRI, r3
 80076da:	f3bf 8f6f 	isb	sy
 80076de:	f3bf 8f4f 	dsb	sy
 80076e2:	60fb      	str	r3, [r7, #12]
}
 80076e4:	bf00      	nop
 80076e6:	e7fe      	b.n	80076e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	3318      	adds	r3, #24
 80076ec:	4618      	mov	r0, r3
 80076ee:	f7fe fba7 	bl	8005e40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076f2:	4b1e      	ldr	r3, [pc, #120]	; (800776c <xTaskRemoveFromEventList+0xb0>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d11d      	bne.n	8007736 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	3304      	adds	r3, #4
 80076fe:	4618      	mov	r0, r3
 8007700:	f7fe fb9e 	bl	8005e40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007708:	4b19      	ldr	r3, [pc, #100]	; (8007770 <xTaskRemoveFromEventList+0xb4>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	429a      	cmp	r2, r3
 800770e:	d903      	bls.n	8007718 <xTaskRemoveFromEventList+0x5c>
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007714:	4a16      	ldr	r2, [pc, #88]	; (8007770 <xTaskRemoveFromEventList+0xb4>)
 8007716:	6013      	str	r3, [r2, #0]
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800771c:	4613      	mov	r3, r2
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	4413      	add	r3, r2
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	4a13      	ldr	r2, [pc, #76]	; (8007774 <xTaskRemoveFromEventList+0xb8>)
 8007726:	441a      	add	r2, r3
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	3304      	adds	r3, #4
 800772c:	4619      	mov	r1, r3
 800772e:	4610      	mov	r0, r2
 8007730:	f7fe fb29 	bl	8005d86 <vListInsertEnd>
 8007734:	e005      	b.n	8007742 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	3318      	adds	r3, #24
 800773a:	4619      	mov	r1, r3
 800773c:	480e      	ldr	r0, [pc, #56]	; (8007778 <xTaskRemoveFromEventList+0xbc>)
 800773e:	f7fe fb22 	bl	8005d86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007746:	4b0d      	ldr	r3, [pc, #52]	; (800777c <xTaskRemoveFromEventList+0xc0>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774c:	429a      	cmp	r2, r3
 800774e:	d905      	bls.n	800775c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007750:	2301      	movs	r3, #1
 8007752:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007754:	4b0a      	ldr	r3, [pc, #40]	; (8007780 <xTaskRemoveFromEventList+0xc4>)
 8007756:	2201      	movs	r2, #1
 8007758:	601a      	str	r2, [r3, #0]
 800775a:	e001      	b.n	8007760 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800775c:	2300      	movs	r3, #0
 800775e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007760:	697b      	ldr	r3, [r7, #20]
}
 8007762:	4618      	mov	r0, r3
 8007764:	3718      	adds	r7, #24
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	20000f2c 	.word	0x20000f2c
 8007770:	20000f0c 	.word	0x20000f0c
 8007774:	20000a34 	.word	0x20000a34
 8007778:	20000ec4 	.word	0x20000ec4
 800777c:	20000a30 	.word	0x20000a30
 8007780:	20000f18 	.word	0x20000f18

08007784 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800778c:	4b06      	ldr	r3, [pc, #24]	; (80077a8 <vTaskInternalSetTimeOutState+0x24>)
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007794:	4b05      	ldr	r3, [pc, #20]	; (80077ac <vTaskInternalSetTimeOutState+0x28>)
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	605a      	str	r2, [r3, #4]
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr
 80077a8:	20000f1c 	.word	0x20000f1c
 80077ac:	20000f08 	.word	0x20000f08

080077b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b088      	sub	sp, #32
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d10a      	bne.n	80077d6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80077c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077c4:	f383 8811 	msr	BASEPRI, r3
 80077c8:	f3bf 8f6f 	isb	sy
 80077cc:	f3bf 8f4f 	dsb	sy
 80077d0:	613b      	str	r3, [r7, #16]
}
 80077d2:	bf00      	nop
 80077d4:	e7fe      	b.n	80077d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d10a      	bne.n	80077f2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80077dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077e0:	f383 8811 	msr	BASEPRI, r3
 80077e4:	f3bf 8f6f 	isb	sy
 80077e8:	f3bf 8f4f 	dsb	sy
 80077ec:	60fb      	str	r3, [r7, #12]
}
 80077ee:	bf00      	nop
 80077f0:	e7fe      	b.n	80077f0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80077f2:	f000 ff77 	bl	80086e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80077f6:	4b1d      	ldr	r3, [pc, #116]	; (800786c <xTaskCheckForTimeOut+0xbc>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	69ba      	ldr	r2, [r7, #24]
 8007802:	1ad3      	subs	r3, r2, r3
 8007804:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800780e:	d102      	bne.n	8007816 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007810:	2300      	movs	r3, #0
 8007812:	61fb      	str	r3, [r7, #28]
 8007814:	e023      	b.n	800785e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	4b15      	ldr	r3, [pc, #84]	; (8007870 <xTaskCheckForTimeOut+0xc0>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	429a      	cmp	r2, r3
 8007820:	d007      	beq.n	8007832 <xTaskCheckForTimeOut+0x82>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	69ba      	ldr	r2, [r7, #24]
 8007828:	429a      	cmp	r2, r3
 800782a:	d302      	bcc.n	8007832 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800782c:	2301      	movs	r3, #1
 800782e:	61fb      	str	r3, [r7, #28]
 8007830:	e015      	b.n	800785e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	697a      	ldr	r2, [r7, #20]
 8007838:	429a      	cmp	r2, r3
 800783a:	d20b      	bcs.n	8007854 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	1ad2      	subs	r2, r2, r3
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f7ff ff9b 	bl	8007784 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800784e:	2300      	movs	r3, #0
 8007850:	61fb      	str	r3, [r7, #28]
 8007852:	e004      	b.n	800785e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	2200      	movs	r2, #0
 8007858:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800785a:	2301      	movs	r3, #1
 800785c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800785e:	f000 ff71 	bl	8008744 <vPortExitCritical>

	return xReturn;
 8007862:	69fb      	ldr	r3, [r7, #28]
}
 8007864:	4618      	mov	r0, r3
 8007866:	3720      	adds	r7, #32
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}
 800786c:	20000f08 	.word	0x20000f08
 8007870:	20000f1c 	.word	0x20000f1c

08007874 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007874:	b480      	push	{r7}
 8007876:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007878:	4b03      	ldr	r3, [pc, #12]	; (8007888 <vTaskMissedYield+0x14>)
 800787a:	2201      	movs	r2, #1
 800787c:	601a      	str	r2, [r3, #0]
}
 800787e:	bf00      	nop
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr
 8007888:	20000f18 	.word	0x20000f18

0800788c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007894:	f000 f84c 	bl	8007930 <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 8007898:	4b04      	ldr	r3, [pc, #16]	; (80078ac <prvIdleTask+0x20>)
 800789a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800789e:	601a      	str	r2, [r3, #0]
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80078a8:	e7f4      	b.n	8007894 <prvIdleTask+0x8>
 80078aa:	bf00      	nop
 80078ac:	e000ed04 	.word	0xe000ed04

080078b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b082      	sub	sp, #8
 80078b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078b6:	2300      	movs	r3, #0
 80078b8:	607b      	str	r3, [r7, #4]
 80078ba:	e00c      	b.n	80078d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80078bc:	687a      	ldr	r2, [r7, #4]
 80078be:	4613      	mov	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	4413      	add	r3, r2
 80078c4:	009b      	lsls	r3, r3, #2
 80078c6:	4a12      	ldr	r2, [pc, #72]	; (8007910 <prvInitialiseTaskLists+0x60>)
 80078c8:	4413      	add	r3, r2
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7fe fa2e 	bl	8005d2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	3301      	adds	r3, #1
 80078d4:	607b      	str	r3, [r7, #4]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2b37      	cmp	r3, #55	; 0x37
 80078da:	d9ef      	bls.n	80078bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80078dc:	480d      	ldr	r0, [pc, #52]	; (8007914 <prvInitialiseTaskLists+0x64>)
 80078de:	f7fe fa25 	bl	8005d2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80078e2:	480d      	ldr	r0, [pc, #52]	; (8007918 <prvInitialiseTaskLists+0x68>)
 80078e4:	f7fe fa22 	bl	8005d2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80078e8:	480c      	ldr	r0, [pc, #48]	; (800791c <prvInitialiseTaskLists+0x6c>)
 80078ea:	f7fe fa1f 	bl	8005d2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80078ee:	480c      	ldr	r0, [pc, #48]	; (8007920 <prvInitialiseTaskLists+0x70>)
 80078f0:	f7fe fa1c 	bl	8005d2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80078f4:	480b      	ldr	r0, [pc, #44]	; (8007924 <prvInitialiseTaskLists+0x74>)
 80078f6:	f7fe fa19 	bl	8005d2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80078fa:	4b0b      	ldr	r3, [pc, #44]	; (8007928 <prvInitialiseTaskLists+0x78>)
 80078fc:	4a05      	ldr	r2, [pc, #20]	; (8007914 <prvInitialiseTaskLists+0x64>)
 80078fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007900:	4b0a      	ldr	r3, [pc, #40]	; (800792c <prvInitialiseTaskLists+0x7c>)
 8007902:	4a05      	ldr	r2, [pc, #20]	; (8007918 <prvInitialiseTaskLists+0x68>)
 8007904:	601a      	str	r2, [r3, #0]
}
 8007906:	bf00      	nop
 8007908:	3708      	adds	r7, #8
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	20000a34 	.word	0x20000a34
 8007914:	20000e94 	.word	0x20000e94
 8007918:	20000ea8 	.word	0x20000ea8
 800791c:	20000ec4 	.word	0x20000ec4
 8007920:	20000ed8 	.word	0x20000ed8
 8007924:	20000ef0 	.word	0x20000ef0
 8007928:	20000ebc 	.word	0x20000ebc
 800792c:	20000ec0 	.word	0x20000ec0

08007930 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007936:	e019      	b.n	800796c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007938:	f000 fed4 	bl	80086e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800793c:	4b10      	ldr	r3, [pc, #64]	; (8007980 <prvCheckTasksWaitingTermination+0x50>)
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	3304      	adds	r3, #4
 8007948:	4618      	mov	r0, r3
 800794a:	f7fe fa79 	bl	8005e40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800794e:	4b0d      	ldr	r3, [pc, #52]	; (8007984 <prvCheckTasksWaitingTermination+0x54>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	3b01      	subs	r3, #1
 8007954:	4a0b      	ldr	r2, [pc, #44]	; (8007984 <prvCheckTasksWaitingTermination+0x54>)
 8007956:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007958:	4b0b      	ldr	r3, [pc, #44]	; (8007988 <prvCheckTasksWaitingTermination+0x58>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	3b01      	subs	r3, #1
 800795e:	4a0a      	ldr	r2, [pc, #40]	; (8007988 <prvCheckTasksWaitingTermination+0x58>)
 8007960:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007962:	f000 feef 	bl	8008744 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 f810 	bl	800798c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800796c:	4b06      	ldr	r3, [pc, #24]	; (8007988 <prvCheckTasksWaitingTermination+0x58>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d1e1      	bne.n	8007938 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007974:	bf00      	nop
 8007976:	bf00      	nop
 8007978:	3708      	adds	r7, #8
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	20000ed8 	.word	0x20000ed8
 8007984:	20000f04 	.word	0x20000f04
 8007988:	20000eec 	.word	0x20000eec

0800798c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800798c:	b580      	push	{r7, lr}
 800798e:	b084      	sub	sp, #16
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	3354      	adds	r3, #84	; 0x54
 8007998:	4618      	mov	r0, r3
 800799a:	f001 f9b7 	bl	8008d0c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d108      	bne.n	80079ba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ac:	4618      	mov	r0, r3
 80079ae:	f001 f887 	bl	8008ac0 <vPortFree>
				vPortFree( pxTCB );
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f001 f884 	bl	8008ac0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80079b8:	e018      	b.n	80079ec <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d103      	bne.n	80079cc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f001 f87b 	bl	8008ac0 <vPortFree>
	}
 80079ca:	e00f      	b.n	80079ec <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80079d2:	2b02      	cmp	r3, #2
 80079d4:	d00a      	beq.n	80079ec <prvDeleteTCB+0x60>
	__asm volatile
 80079d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079da:	f383 8811 	msr	BASEPRI, r3
 80079de:	f3bf 8f6f 	isb	sy
 80079e2:	f3bf 8f4f 	dsb	sy
 80079e6:	60fb      	str	r3, [r7, #12]
}
 80079e8:	bf00      	nop
 80079ea:	e7fe      	b.n	80079ea <prvDeleteTCB+0x5e>
	}
 80079ec:	bf00      	nop
 80079ee:	3710      	adds	r7, #16
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079fa:	4b0c      	ldr	r3, [pc, #48]	; (8007a2c <prvResetNextTaskUnblockTime+0x38>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d104      	bne.n	8007a0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007a04:	4b0a      	ldr	r3, [pc, #40]	; (8007a30 <prvResetNextTaskUnblockTime+0x3c>)
 8007a06:	f04f 32ff 	mov.w	r2, #4294967295
 8007a0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007a0c:	e008      	b.n	8007a20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a0e:	4b07      	ldr	r3, [pc, #28]	; (8007a2c <prvResetNextTaskUnblockTime+0x38>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	68db      	ldr	r3, [r3, #12]
 8007a16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	4a04      	ldr	r2, [pc, #16]	; (8007a30 <prvResetNextTaskUnblockTime+0x3c>)
 8007a1e:	6013      	str	r3, [r2, #0]
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr
 8007a2c:	20000ebc 	.word	0x20000ebc
 8007a30:	20000f24 	.word	0x20000f24

08007a34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007a3a:	4b0b      	ldr	r3, [pc, #44]	; (8007a68 <xTaskGetSchedulerState+0x34>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d102      	bne.n	8007a48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007a42:	2301      	movs	r3, #1
 8007a44:	607b      	str	r3, [r7, #4]
 8007a46:	e008      	b.n	8007a5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a48:	4b08      	ldr	r3, [pc, #32]	; (8007a6c <xTaskGetSchedulerState+0x38>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d102      	bne.n	8007a56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007a50:	2302      	movs	r3, #2
 8007a52:	607b      	str	r3, [r7, #4]
 8007a54:	e001      	b.n	8007a5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007a56:	2300      	movs	r3, #0
 8007a58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007a5a:	687b      	ldr	r3, [r7, #4]
	}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr
 8007a68:	20000f10 	.word	0x20000f10
 8007a6c:	20000f2c 	.word	0x20000f2c

08007a70 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d051      	beq.n	8007b2a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a8a:	4b2a      	ldr	r3, [pc, #168]	; (8007b34 <xTaskPriorityInherit+0xc4>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d241      	bcs.n	8007b18 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	db06      	blt.n	8007aaa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a9c:	4b25      	ldr	r3, [pc, #148]	; (8007b34 <xTaskPriorityInherit+0xc4>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aa2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	6959      	ldr	r1, [r3, #20]
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ab2:	4613      	mov	r3, r2
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	4413      	add	r3, r2
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	4a1f      	ldr	r2, [pc, #124]	; (8007b38 <xTaskPriorityInherit+0xc8>)
 8007abc:	4413      	add	r3, r2
 8007abe:	4299      	cmp	r1, r3
 8007ac0:	d122      	bne.n	8007b08 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	3304      	adds	r3, #4
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7fe f9ba 	bl	8005e40 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007acc:	4b19      	ldr	r3, [pc, #100]	; (8007b34 <xTaskPriorityInherit+0xc4>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ada:	4b18      	ldr	r3, [pc, #96]	; (8007b3c <xTaskPriorityInherit+0xcc>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d903      	bls.n	8007aea <xTaskPriorityInherit+0x7a>
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae6:	4a15      	ldr	r2, [pc, #84]	; (8007b3c <xTaskPriorityInherit+0xcc>)
 8007ae8:	6013      	str	r3, [r2, #0]
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aee:	4613      	mov	r3, r2
 8007af0:	009b      	lsls	r3, r3, #2
 8007af2:	4413      	add	r3, r2
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	4a10      	ldr	r2, [pc, #64]	; (8007b38 <xTaskPriorityInherit+0xc8>)
 8007af8:	441a      	add	r2, r3
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	3304      	adds	r3, #4
 8007afe:	4619      	mov	r1, r3
 8007b00:	4610      	mov	r0, r2
 8007b02:	f7fe f940 	bl	8005d86 <vListInsertEnd>
 8007b06:	e004      	b.n	8007b12 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007b08:	4b0a      	ldr	r3, [pc, #40]	; (8007b34 <xTaskPriorityInherit+0xc4>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007b12:	2301      	movs	r3, #1
 8007b14:	60fb      	str	r3, [r7, #12]
 8007b16:	e008      	b.n	8007b2a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007b1c:	4b05      	ldr	r3, [pc, #20]	; (8007b34 <xTaskPriorityInherit+0xc4>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d201      	bcs.n	8007b2a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007b26:	2301      	movs	r3, #1
 8007b28:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
	}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3710      	adds	r7, #16
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}
 8007b34:	20000a30 	.word	0x20000a30
 8007b38:	20000a34 	.word	0x20000a34
 8007b3c:	20000f0c 	.word	0x20000f0c

08007b40 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b086      	sub	sp, #24
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d056      	beq.n	8007c04 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007b56:	4b2e      	ldr	r3, [pc, #184]	; (8007c10 <xTaskPriorityDisinherit+0xd0>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	693a      	ldr	r2, [r7, #16]
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d00a      	beq.n	8007b76 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	60fb      	str	r3, [r7, #12]
}
 8007b72:	bf00      	nop
 8007b74:	e7fe      	b.n	8007b74 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d10a      	bne.n	8007b94 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b82:	f383 8811 	msr	BASEPRI, r3
 8007b86:	f3bf 8f6f 	isb	sy
 8007b8a:	f3bf 8f4f 	dsb	sy
 8007b8e:	60bb      	str	r3, [r7, #8]
}
 8007b90:	bf00      	nop
 8007b92:	e7fe      	b.n	8007b92 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b98:	1e5a      	subs	r2, r3, #1
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d02c      	beq.n	8007c04 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d128      	bne.n	8007c04 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	3304      	adds	r3, #4
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7fe f942 	bl	8005e40 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bc8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bd4:	4b0f      	ldr	r3, [pc, #60]	; (8007c14 <xTaskPriorityDisinherit+0xd4>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d903      	bls.n	8007be4 <xTaskPriorityDisinherit+0xa4>
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be0:	4a0c      	ldr	r2, [pc, #48]	; (8007c14 <xTaskPriorityDisinherit+0xd4>)
 8007be2:	6013      	str	r3, [r2, #0]
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007be8:	4613      	mov	r3, r2
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	4413      	add	r3, r2
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	4a09      	ldr	r2, [pc, #36]	; (8007c18 <xTaskPriorityDisinherit+0xd8>)
 8007bf2:	441a      	add	r2, r3
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	3304      	adds	r3, #4
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	4610      	mov	r0, r2
 8007bfc:	f7fe f8c3 	bl	8005d86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007c00:	2301      	movs	r3, #1
 8007c02:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007c04:	697b      	ldr	r3, [r7, #20]
	}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3718      	adds	r7, #24
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	20000a30 	.word	0x20000a30
 8007c14:	20000f0c 	.word	0x20000f0c
 8007c18:	20000a34 	.word	0x20000a34

08007c1c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b088      	sub	sp, #32
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d06a      	beq.n	8007d0a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007c34:	69bb      	ldr	r3, [r7, #24]
 8007c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d10a      	bne.n	8007c52 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c40:	f383 8811 	msr	BASEPRI, r3
 8007c44:	f3bf 8f6f 	isb	sy
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	60fb      	str	r3, [r7, #12]
}
 8007c4e:	bf00      	nop
 8007c50:	e7fe      	b.n	8007c50 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c56:	683a      	ldr	r2, [r7, #0]
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d902      	bls.n	8007c62 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	61fb      	str	r3, [r7, #28]
 8007c60:	e002      	b.n	8007c68 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007c62:	69bb      	ldr	r3, [r7, #24]
 8007c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c66:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c6c:	69fa      	ldr	r2, [r7, #28]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d04b      	beq.n	8007d0a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c76:	697a      	ldr	r2, [r7, #20]
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d146      	bne.n	8007d0a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007c7c:	4b25      	ldr	r3, [pc, #148]	; (8007d14 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	69ba      	ldr	r2, [r7, #24]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d10a      	bne.n	8007c9c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c8a:	f383 8811 	msr	BASEPRI, r3
 8007c8e:	f3bf 8f6f 	isb	sy
 8007c92:	f3bf 8f4f 	dsb	sy
 8007c96:	60bb      	str	r3, [r7, #8]
}
 8007c98:	bf00      	nop
 8007c9a:	e7fe      	b.n	8007c9a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	69fa      	ldr	r2, [r7, #28]
 8007ca6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	699b      	ldr	r3, [r3, #24]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	db04      	blt.n	8007cba <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007cb0:	69fb      	ldr	r3, [r7, #28]
 8007cb2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007cb6:	69bb      	ldr	r3, [r7, #24]
 8007cb8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	6959      	ldr	r1, [r3, #20]
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	4413      	add	r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	4a13      	ldr	r2, [pc, #76]	; (8007d18 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007cca:	4413      	add	r3, r2
 8007ccc:	4299      	cmp	r1, r3
 8007cce:	d11c      	bne.n	8007d0a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007cd0:	69bb      	ldr	r3, [r7, #24]
 8007cd2:	3304      	adds	r3, #4
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f7fe f8b3 	bl	8005e40 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cde:	4b0f      	ldr	r3, [pc, #60]	; (8007d1c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d903      	bls.n	8007cee <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cea:	4a0c      	ldr	r2, [pc, #48]	; (8007d1c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007cec:	6013      	str	r3, [r2, #0]
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf2:	4613      	mov	r3, r2
 8007cf4:	009b      	lsls	r3, r3, #2
 8007cf6:	4413      	add	r3, r2
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	4a07      	ldr	r2, [pc, #28]	; (8007d18 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007cfc:	441a      	add	r2, r3
 8007cfe:	69bb      	ldr	r3, [r7, #24]
 8007d00:	3304      	adds	r3, #4
 8007d02:	4619      	mov	r1, r3
 8007d04:	4610      	mov	r0, r2
 8007d06:	f7fe f83e 	bl	8005d86 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d0a:	bf00      	nop
 8007d0c:	3720      	adds	r7, #32
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	20000a30 	.word	0x20000a30
 8007d18:	20000a34 	.word	0x20000a34
 8007d1c:	20000f0c 	.word	0x20000f0c

08007d20 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007d20:	b480      	push	{r7}
 8007d22:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007d24:	4b07      	ldr	r3, [pc, #28]	; (8007d44 <pvTaskIncrementMutexHeldCount+0x24>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d004      	beq.n	8007d36 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007d2c:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <pvTaskIncrementMutexHeldCount+0x24>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007d32:	3201      	adds	r2, #1
 8007d34:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007d36:	4b03      	ldr	r3, [pc, #12]	; (8007d44 <pvTaskIncrementMutexHeldCount+0x24>)
 8007d38:	681b      	ldr	r3, [r3, #0]
	}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr
 8007d44:	20000a30 	.word	0x20000a30

08007d48 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b084      	sub	sp, #16
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
 8007d50:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007d52:	4b21      	ldr	r3, [pc, #132]	; (8007dd8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d58:	4b20      	ldr	r3, [pc, #128]	; (8007ddc <prvAddCurrentTaskToDelayedList+0x94>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	3304      	adds	r3, #4
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f7fe f86e 	bl	8005e40 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d6a:	d10a      	bne.n	8007d82 <prvAddCurrentTaskToDelayedList+0x3a>
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d007      	beq.n	8007d82 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d72:	4b1a      	ldr	r3, [pc, #104]	; (8007ddc <prvAddCurrentTaskToDelayedList+0x94>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	3304      	adds	r3, #4
 8007d78:	4619      	mov	r1, r3
 8007d7a:	4819      	ldr	r0, [pc, #100]	; (8007de0 <prvAddCurrentTaskToDelayedList+0x98>)
 8007d7c:	f7fe f803 	bl	8005d86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007d80:	e026      	b.n	8007dd0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4413      	add	r3, r2
 8007d88:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d8a:	4b14      	ldr	r3, [pc, #80]	; (8007ddc <prvAddCurrentTaskToDelayedList+0x94>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007d92:	68ba      	ldr	r2, [r7, #8]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d209      	bcs.n	8007dae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d9a:	4b12      	ldr	r3, [pc, #72]	; (8007de4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	4b0f      	ldr	r3, [pc, #60]	; (8007ddc <prvAddCurrentTaskToDelayedList+0x94>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	3304      	adds	r3, #4
 8007da4:	4619      	mov	r1, r3
 8007da6:	4610      	mov	r0, r2
 8007da8:	f7fe f811 	bl	8005dce <vListInsert>
}
 8007dac:	e010      	b.n	8007dd0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dae:	4b0e      	ldr	r3, [pc, #56]	; (8007de8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	4b0a      	ldr	r3, [pc, #40]	; (8007ddc <prvAddCurrentTaskToDelayedList+0x94>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	3304      	adds	r3, #4
 8007db8:	4619      	mov	r1, r3
 8007dba:	4610      	mov	r0, r2
 8007dbc:	f7fe f807 	bl	8005dce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007dc0:	4b0a      	ldr	r3, [pc, #40]	; (8007dec <prvAddCurrentTaskToDelayedList+0xa4>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	68ba      	ldr	r2, [r7, #8]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d202      	bcs.n	8007dd0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007dca:	4a08      	ldr	r2, [pc, #32]	; (8007dec <prvAddCurrentTaskToDelayedList+0xa4>)
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	6013      	str	r3, [r2, #0]
}
 8007dd0:	bf00      	nop
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	20000f08 	.word	0x20000f08
 8007ddc:	20000a30 	.word	0x20000a30
 8007de0:	20000ef0 	.word	0x20000ef0
 8007de4:	20000ec0 	.word	0x20000ec0
 8007de8:	20000ebc 	.word	0x20000ebc
 8007dec:	20000f24 	.word	0x20000f24

08007df0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b08a      	sub	sp, #40	; 0x28
 8007df4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007df6:	2300      	movs	r3, #0
 8007df8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007dfa:	f000 fb07 	bl	800840c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007dfe:	4b1c      	ldr	r3, [pc, #112]	; (8007e70 <xTimerCreateTimerTask+0x80>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d021      	beq.n	8007e4a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007e06:	2300      	movs	r3, #0
 8007e08:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007e0e:	1d3a      	adds	r2, r7, #4
 8007e10:	f107 0108 	add.w	r1, r7, #8
 8007e14:	f107 030c 	add.w	r3, r7, #12
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f7fd ff6d 	bl	8005cf8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007e1e:	6879      	ldr	r1, [r7, #4]
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	9202      	str	r2, [sp, #8]
 8007e26:	9301      	str	r3, [sp, #4]
 8007e28:	2302      	movs	r3, #2
 8007e2a:	9300      	str	r3, [sp, #0]
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	460a      	mov	r2, r1
 8007e30:	4910      	ldr	r1, [pc, #64]	; (8007e74 <xTimerCreateTimerTask+0x84>)
 8007e32:	4811      	ldr	r0, [pc, #68]	; (8007e78 <xTimerCreateTimerTask+0x88>)
 8007e34:	f7fe fffe 	bl	8006e34 <xTaskCreateStatic>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	4a10      	ldr	r2, [pc, #64]	; (8007e7c <xTimerCreateTimerTask+0x8c>)
 8007e3c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007e3e:	4b0f      	ldr	r3, [pc, #60]	; (8007e7c <xTimerCreateTimerTask+0x8c>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d001      	beq.n	8007e4a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007e46:	2301      	movs	r3, #1
 8007e48:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10a      	bne.n	8007e66 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e54:	f383 8811 	msr	BASEPRI, r3
 8007e58:	f3bf 8f6f 	isb	sy
 8007e5c:	f3bf 8f4f 	dsb	sy
 8007e60:	613b      	str	r3, [r7, #16]
}
 8007e62:	bf00      	nop
 8007e64:	e7fe      	b.n	8007e64 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007e66:	697b      	ldr	r3, [r7, #20]
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3718      	adds	r7, #24
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	20000f60 	.word	0x20000f60
 8007e74:	08008f30 	.word	0x08008f30
 8007e78:	08007fb5 	.word	0x08007fb5
 8007e7c:	20000f64 	.word	0x20000f64

08007e80 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b08a      	sub	sp, #40	; 0x28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	607a      	str	r2, [r7, #4]
 8007e8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d10a      	bne.n	8007eae <xTimerGenericCommand+0x2e>
	__asm volatile
 8007e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e9c:	f383 8811 	msr	BASEPRI, r3
 8007ea0:	f3bf 8f6f 	isb	sy
 8007ea4:	f3bf 8f4f 	dsb	sy
 8007ea8:	623b      	str	r3, [r7, #32]
}
 8007eaa:	bf00      	nop
 8007eac:	e7fe      	b.n	8007eac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007eae:	4b1a      	ldr	r3, [pc, #104]	; (8007f18 <xTimerGenericCommand+0x98>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d02a      	beq.n	8007f0c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	2b05      	cmp	r3, #5
 8007ec6:	dc18      	bgt.n	8007efa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007ec8:	f7ff fdb4 	bl	8007a34 <xTaskGetSchedulerState>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b02      	cmp	r3, #2
 8007ed0:	d109      	bne.n	8007ee6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007ed2:	4b11      	ldr	r3, [pc, #68]	; (8007f18 <xTimerGenericCommand+0x98>)
 8007ed4:	6818      	ldr	r0, [r3, #0]
 8007ed6:	f107 0110 	add.w	r1, r7, #16
 8007eda:	2300      	movs	r3, #0
 8007edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ede:	f7fe f973 	bl	80061c8 <xQueueGenericSend>
 8007ee2:	6278      	str	r0, [r7, #36]	; 0x24
 8007ee4:	e012      	b.n	8007f0c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007ee6:	4b0c      	ldr	r3, [pc, #48]	; (8007f18 <xTimerGenericCommand+0x98>)
 8007ee8:	6818      	ldr	r0, [r3, #0]
 8007eea:	f107 0110 	add.w	r1, r7, #16
 8007eee:	2300      	movs	r3, #0
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f7fe f969 	bl	80061c8 <xQueueGenericSend>
 8007ef6:	6278      	str	r0, [r7, #36]	; 0x24
 8007ef8:	e008      	b.n	8007f0c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007efa:	4b07      	ldr	r3, [pc, #28]	; (8007f18 <xTimerGenericCommand+0x98>)
 8007efc:	6818      	ldr	r0, [r3, #0]
 8007efe:	f107 0110 	add.w	r1, r7, #16
 8007f02:	2300      	movs	r3, #0
 8007f04:	683a      	ldr	r2, [r7, #0]
 8007f06:	f7fe fa45 	bl	8006394 <xQueueGenericSendFromISR>
 8007f0a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3728      	adds	r7, #40	; 0x28
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
 8007f16:	bf00      	nop
 8007f18:	20000f60 	.word	0x20000f60

08007f1c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b088      	sub	sp, #32
 8007f20:	af02      	add	r7, sp, #8
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f26:	4b22      	ldr	r3, [pc, #136]	; (8007fb0 <prvProcessExpiredTimer+0x94>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	3304      	adds	r3, #4
 8007f34:	4618      	mov	r0, r3
 8007f36:	f7fd ff83 	bl	8005e40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f40:	f003 0304 	and.w	r3, r3, #4
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d022      	beq.n	8007f8e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	699a      	ldr	r2, [r3, #24]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	18d1      	adds	r1, r2, r3
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	683a      	ldr	r2, [r7, #0]
 8007f54:	6978      	ldr	r0, [r7, #20]
 8007f56:	f000 f8d1 	bl	80080fc <prvInsertTimerInActiveList>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d01f      	beq.n	8007fa0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007f60:	2300      	movs	r3, #0
 8007f62:	9300      	str	r3, [sp, #0]
 8007f64:	2300      	movs	r3, #0
 8007f66:	687a      	ldr	r2, [r7, #4]
 8007f68:	2100      	movs	r1, #0
 8007f6a:	6978      	ldr	r0, [r7, #20]
 8007f6c:	f7ff ff88 	bl	8007e80 <xTimerGenericCommand>
 8007f70:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d113      	bne.n	8007fa0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7c:	f383 8811 	msr	BASEPRI, r3
 8007f80:	f3bf 8f6f 	isb	sy
 8007f84:	f3bf 8f4f 	dsb	sy
 8007f88:	60fb      	str	r3, [r7, #12]
}
 8007f8a:	bf00      	nop
 8007f8c:	e7fe      	b.n	8007f8c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f94:	f023 0301 	bic.w	r3, r3, #1
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	6a1b      	ldr	r3, [r3, #32]
 8007fa4:	6978      	ldr	r0, [r7, #20]
 8007fa6:	4798      	blx	r3
}
 8007fa8:	bf00      	nop
 8007faa:	3718      	adds	r7, #24
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	20000f58 	.word	0x20000f58

08007fb4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007fbc:	f107 0308 	add.w	r3, r7, #8
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f000 f857 	bl	8008074 <prvGetNextExpireTime>
 8007fc6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	4619      	mov	r1, r3
 8007fcc:	68f8      	ldr	r0, [r7, #12]
 8007fce:	f000 f803 	bl	8007fd8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007fd2:	f000 f8d5 	bl	8008180 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007fd6:	e7f1      	b.n	8007fbc <prvTimerTask+0x8>

08007fd8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007fe2:	f7ff f973 	bl	80072cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007fe6:	f107 0308 	add.w	r3, r7, #8
 8007fea:	4618      	mov	r0, r3
 8007fec:	f000 f866 	bl	80080bc <prvSampleTimeNow>
 8007ff0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d130      	bne.n	800805a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d10a      	bne.n	8008014 <prvProcessTimerOrBlockTask+0x3c>
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	429a      	cmp	r2, r3
 8008004:	d806      	bhi.n	8008014 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008006:	f7ff f96f 	bl	80072e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800800a:	68f9      	ldr	r1, [r7, #12]
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f7ff ff85 	bl	8007f1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008012:	e024      	b.n	800805e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d008      	beq.n	800802c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800801a:	4b13      	ldr	r3, [pc, #76]	; (8008068 <prvProcessTimerOrBlockTask+0x90>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d101      	bne.n	8008028 <prvProcessTimerOrBlockTask+0x50>
 8008024:	2301      	movs	r3, #1
 8008026:	e000      	b.n	800802a <prvProcessTimerOrBlockTask+0x52>
 8008028:	2300      	movs	r3, #0
 800802a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800802c:	4b0f      	ldr	r3, [pc, #60]	; (800806c <prvProcessTimerOrBlockTask+0x94>)
 800802e:	6818      	ldr	r0, [r3, #0]
 8008030:	687a      	ldr	r2, [r7, #4]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	1ad3      	subs	r3, r2, r3
 8008036:	683a      	ldr	r2, [r7, #0]
 8008038:	4619      	mov	r1, r3
 800803a:	f7fe fec7 	bl	8006dcc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800803e:	f7ff f953 	bl	80072e8 <xTaskResumeAll>
 8008042:	4603      	mov	r3, r0
 8008044:	2b00      	cmp	r3, #0
 8008046:	d10a      	bne.n	800805e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008048:	4b09      	ldr	r3, [pc, #36]	; (8008070 <prvProcessTimerOrBlockTask+0x98>)
 800804a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800804e:	601a      	str	r2, [r3, #0]
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	f3bf 8f6f 	isb	sy
}
 8008058:	e001      	b.n	800805e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800805a:	f7ff f945 	bl	80072e8 <xTaskResumeAll>
}
 800805e:	bf00      	nop
 8008060:	3710      	adds	r7, #16
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	20000f5c 	.word	0x20000f5c
 800806c:	20000f60 	.word	0x20000f60
 8008070:	e000ed04 	.word	0xe000ed04

08008074 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008074:	b480      	push	{r7}
 8008076:	b085      	sub	sp, #20
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800807c:	4b0e      	ldr	r3, [pc, #56]	; (80080b8 <prvGetNextExpireTime+0x44>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d101      	bne.n	800808a <prvGetNextExpireTime+0x16>
 8008086:	2201      	movs	r2, #1
 8008088:	e000      	b.n	800808c <prvGetNextExpireTime+0x18>
 800808a:	2200      	movs	r2, #0
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d105      	bne.n	80080a4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008098:	4b07      	ldr	r3, [pc, #28]	; (80080b8 <prvGetNextExpireTime+0x44>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	60fb      	str	r3, [r7, #12]
 80080a2:	e001      	b.n	80080a8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80080a4:	2300      	movs	r3, #0
 80080a6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80080a8:	68fb      	ldr	r3, [r7, #12]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3714      	adds	r7, #20
 80080ae:	46bd      	mov	sp, r7
 80080b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b4:	4770      	bx	lr
 80080b6:	bf00      	nop
 80080b8:	20000f58 	.word	0x20000f58

080080bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b084      	sub	sp, #16
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80080c4:	f7ff f9a0 	bl	8007408 <xTaskGetTickCount>
 80080c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80080ca:	4b0b      	ldr	r3, [pc, #44]	; (80080f8 <prvSampleTimeNow+0x3c>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d205      	bcs.n	80080e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80080d4:	f000 f936 	bl	8008344 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	601a      	str	r2, [r3, #0]
 80080de:	e002      	b.n	80080e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80080e6:	4a04      	ldr	r2, [pc, #16]	; (80080f8 <prvSampleTimeNow+0x3c>)
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80080ec:	68fb      	ldr	r3, [r7, #12]
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	20000f68 	.word	0x20000f68

080080fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b086      	sub	sp, #24
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	607a      	str	r2, [r7, #4]
 8008108:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800810a:	2300      	movs	r3, #0
 800810c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	68ba      	ldr	r2, [r7, #8]
 8008112:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	68fa      	ldr	r2, [r7, #12]
 8008118:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	429a      	cmp	r2, r3
 8008120:	d812      	bhi.n	8008148 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	1ad2      	subs	r2, r2, r3
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	699b      	ldr	r3, [r3, #24]
 800812c:	429a      	cmp	r2, r3
 800812e:	d302      	bcc.n	8008136 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008130:	2301      	movs	r3, #1
 8008132:	617b      	str	r3, [r7, #20]
 8008134:	e01b      	b.n	800816e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008136:	4b10      	ldr	r3, [pc, #64]	; (8008178 <prvInsertTimerInActiveList+0x7c>)
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	3304      	adds	r3, #4
 800813e:	4619      	mov	r1, r3
 8008140:	4610      	mov	r0, r2
 8008142:	f7fd fe44 	bl	8005dce <vListInsert>
 8008146:	e012      	b.n	800816e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	429a      	cmp	r2, r3
 800814e:	d206      	bcs.n	800815e <prvInsertTimerInActiveList+0x62>
 8008150:	68ba      	ldr	r2, [r7, #8]
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	429a      	cmp	r2, r3
 8008156:	d302      	bcc.n	800815e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008158:	2301      	movs	r3, #1
 800815a:	617b      	str	r3, [r7, #20]
 800815c:	e007      	b.n	800816e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800815e:	4b07      	ldr	r3, [pc, #28]	; (800817c <prvInsertTimerInActiveList+0x80>)
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	3304      	adds	r3, #4
 8008166:	4619      	mov	r1, r3
 8008168:	4610      	mov	r0, r2
 800816a:	f7fd fe30 	bl	8005dce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800816e:	697b      	ldr	r3, [r7, #20]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3718      	adds	r7, #24
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}
 8008178:	20000f5c 	.word	0x20000f5c
 800817c:	20000f58 	.word	0x20000f58

08008180 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b08e      	sub	sp, #56	; 0x38
 8008184:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008186:	e0ca      	b.n	800831e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2b00      	cmp	r3, #0
 800818c:	da18      	bge.n	80081c0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800818e:	1d3b      	adds	r3, r7, #4
 8008190:	3304      	adds	r3, #4
 8008192:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10a      	bne.n	80081b0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800819a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800819e:	f383 8811 	msr	BASEPRI, r3
 80081a2:	f3bf 8f6f 	isb	sy
 80081a6:	f3bf 8f4f 	dsb	sy
 80081aa:	61fb      	str	r3, [r7, #28]
}
 80081ac:	bf00      	nop
 80081ae:	e7fe      	b.n	80081ae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80081b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081b6:	6850      	ldr	r0, [r2, #4]
 80081b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081ba:	6892      	ldr	r2, [r2, #8]
 80081bc:	4611      	mov	r1, r2
 80081be:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	f2c0 80ab 	blt.w	800831e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80081cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ce:	695b      	ldr	r3, [r3, #20]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d004      	beq.n	80081de <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d6:	3304      	adds	r3, #4
 80081d8:	4618      	mov	r0, r3
 80081da:	f7fd fe31 	bl	8005e40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80081de:	463b      	mov	r3, r7
 80081e0:	4618      	mov	r0, r3
 80081e2:	f7ff ff6b 	bl	80080bc <prvSampleTimeNow>
 80081e6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2b09      	cmp	r3, #9
 80081ec:	f200 8096 	bhi.w	800831c <prvProcessReceivedCommands+0x19c>
 80081f0:	a201      	add	r2, pc, #4	; (adr r2, 80081f8 <prvProcessReceivedCommands+0x78>)
 80081f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081f6:	bf00      	nop
 80081f8:	08008221 	.word	0x08008221
 80081fc:	08008221 	.word	0x08008221
 8008200:	08008221 	.word	0x08008221
 8008204:	08008295 	.word	0x08008295
 8008208:	080082a9 	.word	0x080082a9
 800820c:	080082f3 	.word	0x080082f3
 8008210:	08008221 	.word	0x08008221
 8008214:	08008221 	.word	0x08008221
 8008218:	08008295 	.word	0x08008295
 800821c:	080082a9 	.word	0x080082a9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008222:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008226:	f043 0301 	orr.w	r3, r3, #1
 800822a:	b2da      	uxtb	r2, r3
 800822c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800822e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008232:	68ba      	ldr	r2, [r7, #8]
 8008234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008236:	699b      	ldr	r3, [r3, #24]
 8008238:	18d1      	adds	r1, r2, r3
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800823e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008240:	f7ff ff5c 	bl	80080fc <prvInsertTimerInActiveList>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d069      	beq.n	800831e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800824a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800824c:	6a1b      	ldr	r3, [r3, #32]
 800824e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008250:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008254:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008258:	f003 0304 	and.w	r3, r3, #4
 800825c:	2b00      	cmp	r3, #0
 800825e:	d05e      	beq.n	800831e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008260:	68ba      	ldr	r2, [r7, #8]
 8008262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008264:	699b      	ldr	r3, [r3, #24]
 8008266:	441a      	add	r2, r3
 8008268:	2300      	movs	r3, #0
 800826a:	9300      	str	r3, [sp, #0]
 800826c:	2300      	movs	r3, #0
 800826e:	2100      	movs	r1, #0
 8008270:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008272:	f7ff fe05 	bl	8007e80 <xTimerGenericCommand>
 8008276:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008278:	6a3b      	ldr	r3, [r7, #32]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d14f      	bne.n	800831e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800827e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	61bb      	str	r3, [r7, #24]
}
 8008290:	bf00      	nop
 8008292:	e7fe      	b.n	8008292 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008296:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800829a:	f023 0301 	bic.w	r3, r3, #1
 800829e:	b2da      	uxtb	r2, r3
 80082a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80082a6:	e03a      	b.n	800831e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80082a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082ae:	f043 0301 	orr.w	r3, r3, #1
 80082b2:	b2da      	uxtb	r2, r3
 80082b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80082ba:	68ba      	ldr	r2, [r7, #8]
 80082bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082be:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80082c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c2:	699b      	ldr	r3, [r3, #24]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d10a      	bne.n	80082de <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80082c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082cc:	f383 8811 	msr	BASEPRI, r3
 80082d0:	f3bf 8f6f 	isb	sy
 80082d4:	f3bf 8f4f 	dsb	sy
 80082d8:	617b      	str	r3, [r7, #20]
}
 80082da:	bf00      	nop
 80082dc:	e7fe      	b.n	80082dc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80082de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e0:	699a      	ldr	r2, [r3, #24]
 80082e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e4:	18d1      	adds	r1, r2, r3
 80082e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082ec:	f7ff ff06 	bl	80080fc <prvInsertTimerInActiveList>
					break;
 80082f0:	e015      	b.n	800831e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80082f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082f8:	f003 0302 	and.w	r3, r3, #2
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d103      	bne.n	8008308 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008300:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008302:	f000 fbdd 	bl	8008ac0 <vPortFree>
 8008306:	e00a      	b.n	800831e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800830a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800830e:	f023 0301 	bic.w	r3, r3, #1
 8008312:	b2da      	uxtb	r2, r3
 8008314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008316:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800831a:	e000      	b.n	800831e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800831c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800831e:	4b08      	ldr	r3, [pc, #32]	; (8008340 <prvProcessReceivedCommands+0x1c0>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	1d39      	adds	r1, r7, #4
 8008324:	2200      	movs	r2, #0
 8008326:	4618      	mov	r0, r3
 8008328:	f7fe f95c 	bl	80065e4 <xQueueReceive>
 800832c:	4603      	mov	r3, r0
 800832e:	2b00      	cmp	r3, #0
 8008330:	f47f af2a 	bne.w	8008188 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008334:	bf00      	nop
 8008336:	bf00      	nop
 8008338:	3730      	adds	r7, #48	; 0x30
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}
 800833e:	bf00      	nop
 8008340:	20000f60 	.word	0x20000f60

08008344 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b088      	sub	sp, #32
 8008348:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800834a:	e048      	b.n	80083de <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800834c:	4b2d      	ldr	r3, [pc, #180]	; (8008404 <prvSwitchTimerLists+0xc0>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008356:	4b2b      	ldr	r3, [pc, #172]	; (8008404 <prvSwitchTimerLists+0xc0>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	68db      	ldr	r3, [r3, #12]
 800835e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	3304      	adds	r3, #4
 8008364:	4618      	mov	r0, r3
 8008366:	f7fd fd6b 	bl	8005e40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6a1b      	ldr	r3, [r3, #32]
 800836e:	68f8      	ldr	r0, [r7, #12]
 8008370:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008378:	f003 0304 	and.w	r3, r3, #4
 800837c:	2b00      	cmp	r3, #0
 800837e:	d02e      	beq.n	80083de <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	699b      	ldr	r3, [r3, #24]
 8008384:	693a      	ldr	r2, [r7, #16]
 8008386:	4413      	add	r3, r2
 8008388:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800838a:	68ba      	ldr	r2, [r7, #8]
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	429a      	cmp	r2, r3
 8008390:	d90e      	bls.n	80083b0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	68ba      	ldr	r2, [r7, #8]
 8008396:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	68fa      	ldr	r2, [r7, #12]
 800839c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800839e:	4b19      	ldr	r3, [pc, #100]	; (8008404 <prvSwitchTimerLists+0xc0>)
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	3304      	adds	r3, #4
 80083a6:	4619      	mov	r1, r3
 80083a8:	4610      	mov	r0, r2
 80083aa:	f7fd fd10 	bl	8005dce <vListInsert>
 80083ae:	e016      	b.n	80083de <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80083b0:	2300      	movs	r3, #0
 80083b2:	9300      	str	r3, [sp, #0]
 80083b4:	2300      	movs	r3, #0
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	2100      	movs	r1, #0
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	f7ff fd60 	bl	8007e80 <xTimerGenericCommand>
 80083c0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d10a      	bne.n	80083de <prvSwitchTimerLists+0x9a>
	__asm volatile
 80083c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083cc:	f383 8811 	msr	BASEPRI, r3
 80083d0:	f3bf 8f6f 	isb	sy
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	603b      	str	r3, [r7, #0]
}
 80083da:	bf00      	nop
 80083dc:	e7fe      	b.n	80083dc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80083de:	4b09      	ldr	r3, [pc, #36]	; (8008404 <prvSwitchTimerLists+0xc0>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d1b1      	bne.n	800834c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80083e8:	4b06      	ldr	r3, [pc, #24]	; (8008404 <prvSwitchTimerLists+0xc0>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80083ee:	4b06      	ldr	r3, [pc, #24]	; (8008408 <prvSwitchTimerLists+0xc4>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a04      	ldr	r2, [pc, #16]	; (8008404 <prvSwitchTimerLists+0xc0>)
 80083f4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80083f6:	4a04      	ldr	r2, [pc, #16]	; (8008408 <prvSwitchTimerLists+0xc4>)
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	6013      	str	r3, [r2, #0]
}
 80083fc:	bf00      	nop
 80083fe:	3718      	adds	r7, #24
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}
 8008404:	20000f58 	.word	0x20000f58
 8008408:	20000f5c 	.word	0x20000f5c

0800840c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b082      	sub	sp, #8
 8008410:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008412:	f000 f967 	bl	80086e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008416:	4b15      	ldr	r3, [pc, #84]	; (800846c <prvCheckForValidListAndQueue+0x60>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d120      	bne.n	8008460 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800841e:	4814      	ldr	r0, [pc, #80]	; (8008470 <prvCheckForValidListAndQueue+0x64>)
 8008420:	f7fd fc84 	bl	8005d2c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008424:	4813      	ldr	r0, [pc, #76]	; (8008474 <prvCheckForValidListAndQueue+0x68>)
 8008426:	f7fd fc81 	bl	8005d2c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800842a:	4b13      	ldr	r3, [pc, #76]	; (8008478 <prvCheckForValidListAndQueue+0x6c>)
 800842c:	4a10      	ldr	r2, [pc, #64]	; (8008470 <prvCheckForValidListAndQueue+0x64>)
 800842e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008430:	4b12      	ldr	r3, [pc, #72]	; (800847c <prvCheckForValidListAndQueue+0x70>)
 8008432:	4a10      	ldr	r2, [pc, #64]	; (8008474 <prvCheckForValidListAndQueue+0x68>)
 8008434:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008436:	2300      	movs	r3, #0
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	4b11      	ldr	r3, [pc, #68]	; (8008480 <prvCheckForValidListAndQueue+0x74>)
 800843c:	4a11      	ldr	r2, [pc, #68]	; (8008484 <prvCheckForValidListAndQueue+0x78>)
 800843e:	2110      	movs	r1, #16
 8008440:	200a      	movs	r0, #10
 8008442:	f7fd fd82 	bl	8005f4a <xQueueGenericCreateStatic>
 8008446:	4603      	mov	r3, r0
 8008448:	4a08      	ldr	r2, [pc, #32]	; (800846c <prvCheckForValidListAndQueue+0x60>)
 800844a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800844c:	4b07      	ldr	r3, [pc, #28]	; (800846c <prvCheckForValidListAndQueue+0x60>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d005      	beq.n	8008460 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008454:	4b05      	ldr	r3, [pc, #20]	; (800846c <prvCheckForValidListAndQueue+0x60>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	490b      	ldr	r1, [pc, #44]	; (8008488 <prvCheckForValidListAndQueue+0x7c>)
 800845a:	4618      	mov	r0, r3
 800845c:	f7fe fc62 	bl	8006d24 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008460:	f000 f970 	bl	8008744 <vPortExitCritical>
}
 8008464:	bf00      	nop
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	20000f60 	.word	0x20000f60
 8008470:	20000f30 	.word	0x20000f30
 8008474:	20000f44 	.word	0x20000f44
 8008478:	20000f58 	.word	0x20000f58
 800847c:	20000f5c 	.word	0x20000f5c
 8008480:	2000100c 	.word	0x2000100c
 8008484:	20000f6c 	.word	0x20000f6c
 8008488:	08008f38 	.word	0x08008f38

0800848c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800848c:	b480      	push	{r7}
 800848e:	b085      	sub	sp, #20
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	60b9      	str	r1, [r7, #8]
 8008496:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	3b04      	subs	r3, #4
 800849c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80084a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	3b04      	subs	r3, #4
 80084aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	f023 0201 	bic.w	r2, r3, #1
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	3b04      	subs	r3, #4
 80084ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80084bc:	4a0c      	ldr	r2, [pc, #48]	; (80084f0 <pxPortInitialiseStack+0x64>)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	3b14      	subs	r3, #20
 80084c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80084c8:	687a      	ldr	r2, [r7, #4]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	3b04      	subs	r3, #4
 80084d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f06f 0202 	mvn.w	r2, #2
 80084da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	3b20      	subs	r3, #32
 80084e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80084e2:	68fb      	ldr	r3, [r7, #12]
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3714      	adds	r7, #20
 80084e8:	46bd      	mov	sp, r7
 80084ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ee:	4770      	bx	lr
 80084f0:	080084f5 	.word	0x080084f5

080084f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80084fa:	2300      	movs	r3, #0
 80084fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80084fe:	4b12      	ldr	r3, [pc, #72]	; (8008548 <prvTaskExitError+0x54>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008506:	d00a      	beq.n	800851e <prvTaskExitError+0x2a>
	__asm volatile
 8008508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800850c:	f383 8811 	msr	BASEPRI, r3
 8008510:	f3bf 8f6f 	isb	sy
 8008514:	f3bf 8f4f 	dsb	sy
 8008518:	60fb      	str	r3, [r7, #12]
}
 800851a:	bf00      	nop
 800851c:	e7fe      	b.n	800851c <prvTaskExitError+0x28>
	__asm volatile
 800851e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008522:	f383 8811 	msr	BASEPRI, r3
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	f3bf 8f4f 	dsb	sy
 800852e:	60bb      	str	r3, [r7, #8]
}
 8008530:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008532:	bf00      	nop
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d0fc      	beq.n	8008534 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800853a:	bf00      	nop
 800853c:	bf00      	nop
 800853e:	3714      	adds	r7, #20
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr
 8008548:	2000000c 	.word	0x2000000c
 800854c:	00000000 	.word	0x00000000

08008550 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008550:	4b07      	ldr	r3, [pc, #28]	; (8008570 <pxCurrentTCBConst2>)
 8008552:	6819      	ldr	r1, [r3, #0]
 8008554:	6808      	ldr	r0, [r1, #0]
 8008556:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800855a:	f380 8809 	msr	PSP, r0
 800855e:	f3bf 8f6f 	isb	sy
 8008562:	f04f 0000 	mov.w	r0, #0
 8008566:	f380 8811 	msr	BASEPRI, r0
 800856a:	4770      	bx	lr
 800856c:	f3af 8000 	nop.w

08008570 <pxCurrentTCBConst2>:
 8008570:	20000a30 	.word	0x20000a30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008574:	bf00      	nop
 8008576:	bf00      	nop

08008578 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008578:	4808      	ldr	r0, [pc, #32]	; (800859c <prvPortStartFirstTask+0x24>)
 800857a:	6800      	ldr	r0, [r0, #0]
 800857c:	6800      	ldr	r0, [r0, #0]
 800857e:	f380 8808 	msr	MSP, r0
 8008582:	f04f 0000 	mov.w	r0, #0
 8008586:	f380 8814 	msr	CONTROL, r0
 800858a:	b662      	cpsie	i
 800858c:	b661      	cpsie	f
 800858e:	f3bf 8f4f 	dsb	sy
 8008592:	f3bf 8f6f 	isb	sy
 8008596:	df00      	svc	0
 8008598:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800859a:	bf00      	nop
 800859c:	e000ed08 	.word	0xe000ed08

080085a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b086      	sub	sp, #24
 80085a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80085a6:	4b46      	ldr	r3, [pc, #280]	; (80086c0 <xPortStartScheduler+0x120>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a46      	ldr	r2, [pc, #280]	; (80086c4 <xPortStartScheduler+0x124>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d10a      	bne.n	80085c6 <xPortStartScheduler+0x26>
	__asm volatile
 80085b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b4:	f383 8811 	msr	BASEPRI, r3
 80085b8:	f3bf 8f6f 	isb	sy
 80085bc:	f3bf 8f4f 	dsb	sy
 80085c0:	613b      	str	r3, [r7, #16]
}
 80085c2:	bf00      	nop
 80085c4:	e7fe      	b.n	80085c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80085c6:	4b3e      	ldr	r3, [pc, #248]	; (80086c0 <xPortStartScheduler+0x120>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a3f      	ldr	r2, [pc, #252]	; (80086c8 <xPortStartScheduler+0x128>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d10a      	bne.n	80085e6 <xPortStartScheduler+0x46>
	__asm volatile
 80085d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	60fb      	str	r3, [r7, #12]
}
 80085e2:	bf00      	nop
 80085e4:	e7fe      	b.n	80085e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80085e6:	4b39      	ldr	r3, [pc, #228]	; (80086cc <xPortStartScheduler+0x12c>)
 80085e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	781b      	ldrb	r3, [r3, #0]
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	22ff      	movs	r2, #255	; 0xff
 80085f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008600:	78fb      	ldrb	r3, [r7, #3]
 8008602:	b2db      	uxtb	r3, r3
 8008604:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008608:	b2da      	uxtb	r2, r3
 800860a:	4b31      	ldr	r3, [pc, #196]	; (80086d0 <xPortStartScheduler+0x130>)
 800860c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800860e:	4b31      	ldr	r3, [pc, #196]	; (80086d4 <xPortStartScheduler+0x134>)
 8008610:	2207      	movs	r2, #7
 8008612:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008614:	e009      	b.n	800862a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008616:	4b2f      	ldr	r3, [pc, #188]	; (80086d4 <xPortStartScheduler+0x134>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	3b01      	subs	r3, #1
 800861c:	4a2d      	ldr	r2, [pc, #180]	; (80086d4 <xPortStartScheduler+0x134>)
 800861e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008620:	78fb      	ldrb	r3, [r7, #3]
 8008622:	b2db      	uxtb	r3, r3
 8008624:	005b      	lsls	r3, r3, #1
 8008626:	b2db      	uxtb	r3, r3
 8008628:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800862a:	78fb      	ldrb	r3, [r7, #3]
 800862c:	b2db      	uxtb	r3, r3
 800862e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008632:	2b80      	cmp	r3, #128	; 0x80
 8008634:	d0ef      	beq.n	8008616 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008636:	4b27      	ldr	r3, [pc, #156]	; (80086d4 <xPortStartScheduler+0x134>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f1c3 0307 	rsb	r3, r3, #7
 800863e:	2b04      	cmp	r3, #4
 8008640:	d00a      	beq.n	8008658 <xPortStartScheduler+0xb8>
	__asm volatile
 8008642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008646:	f383 8811 	msr	BASEPRI, r3
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	f3bf 8f4f 	dsb	sy
 8008652:	60bb      	str	r3, [r7, #8]
}
 8008654:	bf00      	nop
 8008656:	e7fe      	b.n	8008656 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008658:	4b1e      	ldr	r3, [pc, #120]	; (80086d4 <xPortStartScheduler+0x134>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	021b      	lsls	r3, r3, #8
 800865e:	4a1d      	ldr	r2, [pc, #116]	; (80086d4 <xPortStartScheduler+0x134>)
 8008660:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008662:	4b1c      	ldr	r3, [pc, #112]	; (80086d4 <xPortStartScheduler+0x134>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800866a:	4a1a      	ldr	r2, [pc, #104]	; (80086d4 <xPortStartScheduler+0x134>)
 800866c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	b2da      	uxtb	r2, r3
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008676:	4b18      	ldr	r3, [pc, #96]	; (80086d8 <xPortStartScheduler+0x138>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a17      	ldr	r2, [pc, #92]	; (80086d8 <xPortStartScheduler+0x138>)
 800867c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008680:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008682:	4b15      	ldr	r3, [pc, #84]	; (80086d8 <xPortStartScheduler+0x138>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a14      	ldr	r2, [pc, #80]	; (80086d8 <xPortStartScheduler+0x138>)
 8008688:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800868c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800868e:	f000 f8dd 	bl	800884c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008692:	4b12      	ldr	r3, [pc, #72]	; (80086dc <xPortStartScheduler+0x13c>)
 8008694:	2200      	movs	r2, #0
 8008696:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008698:	f000 f8fc 	bl	8008894 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800869c:	4b10      	ldr	r3, [pc, #64]	; (80086e0 <xPortStartScheduler+0x140>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a0f      	ldr	r2, [pc, #60]	; (80086e0 <xPortStartScheduler+0x140>)
 80086a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80086a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80086a8:	f7ff ff66 	bl	8008578 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80086ac:	f7fe ff52 	bl	8007554 <vTaskSwitchContext>
	prvTaskExitError();
 80086b0:	f7ff ff20 	bl	80084f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3718      	adds	r7, #24
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	bf00      	nop
 80086c0:	e000ed00 	.word	0xe000ed00
 80086c4:	410fc271 	.word	0x410fc271
 80086c8:	410fc270 	.word	0x410fc270
 80086cc:	e000e400 	.word	0xe000e400
 80086d0:	2000105c 	.word	0x2000105c
 80086d4:	20001060 	.word	0x20001060
 80086d8:	e000ed20 	.word	0xe000ed20
 80086dc:	2000000c 	.word	0x2000000c
 80086e0:	e000ef34 	.word	0xe000ef34

080086e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
	__asm volatile
 80086ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ee:	f383 8811 	msr	BASEPRI, r3
 80086f2:	f3bf 8f6f 	isb	sy
 80086f6:	f3bf 8f4f 	dsb	sy
 80086fa:	607b      	str	r3, [r7, #4]
}
 80086fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80086fe:	4b0f      	ldr	r3, [pc, #60]	; (800873c <vPortEnterCritical+0x58>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	3301      	adds	r3, #1
 8008704:	4a0d      	ldr	r2, [pc, #52]	; (800873c <vPortEnterCritical+0x58>)
 8008706:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008708:	4b0c      	ldr	r3, [pc, #48]	; (800873c <vPortEnterCritical+0x58>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2b01      	cmp	r3, #1
 800870e:	d10f      	bne.n	8008730 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008710:	4b0b      	ldr	r3, [pc, #44]	; (8008740 <vPortEnterCritical+0x5c>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	b2db      	uxtb	r3, r3
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00a      	beq.n	8008730 <vPortEnterCritical+0x4c>
	__asm volatile
 800871a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800871e:	f383 8811 	msr	BASEPRI, r3
 8008722:	f3bf 8f6f 	isb	sy
 8008726:	f3bf 8f4f 	dsb	sy
 800872a:	603b      	str	r3, [r7, #0]
}
 800872c:	bf00      	nop
 800872e:	e7fe      	b.n	800872e <vPortEnterCritical+0x4a>
	}
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr
 800873c:	2000000c 	.word	0x2000000c
 8008740:	e000ed04 	.word	0xe000ed04

08008744 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800874a:	4b12      	ldr	r3, [pc, #72]	; (8008794 <vPortExitCritical+0x50>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d10a      	bne.n	8008768 <vPortExitCritical+0x24>
	__asm volatile
 8008752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008756:	f383 8811 	msr	BASEPRI, r3
 800875a:	f3bf 8f6f 	isb	sy
 800875e:	f3bf 8f4f 	dsb	sy
 8008762:	607b      	str	r3, [r7, #4]
}
 8008764:	bf00      	nop
 8008766:	e7fe      	b.n	8008766 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008768:	4b0a      	ldr	r3, [pc, #40]	; (8008794 <vPortExitCritical+0x50>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	3b01      	subs	r3, #1
 800876e:	4a09      	ldr	r2, [pc, #36]	; (8008794 <vPortExitCritical+0x50>)
 8008770:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008772:	4b08      	ldr	r3, [pc, #32]	; (8008794 <vPortExitCritical+0x50>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d105      	bne.n	8008786 <vPortExitCritical+0x42>
 800877a:	2300      	movs	r3, #0
 800877c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	f383 8811 	msr	BASEPRI, r3
}
 8008784:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008786:	bf00      	nop
 8008788:	370c      	adds	r7, #12
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	2000000c 	.word	0x2000000c
	...

080087a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80087a0:	f3ef 8009 	mrs	r0, PSP
 80087a4:	f3bf 8f6f 	isb	sy
 80087a8:	4b15      	ldr	r3, [pc, #84]	; (8008800 <pxCurrentTCBConst>)
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	f01e 0f10 	tst.w	lr, #16
 80087b0:	bf08      	it	eq
 80087b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80087b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ba:	6010      	str	r0, [r2, #0]
 80087bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80087c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80087c4:	f380 8811 	msr	BASEPRI, r0
 80087c8:	f3bf 8f4f 	dsb	sy
 80087cc:	f3bf 8f6f 	isb	sy
 80087d0:	f7fe fec0 	bl	8007554 <vTaskSwitchContext>
 80087d4:	f04f 0000 	mov.w	r0, #0
 80087d8:	f380 8811 	msr	BASEPRI, r0
 80087dc:	bc09      	pop	{r0, r3}
 80087de:	6819      	ldr	r1, [r3, #0]
 80087e0:	6808      	ldr	r0, [r1, #0]
 80087e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e6:	f01e 0f10 	tst.w	lr, #16
 80087ea:	bf08      	it	eq
 80087ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80087f0:	f380 8809 	msr	PSP, r0
 80087f4:	f3bf 8f6f 	isb	sy
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop
 80087fc:	f3af 8000 	nop.w

08008800 <pxCurrentTCBConst>:
 8008800:	20000a30 	.word	0x20000a30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008804:	bf00      	nop
 8008806:	bf00      	nop

08008808 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b082      	sub	sp, #8
 800880c:	af00      	add	r7, sp, #0
	__asm volatile
 800880e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008812:	f383 8811 	msr	BASEPRI, r3
 8008816:	f3bf 8f6f 	isb	sy
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	607b      	str	r3, [r7, #4]
}
 8008820:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008822:	f7fe fe01 	bl	8007428 <xTaskIncrementTick>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d003      	beq.n	8008834 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800882c:	4b06      	ldr	r3, [pc, #24]	; (8008848 <xPortSysTickHandler+0x40>)
 800882e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008832:	601a      	str	r2, [r3, #0]
 8008834:	2300      	movs	r3, #0
 8008836:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	f383 8811 	msr	BASEPRI, r3
}
 800883e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008840:	bf00      	nop
 8008842:	3708      	adds	r7, #8
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}
 8008848:	e000ed04 	.word	0xe000ed04

0800884c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800884c:	b480      	push	{r7}
 800884e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008850:	4b0b      	ldr	r3, [pc, #44]	; (8008880 <vPortSetupTimerInterrupt+0x34>)
 8008852:	2200      	movs	r2, #0
 8008854:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008856:	4b0b      	ldr	r3, [pc, #44]	; (8008884 <vPortSetupTimerInterrupt+0x38>)
 8008858:	2200      	movs	r2, #0
 800885a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800885c:	4b0a      	ldr	r3, [pc, #40]	; (8008888 <vPortSetupTimerInterrupt+0x3c>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a0a      	ldr	r2, [pc, #40]	; (800888c <vPortSetupTimerInterrupt+0x40>)
 8008862:	fba2 2303 	umull	r2, r3, r2, r3
 8008866:	099b      	lsrs	r3, r3, #6
 8008868:	4a09      	ldr	r2, [pc, #36]	; (8008890 <vPortSetupTimerInterrupt+0x44>)
 800886a:	3b01      	subs	r3, #1
 800886c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800886e:	4b04      	ldr	r3, [pc, #16]	; (8008880 <vPortSetupTimerInterrupt+0x34>)
 8008870:	2207      	movs	r2, #7
 8008872:	601a      	str	r2, [r3, #0]
}
 8008874:	bf00      	nop
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	e000e010 	.word	0xe000e010
 8008884:	e000e018 	.word	0xe000e018
 8008888:	20000000 	.word	0x20000000
 800888c:	10624dd3 	.word	0x10624dd3
 8008890:	e000e014 	.word	0xe000e014

08008894 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008894:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80088a4 <vPortEnableVFP+0x10>
 8008898:	6801      	ldr	r1, [r0, #0]
 800889a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800889e:	6001      	str	r1, [r0, #0]
 80088a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80088a2:	bf00      	nop
 80088a4:	e000ed88 	.word	0xe000ed88

080088a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80088a8:	b480      	push	{r7}
 80088aa:	b085      	sub	sp, #20
 80088ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80088ae:	f3ef 8305 	mrs	r3, IPSR
 80088b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2b0f      	cmp	r3, #15
 80088b8:	d914      	bls.n	80088e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80088ba:	4a17      	ldr	r2, [pc, #92]	; (8008918 <vPortValidateInterruptPriority+0x70>)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	4413      	add	r3, r2
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80088c4:	4b15      	ldr	r3, [pc, #84]	; (800891c <vPortValidateInterruptPriority+0x74>)
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	7afa      	ldrb	r2, [r7, #11]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d20a      	bcs.n	80088e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80088ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d2:	f383 8811 	msr	BASEPRI, r3
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	f3bf 8f4f 	dsb	sy
 80088de:	607b      	str	r3, [r7, #4]
}
 80088e0:	bf00      	nop
 80088e2:	e7fe      	b.n	80088e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80088e4:	4b0e      	ldr	r3, [pc, #56]	; (8008920 <vPortValidateInterruptPriority+0x78>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80088ec:	4b0d      	ldr	r3, [pc, #52]	; (8008924 <vPortValidateInterruptPriority+0x7c>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d90a      	bls.n	800890a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80088f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f8:	f383 8811 	msr	BASEPRI, r3
 80088fc:	f3bf 8f6f 	isb	sy
 8008900:	f3bf 8f4f 	dsb	sy
 8008904:	603b      	str	r3, [r7, #0]
}
 8008906:	bf00      	nop
 8008908:	e7fe      	b.n	8008908 <vPortValidateInterruptPriority+0x60>
	}
 800890a:	bf00      	nop
 800890c:	3714      	adds	r7, #20
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop
 8008918:	e000e3f0 	.word	0xe000e3f0
 800891c:	2000105c 	.word	0x2000105c
 8008920:	e000ed0c 	.word	0xe000ed0c
 8008924:	20001060 	.word	0x20001060

08008928 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b08a      	sub	sp, #40	; 0x28
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008930:	2300      	movs	r3, #0
 8008932:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008934:	f7fe fcca 	bl	80072cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008938:	4b5b      	ldr	r3, [pc, #364]	; (8008aa8 <pvPortMalloc+0x180>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d101      	bne.n	8008944 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008940:	f000 f920 	bl	8008b84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008944:	4b59      	ldr	r3, [pc, #356]	; (8008aac <pvPortMalloc+0x184>)
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	4013      	ands	r3, r2
 800894c:	2b00      	cmp	r3, #0
 800894e:	f040 8093 	bne.w	8008a78 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d01d      	beq.n	8008994 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008958:	2208      	movs	r2, #8
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	4413      	add	r3, r2
 800895e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f003 0307 	and.w	r3, r3, #7
 8008966:	2b00      	cmp	r3, #0
 8008968:	d014      	beq.n	8008994 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f023 0307 	bic.w	r3, r3, #7
 8008970:	3308      	adds	r3, #8
 8008972:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f003 0307 	and.w	r3, r3, #7
 800897a:	2b00      	cmp	r3, #0
 800897c:	d00a      	beq.n	8008994 <pvPortMalloc+0x6c>
	__asm volatile
 800897e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008982:	f383 8811 	msr	BASEPRI, r3
 8008986:	f3bf 8f6f 	isb	sy
 800898a:	f3bf 8f4f 	dsb	sy
 800898e:	617b      	str	r3, [r7, #20]
}
 8008990:	bf00      	nop
 8008992:	e7fe      	b.n	8008992 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d06e      	beq.n	8008a78 <pvPortMalloc+0x150>
 800899a:	4b45      	ldr	r3, [pc, #276]	; (8008ab0 <pvPortMalloc+0x188>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d869      	bhi.n	8008a78 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80089a4:	4b43      	ldr	r3, [pc, #268]	; (8008ab4 <pvPortMalloc+0x18c>)
 80089a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80089a8:	4b42      	ldr	r3, [pc, #264]	; (8008ab4 <pvPortMalloc+0x18c>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80089ae:	e004      	b.n	80089ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80089b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80089b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80089ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d903      	bls.n	80089cc <pvPortMalloc+0xa4>
 80089c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1f1      	bne.n	80089b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80089cc:	4b36      	ldr	r3, [pc, #216]	; (8008aa8 <pvPortMalloc+0x180>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d050      	beq.n	8008a78 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80089d6:	6a3b      	ldr	r3, [r7, #32]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2208      	movs	r2, #8
 80089dc:	4413      	add	r3, r2
 80089de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80089e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	6a3b      	ldr	r3, [r7, #32]
 80089e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80089e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ea:	685a      	ldr	r2, [r3, #4]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	1ad2      	subs	r2, r2, r3
 80089f0:	2308      	movs	r3, #8
 80089f2:	005b      	lsls	r3, r3, #1
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d91f      	bls.n	8008a38 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80089f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	4413      	add	r3, r2
 80089fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	f003 0307 	and.w	r3, r3, #7
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d00a      	beq.n	8008a20 <pvPortMalloc+0xf8>
	__asm volatile
 8008a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a0e:	f383 8811 	msr	BASEPRI, r3
 8008a12:	f3bf 8f6f 	isb	sy
 8008a16:	f3bf 8f4f 	dsb	sy
 8008a1a:	613b      	str	r3, [r7, #16]
}
 8008a1c:	bf00      	nop
 8008a1e:	e7fe      	b.n	8008a1e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	1ad2      	subs	r2, r2, r3
 8008a28:	69bb      	ldr	r3, [r7, #24]
 8008a2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008a32:	69b8      	ldr	r0, [r7, #24]
 8008a34:	f000 f908 	bl	8008c48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008a38:	4b1d      	ldr	r3, [pc, #116]	; (8008ab0 <pvPortMalloc+0x188>)
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a3e:	685b      	ldr	r3, [r3, #4]
 8008a40:	1ad3      	subs	r3, r2, r3
 8008a42:	4a1b      	ldr	r2, [pc, #108]	; (8008ab0 <pvPortMalloc+0x188>)
 8008a44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008a46:	4b1a      	ldr	r3, [pc, #104]	; (8008ab0 <pvPortMalloc+0x188>)
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	4b1b      	ldr	r3, [pc, #108]	; (8008ab8 <pvPortMalloc+0x190>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d203      	bcs.n	8008a5a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008a52:	4b17      	ldr	r3, [pc, #92]	; (8008ab0 <pvPortMalloc+0x188>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a18      	ldr	r2, [pc, #96]	; (8008ab8 <pvPortMalloc+0x190>)
 8008a58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a5c:	685a      	ldr	r2, [r3, #4]
 8008a5e:	4b13      	ldr	r3, [pc, #76]	; (8008aac <pvPortMalloc+0x184>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	431a      	orrs	r2, r3
 8008a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008a6e:	4b13      	ldr	r3, [pc, #76]	; (8008abc <pvPortMalloc+0x194>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	3301      	adds	r3, #1
 8008a74:	4a11      	ldr	r2, [pc, #68]	; (8008abc <pvPortMalloc+0x194>)
 8008a76:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008a78:	f7fe fc36 	bl	80072e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	f003 0307 	and.w	r3, r3, #7
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00a      	beq.n	8008a9c <pvPortMalloc+0x174>
	__asm volatile
 8008a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a8a:	f383 8811 	msr	BASEPRI, r3
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	60fb      	str	r3, [r7, #12]
}
 8008a98:	bf00      	nop
 8008a9a:	e7fe      	b.n	8008a9a <pvPortMalloc+0x172>
	return pvReturn;
 8008a9c:	69fb      	ldr	r3, [r7, #28]
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3728      	adds	r7, #40	; 0x28
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}
 8008aa6:	bf00      	nop
 8008aa8:	20004c6c 	.word	0x20004c6c
 8008aac:	20004c80 	.word	0x20004c80
 8008ab0:	20004c70 	.word	0x20004c70
 8008ab4:	20004c64 	.word	0x20004c64
 8008ab8:	20004c74 	.word	0x20004c74
 8008abc:	20004c78 	.word	0x20004c78

08008ac0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b086      	sub	sp, #24
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d04d      	beq.n	8008b6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008ad2:	2308      	movs	r3, #8
 8008ad4:	425b      	negs	r3, r3
 8008ad6:	697a      	ldr	r2, [r7, #20]
 8008ad8:	4413      	add	r3, r2
 8008ada:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	685a      	ldr	r2, [r3, #4]
 8008ae4:	4b24      	ldr	r3, [pc, #144]	; (8008b78 <vPortFree+0xb8>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4013      	ands	r3, r2
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d10a      	bne.n	8008b04 <vPortFree+0x44>
	__asm volatile
 8008aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af2:	f383 8811 	msr	BASEPRI, r3
 8008af6:	f3bf 8f6f 	isb	sy
 8008afa:	f3bf 8f4f 	dsb	sy
 8008afe:	60fb      	str	r3, [r7, #12]
}
 8008b00:	bf00      	nop
 8008b02:	e7fe      	b.n	8008b02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d00a      	beq.n	8008b22 <vPortFree+0x62>
	__asm volatile
 8008b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b10:	f383 8811 	msr	BASEPRI, r3
 8008b14:	f3bf 8f6f 	isb	sy
 8008b18:	f3bf 8f4f 	dsb	sy
 8008b1c:	60bb      	str	r3, [r7, #8]
}
 8008b1e:	bf00      	nop
 8008b20:	e7fe      	b.n	8008b20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	685a      	ldr	r2, [r3, #4]
 8008b26:	4b14      	ldr	r3, [pc, #80]	; (8008b78 <vPortFree+0xb8>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	4013      	ands	r3, r2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d01e      	beq.n	8008b6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d11a      	bne.n	8008b6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	685a      	ldr	r2, [r3, #4]
 8008b3c:	4b0e      	ldr	r3, [pc, #56]	; (8008b78 <vPortFree+0xb8>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	43db      	mvns	r3, r3
 8008b42:	401a      	ands	r2, r3
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008b48:	f7fe fbc0 	bl	80072cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	685a      	ldr	r2, [r3, #4]
 8008b50:	4b0a      	ldr	r3, [pc, #40]	; (8008b7c <vPortFree+0xbc>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4413      	add	r3, r2
 8008b56:	4a09      	ldr	r2, [pc, #36]	; (8008b7c <vPortFree+0xbc>)
 8008b58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008b5a:	6938      	ldr	r0, [r7, #16]
 8008b5c:	f000 f874 	bl	8008c48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008b60:	4b07      	ldr	r3, [pc, #28]	; (8008b80 <vPortFree+0xc0>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	3301      	adds	r3, #1
 8008b66:	4a06      	ldr	r2, [pc, #24]	; (8008b80 <vPortFree+0xc0>)
 8008b68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008b6a:	f7fe fbbd 	bl	80072e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008b6e:	bf00      	nop
 8008b70:	3718      	adds	r7, #24
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}
 8008b76:	bf00      	nop
 8008b78:	20004c80 	.word	0x20004c80
 8008b7c:	20004c70 	.word	0x20004c70
 8008b80:	20004c7c 	.word	0x20004c7c

08008b84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008b8a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008b8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008b90:	4b27      	ldr	r3, [pc, #156]	; (8008c30 <prvHeapInit+0xac>)
 8008b92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f003 0307 	and.w	r3, r3, #7
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d00c      	beq.n	8008bb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	3307      	adds	r3, #7
 8008ba2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f023 0307 	bic.w	r3, r3, #7
 8008baa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008bac:	68ba      	ldr	r2, [r7, #8]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	1ad3      	subs	r3, r2, r3
 8008bb2:	4a1f      	ldr	r2, [pc, #124]	; (8008c30 <prvHeapInit+0xac>)
 8008bb4:	4413      	add	r3, r2
 8008bb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008bbc:	4a1d      	ldr	r2, [pc, #116]	; (8008c34 <prvHeapInit+0xb0>)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008bc2:	4b1c      	ldr	r3, [pc, #112]	; (8008c34 <prvHeapInit+0xb0>)
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	68ba      	ldr	r2, [r7, #8]
 8008bcc:	4413      	add	r3, r2
 8008bce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008bd0:	2208      	movs	r2, #8
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	1a9b      	subs	r3, r3, r2
 8008bd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f023 0307 	bic.w	r3, r3, #7
 8008bde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	4a15      	ldr	r2, [pc, #84]	; (8008c38 <prvHeapInit+0xb4>)
 8008be4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008be6:	4b14      	ldr	r3, [pc, #80]	; (8008c38 <prvHeapInit+0xb4>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	2200      	movs	r2, #0
 8008bec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008bee:	4b12      	ldr	r3, [pc, #72]	; (8008c38 <prvHeapInit+0xb4>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	1ad2      	subs	r2, r2, r3
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008c04:	4b0c      	ldr	r3, [pc, #48]	; (8008c38 <prvHeapInit+0xb4>)
 8008c06:	681a      	ldr	r2, [r3, #0]
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	4a0a      	ldr	r2, [pc, #40]	; (8008c3c <prvHeapInit+0xb8>)
 8008c12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	4a09      	ldr	r2, [pc, #36]	; (8008c40 <prvHeapInit+0xbc>)
 8008c1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008c1c:	4b09      	ldr	r3, [pc, #36]	; (8008c44 <prvHeapInit+0xc0>)
 8008c1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008c22:	601a      	str	r2, [r3, #0]
}
 8008c24:	bf00      	nop
 8008c26:	3714      	adds	r7, #20
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr
 8008c30:	20001064 	.word	0x20001064
 8008c34:	20004c64 	.word	0x20004c64
 8008c38:	20004c6c 	.word	0x20004c6c
 8008c3c:	20004c74 	.word	0x20004c74
 8008c40:	20004c70 	.word	0x20004c70
 8008c44:	20004c80 	.word	0x20004c80

08008c48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008c50:	4b28      	ldr	r3, [pc, #160]	; (8008cf4 <prvInsertBlockIntoFreeList+0xac>)
 8008c52:	60fb      	str	r3, [r7, #12]
 8008c54:	e002      	b.n	8008c5c <prvInsertBlockIntoFreeList+0x14>
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	60fb      	str	r3, [r7, #12]
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	687a      	ldr	r2, [r7, #4]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d8f7      	bhi.n	8008c56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	68ba      	ldr	r2, [r7, #8]
 8008c70:	4413      	add	r3, r2
 8008c72:	687a      	ldr	r2, [r7, #4]
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d108      	bne.n	8008c8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	685a      	ldr	r2, [r3, #4]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	441a      	add	r2, r3
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	68ba      	ldr	r2, [r7, #8]
 8008c94:	441a      	add	r2, r3
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d118      	bne.n	8008cd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	4b15      	ldr	r3, [pc, #84]	; (8008cf8 <prvInsertBlockIntoFreeList+0xb0>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d00d      	beq.n	8008cc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	685a      	ldr	r2, [r3, #4]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	441a      	add	r2, r3
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	601a      	str	r2, [r3, #0]
 8008cc4:	e008      	b.n	8008cd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008cc6:	4b0c      	ldr	r3, [pc, #48]	; (8008cf8 <prvInsertBlockIntoFreeList+0xb0>)
 8008cc8:	681a      	ldr	r2, [r3, #0]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	601a      	str	r2, [r3, #0]
 8008cce:	e003      	b.n	8008cd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008cd8:	68fa      	ldr	r2, [r7, #12]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d002      	beq.n	8008ce6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ce6:	bf00      	nop
 8008ce8:	3714      	adds	r7, #20
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr
 8008cf2:	bf00      	nop
 8008cf4:	20004c64 	.word	0x20004c64
 8008cf8:	20004c6c 	.word	0x20004c6c

08008cfc <memset>:
 8008cfc:	4402      	add	r2, r0
 8008cfe:	4603      	mov	r3, r0
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d100      	bne.n	8008d06 <memset+0xa>
 8008d04:	4770      	bx	lr
 8008d06:	f803 1b01 	strb.w	r1, [r3], #1
 8008d0a:	e7f9      	b.n	8008d00 <memset+0x4>

08008d0c <_reclaim_reent>:
 8008d0c:	4b29      	ldr	r3, [pc, #164]	; (8008db4 <_reclaim_reent+0xa8>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4283      	cmp	r3, r0
 8008d12:	b570      	push	{r4, r5, r6, lr}
 8008d14:	4604      	mov	r4, r0
 8008d16:	d04b      	beq.n	8008db0 <_reclaim_reent+0xa4>
 8008d18:	69c3      	ldr	r3, [r0, #28]
 8008d1a:	b143      	cbz	r3, 8008d2e <_reclaim_reent+0x22>
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d144      	bne.n	8008dac <_reclaim_reent+0xa0>
 8008d22:	69e3      	ldr	r3, [r4, #28]
 8008d24:	6819      	ldr	r1, [r3, #0]
 8008d26:	b111      	cbz	r1, 8008d2e <_reclaim_reent+0x22>
 8008d28:	4620      	mov	r0, r4
 8008d2a:	f000 f879 	bl	8008e20 <_free_r>
 8008d2e:	6961      	ldr	r1, [r4, #20]
 8008d30:	b111      	cbz	r1, 8008d38 <_reclaim_reent+0x2c>
 8008d32:	4620      	mov	r0, r4
 8008d34:	f000 f874 	bl	8008e20 <_free_r>
 8008d38:	69e1      	ldr	r1, [r4, #28]
 8008d3a:	b111      	cbz	r1, 8008d42 <_reclaim_reent+0x36>
 8008d3c:	4620      	mov	r0, r4
 8008d3e:	f000 f86f 	bl	8008e20 <_free_r>
 8008d42:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008d44:	b111      	cbz	r1, 8008d4c <_reclaim_reent+0x40>
 8008d46:	4620      	mov	r0, r4
 8008d48:	f000 f86a 	bl	8008e20 <_free_r>
 8008d4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d4e:	b111      	cbz	r1, 8008d56 <_reclaim_reent+0x4a>
 8008d50:	4620      	mov	r0, r4
 8008d52:	f000 f865 	bl	8008e20 <_free_r>
 8008d56:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008d58:	b111      	cbz	r1, 8008d60 <_reclaim_reent+0x54>
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	f000 f860 	bl	8008e20 <_free_r>
 8008d60:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008d62:	b111      	cbz	r1, 8008d6a <_reclaim_reent+0x5e>
 8008d64:	4620      	mov	r0, r4
 8008d66:	f000 f85b 	bl	8008e20 <_free_r>
 8008d6a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008d6c:	b111      	cbz	r1, 8008d74 <_reclaim_reent+0x68>
 8008d6e:	4620      	mov	r0, r4
 8008d70:	f000 f856 	bl	8008e20 <_free_r>
 8008d74:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008d76:	b111      	cbz	r1, 8008d7e <_reclaim_reent+0x72>
 8008d78:	4620      	mov	r0, r4
 8008d7a:	f000 f851 	bl	8008e20 <_free_r>
 8008d7e:	6a23      	ldr	r3, [r4, #32]
 8008d80:	b1b3      	cbz	r3, 8008db0 <_reclaim_reent+0xa4>
 8008d82:	4620      	mov	r0, r4
 8008d84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008d88:	4718      	bx	r3
 8008d8a:	5949      	ldr	r1, [r1, r5]
 8008d8c:	b941      	cbnz	r1, 8008da0 <_reclaim_reent+0x94>
 8008d8e:	3504      	adds	r5, #4
 8008d90:	69e3      	ldr	r3, [r4, #28]
 8008d92:	2d80      	cmp	r5, #128	; 0x80
 8008d94:	68d9      	ldr	r1, [r3, #12]
 8008d96:	d1f8      	bne.n	8008d8a <_reclaim_reent+0x7e>
 8008d98:	4620      	mov	r0, r4
 8008d9a:	f000 f841 	bl	8008e20 <_free_r>
 8008d9e:	e7c0      	b.n	8008d22 <_reclaim_reent+0x16>
 8008da0:	680e      	ldr	r6, [r1, #0]
 8008da2:	4620      	mov	r0, r4
 8008da4:	f000 f83c 	bl	8008e20 <_free_r>
 8008da8:	4631      	mov	r1, r6
 8008daa:	e7ef      	b.n	8008d8c <_reclaim_reent+0x80>
 8008dac:	2500      	movs	r5, #0
 8008dae:	e7ef      	b.n	8008d90 <_reclaim_reent+0x84>
 8008db0:	bd70      	pop	{r4, r5, r6, pc}
 8008db2:	bf00      	nop
 8008db4:	2000005c 	.word	0x2000005c

08008db8 <__libc_init_array>:
 8008db8:	b570      	push	{r4, r5, r6, lr}
 8008dba:	4d0d      	ldr	r5, [pc, #52]	; (8008df0 <__libc_init_array+0x38>)
 8008dbc:	4c0d      	ldr	r4, [pc, #52]	; (8008df4 <__libc_init_array+0x3c>)
 8008dbe:	1b64      	subs	r4, r4, r5
 8008dc0:	10a4      	asrs	r4, r4, #2
 8008dc2:	2600      	movs	r6, #0
 8008dc4:	42a6      	cmp	r6, r4
 8008dc6:	d109      	bne.n	8008ddc <__libc_init_array+0x24>
 8008dc8:	4d0b      	ldr	r5, [pc, #44]	; (8008df8 <__libc_init_array+0x40>)
 8008dca:	4c0c      	ldr	r4, [pc, #48]	; (8008dfc <__libc_init_array+0x44>)
 8008dcc:	f000 f880 	bl	8008ed0 <_init>
 8008dd0:	1b64      	subs	r4, r4, r5
 8008dd2:	10a4      	asrs	r4, r4, #2
 8008dd4:	2600      	movs	r6, #0
 8008dd6:	42a6      	cmp	r6, r4
 8008dd8:	d105      	bne.n	8008de6 <__libc_init_array+0x2e>
 8008dda:	bd70      	pop	{r4, r5, r6, pc}
 8008ddc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008de0:	4798      	blx	r3
 8008de2:	3601      	adds	r6, #1
 8008de4:	e7ee      	b.n	8008dc4 <__libc_init_array+0xc>
 8008de6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008dea:	4798      	blx	r3
 8008dec:	3601      	adds	r6, #1
 8008dee:	e7f2      	b.n	8008dd6 <__libc_init_array+0x1e>
 8008df0:	08008fd0 	.word	0x08008fd0
 8008df4:	08008fd0 	.word	0x08008fd0
 8008df8:	08008fd0 	.word	0x08008fd0
 8008dfc:	08008fd4 	.word	0x08008fd4

08008e00 <__retarget_lock_acquire_recursive>:
 8008e00:	4770      	bx	lr

08008e02 <__retarget_lock_release_recursive>:
 8008e02:	4770      	bx	lr

08008e04 <memcpy>:
 8008e04:	440a      	add	r2, r1
 8008e06:	4291      	cmp	r1, r2
 8008e08:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e0c:	d100      	bne.n	8008e10 <memcpy+0xc>
 8008e0e:	4770      	bx	lr
 8008e10:	b510      	push	{r4, lr}
 8008e12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e1a:	4291      	cmp	r1, r2
 8008e1c:	d1f9      	bne.n	8008e12 <memcpy+0xe>
 8008e1e:	bd10      	pop	{r4, pc}

08008e20 <_free_r>:
 8008e20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008e22:	2900      	cmp	r1, #0
 8008e24:	d044      	beq.n	8008eb0 <_free_r+0x90>
 8008e26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e2a:	9001      	str	r0, [sp, #4]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f1a1 0404 	sub.w	r4, r1, #4
 8008e32:	bfb8      	it	lt
 8008e34:	18e4      	addlt	r4, r4, r3
 8008e36:	f000 f83f 	bl	8008eb8 <__malloc_lock>
 8008e3a:	4a1e      	ldr	r2, [pc, #120]	; (8008eb4 <_free_r+0x94>)
 8008e3c:	9801      	ldr	r0, [sp, #4]
 8008e3e:	6813      	ldr	r3, [r2, #0]
 8008e40:	b933      	cbnz	r3, 8008e50 <_free_r+0x30>
 8008e42:	6063      	str	r3, [r4, #4]
 8008e44:	6014      	str	r4, [r2, #0]
 8008e46:	b003      	add	sp, #12
 8008e48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e4c:	f000 b83a 	b.w	8008ec4 <__malloc_unlock>
 8008e50:	42a3      	cmp	r3, r4
 8008e52:	d908      	bls.n	8008e66 <_free_r+0x46>
 8008e54:	6825      	ldr	r5, [r4, #0]
 8008e56:	1961      	adds	r1, r4, r5
 8008e58:	428b      	cmp	r3, r1
 8008e5a:	bf01      	itttt	eq
 8008e5c:	6819      	ldreq	r1, [r3, #0]
 8008e5e:	685b      	ldreq	r3, [r3, #4]
 8008e60:	1949      	addeq	r1, r1, r5
 8008e62:	6021      	streq	r1, [r4, #0]
 8008e64:	e7ed      	b.n	8008e42 <_free_r+0x22>
 8008e66:	461a      	mov	r2, r3
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	b10b      	cbz	r3, 8008e70 <_free_r+0x50>
 8008e6c:	42a3      	cmp	r3, r4
 8008e6e:	d9fa      	bls.n	8008e66 <_free_r+0x46>
 8008e70:	6811      	ldr	r1, [r2, #0]
 8008e72:	1855      	adds	r5, r2, r1
 8008e74:	42a5      	cmp	r5, r4
 8008e76:	d10b      	bne.n	8008e90 <_free_r+0x70>
 8008e78:	6824      	ldr	r4, [r4, #0]
 8008e7a:	4421      	add	r1, r4
 8008e7c:	1854      	adds	r4, r2, r1
 8008e7e:	42a3      	cmp	r3, r4
 8008e80:	6011      	str	r1, [r2, #0]
 8008e82:	d1e0      	bne.n	8008e46 <_free_r+0x26>
 8008e84:	681c      	ldr	r4, [r3, #0]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	6053      	str	r3, [r2, #4]
 8008e8a:	440c      	add	r4, r1
 8008e8c:	6014      	str	r4, [r2, #0]
 8008e8e:	e7da      	b.n	8008e46 <_free_r+0x26>
 8008e90:	d902      	bls.n	8008e98 <_free_r+0x78>
 8008e92:	230c      	movs	r3, #12
 8008e94:	6003      	str	r3, [r0, #0]
 8008e96:	e7d6      	b.n	8008e46 <_free_r+0x26>
 8008e98:	6825      	ldr	r5, [r4, #0]
 8008e9a:	1961      	adds	r1, r4, r5
 8008e9c:	428b      	cmp	r3, r1
 8008e9e:	bf04      	itt	eq
 8008ea0:	6819      	ldreq	r1, [r3, #0]
 8008ea2:	685b      	ldreq	r3, [r3, #4]
 8008ea4:	6063      	str	r3, [r4, #4]
 8008ea6:	bf04      	itt	eq
 8008ea8:	1949      	addeq	r1, r1, r5
 8008eaa:	6021      	streq	r1, [r4, #0]
 8008eac:	6054      	str	r4, [r2, #4]
 8008eae:	e7ca      	b.n	8008e46 <_free_r+0x26>
 8008eb0:	b003      	add	sp, #12
 8008eb2:	bd30      	pop	{r4, r5, pc}
 8008eb4:	20004dc0 	.word	0x20004dc0

08008eb8 <__malloc_lock>:
 8008eb8:	4801      	ldr	r0, [pc, #4]	; (8008ec0 <__malloc_lock+0x8>)
 8008eba:	f7ff bfa1 	b.w	8008e00 <__retarget_lock_acquire_recursive>
 8008ebe:	bf00      	nop
 8008ec0:	20004dbc 	.word	0x20004dbc

08008ec4 <__malloc_unlock>:
 8008ec4:	4801      	ldr	r0, [pc, #4]	; (8008ecc <__malloc_unlock+0x8>)
 8008ec6:	f7ff bf9c 	b.w	8008e02 <__retarget_lock_release_recursive>
 8008eca:	bf00      	nop
 8008ecc:	20004dbc 	.word	0x20004dbc

08008ed0 <_init>:
 8008ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ed2:	bf00      	nop
 8008ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ed6:	bc08      	pop	{r3}
 8008ed8:	469e      	mov	lr, r3
 8008eda:	4770      	bx	lr

08008edc <_fini>:
 8008edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ede:	bf00      	nop
 8008ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ee2:	bc08      	pop	{r3}
 8008ee4:	469e      	mov	lr, r3
 8008ee6:	4770      	bx	lr
