// Seed: 890356842
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input id_7
);
  assign id_5 = id_7;
endmodule
