0.7
2020.2
Oct 14 2022
05:07:14
/home/hapra007/ro2/edusoc-system/edusoc-system.sim/sim_1/synth/func/xsim/system_func_synth.v,1737545682,verilog,,,,MUX_2x1_32;MUX_2x1_32__1;MUX_2x1_32__2;MUX_2x1_32__3;MUX_2x1_32__4;MUX_2x1_32__5;REG_DRE_32;alu;asym_bwe_bb_bbox_0;csr;ctrl;edusoc;edusoc_basic;glbl;imm_gen;instr_cache;pc;proc;proc_sys_reset_0;proc_sys_reset_0_cdc_sync;proc_sys_reset_0_cdc_sync_0;proc_sys_reset_0_lpf;proc_sys_reset_0_proc_sys_reset;proc_sys_reset_0_sequence_psr;proc_sys_reset_0_upcnt_n;regset;soc_clock_reset;soc_control;soc_crc32;soc_framebuffer;soc_gpio;soc_interconnect;soc_interrupt_controller;soc_memory_block;soc_memory_block__parameterized0;soc_memory_controller;soc_memory_controller__parameterized0;soc_memory_controller__parameterized1;soc_peripheral_controller;soc_peripheral_controller__parameterized0;soc_peripheral_controller__parameterized1;soc_peripheral_controller__parameterized2;soc_peripherals;soc_pwm;soc_rrprio_encoder;soc_rrprio_encoder__1;soc_rrprio_encoder__2;soc_rrprio_encoder__3;soc_rrprio_encoder__4;soc_rrprio_encoder__5;soc_rrprio_encoder__6;soc_timer;soc_uart;soc_uart_bridge;soc_vga;soc_video_controller;system;xpm_memory_base;xpm_memory_base__parameterized0;xpm_memory_base__parameterized1;xpm_memory_spram;xpm_memory_spram__parameterized0;xpm_memory_tdpram,,,../../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
