// Seed: 2126350241
module module_0 (
    input uwire id_0,
    input wand  id_1
);
  assign {id_1, id_1, 1} = id_0;
  wand id_3 = 1;
  assign id_3 = 1 & id_1;
endmodule
module module_1 #(
    parameter id_15 = 32'd33,
    parameter id_25 = 32'd23,
    parameter id_28 = 32'd86,
    parameter id_8  = 32'd71,
    parameter id_9  = 32'd58
) (
    input tri id_0,
    input wor id_1,
    output tri id_2,
    input wand id_3,
    input wor id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input tri0 _id_8,
    output wand _id_9,
    input wire id_10,
    input tri0 id_11,
    output uwire id_12,
    output tri0 id_13,
    input tri id_14,
    input tri _id_15,
    input tri0 id_16,
    input uwire id_17,
    input wor id_18,
    input tri1 id_19,
    input supply0 id_20
);
  assign id_12 = id_7;
  logic [id_9 : 1] id_22 = -1;
  assign id_2 = id_7;
  logic id_23;
  uwire id_24 = -1;
  integer _id_25, id_26, id_27;
  module_0 modCall_1 (
      id_0,
      id_11
  );
  assign id_23[-1==-1] = -1 - 1;
  logic [id_25 : id_15] _id_28;
  ;
  parameter integer id_29 = ~1;
  logic [-1 'h0 /  1  -  -1 : id_28] id_30;
  ;
  assign id_2 = -1;
  struct packed {
    logic [-1 : id_8] id_31;
    id_32 id_33;
  } id_34;
  ;
  always begin : LABEL_0
    id_22 = 1;
  end
  parameter id_35 = id_29[1'd0] == id_29;
  logic id_36;
  ;
endmodule
