# Coarse-Tiling Loop IR for the Spyre Backend

## Background

Spyre's compilation pipeline runs a sequence of optimization passes over
`ir.Operation` objects in `CustomPreSchedulingPasses`, before Inductor's
`Scheduler` is constructed.  One optimization is **coarse-level
tiling**: take a sequence of operations that share an iteration space
dimension, split that dimension into K chunks (where K may be a symbolic
shape), and emit the body operations inside a counted outer loop.  This
is the key program transformation for working set reduction -- a tiling
of the computation in the time domain that enables effective scratchpad
utilization by reshaping the computation so that most tensors can be
allocated to the scratchpad.

The output of this pass needs to survive through:

1. Inductor's `Scheduler` (which wraps each `ir.Operation` in a
   `SchedulerNode`)
2. Spyre's `SuperDSCScheduling.codegen_node()` (which drives `SpyreKernel`
   to produce `OpSpec` objects)
3. Downstream SDSC compilation (which needs an explicit loop count to
   generate correct hardware instructions)

This document describes how that loop structure is represented, transported,
and consumed.  For the motivation, why the design has the shape it does and
what constraints forced each choice, see the companion RFC
[1358-CoarseTiling](https://github.com/torch-spyre/rfcs/blob/main/1358-CoarseTiling/1358-CoarseTiling.md).

**Quick navigation:**

- [Design Overview](#design-overview)
- [Small Example](#small-example)
- [Layer 1: IR pass & `coarse_tile_pre_stickify()`/`coarse_tile_post_stickify()` API](#layer-1-pre-scheduling-ir-pass)
  - [`reorder_unhinted_interlopers`](#reorder_unhinted_interlopers-pre-grouping-pass)
  - [Groups derivation and placement](#groups-derivation-and-placement-in-custompreschedulingpasses)
- [Layer 2: `CountedLoopSchedulerNode`](#layer-2-countedloopschedulernode)
- [Layer 3: `LoopSpec` & codegen](#layer-3-loopspec-and-codegen)
- [Key files](#key-files)
- [Invariants](#invariants-and-failure-modes)
- [Appendix: How IR rewiring works, and why it's sound](#appendix-how-ir-rewiring-works-and-why-its-sound)

## Design Overview

The tiling loop structure must be created early (before work division sees
the iteration space) and preserved intact through scheduling and codegen so
that the hardware executes the reduced per-iteration working set rather than
the full pre-tiling range. The design has three layers that correspond to
the three pipeline stages above. At each layer the
same concept, that these ops are inside a counted loop, takes the form
demanded by that layer's type system:

| Layer | Loop identity | Form |
|---|---|---|
| 1, pre-scheduling IR pass | `loop_info: CoarseTileInfo` on `ir.Operation` | Per-op tag |
| 2, scheduler | `CountedLoopSchedulerNode` | Perimeter wrapper |
| 3, codegen output | `LoopSpec` | Serializable tree node |

:::{figure} ../_static/images/coarse-tiling-layers.svg
:alt: Three layers of coarse-tiling loop IR: the pre-scheduling pass stamps CoarseTileInfo and divides ranges, the pre-fusion pass wraps runs in CountedLoopSchedulerNode, and codegen emits a LoopSpec that serializes to scf.for
:width: 100%
:align: center

The three layers, from the pre-scheduling IR pass through the pre-fusion
scheduler pass to codegen. Layer 1 stamps `loop_info` (`CoarseTileInfo`) on
each `ir.Operation` and divides the tiled dimension by `K`. Layer 2 wraps
each run of ops that shares a `loop_group_id` in a
`CountedLoopSchedulerNode`, which is opaque to Inductor fusion. Layer 3
drives `SpyreKernel` for the inner ops and wraps their `OpSpec`s in a
`LoopSpec` that serializes to an `scf.for` with late-bound addresses.
:::

## Small Example

Consider two chained pointwise operations over `[1024, 4096]` tensors, tiled
along dim 0 in tiles of 128 rows with `for_each_tile`:

```python
from torch_spyre._inductor.wsr.for_each_tile import for_each_tile

a = torch.randn(1024, 4096, dtype=torch.float16).to("spyre")
b = torch.randn(1024, 4096, dtype=torch.float16).to("spyre")
c = torch.randn(1024, 4096, dtype=torch.float16).to("spyre")

def fn(a, b, c):
    def body(_, ops):
        a_tile, b_tile, c_tile = ops
        y_tile = a_tile + b_tile
        return None, y_tile * c_tile

    _, z = for_each_tile(
        body, (a, b, c), dims=(0, 0, 0), tile_size=128, out_dim=0
    )
    return z
```

This tiles the 1024 rows into 8 tiles of 128 rows each. Each iteration
processes a 128 × 4096 tile (1/8th of the full tensor), enabling the
intermediate result `y_tile` to remain in scratchpad across both operations
within the tile. Unlike the nested `spyre_hint` example this section used to
show, there is only one loop level here: `for_each_tile` expresses one loop
level per call (see [Composing and nesting](working_set_reduction.md#composing-and-nesting)
in `working_set_reduction.md` for how a second, nested level is built by
calling `for_each_tile` again inside `body`).

This example is exactly what `docs/tools/capture_for_each_tile_ir.py`
compiles. Every IR/OpSpec/`bundle.mlir` snippet below is real, captured
output, not hand-derived. When compiler internals drift and these snippets
go stale, regenerate them with that script rather than hand-editing; see
`docs/tools/README.md` for usage.

### Prove, splice, identify, stamp: how a `for_each_tile` call becomes `loop_info`

`for_each_tile` lowers to `torch._higher_order_ops.scan.scan`, which Inductor
traces into an `ir.WhileLoop`. `splice_while_loops`
(`for_each_tile_lowering.py`) recognizes the resulting while-loop shape,
proves its trip count statically via `try_prove_for_each_tile`/
`_extract_trip_count`, splices the loop body's ops directly into the
top-level `graph.operations` list, and calls `_stamp_direct_loop_info` to
attach `loop_info` to each spliced op, **directly**, with no intervening
hint-driven planning step. This is the real, captured value of
`while_loop_body_graph_0_0_op8`'s (`y_tile = a_tile + b_tile`'s) `loop_info`,
immediately after `splice_while_loops` runs, before any later pass touches
it:

```python
op.loop_info = CoarseTileInfo(
    loop_group_id=(0,),            # depth-1 path: single loop level
    loop_count=[8],                # trip_count=8 (1024 rows / 128-row tiles)
    loop_tiled_dims=[[0]],         # dim 0 (rows) is tiled
    loop_tiled_reduction_dims=[[]],  # no reduction dims (pointwise op)
    tiled_dims_per_read=[[[(0, 128)]], [[(0, 128)]]],  # reads of a, b: dim 0
                                                        # tiled to 128
    output_tiled_dims=[[]],        # empty: this op is loop_internal, so its
                                    # own tile-sized buffer never advances
    squeezed_advance_per_read=[[[]], [[]]],   # no squeezed extent-1 dims here
    squeezed_advance_output=[[]],
    propagation=None,              # for_each_tile stamps loop_info directly;
                                    # there is no separate planning step that
                                    # produces a PropagationPlan
)
```

This is the same `CoarseTileInfo` dataclass `coarse_tile_pre_stickify()`/
`coarse_tile_post_stickify()` stamp for hint-derived and span-overflow groups
(see [Layer 1](#layer-1-pre-scheduling-ir-pass) below), all three frontends
share every downstream layer. The one structural difference is
`propagation`: `_coarse_tile_common`'s planning step (`_plan_tiling_propagation`)
decides a `PropagationPlan` for each op *before* any transformation pass
touches the IR; `for_each_tile`'s direct-stamping path has no equivalent
planning phase, so `propagation` is always `None` here. `tiled_dims_per_read`
and `output_tiled_dims` are still *decisions*, not substituted index
expressions, `_general_tile_advance` (`spyre_kernel.py`) substitutes them
into each `TensorArg.device_tile_advance_expr` exactly as it does for the
hint-driven path (see [Stage 1](#treatment-by-consumer-topology) below).

`while_loop_body_graph_0_0_op9` (`z_tile = y_tile * c_tile`) is tiled
identically except its first read (`y_tile`, i.e. `op8`'s output) has an
empty `tiled_dims_per_read` entry, `tiled_dims_per_read=[[[]],
[[(0, 128)]]]`, because `op8`'s own per-tile buffer is already tile-sized by
construction; there is no full-size buffer to divide down; the read is
loop-invariant with respect to the tiling dimension the same way an
already-tile-local read is in the hint-driven path.

### The single-level `graph.operations` dump

After `splice_while_loops` runs (at 51ms, the *very first* pass, ahead of
even `deadcode_elimination`; see [pass ordering](#invariants-and-failure-modes)
below) and every later pass (`split_multi_ops`,
`propagate_spyre_tensor_layouts`, `insert_restickify`, `span_reduction`,
`_distribute_work`, `_maybe_scratchpad_planning`) has run,
`graph.operations` contains three tiled ops living inside the spliced loop
body, plus a `buf4` placeholder for the eventual output `z` (created earlier
by Dynamo's `getitem_3`/`empty_strided`). This is the real, unedited output of
`format_operations(graph.operations)` at `sencores=4`, in topological order,
using `u0` as the `inner_fn` index variable for the tiled dim:

```
buf4: ComputedBuffer                              # placeholder for z
  layout=FixedTiledLayout('spyre:0', torch.float16, size=[1024, 4096], stride=[4096, 1],
      device_layout=SpyreTensorLayout(device_size=[64, 1024, 64], stride_map=[64, 4096, 1],
                                       device_dtype=DataFormats.SEN169_FP16))

while_loop_body_graph_0_0_op8: ComputedBuffer     # y_tile = a_tile + b_tile
  layout=FixedTiledLayout('spyre:0', torch.float16, size=[128, 4096], stride=[4096, 1],
      device_layout=SpyreTensorLayout(device_size=[64, 128, 64], stride_map=[64, 4096, 1],
                                       device_dtype=DataFormats.SEN169_FP16))
  allocation={'lx': 0}
  dim_hints=[DimHint(dim_names=[], split_count=1, loop_var=u0, is_reduction=False, hint_id=0, loop_var_range=8)]
  loop_info=CoarseTileInfo(loop_group_id=(0,), loop_count=[8], loop_tiled_dims=[[0]],
      loop_tiled_reduction_dims=[[]], tiled_dims_per_read=[[[(0, 128)]], [[(0, 128)]]],
      output_tiled_dims=[[]], squeezed_advance_per_read=[[[]], [[]]],
      squeezed_advance_output=[[]], propagation=None)
  Pointwise(
    'spyre', torch.float16,
    def inner_fn(index):
        i0, i1 = index
        tmp0 = ops.load(arg0_1, i1 + 4096 * i0 + 524288 * u0)   # a, direct full-buffer read
        tmp1 = ops.load(arg1_1, i1 + 4096 * i0 + 524288 * u0)   # b, direct full-buffer read
        tmp2 = tmp0 + tmp1
        return tmp2
    ,
    ranges=[128, 4096],
    origin_node=add,
  )

while_loop_body_graph_0_0_op9: ComputedBuffer     # z_tile = y_tile * c_tile
  layout=FixedTiledLayout('spyre:0', torch.float16, size=[128, 4096], stride=[4096, 1],
      device_layout=SpyreTensorLayout(device_size=[64, 128, 64], stride_map=[64, 4096, 1],
                                       device_dtype=DataFormats.SEN169_FP16))
  allocation={'lx': 262144}
  dim_hints=[DimHint(dim_names=[], split_count=1, loop_var=u0, is_reduction=False, hint_id=0, loop_var_range=8)]
  loop_info=CoarseTileInfo(loop_group_id=(0,), loop_count=[8], loop_tiled_dims=[[0]],
      loop_tiled_reduction_dims=[[]], tiled_dims_per_read=[[[]], [[(0, 128)]]],
      output_tiled_dims=[[]], squeezed_advance_per_read=[[[]], [[]]],
      squeezed_advance_output=[[]], propagation=None)
  Pointwise(
    'spyre', torch.float16,
    def inner_fn(index):
        i0, i1 = index
        tmp0 = ops.load(while_loop_body_graph_0_0_buf8, i1 + 4096 * i0)   # y_tile, tile-local
        tmp1 = ops.load(arg2_1, i1 + 4096 * i0 + 524288 * u0)             # c, direct full-buffer read
        tmp2 = tmp0 * tmp1
        return tmp2
    ,
    ranges=[128, 4096],
    origin_node=mul,
  )

while_loop_body_graph_0_0_op15: ComputedBuffer    # identity copy: z_tile → z
  layout=MutationLayoutSHOULDREMOVE('spyre:0', torch.float16, size=[128, 4096], stride=[4096, 1])
  dim_hints=[DimHint(dim_names=[], split_count=1, loop_var=u0, is_reduction=False, hint_id=0, loop_var_range=8)]
  loop_info=CoarseTileInfo(loop_group_id=(0,), loop_count=[8], loop_tiled_dims=[[0]],
      loop_tiled_reduction_dims=[[]], tiled_dims_per_read=[[[]]],
      output_tiled_dims=[[(0, 128)]], squeezed_advance_per_read=[[[]]],
      squeezed_advance_output=[[]], propagation=None)
  Pointwise(
    'spyre', torch.float16,
    def inner_fn(index):
        i0, i1 = index
        tmp0 = ops.load(while_loop_body_graph_0_0_buf9, i1 + 4096 * i0)
        return tmp0
    ,
    ranges=[128, 4096],
    origin_node=None,
  )
```

This example uses `sencores=4` (rather than the default 32) purely for
readability.

Key points worth reading closely:

- **There are no separate read-copy ops.** `op8` and `op9` load directly
  from the full-tensor graph inputs (`arg0_1`, `arg1_1`, `arg2_1`) with the
  tile advance baked straight into their own index expression
  (`i1 + 4096 * i0 + 524288 * u0`, the `524288 * u0` term is the per-tile
  row advance, `128 * 4096`). The `coarse_tile_pre_stickify()` path's
  `_full_buffer_read_deps`/`_insert_all_read_copy_ops` machinery, which
  exists specifically to give a tiled op a tile-sized *copy* of a full-buffer
  read (see [Read-side adaptation](#read-side-adaptation-full-buffer-inputs-to-a-loop-internal-op)
  below), simply never runs on this path: `for_each_tile`'s own tracing
  through `scan` already produces per-tile-sized reads of `a`/`b`/`c`
  directly, with no full-size intermediate buffer for a copy op to adapt.
- **`u0` is the (spliced-in) loop induction variable**, and it appears
  explicitly in the read index expressions above (`524288 * u0`) rather than
  being folded away into a separately-tracked `tiled_symbols` structure at
  this IR stage, that folding happens later, in codegen (see the OpSpec
  section below).
- `op9`'s read of `op8`'s output (`while_loop_body_graph_0_0_buf8`) uses
  coefficient `4096`, matching `op8`'s own per-tile `FixedTiledLayout` with
  `stride=[4096, 1]`, the "read a tile-local producer at its own per-tile
  stride" pattern, without any `_patch_retiled_load_indexes` involvement
  (there is no separate full-size-then-divided buffer here to retile).
- All three ops share `loop_group_id=(0,)` and `loop_count=[8]`. This is
  what `build_loop_scheduler_nodes` uses to wrap them together in a single
  `CountedLoopSchedulerNode`.
  `while_loop_body_graph_0_0_op15` (the identity copy that drains
  `op9`'s tile into `z`) is tiled the same way even though its own layout is
  `MutationLayoutSHOULDREMOVE` over the full `[1024, 4096]` shape; see
  [MutationLayoutSHOULDREMOVE: the real contract](#mutationlayoutshouldremove-the-real-contract).
- `output_tiled_dims=[[]]` for both `op8` and `op9` (empty at the only
  level) means neither's own small buffer advances (see the dim-omission
  convention in [Attribute contract on `ir.Operation`](#attribute-contract-on-iroperation)
  below): `_general_tile_advance` substitutes `0` for the omitted dim and
  returns `None`, which is what lets `scratchpad_planning` place both in
  `lx` (`op8` at offset `0`, `op9` at offset `262144`) instead of falling
  back to `hbm_pool`.
- `op15`'s `output_tiled_dims=[[(0, 128)]]` is non-empty, its
  `MutationLayoutSHOULDREMOVE` target (`z`) does advance by 128 rows per
  iteration.

### Generated OpSpec (Python wrapper source)

The Python wrapper emitted by `codegen_kernel()` contains all three tiled ops
(`add`, `mul`, and the output `identity` copy) inside a single, single-level
`LoopSpec`. Below is the actual output captured by
`docs/tools/capture_for_each_tile_ir.py` at `sencores=4` (the
`debug_handle=DebugHandle(...)` field each real `OpSpec` carries is shown in
full below, since it is short enough here to be worth reading. It records
the full fusion/provenance chain back through `for_each_tile`'s own
`scan`/`view` tracing):

```python
sdsc_fused_add_copy__mul_select_view_0 = async_compile.sdsc('sdsc_fused_add_copy__mul_select_view_0',
    [
        LoopSpec(
            count=sympify('8'),
            body=[
                OpSpec(
                    op='add',
                    is_reduction=False,
                    iteration_space={sympify('c0'): (sympify('128'), 1), sympify('c1'): (sympify('4096'), 4)},
                    op_info={},
                    tiled_symbols=[[sympify('_tile_adv_while_loop_body_graph_0_0_op8_lvl0')]],
                    tiled_symbol_trip_counts={sympify('_tile_adv_while_loop_body_graph_0_0_op8_lvl0'): 8},
                    core_id_to_work_slice={sympify('c0'): sympify('0'), sympify('c1'): sympify('Mod(core_id, 4)')},
                    symbolic_dim_bounds={},
                    args=[
                        TensorArg(              # input a (HBM, full tensor)
                            is_input=True, arg_index=0, device_dtype=DataFormats.SEN169_FP16,
                            device_size=[64, 1024, 64],
                            device_coordinates=[sympify('floor(c1/64)'), sympify('c0'), sympify('Mod(c1, 64)')],
                            allocation={'hbm': 0},
                            device_tile_advance_expr=sympify('floor(8192*_tile_adv_while_loop_body_graph_0_0_op8_lvl0)'),
                        ),
                        TensorArg(              # input b (HBM, full tensor)
                            is_input=True, arg_index=1, device_dtype=DataFormats.SEN169_FP16,
                            device_size=[64, 1024, 64],
                            device_coordinates=[sympify('floor(c1/64)'), sympify('c0'), sympify('Mod(c1, 64)')],
                            allocation={'hbm': 1},
                            device_tile_advance_expr=sympify('floor(8192*_tile_adv_while_loop_body_graph_0_0_op8_lvl0)'),
                        ),
                        TensorArg(              # output y_tile (LX scratchpad)
                            is_input=False, arg_index=-1, device_dtype=DataFormats.SEN169_FP16,
                            device_size=[64, 128, 64],
                            device_coordinates=[sympify('floor(c1/64)'), sympify('c0'), sympify('Mod(c1, 64)')],
                            allocation={'lx': 0},
                        ),
                    ]
                ),
                OpSpec(
                    op='mul',
                    is_reduction=False,
                    iteration_space={sympify('c0'): (sympify('128'), 1), sympify('c1'): (sympify('4096'), 4)},
                    op_info={},
                    tiled_symbols=[[sympify('_tile_adv_while_loop_body_graph_0_0_op9_lvl0')]],
                    tiled_symbol_trip_counts={sympify('_tile_adv_while_loop_body_graph_0_0_op9_lvl0'): 8},
                    core_id_to_work_slice={sympify('c0'): sympify('0'), sympify('c1'): sympify('Mod(core_id, 4)')},
                    symbolic_dim_bounds={},
                    args=[
                        TensorArg(              # input y_tile (LX scratchpad)
                            is_input=True, arg_index=-1, device_dtype=DataFormats.SEN169_FP16,
                            device_size=[64, 128, 64],
                            device_coordinates=[sympify('floor(c1/64)'), sympify('c0'), sympify('Mod(c1, 64)')],
                            allocation={'lx': 0},
                        ),
                        TensorArg(              # input c (HBM, full tensor)
                            is_input=True, arg_index=2, device_dtype=DataFormats.SEN169_FP16,
                            device_size=[64, 1024, 64],
                            device_coordinates=[sympify('floor(c1/64)'), sympify('c0'), sympify('Mod(c1, 64)')],
                            allocation={'hbm': 2},
                            device_tile_advance_expr=sympify('floor(8192*_tile_adv_while_loop_body_graph_0_0_op9_lvl0)'),
                        ),
                        TensorArg(              # output z_tile (LX scratchpad)
                            is_input=False, arg_index=-1, device_dtype=DataFormats.SEN169_FP16,
                            device_size=[64, 128, 64],
                            device_coordinates=[sympify('floor(c1/64)'), sympify('c0'), sympify('Mod(c1, 64)')],
                            allocation={'lx': 262144},
                        ),
                    ]
                ),
                OpSpec(
                    op='identity',                 # while_loop_body_graph_0_0_op15
                    is_reduction=False,
                    iteration_space={sympify('c0'): (sympify('128'), 1), sympify('c1'): (sympify('4096'), 4)},
                    op_info={},
                    tiled_symbols=[[sympify('_tile_adv_while_loop_body_graph_0_0_op15_lvl0')]],
                    tiled_symbol_trip_counts={sympify('_tile_adv_while_loop_body_graph_0_0_op15_lvl0'): 8},
                    core_id_to_work_slice={sympify('c0'): sympify('0'), sympify('c1'): sympify('Mod(core_id, 4)')},
                    symbolic_dim_bounds={},
                    args=[
                        TensorArg(              # input z_tile (LX scratchpad)
                            is_input=True, arg_index=-1, device_dtype=DataFormats.SEN169_FP16,
                            device_size=[64, 128, 64],
                            device_coordinates=[sympify('floor(c1/64)'), sympify('c0'), sympify('Mod(c1, 64)')],
                            allocation={'lx': 262144},
                        ),
                        TensorArg(              # output z (HBM, full tensor)
                            is_input=False, arg_index=3, device_dtype=DataFormats.SEN169_FP16,
                            device_size=[64, 1024, 64],
                            device_coordinates=[sympify('floor(c1/64)'), sympify('c0'), sympify('Mod(c1, 64)')],
                            allocation={'hbm': 3},
                            device_tile_advance_expr=sympify('floor(8192*_tile_adv_while_loop_body_graph_0_0_op15_lvl0)'),
                        ),
                    ]
                ),
            ],
        ),
    ]
)
```

(`debug_handle=DebugHandle(...)` is omitted above for brevity. It carries
the fusion/provenance chain, not tiling-relevant information.)

Key observations:

- **`c0`/`c1` are used throughout, at every op.** All three ops are
  generated from the same single `CountedLoopSchedulerNode`, so there is
  only one iteration-space symbol pair for the whole loop body.
- **Single-level `tiled_symbols`.** Each op mints exactly one symbol,
  `_tile_adv_while_loop_body_graph_0_0_op{8,9,15}_lvl0`, since there is only
  one loop level (`tiled_symbols=[[lvl0]]`). The naming convention
  (`_tile_adv_{op_name}_lvl{level}`) exists to give each `(op, level)` pair a
  non-colliding symbol so multiple levels tiling the same host dim don't
  collide when summed; a nested tiling loop (composed of two `for_each_tile`
  calls, see `working_set_reduction.md`'s Composing and nesting section)
  produces the `[[lvl1], [lvl0]]` shape instead.
- **Only the four full-tensor HBM `TensorArg`s carry a
  `device_tile_advance_expr`**, `a`, `b`, `c` (each op's own HBM input) and
  `z` (the final identity copy's HBM output). `y_tile`/`z_tile`, both in
  `lx`, have `loop_info.output_tiled_dims`/`tiled_dims_per_read` entries that
  omit the tiled dim entirely for those particular dependencies, so
  `_general_tile_advance` returns `None` and the printer omits the field.
- **`add` and `mul` are *not* zero-operand.** Each still reads one HBM
  operand directly (`a`+`b_tile`'s scratchpad neighbor for `add`; `c` for
  `mul`) because there is no read-copy op to have already absorbed that HBM
  read. This is the direct consequence of the "no separate read-copy ops"
  difference called out in the `graph.operations` section above. Only the
  identity copy at the end carries a full-tensor HBM operand on its output
  side.

### Generated `bundle.mlir`

The SDSC compiler translates `tiled_symbols` into per-loop byte strides,
producing a 1-dimensional `affine_map` (only one loop level, so only one
induction variable) for each `TensorArg` whose `device_tile_advance_expr` is
non-`None`. There is exactly one such map, `#map_0`, covering the four
full-tensor HBM operands (`a`, `b`, `c`, `z`, bound to `%arg_0`..`%arg_3`).
`y_tile`/`z_tile` live in `lx` and have `device_tile_advance_expr=None`, so
neither gets an affine map, a per-core address, or any operand:

```none
#map_0 = affine_map<(d0)[s0] -> (s0 + 16384*d0)>
module {
    func.func @sdsc_bundle(%arg_0_base_addr: !sdscbundle.input_arg<index>,
                            %arg_1_base_addr: !sdscbundle.input_arg<index>,
                            %arg_2_base_addr: !sdscbundle.input_arg<index>,
                            %arg_3_base_addr: !sdscbundle.input_arg<index>) {
        %arg_0 = sdscbundle.input_arg_extract value from %arg_0_base_addr : !sdscbundle.input_arg<index> -> index
        %arg_1 = sdscbundle.input_arg_extract value from %arg_1_base_addr : !sdscbundle.input_arg<index> -> index
        %arg_2 = sdscbundle.input_arg_extract value from %arg_2_base_addr : !sdscbundle.input_arg<index> -> index
        %arg_3 = sdscbundle.input_arg_extract value from %arg_3_base_addr : !sdscbundle.input_arg<index> -> index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %loop_bound_0 = arith.constant 8 : index

        // per-core address = base + core_index * 2097152 bytes, for each of
        // the 4 cores (sencores=4); shown here for arg_0 (tensor a),
        // identical patterns repeat for arg_1/arg_2/arg_3, elided here.
        // These are all computed once, outside the loop nest.
        %arg_0_core_offset_2097152 = arith.constant 2097152 : index
        %arg_0_core_2097152 = arith.addi %arg_0, %arg_0_core_offset_2097152 : index
        %arg_0_core_offset_4194304 = arith.constant 4194304 : index
        %arg_0_core_4194304 = arith.addi %arg_0, %arg_0_core_offset_4194304 : index
        %arg_0_core_offset_6291456 = arith.constant 6291456 : index
        %arg_0_core_6291456 = arith.addi %arg_0, %arg_0_core_offset_6291456 : index
        // ... (arg_1_core_*, arg_2_core_*, arg_3_core_* follow the same
        // pattern above, elided here ...)

        scf.for %i_0 = %c0 to %loop_bound_0 step %c1 {
            // add: a(hbm)+b(hbm)→y_tile(lx)
            %addr_0 = affine.apply #map_0(%i_0)[%arg_0]
            %addr_1 = affine.apply #map_0(%i_0)[%arg_0_core_2097152]
            %addr_2 = affine.apply #map_0(%i_0)[%arg_0_core_4194304]
            %addr_3 = affine.apply #map_0(%i_0)[%arg_0_core_6291456]
            %addr_4 = affine.apply #map_0(%i_0)[%arg_1]
            %addr_5 = affine.apply #map_0(%i_0)[%arg_1_core_2097152]
            %addr_6 = affine.apply #map_0(%i_0)[%arg_1_core_4194304]
            %addr_7 = affine.apply #map_0(%i_0)[%arg_1_core_6291456]
            sdscbundle.sdsc_execute (%addr_0, %addr_1, %addr_2, %addr_3, %addr_4, %addr_5, %addr_6, %addr_7)
                {sdsc_filename="sdsc_0.json", "symbol_ids"=[-1, -2, -3, -4, -5, -6, -7, -8]}

            // mul: y_tile(lx)*c(hbm)→z_tile(lx)
            %addr_8 = affine.apply #map_0(%i_0)[%arg_2]
            %addr_9 = affine.apply #map_0(%i_0)[%arg_2_core_2097152]
            %addr_10 = affine.apply #map_0(%i_0)[%arg_2_core_4194304]
            %addr_11 = affine.apply #map_0(%i_0)[%arg_2_core_6291456]
            sdscbundle.sdsc_execute (%addr_8, %addr_9, %addr_10, %addr_11)
                {sdsc_filename="sdsc_1.json", "symbol_ids"=[-9, -10, -11, -12]}

            // identity: z_tile(lx)→z(hbm)
            %addr_12 = affine.apply #map_0(%i_0)[%arg_3]
            %addr_13 = affine.apply #map_0(%i_0)[%arg_3_core_2097152]
            %addr_14 = affine.apply #map_0(%i_0)[%arg_3_core_4194304]
            %addr_15 = affine.apply #map_0(%i_0)[%arg_3_core_6291456]
            sdscbundle.sdsc_execute (%addr_12, %addr_13, %addr_14, %addr_15)
                {sdsc_filename="sdsc_2.json", "symbol_ids"=[-13, -14, -15, -16]}
        }
        return
    }
}
```

This is the full, real captured output, nothing is elided in the loop body
above: there are only three dispatches total, so eliding a "repeats the same
pattern" block would save little.

Key points:

- **One affine map, no `%pool_base_addr` argument**, 1-D
  (`affine_map<(d0)[s0] -> ...>`), since there is only one loop level.
- **`add` and `mul` are not zero-operand.** Each dispatch carries the
  full-tensor HBM operand(s) it reads or writes directly, `add` takes both
  `a` and `b` (8 operands: 4 cores × 2 tensors), `mul` takes `c` (4
  operands), and the identity copy takes `z` (4 operands). This is the
  `bundle.mlir`-level consequence of "no separate read-copy ops" from the
  `graph.operations` section above: there is no earlier dispatch that has
  already absorbed the HBM read into a fixed LX address, so `add`/`mul`
  themselves carry the per-core addressing.
- **Every full-tensor HBM operand is expanded into `sencores` per-core
  addresses**: at `sencores=4`, each of `arg_0`/`arg_1`/`arg_2`/`arg_3`
  contributes its own base address plus three `arith.addi`-computed offsets,
  stepping by `2097152` bytes (`8388608 / 4`, the per-core share of the
  tensor's total byte size).
- **Neither `y_tile` nor `z_tile` appears as a symbol at all**, both have
  an empty `output_tiled_dims` (see the OpSpec above), so neither needs any
  address computation, per-core or otherwise: each is a compile-time-fixed
  LX offset baked into the compiled `.json` kernel for its dispatch.

## Layer 1: Pre-scheduling IR pass

### Attribute contract on `ir.Operation`

The coarse-tiling pass stamps a single `loop_info: CoarseTileInfo` attribute
onto each `ir.Operation` that participates in a loop group.  `CoarseTileInfo`
is a plain Python dataclass defined in
`torch_spyre/_inductor/loop_info.py` and attached with `setattr`; no Inductor
base class is modified.

```python
@dataclass
class CoarseTileInfo:
    loop_group_id: tuple[int, ...]
    loop_count: list[sympy.Expr]
    loop_tiled_dims: list[list[int]]
    loop_tiled_reduction_dims: list[list[int]] = field(default_factory=list)
    tiled_dims_per_read: list[list[list[tuple[int, int]]]] = field(default_factory=list)
    output_tiled_dims: list[list[tuple[int, int]]] = field(default_factory=list)
    squeezed_advance_per_read: list[list[list[tuple[int, int]]]] = field(default_factory=list)
    squeezed_advance_output: list[list[tuple[int, int]]] = field(default_factory=list)
    propagation: PropagationPlan | None = None
```

| Field | Type | Meaning |
|---|---|---|
| `loop_group_id` | `tuple[int, ...]` | Nesting-path tuple identifying which loop group this op belongs to. Its length equals the nesting depth. All ops sharing the same tuple form the body of the innermost counted loop at that path. |
| `loop_count` | `list[sympy.Expr]` | Trip counts, one per nesting level from outermost to innermost. For a flat (depth-1) group this is a 1-element list `[K]`. For a two-level nested group it is `[K1, K2]`. All ops sharing the same `loop_group_id` must agree on the count at every level. |
| `loop_tiled_dims` | `list[list[int]]` | Per-level positional indices into `data.ranges` (the output iteration space) that are divided by the corresponding count. For a flat group: `[[0]]` (tile only dim 0). For a two-level nested group: `[[0], [1]]`. An empty sub-list means the op is loop-invariant at that level in the output space. |
| `loop_tiled_reduction_dims` | `list[list[int]]` | Per-level positional indices into `data.reduction_ranges` that are tiled at that level. Parallel to `loop_tiled_dims`. An empty sub-list means no reduction dim is tiled at that level. Defaults to `[]` for backward compatibility (pure output-dim tiling). |
| `tiled_dims_per_read` | `list[list[list[tuple[int, int]]]]` | One entry per read dependency, each itself a per-level list of `(dim, extent)` pairs describing which dims of *that read* are tiled at that level. An empty per-level list means the read is loop-invariant (already tile-local, or a dim the op doesn't advance into) at that level, see the dim-omission convention discussed in the Small Example above. Consumed by `_general_tile_advance` when building each `TensorArg.device_tile_advance_expr`. |
| `output_tiled_dims` | `list[list[tuple[int, int]]]` | Per-level `(dim, extent)` pairs describing which dims of the op's *own output* are tiled at that level. Empty at a level means the op's own buffer does not advance at that level (typically because it is loop-internal scratch); non-empty on a copy-out op's `MutationLayoutSHOULDREMOVE` target means that full buffer does advance. |
| `squeezed_advance_per_read` / `squeezed_advance_output` | same shapes as `tiled_dims_per_read` / `output_tiled_dims` | Carry the advance contribution from dims that Inductor's `SqueezeView.squeezer` has since collapsed out of the op's current index expression (extent-1 dims squeezed away after `loop_info` was first stamped). Without these, an advance term for a since-squeezed dim would simply vanish rather than being folded into the surviving expression. Both default to matching-shaped all-empty structures when no squeezing has occurred, which is the common case (both example dumps above show this). |
| `propagation` | `PropagationPlan \| None` | `_coarse_tile_common`'s own decision (via `_plan_tiling_propagation`, shared by both `coarse_tile_pre_stickify` and `coarse_tile_post_stickify`) about how this op's result crosses the loop boundary, `None` on the for_each_tile direct-stamping path, which has no equivalent planning phase. See [Prove, splice, identify, stamp](#prove-splice-identify-stamp-how-a-for_each_tile-call-becomes-loop_info) above and [Buffer propagation](#buffer-propagation-planning-and-the-three-transformation-passes) below. |

`tiled_dims_per_read`, `output_tiled_dims`, `squeezed_advance_per_read`, and
`squeezed_advance_output` are omitted from the dataclass definition's default
values above only for readability of the core shape; in practice every
tiled op stamped by either frontend carries concrete values for all of
them, as both worked examples above show.

The pass also **rewrites the op's iteration ranges**: for each level, the
dimensions at the corresponding indices in `loop_info.loop_tiled_dims` are
divided by the corresponding count in `loop_info.loop_count`, so that each
inner `OpSpec` describes only the work done per innermost-loop iteration.
For reduction-dim tiling, the indices in `loop_tiled_reduction_dims` drive
division of `data.reduction_ranges` instead of `data.ranges`.

`loop_group_id` is a tuple rather than a flat integer to support nested
loops.  See "Nested loops and the `loop_group_id` tree" below.

### Why these core fields are sufficient

The four fields discussed so far (`loop_group_id`, `loop_count`,
`loop_tiled_dims`, `loop_tiled_reduction_dims`) are the ones the pass
consults to rewrite each op's iteration ranges; `tiled_dims_per_read`,
`output_tiled_dims`, and the rest, listed in the table above, describe the
*data perimeter* around the loop instead and are covered in [Buffer
propagation](#buffer-propagation-planning-and-the-three-transformation-passes)
below.

`loop_count` is redundant across all ops sharing the same `loop_group_id`
(they must agree), but keeping it on each op means the post-fusion pass does
not need to maintain a separate side table.  The `loop_group_id` is the join
key.  `loop_tiled_dims` is the bridge between the pre-scheduling pass (which
operates on positional `data.ranges` indices) and the codegen phase (which
uses named sympy Symbols). It is read by `create_op_spec` to identify, by
index, which scheduler-level symbols correspond to the tiled output dimensions
and should be recorded in `OpSpec.tiled_symbols`.  Each loop level gets its
own sublist (innermost first) so that `tiled_symbols` covers every loop
variable for the op.  Using a list-of-lists of indices (rather than a count
or a flag) allows
different ops in the same loop to tile non-contiguous or differently
positioned dimensions of their respective iteration spaces.

`loop_tiled_reduction_dims` plays the same bridging role for reduction-dim
tiling.  For a `Reduction` op, `iteration_space()` returns `reads.ranges`,
which has output-dim symbols first and reduction-dim symbols last.
`create_op_spec` determines the split point by counting the output-side write
dep's ranges (`n_output_syms = len(write_dep.ranges)`), then indexes
`it_space_keys[n_output_syms + r]` for each reduction-dim index `r` in the
flattened `loop_tiled_reduction_dims`.  These symbols are appended to
`tiled_syms` so the runtime correctly advances the input tensor pointer
between tiles.

Crucially, `loop_tiled_dims` is **per-op**: `plan_coarse_tile_groups` consults
each op's own `DimHint.loop_var` for each nesting level (via
`_loop_var_to_ranges_pos`/`_loop_var_to_reduction_ranges_pos`) rather than
applying a fixed spec-op index to every op.  This handles broadcast ops and
other ops whose iteration space lacks a
particular dimension, those ops get an empty sub-list `[]` for the
corresponding level and are not split along that axis (they become
loop-invariant at that depth, as detected by `_plan_tiling_propagation` and
planned `kind="loop_internal"`).

### `Loops` is a frozen dataclass

Inductor's `ir.Loops` (the base of `Pointwise` and `Reduction`) is
declared `@ir_dataclass(frozen=True)`, so `data.ranges = x` raises
`FrozenInstanceError`.  The tiling pass uses `object.__setattr__` to
bypass this:

```python
object.__setattr__(data, "ranges", ranges)
```

### Public API: `coarse_tile_pre_stickify` and `coarse_tile_post_stickify`

```python
def coarse_tile_pre_stickify(
    graph: GraphLowering,
    groups: list[tuple],
    group_idx_offset: int = 0,
) -> None:

def coarse_tile_post_stickify(
    graph: GraphLowering,
    groups: list[tuple],
    group_idx_offset: int = 0,
) -> None:
```

These are the two public entry points, one per group producer:
`coarse_tile_pre_stickify` is called with the groups
`hints_to_coarse_tile_groups` derives from `spyre_hint` scopes, and runs
before stickification; `coarse_tile_post_stickify` is called with the
groups `span_overflow_groups` derives from an overflowing per-core memory
span, and runs after stickification (device layout must already be
committed for span arithmetic; see "Groups derivation and placement,"
below). Both are thin wrappers over one shared driver,
`_coarse_tile_common(graph, groups, group_idx_offset, run_read_copies)`,
differing only in `run_read_copies`: `True` for the pre-stickify caller,
`False` for the post-stickify caller, since by the time span-overflow runs
every op's device layout is already committed and a read-copy would only
produce a pointless HBM-to-HBM copy (see "Read-side adaptation," below,
for what the read copy-in is for). `for_each_tile` calls neither entry
point, it stamps `loop_info` directly via `_stamp_direct_loop_info`
without going through group derivation or `_coarse_tile_common` at all
(see "Prove, splice, identify, stamp," above, and "Groups
derivation and placement," below).

`groups` is a pre-computed list of group tuples, produced by whichever
group producer the caller uses. Each `ops` list must be a contiguous
sub-sequence of `graph.operations`; a gap indicates a data-flow dependency
crossing the group boundary and raises `RuntimeError`.  The full
`GraphLowering` is required (not just the operations list) because
`_insert_all_reduction_ops`/`_insert_all_write_copy_ops` call `V.graph`
APIs to allocate new buffers.
`group_idx_offset` lets a caller make a second call on the same graph
without its group IDs colliding with IDs already stamped by an earlier
call, in practice, `coarse_tile_post_stickify`'s span-overflow groups are
offset past whatever IDs `coarse_tile_pre_stickify`'s hint-derived groups
already stamped earlier in the pipeline.

`_coarse_tile_common` itself is a thin plan-then-transform driver, and
planning is itself two calls, not one: `plan_coarse_tile_groups(operations, groups)`
decides each op's tiling attributes (loop nesting, which dims are tiled),
and `_plan_tiling_propagation(operations, groups, plan)` decides, for every
tiled op, how its result crosses its loop boundary; see "Buffer
propagation," below. Both run with zero IR mutation, up front, for every
group in the list, and both raise `Unsupported` if any op in any group
can't be tiled (see "Sequential recurrences are rejected at planning time"
below). Only if planning succeeds does `_coarse_tile_common` move on to
transformation: it loops over `groups` again and calls `_apply_plan` once
per group to perform the actual IR mutation (stamping `loop_info`, dividing
ranges). Transformation then runs up to three fixed, non-interleaved passes
over the whole op list, `_insert_all_read_copy_ops` (Pass 1, skipped when
`run_read_copies=False`), then `_insert_all_reduction_ops` (Pass 2), then
`_insert_all_write_copy_ops` (Pass 3), each consuming the plan's decisions
rather than making new ones, followed by `_patch_retiled_load_indexes`,
once per group.  There is no per-group interleaving of planning and
mutation, every group is planned before any group is transformed, and no
interleaving of the transformation passes either, every op is fully
handled by one pass before the next starts.

Each group tuple has the form:

```python
(ops, levels)
```

where `levels` is a list of `(hint_id, K)` pairs, outermost first:

```python
(ops, [(hint_id_0, K1), (hint_id_1, K2)])
```

Both group producers emit this same shape. For `hints_to_coarse_tile_groups`,
`hint_id` is the integer ID assigned by the enclosing `spyre_hint` scope
(smaller IDs are outer scopes); `span_overflow_groups` assigns its own
synthetic IDs from a separate namespace (`_SPAN_OVERFLOW_HINT_ID`; see
`span_overflow_hint_analysis.md`'s "Adapter and Coarse Tiling" section) so
the two never collide even before `group_idx_offset` is applied. Whether a
level tiles an output dimension or a reduction dimension is a **per-op**
property: `plan_coarse_tile_groups`
consults each op's own `DimHint.is_reduction` for each level (building
`hint_id_to_ranges_pos`/`hint_id_to_reduction_ranges_pos` via
`_loop_var_to_ranges_pos`/`_loop_var_to_reduction_ranges_pos`) rather than
carrying `is_reduction` at the group level.  This means broadcast ops and
`Pointwise` ops inside a
reduction-level group get an empty sub-list for that level and are not
split along that axis.  `tiled_dims` are likewise **not** in the pair,
they are derived per-op inside `plan_coarse_tile_groups` by consulting each
op's `DimHint.loop_var`.

`plan_coarse_tile_groups` always receives this canonical list-of-pairs
representation regardless of which producer built it, `_hints_levels()`
inside `hints_to_coarse_tile_groups`, or the analogous construction inside
`span_overflow_groups`, before `coarse_tile_pre_stickify`/
`coarse_tile_post_stickify` plan and then transform each group.

### `reorder_unhinted_interlopers`: pre-grouping pass

Before `hints_to_coarse_tile_groups` walks the operation list,
`reorder_unhinted_interlopers` reorders any unhinted `ComputedBuffer` that
would otherwise break a contiguous run of same-hint ops into two separate groups.

#### Why it is needed

`hints_to_coarse_tile_groups` collects consecutive same-key ops into a group and
stops as soon as the key changes.  An unhinted op sandwiched between two
same-key ops would split what should be one group into two.  This pass attempts
to move ("reorder") such interlopers either before or after the run so the run
becomes contiguous.

#### Algorithm invariants enforced by the pass

The algorithm is a two-cursor scan.  The outer cursor `i` starts at the first
op of each new candidate run.  The inner cursor `j` walks forward, absorbing
same-key ops.  When it encounters an unhinted `ComputedBuffer` interloper it
applies one of three outcomes:

1. **Move before** (`_can_move_before` returns `True`): `ops.insert(run_start,
   ops.pop(j))`.  `run_start` is incremented by 1 to skip past the newly
   inserted op; `j` stays pointing at the next candidate.
2. **Move after** (`_can_move_after` returns `True`): `ops.insert(run_end - 1,
   ops.pop(j))`.  `run_end` is one past the *last* same-key op in the remainder
   (found by a backward scan), not merely the next one.  This ensures the entire
   remaining run is covered when later interlopers would otherwise still split it.
   After `pop(j)` shifts everything left, the insertion at `run_end - 1` lands
   just after the last hinted op.
3. **Neither** (both checks fail): raises `RuntimeError` with the op name and the
   hint group it is blocking.

When **both** directions are legal, the op is moved **before** the run (closer
to its original position).

#### Legality check: `_no_dep_conflict`

A move is legal when it introduces no new data-flow hazard between the interloper
and every op in the skipped range.  `_no_dep_conflict` checks four conditions:

- **RAW** (read-after-write): the interloper reads a buffer written by an op in
  the range (would observe a stale value after reordering).
- **WAW** (write-after-write): the interloper writes a buffer also written by an
  op in the range (order of writes matters; both directions are conservatively
  flagged).
- Symmetric versions: an op in the range reads or mutates a buffer written by the
  interloper.

`_no_dep_conflict` includes `op.get_mutation_names()` on both sides so that WAW
hazards through mutation aliases are detected.  The WAW check is deliberately
conservative: two ops mutating the same buffer cannot be safely reordered in
either direction.

#### Non-`ComputedBuffer` ops are hard stops

If the inner cursor `j` reaches an op that is not a `ComputedBuffer`, or a
`ComputedBuffer` whose hint key is different from the current run's key and
is non-`None` (i.e., it belongs to a *different* hint group), the scan stops
immediately.  Such ops cannot be moved by this pass.

#### Trailing consumer pattern

If no same-key op exists after position `j` (i.e. the unhinted op is after the
last hinted op in this group), `run_end` is `None` and the scan ends silently.
The unhinted op is not an interloper in this case. It is a trailing consumer.

#### Key invariant summary

| Invariant | How it is enforced |
|---|---|
| Every interloper is moved before or after the run | `RuntimeError` if neither direction is legal |
| Move-before uses the run start (not last position) | `run_start` used as insertion target |
| Move-after uses the last same-key op (not just the next) | Backward scan for `run_end` |
| WAW hazards are treated as conflicts in both directions | `get_mutation_names()` included in both `op_written` and `op_needs` |
| Non-`ComputedBuffer` ops are not moved | Type check in `_can_move_before` / `_can_move_after` |
| Only unhinted `ComputedBuffer`s are candidates | `ckey is not None` triggers hard stop |

### Groups derivation and placement in `CustomPreSchedulingPasses`

Coarse-tile groups have two independent producers, each feeding one of the
two `coarse_tile_pre_stickify`/`coarse_tile_post_stickify` entry points
above. `hints_to_coarse_tile_groups` (in
`torch_spyre/_inductor/wsr/coarse_tile.py`) derives groups from
`spyre_hint(num_tiles_per_dim=...)` annotations (`slices=` and `tiles=` are
deprecated aliases that still work) and is a no-op when no hints are
present; `span_overflow_groups` (in
`torch_spyre/_inductor/wsr/coarse_tile_span_overflow.py`) derives groups
from spans that overflow the hardware's per-core memory budget, detected
independently of any hint; see `span_overflow_hint_analysis.md` for how it
decides *whether* and *how much* to tile. `for_each_tile` uses neither
producer: its `loop_info` is stamped directly by `_stamp_direct_loop_info`
(`splice_while_loops`, in `for_each_tile_lowering.py`) from the trip count
and tile shape already implicit in the traced `scan`/`ir.WhileLoop`, with
no group-tuple construction step at all.

`CustomPreSchedulingPasses` maintains a `self.passes` list of uniform
`Callable[[GraphLowering], None]` entries, run in order by `__call__`.
Config-gated or multi-step groups are wrapped in private helpers tagged
with `@_runs(...)` for cache-key purposes:

```python
self.passes = [
    splice_while_loops,            # for_each_tile: prove trip count, splice the
                                    # traced ir.WhileLoop body, stamp loop_info directly
    deadcode_elimination,
    #
    # Working Set Reduction (hint-driven, pre-stickification)
    propagate_named_dims,
    validate_named_dims,
    assign_dim_hints,
    _maybe_reorder_unhinted_interlopers,
    _maybe_coarse_tile_hints,      # hints_to_coarse_tile_groups + coarse_tile_pre_stickify,
                                   # on host-side FixedLayout
    #
    # Matmul K padding (pre-stickification)
    insert_bmm_padding,            # pads y's K on host FixedLayout; stickification
                                   # lays out / restickifies the padded buffer
    #
    # Tensor Layout (Stickification)
    split_multi_ops,
    propagate_spyre_tensor_layouts,
    validate_ops,
    optimize_restickify_locations,
    reorder_nonstick_dims,
    finalize_layouts,
    insert_restickify,
    validate_no_restickify_on_mutation_targets,
    enforce_indirect_access_layout,
    reorder_nonstick_dims_mutation,
    insert_post_mutation_restickify,
    insert_restickify_padding,
    #
    dedup_and_promote_constants,
    #
    # Working Set Reduction (device-layout-aware, post-stickification)
    _maybe_coarse_tile_span_overflow,  # span_overflow_groups + coarse_tile_post_stickify,
                                       # needs FixedTiledLayout.device_layout
    # Core Division
    span_reduction,
    _distribute_work,             # calls cost_model_matmul_division + work_distribution
    # LX Planning
    _maybe_scratchpad_planning,   # config-gated; calls scratchpad_planning
    elide_proven_read_copies,
]
```

This ordering is required by several constraints:

**`splice_while_loops` runs first, ahead of dead-code elimination.**
`for_each_tile`'s `ir.WhileLoop` must be proven bounded and spliced into a
flat `loop_info`-carrying op run before any other pass sees `graph.operations`
as ordinary flat IR; see "Invariants and failure modes," below, for why
this ordering is load-bearing rather than incidental.

**`propagate_named_dims` and `assign_dim_hints` must run before hint-driven
coarse tiling.**
`propagate_named_dims` propagates `name_tensor_dims()` annotations through the
op graph, attaching named dimension metadata to each `ir.Operation`.
`assign_dim_hints` then combines those named dimensions with the `spyre_hint`
scope annotations (attached to FX nodes as `meta["custom"]`) to produce
`op.dim_hints`, a flat list of `DimHint` objects consumed by
`hints_to_coarse_tile_groups` to form the coarse tiling groups. Neither
pass has any bearing on `for_each_tile`, which has already been spliced
and stamped by this point, or on `span_overflow_groups`, which derives its
groups from span arithmetic rather than `dim_hints`.

**Coarse tiling occupies two slots, not one: hint-driven and span-overflow
run at different pipeline phases, for different reasons.** `_maybe_coarse_tile_hints`
(hint-derived loop groups) runs immediately after dead-code elimination,
before stickification: it only needs host-side `FixedLayout` (size/stride)
and loop-variable ranges, and running it here means `_divide_ranges` never
has to call a cross-phase `_resize_device_layout` correction step,
stickification computes the correct `SpyreTensorLayout` directly from the
already-divided ranges. This also removes a cross-phase contract that used
to exist between `insert_restickify` and hint-copy forwarding
(issue #3135). `_maybe_coarse_tile_span_overflow` (spans that overflow the
hardware memory budget, detected independently of hints) stays in the old
post-stickification slot below, because span arithmetic needs
`FixedTiledLayout.device_layout` (device size, stride map), which does not
exist yet pre-stickification. `for_each_tile`'s own splice/stamp step needs
neither, it runs before either slot, independent of both.

**Must run after stickify and padding.**  `insert_bmm_padding` (which runs
before stickification so the padded buffer is laid out like any other),
`propagate_spyre_tensor_layouts`, `insert_restickify`, and
`insert_restickify_padding` establish the final tiled memory layout for each
tensor.  The span-overflow half of coarse tiling must see the post-stickify,
post-padding shapes or it will split on the wrong dimension or produce a
non-stick-aligned inner size.

**Must run before `work_distribution`.**  `work_distribution` commits
symbol-keyed `iteration_space_ownership` on each `ir.Operation` to assign
per-core work slices. It must see the already-reduced (inner) iteration
space so that cores divide the per-iteration work, not the full pre-tiling
iteration space. Running coarse tiling after `work_distribution` would
produce ownership sized for the full range, which would then be wrong
relative to the reduced `ranges` written by the tiling pass.
`span_reduction` and `cost_model_matmul_division` have the same requirement
and already run before `work_distribution`, so placing `coarse_tile` with
them is consistent.

`scratchpad_planning` must run after coarse tiling because it sizes
scratchpad allocations to fit the per-iteration working set.  If it ran
before, it would see the full iteration space and allocate too much,
defeating the working-set reduction that coarse tiling is designed to
achieve.  `scratchpad_planning` receives the full `GraphLowering` object
(not just `operations`) because it needs access to graph-level metadata
for buffer lifetime analysis.

### Buffer propagation: planning and the three transformation passes

Its job is to ensure that any op whose result is consumed **outside** the
loop (or is a graph output) exposes a complete, fully-sized buffer to its
consumers.  Ops whose outputs are consumed only inside the loop are marked
so `generate_bundle` does not advance their base addresses.

This is split, like the rest of `_coarse_tile_common`, into a zero-mutation
planning step and a fixed sequence of transformation passes that only
consume the plan's decisions:

- **Planning, `_plan_tiling_propagation(operations, groups, plan)`.**
  Runs right after `plan_coarse_tile_groups`'s own per-op loop, over the
  same `groups`/`plan`. For every tiled op it decides a `PropagationPlan`
  (`torch_spyre/_inductor/loop_info.py`), stored on that op's
  `CoarseTileInfo.propagation`, with one of three `kind`s:
  `"loop_internal"`, `"copy_out"`, or `"reduction"`; see "Use-def analysis"
  and "Treatment by consumer topology," below, for how `kind` is chosen.
  A `Reduction` op tiled over a reduction dim always gets `kind="reduction"`
  (see "Reduction tiling," further below); this check runs first, before
  the use-def analysis that decides `loop_internal` vs. `copy_out` for
  every other tiled op.
- **Pass 1, `_insert_all_read_copy_ops(operations)`.** For every tiled op
  that directly reads a full-size buffer, inserts a tile-sized read
  copy-in (see "Read-side adaptation," below). Runs first because Pass 2
  and Pass 3 read each op's *current* reads/loader, and a tiled-reduction
  or copy-out op may itself need a read copy-in before its own machinery is
  built.
- **Pass 2, `_insert_all_reduction_ops(operations)`.** For every op whose
  plan has `kind == "reduction"`, builds the fill/combine/accumulator
  buffers from the plan's `ReductionPlan` data (see "Reduction tiling,"
  below).
- **Pass 3, `_insert_all_write_copy_ops(operations)`.** For every op whose
  plan has `kind == "copy_out"`, allocates the full buffer and inserts the
  copy-out (see "Treatment by consumer topology," below). Runs last because
  `_allocate_full_buffer`/`_insert_copy_op` read the op's *current*
  reads/loader/layout, which Pass 1/2 may have already changed.

A `"reduction"` op is never also `"copy_out"`, the plan's `kind` routes
each op to exactly one of the three, so Pass 2 and Pass 3 never compete for
the same op. Each pass re-resolves "the current object for buffer name X"
fresh from `operations` at its own start, rather than trusting an object
reference captured before an earlier pass ran. This is why no per-op
resync hack is needed between passes: a name, once assigned, is stable
across any later replacement (see `PropagationPlan`'s own docstring on name
stability).

#### Use-def analysis

For each `ComputedBuffer` in a loop group, planning asks two questions:

1. **Does this buffer have outside consumers?**  A consumer is "outside" if
   it carries a different `loop_info.loop_group_id` prefix, or has no
   `loop_info` at all.  Graph outputs (recorded in the Inductor buffer's
   `users`/`get_alias_name` machinery) count as outside consumers.
   `_find_outside_consumers_planned` (the planning-time helper; the
   transformation-time original, `_find_outside_consumers`, still exists
   and is called by Pass 3) answers this by name, not object identity,
   see the name-stability note above.

2. **Does this buffer have inside consumers?**  A consumer is "inside" if it
   shares the same `loop_info.loop_group_id` tuple (i.e. it is another op in
   the same innermost loop body).

If a tiled op has no outside consumers and is not a graph output, planning
assigns `kind="loop_internal"` and stops, no buffer allocation, no copy
op, nothing to build. Otherwise it falls through to the copy-out treatment
below.

(treatment-by-consumer-topology)=

#### Treatment by consumer topology

The perimeter is shape-asymmetric.  On the producer side (tile → full), a
tiled op writes per-tile data while an outside consumer wants full data, a
genuine shape mismatch needing adaptation.  On the consumer side (full →
tile), the loop body reads from full HBM tensors using tile-sized windows
via `affine.apply`, no conversion, just addressing.  Only producer-side
crossings need adaptation.

For each tiled `ComputedBuffer`, planning classifies by consumer topology
(`kind`) and Pass 3 applies one of two treatments accordingly:

| Case | Inside consumers | Outside consumers | `kind` | Treatment |
|---|---|---|---|---|
| 1 | ✓ | ✗ | `loop_internal` | Nothing to build, Pass 3 skips this op entirely |
| 2 | any | ✓ | `copy_out` | Pass 3 allocates a full HBM buffer and inserts a loop-tagged copy op that publishes each tile into the correct slice |

Every cross-loop-group write, regardless of inside-consumer topology or
whether any of the op's real inputs are themselves loop-internal, takes
the copy-op path (Case 2 in this table, "Case 1" in `coarse_tile.py`'s own
comments and debug logging, see the code-level-naming note below). There
is no longer a direct-mutation treatment: an earlier version of this pass
(deleted as part of the unconditional-copy change; see
`coarse_tile.py`'s git history around the deletion of
`_has_loop_internal_real_input`) rewired the tiled op itself to write
directly into the full buffer via `MutationLayoutSHOULDREMOVE` whenever it
had no inside consumers and no loop-internal real input. That treatment
had a genuine post-stickify safety gap: `_allocate_full_buffer`'s
post-stickify branch takes the full buffer's device layout from the tiled
op's own already-committed output layout (the layout planning recorded
before the divide, `PropagationPlan.full_device_layout`), without ever
consulting the op's *input* layouts, and, unlike the pre-stickify path,
which goes through `finalize_layouts`'s explicit
`is_elided`/`is_carry_into_accum` compatibility assert, there was no
check that an external input's own committed layout was actually
stick-compatible with the newly-derived, scaled-up full-buffer layout. An
incompatible case could silently miscompile rather than raise.

Splitting every cross-boundary write into two ops (the real op's own
tile-sized output, then a single-input copy into the full buffer) avoids
this by construction: the real op only ever has to satisfy its own
input-derived layout (the same problem the pass already solves correctly
for ordinary loop-internal ops with no outside consumers at all), and the
new copy op only ever has to satisfy the full buffer's derived layout
against its own single, freshly-fixed input. There is no second edge
whose compatibility can be silently skipped.

An earlier version of this same always-copy idea (predating the
loop-internal-input narrowing entirely, i.e. before commit `8ac03da`)
forced the copy-op path for *any* tiled op with more than one real input
(`_num_real_inputs(op) > 1`); that rule was itself narrowed because it
over-triggered for ops whose several inputs were all external (e.g. two
graph inputs), producing what was judged at the time to be an unnecessary
identity copy. That perf argument is superseded now that the inserted
copy is understood to be scratchpad-resident (LX planning targets exactly
this kind of small, tile-sized, loop-internal buffer), and the prior
direct-mutation treatment had a secondary cost of its own, forcing the
real op's output out of scratchpad-reuse eligibility entirely (see
`_op_output_good_for_lx_reuse` in
`torch_spyre/_inductor/scratchpad/allocator.py`, which
unconditionally excludes `MutationLayoutSHOULDREMOVE` outputs). Under the
current always-copy rule, the real op's own output is never a mutation
layout, so it never loses scratchpad eligibility on that account.

**Note on code-level naming**: `coarse_tile.py`'s Pass 3 executor
`_propagate_tiled_op` (called from `_insert_all_write_copy_ops` once per
op planned `kind="copy_out"`) carries the operative comment describing a
single unconditional path: "Every cross-loop-group write always takes the
copy-op path: the real compute op keeps its own natural, input-derived,
tile-sized layout, and a separate copy op takes
`MutationLayoutSHOULDREMOVE(full_buf)`." The planning-time decision behind
this, whether an op is `copy_out` at all, is made once, up front, by
`_plan_tiling_propagation`; Pass 3 only executes it. The single operative
treatment corresponds to the doc's Case 2 row above.

**Revisited and re-deferred (2026-08-08): skipping the copy for
span-overflow.** The span-overflow coarse-tiling path
(`coarse_tile_span_overflow.py`) runs post-stickify and is intentionally
narrow in scope, at most one loop level, at most one reduction per loop,
which raised the question of whether that narrowness makes it safe to skip
the copy op in at least some cases, avoiding the HBM round-trip. Three
candidates were investigated and all three were rejected or deferred
without becoming implemented:

1. **Rely on `_resize_device_layout` preserving compatibility.** The
   full buffer's device layout is derived from the tiled op's own
   already-input-reconciled output layout by resizing it
   (`_resize_device_layout`/`_stick_host_dim`), so perhaps that derivation
   preserves enough structure to stay compatible with the op's inputs.
   Rejected: `_resize_device_layout` preserves dim order and which host dim
   is the stick, but *recomputes* `stride_map`/`device_size` for the new
   size, and compatibility (`stick_compatible`, reached via
   `device_coordinates`/`compute_coordinates`) depends on a size-dependent
   coordinate-derivation step, not just dim order. Resizing does not
   provably preserve compatibility.
2. **Skip only when the tiled op has zero external-to-group reads.** If
   every one of an op's reads is satisfied by sibling ops in the same
   coarse-tile group (no graph inputs, no other-group outputs), there is
   structurally nothing external to reconcile the full buffer's layout
   against, so direct-write would be safe. Confirmed this shape is
   non-vacuous in the grouping logic (`_plan_tiling_propagation` classifies
   `copy_out` purely by output/consumer criteria, independent of an op's own
   reads, and `span_overflow_groups`'s multi-op pointwise-run logic does not
   require every op in a run to read an external buffer) and is exercised by
   mocked-IR unit tests (`test_span_overflow_hint_analysis.py`'s
   `test_chained_compatible_pointwise_ops_produce_one_group` and
   `test_chained_pointwise_ops_conform_to_producer_split`). But no
   end-to-end test compiling a real torch program through genuine
   span-overflow triggering produces this shape, every real multi-op chain
   found (e.g. `abs(a+b)*c`) has its last op read an additional external
   tensor, and single-op programs are the norm. Deferred as unproven against
   real workloads, not rejected as impossible.
3. **Explicit per-edge compatibility re-check.** Reuse the same mechanism
   `finalize_layouts` uses (`edge.layout(in_stl, target_stl)` via
   `EdgeCostMap`) to re-derive `device_coordinates` for the full buffer's
   actual resized layout against each of the tiled op's input edges, after
   `_allocate_full_buffer` runs, and skip the copy only if every edge is
   still compatible. This is well-scoped and would live entirely on the
   post-stickify path. Deferred, not rejected, the most promising direction
   for a follow-up, should a real workload surface case 2's shape or
   otherwise justify the added complexity.

**Case 1** is where most of the working-set-reduction win comes from.  An
intermediate like `y` in the small example flows from one tiled op to
another without ever leaving scratchpad.  Planning routes such an op to
`kind="loop_internal"`, and Pass 3 leaves its `loop_info.output_tiled_dims`
empty at every level:

```python
if propagation.kind == "loop_internal":
    pass  # output_tiled_dims already [] from planning; nothing to build.
```

An empty `output_tiled_dims` is what `_general_tile_advance`
(`spyre_kernel.py`) reads when building the op's own `TensorArg`: it
substitutes `0` for every dim at every level, so no term contributes and
the resulting `device_tile_advance_expr` is `None`.  `generate_bundle`
(`codegen/bundle.py`) then skips emitting an `affine.apply` address for
that `TensorArg` (the base address is fixed across iterations);
`device_size` already matches the tile, so no update is needed either.

**Case 2**: the copy op carries the same `loop_info` (same `loop_group_id`,
`loop_count`, and `loop_tiled_dims`) as the original op, so the scheduler
wraps both in the same `CountedLoopSchedulerNode`.  The `tiled_symbols` / `affine.apply`
machinery computes the per-iteration slice offset automatically.  All
outside consumers are patched to read the full buffer.

Beyond closing the post-stickify safety gap described above, splitting the
crossing into two ops buys two more things for free, because the copy op is
a fresh, single-input edge that nothing else depends on yet:

- **It gives `propagate_layouts` a clean point to insert a restickify.**
  `propagate_mutation_layouts` runs specifically on ops carrying
  `MutationLayoutSHOULDREMOVE` (i.e. exactly the inserted copy) and assigns
  the real `FixedTiledLayout` for the full buffer at that point, including
  restickifying if the device layout the full buffer needs (to satisfy its
  own outside consumers, or the hardware's stick-alignment requirements)
  differs from the tile's own device layout. Because the real compute op's
  output layout is never touched by this step, the copy op is the only
  place that has to reconcile "what layout does the tile have" against
  "what layout does the full buffer need". There is no other edge in the
  graph where that reconciliation could silently be skipped.
- **It normalizes the tensor into row-major format.** The copy op's read
  uses the original op's own index function, which may encode any number
  of view operations (transpose, permute, slice) accumulated on the way
  into the loop, but the copy op controls the *write* into the full
  buffer, and always writes it row-major. This means that once a value has
  passed through a coarse-tiling copy, every later consumer can rely on a
  known, canonical dimension order: whoever reads out of the tile next
  does not have to re-derive or guess the tile's dimension order from an
  arbitrary chain of upstream views, because the copy that produced the
  full buffer already fixed it.

**Which supertile?** Case 2's copy op needs "which supertile" recoverable at
codegen time, since Inductor's IR has no side channel for it.  The original
tiled op leaves its own `inner_fn` completely untouched (per the wrap-never-
reconstruct convention; see the [IR-rewiring
appendix](#appendix-how-ir-rewiring-works-and-why-its-sound)), so the op's
write index is still computed against its own tile-local `ranges`.  Which
tile of the full buffer this iteration is writing is a fact Inductor's IR
cannot represent at all; it would otherwise be discarded the moment
`_propagate_tiled_op` returns.  The fix is split into two stages, one at
planning time and one at codegen time.

**Stage 1 (decision, planning time):** this is `plan_coarse_tile_groups`'s
own, older planning step, distinct from `_plan_tiling_propagation`'s
`kind`/`ReductionPlan` decisions described under [Buffer
propagation](#buffer-propagation-planning-and-the-three-transformation-passes)
above, and computed earlier in `_coarse_tile_common`'s pipeline. `plan_coarse_tile_groups`
(`coarse_tile.py`) records, per dependency, a per-level *decision*, not a
substituted expression, on `CoarseTileInfo.tiled_dims_per_read` (one entry
per read dependency) and `CoarseTileInfo.output_tiled_dims` (for the
write): a `list[list[tuple[int, Expr]]]`, outermost level first, where each
inner list is the `(host_dim, extent)` pairs tiled by that level for that
dependency. A host dim can be tiled at more than one level when the tensor
doesn't have enough real dims to give each level a distinct one, the
canonical example is a flattened 1-D `[Lq * D]` tensor coarse-tiled by two
independent hints (an outer `Lq` loop and an inner `D` loop), both of which
necessarily tile host dim 0, since there is no second host dim to tile.
Because the decision is a list of per-level `(dim, extent)` pairs rather
than a flat dict keyed by host dim, both levels' facts survive side by
side, one entry per level, keyed by list position, not host dim, rather
than one silently overwriting the other.

**Stage 2 (substitution, codegen time):** `SpyreKernel._general_tile_advance`
(`spyre_kernel.py`) does the actual sympy substitution, once per
`TensorArg`, independently, not once per op. An op's non-output
`TensorArg`s (its inputs) can have device layouts/`dim_order` that diverge
from the op's own output/mutation-target buffer, broadcast, permute, a
different rank, or a layout explicitly forced by an earlier pass, and a
single value shared across every arg of the op cannot represent each arg's
true per-iteration device-memory advance when that happens. For each
nesting level with a nonempty `(dim, extent)` list, `_general_tile_advance`
mints a fresh, distinct `sympy.Symbol` for that `(op, level)` pair (via
`_get_or_mint_level_symbol`, named `_tile_adv_{op_name}_lvl{level_idx}`,
distinct from Inductor's own `d0`, `d1`, ... convention by construction),
substitutes `d_i -> extent * level_symbol` for each tiled host dim `d_i` at
that level into this dependency's own `dep.index` (re-derived fresh at this
call, since every pass that could rewrite it via `WrapperHandler` has
already run), and reprojects the resulting host-space term to
device-element space via `views.tiling_expr_to_device_expr`, using this
arg's own `device_size`/`stride_map`. Every level's device-space term is
summed into one combined `sympy.Expr`, the arg's own
`TensorArg.device_tile_advance_expr`, preserving the single-Expr-per-arg
contract the rest of the pipeline depends on. Minting one symbol per
`(op, level)`, rather than per real dim, is what lets two levels that
happen to tile the *same* host dim (the flattened-1D case above) keep
distinct, non-colliding terms in the summed expression: `_tile_adv_add_lvl0`
carries the outer level's contribution and `_tile_adv_add_lvl1` the inner
level's, and sympy keeps them as separate addends rather than collapsing
them, since they are different symbols.

`OpSpec.tiled_symbols` (a `list[list[Symbol]]`, innermost-first, populated
by `create_op_spec`) and `OpSpec.tiled_symbol_trip_counts` (mapping each
minted level symbol to that level's trip count) travel alongside
`device_tile_advance_expr` and are what let downstream consumers recover
"how many bytes does this level's step actually advance, and how many
steps does it take" without a separate stored extent field on `TensorArg`.

The two are consumed together in two places, for two different purposes,
both already iterating per arg:

- **`superdsc.py`'s `_create_sdsc_tensors`** uses each arg's own
  `device_tile_advance_expr`/`tiled_symbol_trip_counts` to establish only
  that arg's **iteration-0 base** stick-dimension stride/backGap/offset,
  narrowly scoped to the stick dim, and only for computing where the very
  first tile starts, not for the per-iteration advance across supertiles.
  This replaces a reverse-engineering step (deriving the same fact from
  `device_coordinates`) that silently reads the wrong slot when
  `_get_device_dim_order`'s coordinate walk happens to place the stick
  dimension differently for a copy-op output arg than for its sibling
  input args. `device_coordinates` cannot represent "which supertile" for
  a copy-op arg at all, so no downstream mechanism can correct a wrong
  compile-time base offset. This is why the override survives here even
  though the harder problem (below) is already per-arg by construction.
  For each minted level symbol present in `op_spec.tiled_symbols`,
  `_create_sdsc_tensors` reads `arg.device_tile_advance_expr.coeff(sym)` to
  get that level's per-iteration byte advance (`tile_size`), and
  `op_spec.tiled_symbol_trip_counts[sym]` for that level's trip count
  (`supertile_count`), `supertile_count` is host/op-level loop-structure
  metadata, not device-layout-derived, so it is legitimately the same
  across every arg of the op even though `tile_size` is not.
- **`codegen/compute_ops.py`'s `generate_sdsc`** uses each tensor's own
  `device_tile_advance_expr` to build `affine_strides`, the actual
  per-iteration advance for each nesting level. This is the one place in
  the whole pipeline that already iterates per level and per tensor arg,
  so it reads `tensor.device_tile_advance_expr` directly rather than a
  value passed in from outside that loop. For a symbol tiled at multiple
  levels, `tensor.strides[sym]` (`SDSCArgs`'s ordinary per-dim stride, a
  single flat scalar) already coincides with the *innermost* overridden
  level's advance, `coarse_tile.py` divides op ranges down to the
  innermost tile before `create_op_spec` runs, but cannot also represent
  an outer level's larger advance. `generate_sdsc` uses
  `_tensor_tiled_by_symbol` (a coefficient-based helper: true iff `sym`
  contributes a nonzero term to `tensor.device_tile_advance_expr`) to
  detect symbols that appear at more than one level and, for those only,
  reads each level's coefficient directly via `.coeff(sym)`, no
  ratio-scaling arithmetic needed, since the expression already keeps each
  level's contribution as a distinct addend. A symbol tiled at just one
  level is left alone; `tensor.strides[sym]` is already exactly right
  there.

See
[`MutationLayoutSHOULDREMOVE`: the real contract](#mutationlayoutshouldremove-the-real-contract)
below for the general soundness argument.

**This mechanism only produces a nonzero `device_tile_advance_expr` for an
arg whose dependency actually has tiled `(dim, extent)` pairs recorded on
it**, for Case 2 (the copy-op path), `_insert_copy_op` builds its own,
separate `ComputedBuffer` (`coarse_tile_copy_*`) with its own
`MutationLayoutSHOULDREMOVE` layout; whether its `TensorArg`s end up with a
nonzero `device_tile_advance_expr` depends on whether `loop_info` on that
copy op itself records tiled dims for the relevant dependency. The
[Small Example](#small-example) above takes this Case 2 path for
`coarse_tile_copy_buf1`, and its `bundle.mlir` affine map is already
correct via the ordinary `tiled_symbols`/`affine.apply` machinery
described under Case 2, independent of `device_tile_advance_expr`.
Tests like `test_hint_nested_tiling_copy_mutation_correct`
(`tests/inductor/test_coarse_tile_e2e.py`) now exercise the copy-op path
with nested tiling where the copy op itself needs `device_tile_advance_expr`
for its base offset calculation.

**The same multi-level-shared-host-dim pattern also covers a flattened 1-D
`[Lq * D]` tensor**, tracked by `test_hint_nested_tiling_copy_mutation_flat`
(same file): both the outer `Lq` and inner `D` coarse-tiling hints land on
the same (only) host dim here, unlike the 2-D case where each hint owns a
distinct host dim. This is exactly the multi-level-shared-host-dim scenario
described above, it needs the multi-term, per-`(op, level)`-minted-symbol
shape of `device_tile_advance_expr` (one term per nesting level, each with
its own distinct symbol) rather than a single-entry-per-host-dim shape,
since the latter cannot distinguish the outer level's advance from the
inner level's for the same dim.

(read-side-adaptation-full-buffer-inputs-to-a-loop-internal-op)=

#### Read-side adaptation: full-buffer inputs to a loop-internal op

The write-side perimeter above is not the whole story. Pass 1
(`_insert_all_read_copy_ops`) checks, for every op, whether it directly
reads a full-size buffer produced by a cross-loop-group producer, either a
full-size `SpyreEmptyFallback` buffer (typically an accumulator that the
copy-out path above already promoted to full size; see "Reduction tiling,"
below, for the nested output-dim + inner-reduction-dim case that produces
this), or any other `ComputedBuffer` whose own `loop_group_id` outer key
differs from `op`'s (see `_full_buffer_read_deps`). A loop-internal op
cannot read such a buffer directly: its own candidate layouts are
tile-sized, and the full-size buffer has only one, full-size candidate
layout, so the two can never be made stick-compatible. Pass 1 recomputes
`_full_buffer_read_deps(op)` fresh, post-division, for every op, rather
than relying on any planning-time snapshot, precisely because a
cross-loop-group producer's full-size promotion may itself be a product of
this same pipeline (a nested reduction's `accum_full`, built by Pass 2, or
an earlier op's `copy_out` target, built by Pass 3 in a prior compilation
pass over another group) and so is only guaranteed current once
transformation has actually run. `_insert_read_copy_ops` always
materializes a tile-sized copy `ComputedBuffer` per such read, rewriting
`op`'s `inner_fn` (via a `WrapperHandler` subclass, per the
wrap-never-reconstruct convention) to read the copy instead of the full
buffer. This means the "no conversion, just addressing" claim above holds
only when the full buffer being read is a genuine graph input or other
host-side tensor, not when it is itself the product of an earlier
tile→full promotion inside the same compilation.

#### Reduction tiling: stick and non-stick reduction dims

When a `Reduction` op has a non-empty `loop_tiled_reduction_dims`
(i.e. the hint named a reduction dimension), planning routes it to
`kind="reduction"` and computes its `ReductionPlan` (identity, nesting,
full/per-tile shapes, see `loop_info.py`). Pass 2
(`_insert_all_reduction_ops`, which calls the per-op executor
`_propagate_tiled_reduction_op` for every op so planned) then builds the
actual buffers using a **fill-initialize + per-tile combine** pattern,
purely executing the plan's shape/identity/nesting decisions rather than
making any new ones. The exact buffer allocation depends on whether tiling
is flat (reduction dim only) or nested (outer output dim + inner reduction
dim):

**Flat (reduction-dim only) tiling**, a single `accum_full` HBM buffer is
allocated.  The fill and combine ops both target `accum_full` directly.  The
reduction dim here is BMM `k` or the reduced axis of a `sum`/`prod`/`max`/`min`
reduction (the span-overflow pass now routes both).

1. **Allocate `accum_full`** with the full output shape (`data.ranges`,
   which is already the full output since only `reduction_ranges` was
   divided by the tiling pass).
2. **Insert a fill op** (outside the loop, no `loop_info`) that writes the
   reduction's identity value into `accum_full`.  The identity value is
   produced by a `SpyreConstantFallback` scalar with a manually assigned
   `FixedTiledLayout` (necessary because `finalize_layouts` has already run
   by the time this pass executes).
3. **Insert a combine op** (inside the loop, same `loop_info` as the tiled
   reduction op) that merges each tile's partial result into `accum_full`
   using the appropriate pointwise binary operator.
4. **Leave the tiled reduction op's own `output_tiled_dims` empty**, it is
   a per-tile scratch buffer whose base address does not advance between
   iterations.
5. **Patch outside consumers** to read `accum_full`.

**Nested (outer output dim + inner reduction dim) tiling**, two buffers
are allocated to enable LX scratchpad placement of the inner accumulator
(e.g. outer-B + inner-K for bmm/mm):

1. **Allocate `accum_full`** (full HBM output, shape matching the full
   output across all outer tiles).
2. **Allocate `accum_tile`** (per-tile scratch, same per-tile output shape)
   with an empty `output_tiled_dims`, so `_general_tile_advance` gives it no
   `device_tile_advance_expr` and `generate_bundle` never advances its base
   address; `scratchpad_planning` can therefore place it in LX scratchpad
   memory.
3. **Insert a fill op** (inside the outer loop, carrying the outer
   `loop_info`) that writes the identity value into `accum_tile` once per
   outer-loop tile.
4. **Insert a combine op** (inside the inner loop, same `loop_info` as the
   tiled reduction op) that merges each inner-tile partial result into
   `accum_tile`.
5. **Insert a `coarse_tile_reduce_copy` op** (inside the outer loop, after
   the inner loop) that copies `accum_tile → accum_full`.  It carries the
   outer `loop_info` so `generate_bundle` advances `accum_full`'s HBM
   address once per outer-loop tile.  The copy uses `MutationLayoutSHOULDREMOVE`
   so no extra allocation is created.
6. **Leave the tiled reduction op's own `output_tiled_dims` empty** (the
   inner scratch for the reduction kernel itself).
7. **Patch outside consumers** to read `accum_full`.

Identity values and combine operators by `reduction_type`:

| `reduction_type` | Identity | Combine |
|---|---|---|
| `sum` | 0 | `add` |
| `prod` | 1 | `mul` |
| `max` | −∞ (`-torch.inf`) | `maximum` |
| `min` | +∞ (`torch.inf`) | `minimum` |
| `xor_sum` | 0 | `bitwise_xor` |
| `any` | 0 | `logical_or` |

`argmin` and `argmax` do not have element-wise combine operators and raise
`RuntimeError` when a user attempts to tile them.

Before any transformation runs, `plan_coarse_tile_groups` calls
`_validate_planned_reduction_tiling(op, tiled_dims, tiled_rdims)` at planning
time, a pure function of already-known shape data, which raises
`Unsupported` (from `torch_spyre/_inductor/errors.py`, a `RuntimeError`
subclass) for configurations not yet implemented:

- **Mixed output+reduction at the same nesting level**, `loop_tiled_dims[i]`
  and `loop_tiled_reduction_dims[i]` are both non-empty for some level `i`.
- **Multiple reduction indices at one level**, `len(loop_tiled_reduction_dims[i]) > 1`.

Stick-dim reduction tiling is fully supported: tiling the innermost (stick)
dimension of the input (e.g. `x.sum(dim=-1)` on a `[B, D]` tensor where D
maps to the stick, or K-tiling for `BATCH_MATMUL_OP`) uses the same
fill-initialize + per-tile combine pattern.  The output accumulator for a
scalar stick-dim reduction has shape `data.ranges` (e.g. `[B]`), the stick
dim has been collapsed, and `_resize_device_layout` handles this "stick
eliminated" case correctly.

Nested tiling where outer level(s) tile output dims and the innermost level
tiles a reduction dim (e.g. outer-B + inner-K for bmm) is fully supported
and handled by the two-buffer pattern described above.

The device layout for `accum_full`/`accum_tile`'s `MutationLayoutSHOULDREMOVE`
target is not chosen uniformly: `propagate_spyre_tensor_layouts`
(`propagate_layouts.py`) dispatches mutation-target layout computation three
ways depending on what kind of op is writing into it, `BATCH_MATMUL_OP`
reductions use `_matmul_layouts`, other `Reduction` ops use
`_single_arg_op_layout`, and plain `Pointwise` ops (including the fill and
combine ops this section describes) use `_multi_arg_pointwise_layouts`, the
same `AllSameNode` stick-compatibility path used for ordinary Case 2
copy-op routing above. A reduction accumulator write does not fit the broadcast
relationship `_multi_arg_pointwise_layouts` otherwise assumes, which is why
the `Reduction`-specific paths exist as separate cases rather than folding
into the pointwise one.

(sequential-recurrences-are-rejected-at-planning-time)=

#### Sequential recurrences are rejected at planning time

The fill/combine pattern above is a **monoid combine**: each tile's partial
result is independent and can be merged into the accumulator in any order.
Online-softmax-style kernels (flash-attention's running max and
rescale-accumulate denominator/output) need something structurally
different, a **true recurrence**, where the value one loop iteration
writes must be visible, unmodified, as the *next* iteration's input.
Re-running the traced Python's fill on every tile would silently reset the
running max/denominator each iteration instead of carrying it forward.
There is no execution mechanism for this fourth regime: an op that needs it
is rejected outright, before any IR mutation happens.

**Detection, not propagation.** `plan_coarse_tile_groups` (the planning
phase, see
[Public API](#public-api-coarse_tile_pre_stickify-and-coarse_tile_post_stickify)) calls
`_seed_buffer_for_carry` on every op that is loop-invariant at the group's
reduction-tiled level(s) (`_plan_is_loop_invariant_at_reduction_levels`
gates this call). If `_seed_buffer_for_carry` identifies `op` as the
carry-producing step of such a recurrence, planning raises `Unsupported`
immediately, `_coarse_tile_common` never reaches the transformation phase
for that group, and no buffers are allocated or rewired for the recurrence.
`_seed_buffer_for_carry` exists purely to answer "does this op need a
pattern we don't support," not to drive any propagation; there is no
`accum_tile`/`carry_prev` machinery, no copy-in/copy-out placement, and no
entry-op/terminal-op walk, those all belonged to the deleted execution
mechanism and have no replacement.

**How detection works.** The recurrence's pre-loop initializer (e.g.
`M = torch.full((...), -inf)` for a running max) is a constant fill,
`_is_constant_fill` recognizes it (a `Pointwise` wrapper around a
`SpyreConstantFallback` scalar, the lowering of `torch.full`/`torch.zeros`/
`torch.zeros_like`). Detecting which such fill is a carry seed (as opposed
to an ordinary hoisted constant) is closure-based, not op-local:

- **Closure.** `_seed_closure` returns every op in the same outer loop
  group that reads the seed *directly*, e.g. both
  `max_running = maximum(M, block_max)` and
  `correction = exp(M - max_running)` read `M` directly, so both are in
  `M`'s closure, even though only the first is the actual recurrence
  update. This is deliberately non-transitive: an op that reads a closure
  member but not the seed itself is an ordinary downstream consumer, not
  part of the closure.
- **The unique externally-fed member.** `_seed_buffer_for_carry` requires
  `op` to be the *unique* closure member whose non-seed operands are all
  external to the closure
  (`_closure_member_has_external_operands_only`), the step that combines
  the previous carry value with fresh, per-iteration data, as opposed to a
  downstream step that only combines the seed with an already-computed
  sibling (e.g. `correction` reads `max_running`, a closure member, so it
  is excluded even though it also reads `M` directly). If zero or more than
  one closure member satisfies this, `_seed_buffer_for_carry` returns
  `None` (not a carry step) rather than guessing, a known, accepted
  limitation for closures with more than one externally-fed member, not
  hit by any current test.

If `_seed_buffer_for_carry` returns non-`None` for an op that is
loop-invariant at a reduction-tiled level, that op is the carry-producing
step of a recurrence this pass cannot execute, and planning raises
`Unsupported` for the whole group.

**Scope of this rejection: both `coarse_tile_pre_stickify`/`coarse_tile_post_stickify`
callers, never `for_each_tile`.** The
detection above lives in `plan_coarse_tile_groups`, which `_coarse_tile_common`
calls unconditionally, so it applies equally to hint-derived groups and
span-overflow groups, whichever producer built them, but it has no bearing
on `for_each_tile`, which never calls `plan_coarse_tile_groups` at all. That
frontend handles
true recurrences (an online-softmax-style running max/denominator, carried
unmodified from one iteration to the next) via its own mechanism,
`while_loop_bridge.py`'s carry-rewiring: since `for_each_tile` lowers through
`torch._higher_order_ops.scan.scan`, a carried value is already an explicit
part of the traced while-loop's own carry/output structure, not something a
post-hoc pass has to detect from closure analysis over already-flattened
ops. A `for_each_tile` body that returns a running accumulator as its first
output (the `carry` slot, see `working_set_reduction.md`) is exactly this
case, and it is supported, not rejected.

## Layer 2: `CountedLoopSchedulerNode`

### Class definition

`CountedLoopSchedulerNode` lives in
`torch_spyre/_inductor/scheduler.py` alongside `SuperDSCScheduling`.
It subclasses Inductor's `FusedSchedulerNode`:

```python
class CountedLoopSchedulerNode(FusedSchedulerNode):
    loop_count: sympy.Expr

    def __init__(
        self,
        scheduler,
        snodes: list[BaseSchedulerNode],
        loop_count: sympy.Expr,
    ) -> None:
        super().__init__(scheduler, snodes)
        self.loop_count = loop_count

    def unpack(self) -> list[BaseSchedulerNode]:
        # CountedLoopSchedulerNode is an atomic codegen unit; do not unpack.
        return [self]

    @classmethod
    def can_fuse(
        cls,
        producer: BaseSchedulerNode,
        consumer: BaseSchedulerNode,
    ) -> bool:
        return False
```

`unpack()` returns `[self]` to prevent Inductor's
`Scheduler.process_grouped_nodes()` from dissolving the node back into its
constituent `SchedulerNode`s before codegen.  `can_fuse` returns `False`:
a loop group is atomic; nothing can be fused into it from outside.

### Why `FusedSchedulerNode` is the right base

`CountedLoopSchedulerNode` subclasses `FusedSchedulerNode` rather than
`GroupedSchedulerNode` for two reasons:

1. **Dispatch**: `Scheduler._codegen` only dispatches
   `FusedSchedulerNode | SchedulerNode` to `codegen_node()`.  A
   `GroupedSchedulerNode` subclass falls through to
   `assert isinstance(node, NopKernelSchedulerNode)` and crashes.

2. **Unpack control**: `GroupedSchedulerNode` is unconditionally unpacked
   by `Scheduler.process_grouped_nodes()` at the start of codegen.
   `FusedSchedulerNode` is not subject to that unpack, so overriding
   `unpack()` is sufficient to keep the node intact.

`FusedSchedulerNode` already merges `unmet_dependencies` across all
constituent nodes, exposes `get_nodes()`, and registers all constituent
names in `scheduler.name_to_fused_node`.  Nothing needs to be
reimplemented.

### Pre-fusion pass placement and ordering

`CountedLoopSchedulerNode`s are created by `build_loop_scheduler_nodes`,
which is registered as the **second pass in `CustomPreFusionPasses`**,
running before Inductor's own fusion pass:

```python
class CustomPreFusionPasses(CustomNodePassBase):
    def get_passes(self):
        return [propagate_mutation_layouts, build_loop_scheduler_nodes]

class CustomPostFusionPasses(CustomNodePassBase):
    def get_passes(self):
        return [hbm_pool_planning, spyre_fuse_nodes]
```

**`build_loop_scheduler_nodes` must run before Inductor's fusion pass and
before `spyre_fuse_nodes`.**  Placing it in `CustomPreFusionPasses` means
`CountedLoopSchedulerNode`s are already present when Inductor calls
`can_fuse_vertical` / `can_fuse_horizontal` on `SuperDSCScheduling`
(both return `False`), so loop groups are never split by Inductor's own
fusion logic.  `spyre_fuse_nodes` is additionally protected because it
only fuses plain `SchedulerNode`s, a `CountedLoopSchedulerNode` forces
a bundle boundary automatically.  `can_fuse = False` on
`CountedLoopSchedulerNode` provides a belt-and-suspenders guard against
any future fusion path that might otherwise merge across group boundaries.

### The grouping algorithm

`build_loop_scheduler_nodes` first calls `_regroup_by_outer_loop_key`, then
scans the resulting node list and groups contiguous runs sharing the same
outermost `loop_group_id` key. The regroup step is necessary because
Inductor's own `Scheduler.topological_sort_schedule` runs (twice) before
this pass ever sees the node list, via a plain DFS over
`unmet_dependencies`, that DFS only guarantees a *valid* topological
order, not that mutually independent nodes keep their original relative
order, so it can interleave unrelated nodes into the middle of what
`coarse_tile.py` built as a single contiguous loop group.
`_regroup_by_outer_loop_key` merges every node sharing an outermost
`loop_group_id[0]` key into one virtual unit (dependency set = the union of
its members' real cross-group dependencies), runs a dependency-respecting
DFS over `{merged units, ungrouped nodes}`, then expands each unit back
into its original members in their original relative order, restoring
contiguity while still producing a valid topological order:

```
nodes = _regroup_by_outer_loop_key(nodes)
result = []
i = 0
while i < len(nodes):
    node = nodes[i]
    gid = _loop_group_id(node)   # reads loop_info.loop_group_id from the inner ir.Operation
    if gid is None:
        result.append(node)
        i += 1
        continue
    outer_key = gid[0]
    run = [node]; i += 1
    while i < len(nodes) and _loop_group_id(nodes[i])[0] == outer_key:
        run.append(nodes[i]); i += 1
    # Recursively wrap deeper nesting within this run.
    inner = _build_loop_group(run, depth=1)
    result.append(CountedLoopSchedulerNode.create(inner, loop_count))
return result
```

Key invariant: the pre-scheduling pass runs in topological order, but
Inductor's own topological sort does **not** by itself guarantee that a
loop group's `SchedulerNode`s stay contiguous, it only guarantees a valid
order among mutually independent nodes, which can interleave. Contiguity
is restored by `_regroup_by_outer_loop_key` before grouping runs. If
`build_loop_scheduler_nodes` still finds a non-contiguous run after that
call, it means either a bug in `_regroup_by_outer_loop_key` itself, or a
genuine data-flow constraint that makes the group's own op sequence
topologically invalid (which would be a tiling-pass bug). The post-fusion
pass asserts contiguity.

## Layer 3: `LoopSpec` and codegen

### `LoopSpec` and `OpSpec.tiled_symbols` in `op_spec.py`

```python
@dataclasses.dataclass
class LoopSpec:
    count: sympy.Expr
    body: list[OpSpec | UnimplementedOp | LoopSpec]

@dataclasses.dataclass
class OpSpec:
    op: str
    is_reduction: bool
    iteration_space: dict[Symbol, tuple[Expr, int]]
    args: Sequence[TensorArg]
    op_info: dict[str, Any]
    tiled_symbols: list[list[Symbol]] = field(default_factory=list)
    tiled_symbol_trip_counts: dict[Symbol, int] = field(default_factory=dict)
    symbolic_dim_bounds: dict[str, tuple[int, int]] = field(default_factory=dict)
    debug_handle: DebugHandle | None = None

@dataclasses.dataclass
class TensorArg:
    is_input: bool
    arg_index: int
    device_dtype: DataFormats
    device_size: list[int]
    device_coordinates: list[Expr]
    allocation: Any
    name: str | None = None
    device_tile_advance_expr: Expr | None = None
    element_arrangement: Any = None
```

`device_tile_advance_expr` is the sole tile-advance mechanism (see the
docstring in `op_spec.py`): `None` means the address does not advance
across loop iterations, replacing the older, separate `per_tile_fixed`
flag entirely.

`LoopSpec` is a peer of `OpSpec` and `UnimplementedOp` in the list that
`SpyreKernel.codegen_kernel()` serializes.  It is not a subclass of `OpSpec`
because it has no `iteration_space`, `args`, or `op_info` of its own, those
belong to the inner `OpSpec`s.

The `body` type is recursive: a `LoopSpec` body may itself contain
`LoopSpec` entries, representing nested counted loops.

`OpSpec.tiled_symbols` is a `list[list[Symbol]]` containing per-loop-level
iteration-space symbols, **innermost first**.  `tiled_symbols[0]` lists
the symbols tiled by the innermost enclosing loop; `tiled_symbols[1]`
lists those tiled by the next-outer loop; and so on.  It is **empty for
ops not inside a `LoopSpec`**.  Every enclosing loop level has an entry
(even if empty `[]`) so that level indices stay aligned with nesting
depth.  Two ops in the same loop group can have different `tiled_symbols`
if work division or stickification places the batch dimension at
different positions in each op's iteration space.

`OpSpec.symbolic_dim_bounds` maps a PyTorch symbol name (e.g. `"s97"`) to
`(max, granularity)` bounds for dynamic-shape dims; it is populated by
`compute_symbolic_bounds` during `create_op_spec` and empty for concrete
dims.

`OpSpec.tiled_symbol_trip_counts` maps each minted level symbol appearing
in `tiled_symbols` to that level's own trip count
(`CoarseTileInfo.loop_count` for that level); it lets downstream codegen
recover a level's full (untiled) extent as `(per-step device-element
advance) * trip_count` without a separately tracked extent field on
`TensorArg`. Only correct when a symbol belongs to exactly one nesting
level.

`TensorArg.device_tile_advance_expr` is a single `sympy.Expr | None`,
computed independently for **each** `TensorArg` (not shared across the
op's `args`) by `SpyreKernel._general_tile_advance`, see [Which supertile?](#treatment-by-consumer-topology) above for how each arg's own
expression is derived and consumed; it is `None` for any arg whose
dependency has no tiled `(dim, extent)` pairs recorded on it. Its free
symbols are the minted, per-`(op, level)` `_tile_adv_{op_name}_lvl{level}`
placeholders (distinct from Inductor's own iteration-space symbols in
`tiled_symbols` by construction), so each level's term is picked out by
`expr.coeff(sym)` on that level's own minted symbol, not by list position
the way `tiled_symbols` is. A given real host dim can be tiled at more
than one level (the flattened 1-D case above); because each level mints
its own distinct symbol, `device_tile_advance_expr` keeps each such
level's contribution as a separate addend rather than collapsing them.

The `bundle.py` and `compile_op_spec` paths reverse `tiled_symbols` to
outermost-first order and build per-level `affine.apply` stride maps,
mapping each level's strides to the correct loop variable by index.

### Nested loops and the `loop_group_id` tree

Each `ir.Operation` carries a `loop_info.loop_group_id` that is a **path**
rather than a flat integer.  A path is a tuple of integers, one element per
nesting level:

| `loop_group_id` | Meaning |
|---|---|
| `(0,)` | outermost loop group 0, not nested |
| `(0, 0)` | single op nested two levels deep inside group 0 |
| `(0, 1)` | ops at depth 2 inside outer group 0, inner group 1 |

`loop_info.loop_count` is a **list** parallel to the path.  For a flat op at
`(0,)`, `loop_count = [K]`.  For a single op at `(0, 0)`,
`loop_count = [K1, K2]`, the scheduler reads `loop_count[0] = K1` when
building the outer `CountedLoopSchedulerNode` and `loop_count[1] = K2`
when building the inner one.  This allows a single op to supply the counts
for all its enclosing loops without requiring sibling ops at intermediate
depths.

The post-fusion pass (`_build_loop_group`) reconstructs the tree
recursively:

1. Group the flat `SchedulerNode` list into runs that share the same
   outermost group id element (index `depth`).
2. Read the count for this depth from `_loop_count(node, depth)`, which
   indexes `loop_info.loop_count[depth - base_depth]`.  All nodes in the run
   must agree on this count.
3. Recursively call `_build_loop_group(run, depth + 1)` to build the
   inner level.
4. Wrap the result in a `CountedLoopSchedulerNode(count=K_outer, ...)`.

Because every op carries the full `loop_count` list, the algorithm works
even when a run contains only a single op that spans all nesting levels,
there is no need for placeholder ops at intermediate depths.

### Bundle boundary constraint

A `CountedLoopSchedulerNode` (at any nesting depth) and all its
descendant `SchedulerNode`s must be codegen'd into a **single SuperDSC
bundle**, i.e., a single `codegen_node()` call must produce the entire
`LoopSpec` tree.  This is automatically satisfied because Inductor calls
`codegen_node()` once per `BaseSchedulerNode` in the topological order,
and a `CountedLoopSchedulerNode` is a single node that encapsulates all
its children.  No loop group can be split across two `codegen_node()`
calls.

The bundle boundary constraint also forbids a loop group from being split
by Inductor fusion: `can_fuse` returns `False` on
`CountedLoopSchedulerNode`, so no external node can be merged into or
absorb part of a loop group.

In `bundle.py`, `generate_bundle` iterates the flat `list[OpSpec]`
emitted by `codegen_kernel()`.  When it encounters a `LoopSpec` it
emits SDSC JSON files for each `OpSpec` in the body (recursively) and
wraps those executions in an `scf.for` in `bundle.mlir`.

### Preparing and emitting counted-loop kernels

`prepare_kernel` handles both ordinary bundles and `CountedLoopSchedulerNode`s
before HBM-pool planning. `_codegen_into_kernel` runs leaf operations through the
existing handlers; `_codegen_loop_body` recursively adds nested loops to the same
kernel, wrapping only their newly added `op_specs` entries in an inner `LoopSpec`.
For the outer counted loop, `prepare_kernel` calls `wrap_op_specs_in_loop` once.

`SpyreKernel.wrap_op_specs_in_loop(count)` replaces the flat `self.op_specs`
list with `[LoopSpec(count=count, body=self.op_specs)]`.
`generate_node_schedule` flattens any fused nodes inside the loop group into
leaf `SchedulerNode`s.

`codegen_node` consumes this same prepared kernel. It does not rebuild the loop
body: it binds the final HBM pool size, addresses, and argument list, then emits
one SuperDSC bundle for the entire `LoopSpec` tree.

### Serialization in `codegen_kernel()`

`codegen_kernel()` already iterates `self.op_specs` to emit Python source.
A `LoopSpec` entry is serialized as:

```python
LoopSpec(
    count=sympify('K'),
    body=[
        OpSpec(
            ...,
            tiled_symbols=[[sympify('c0')]],   # one level: innermost
        ),
        LoopSpec(          # nested loop
            count=sympify('J'),
            body=[
                OpSpec(..., tiled_symbols=[[sympify('c1')], [sympify('c0')]]),
                # tiled_symbols[0] = innermost loop symbols
                # tiled_symbols[1] = outer loop symbols
            ],
        ),
    ],
)
```

`OpSpec.tiled_symbols` is populated by `SpyreKernel.create_op_spec`: it
reads `loop_info.loop_tiled_dims` (a `list[list[int]]`) from the
`ir.Operation` (stamped by `_coarse_tile_common` or, for `for_each_tile`,
`_stamp_direct_loop_info`), and for each loop level
selects the symbols at those indices from the scheduler-level
`iteration_space` dict.  The result is stored innermost-first.
`MemoryDep.ranges` preserves the `data.ranges` ordering, so this positional
correspondence is stable across the pre-scheduling to codegen boundary.

For reduction-dim tiling, `create_op_spec` also consults
`loop_info.loop_tiled_reduction_dims`.  For a `Reduction` op,
`iteration_space()` returns `reads.ranges`, which has output-dim symbols
first and reduction-dim symbols last.  `create_op_spec` finds the split
point as `n_output_syms = len(write_dep.ranges)` (the number of symbols in
the write dep's ranges), then appends `it_space_keys[n_output_syms + r]` for
each index `r` in the flattened `loop_tiled_reduction_dims`.  Without this,
`tiled_syms` would be empty for reduction-dim tiling (since
`loop_tiled_dims` is `[[]]`) and the runtime would not advance the input
tensor pointer between tiles, producing incorrect results.

`tiled_symbols` is omitted from the serialized source when empty (i.e. for ops
or loop specs where no dimension is tiled), keeping the generated output
identical to the pre-tiling baseline for non-tiled kernels.

The generated Python wrapper imports `LoopSpec` from `op_spec.py` so the
serialized source is re-loadable from the Inductor cache.

The `arg_index` fixup loop (which maps tensor names to kernel argument
positions) runs before serialization.  It must walk the `LoopSpec` tree
recursively to find all `TensorArg` objects inside nested bodies, not
just the top-level `self.op_specs` list.

### `bundle.mlir` generation for loops

`generate_bundle` in `bundle.py` emits one
`sdscbundle.sdsc_execute` line per `OpSpec`.  When a `LoopSpec` is
present it emits an `scf.for` block in `bundle.mlir` wrapping the
execute calls for the body ops.

The loop induction variable is an `index` type running from `0` to
`count` with step `1`.  For the current prototype, `count` must be a
concrete integer; symbolic loop counts raise `NotImplementedError`.

Emitted MLIR for a single-level loop with one body op:

```none
module {
  func.func @sdsc_bundle() {
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %loop_bound_0 = arith.constant 4 : index
    scf.for %i_0 = %c0 to %loop_bound_0 step %c1 {
      sdscbundle.sdsc_execute () {sdsc_filename="sdsc_a_0.json"}
    }
    return
  }
}
```

For nested loops, `scf.for` blocks are nested and induction variables are
numbered sequentially (`%i_0`, `%i_1`, ...):

```none
%loop_bound_0 = arith.constant 4 : index
%loop_bound_1 = arith.constant 8 : index
scf.for %i_0 = %c0 to %loop_bound_0 step %c1 {
  sdscbundle.sdsc_execute () {sdsc_filename="sdsc_a_0.json"}
  scf.for %i_1 = %c0 to %loop_bound_1 step %c1 {
    sdscbundle.sdsc_execute () {sdsc_filename="sdsc_a_1.json"}
  }
}
```

`generate_bundle` walks the `list[OpSpec | LoopSpec]` recursively,
maintaining an indentation level and a counter for SDSC JSON filenames.
The filenames are assigned in depth-first traversal order.

### Loop codegen: `scf.for` with late-bound addresses

Once the loop has reached `LoopSpec` form, `generate_bundle` in
`codegen/bundle.py` emits the loop intact, an `scf.for` wrapping, for each
tiled tensor, an `affine.apply` that computes the per-iteration HBM address
from the loop induction variable(s), followed by `sdsc_execute`, as shown in
the bundle.mlir section above.  `device_size` stays at the per-tile shape and
`tiled_symbols` records which iteration-space symbols the enclosing loop
levels advance; tensors whose `device_tile_advance_expr` is `None` (e.g. LX
scratchpad operands with an empty `output_tiled_dims`, see below) are
skipped entirely, no `affine.apply` is emitted for them since their base
address never changes across iterations.

This is the only loop-codegen path: nothing upstream of `generate_bundle`
branches on it, and there is no separate frontend loop-flattening step. An
earlier prototype ("unrolling") that expanded each `LoopSpec(K, body)` into K
flat copies of `body` with addresses baked into each `sdsc_*.json` has been
removed now that the backend symbol-table support this path relies on has
landed.

## Key files

| File | Role |
|---|---|
| `torch_spyre/_inductor/loop_info.py` | Layer 1: `CoarseTileInfo` dataclass; `copy_op_metadata` |
| `torch_spyre/_inductor/wsr/coarse_tile_hints.py` | `reorder_unhinted_interlopers()` reorders interlopers before grouping |
| `torch_spyre/_inductor/wsr/coarse_tile.py` | Layer 1: `coarse_tile_pre_stickify()`/`coarse_tile_post_stickify()` (both thin wrappers over `_coarse_tile_common`) stamp `loop_info` and rewrite ranges; `_plan_tiling_propagation` plus the `_insert_all_read_copy_ops`/`_insert_all_reduction_ops`/`_insert_all_write_copy_ops` passes handle the data perimeter |
| `torch_spyre/_inductor/insert_restickify.py` | `finalize_layouts` commits each op's chosen `FixedTiledLayout` and, for a tiled-reduction op, propagates that layout onto `accum_full` so fill/combine/copy all agree on device coordinates; also stamps a restickify node's `loop_info` from the op it feeds so the node lands in the same loop group |
| `torch_spyre/_inductor/scheduler.py` | Layer 2: `CountedLoopSchedulerNode`, `build_loop_scheduler_nodes`, `prepare_kernel`, `_codegen_loop_body`, `_regroup_by_outer_loop_key` |
| `torch_spyre/_inductor/op_spec.py` | Layer 3: `LoopSpec` and `OpSpec` dataclasses |
| `torch_spyre/_inductor/spyre_kernel.py` | Layer 3: serializes `LoopSpec` tree in `codegen_kernel()`; `wrap_op_specs_in_loop()` |
| `torch_spyre/_inductor/codegen/bundle.py` | Layer 3: emits `scf.for` wrapping `affine.apply`/`sdsc_execute` in `bundle.mlir` |
| `torch_spyre/_inductor/passes.py` | Wires all passes into `CustomPreSchedulingPasses` and `CustomPreFusionPasses` |
| `torch_spyre/_inductor/propagate_hints.py` | `spyre_hint()` context manager; `DimHint`; hint collection/recovery across AOT re-tracing |
| `torch_spyre/_inductor/wsr/propagate_named_dims.py` | `propagate_named_dims()` and `assign_dim_hints()`: attach `dim_hints` to `ir.Operation` objects |
| `torch_spyre/_inductor/wsr/coarse_tile_hints.py` | `hints_to_coarse_tile_groups()`: converts `dim_hints` into the same `(ops, levels)` group-tuple shape `coarse_tile_pre_stickify()` consumes |
| `torch_spyre/_inductor/wsr/coarse_tile.py` | `coarse_tile_pre_stickify()`/`coarse_tile_post_stickify()` entry points |
| `torch_spyre/_inductor/wsr/for_each_tile.py` | `for_each_tile()` frontend: thin wrapper over `torch._higher_order_ops.scan.scan`; `Gather`/`Kind`/`TileSpec` types |
| `torch_spyre/_inductor/wsr/for_each_tile_lowering.py` | Layer 1 (for_each_tile path): `try_prove_for_each_tile`/`_extract_trip_count` prove the static trip count; `splice_while_loops` splices the traced `ir.WhileLoop` body into `graph.operations` and calls `_stamp_direct_loop_info` |
| `torch_spyre/_inductor/wsr/while_loop_bridge.py` | Carry-rewiring for `for_each_tile`'s accumulator (`carry`) outputs, the true-recurrence mechanism analogous to, but structurally distinct from, the hint-driven path's rejected sequential-recurrence case |
| `tests/inductor/test_coarse_tiling.py` | Unit tests: IR pass, propagation, scheduler node, bundle MLIR output |
| `tests/inductor/test_coarse_tile_e2e.py` | End-to-end compilation tests |
| `docs/tools/capture_for_each_tile_ir.py` | Regenerates this doc's for_each_tile Small Example snippets from real compiler output |

## Invariants and failure modes

**Pre-grouping contiguity** (`reorder_unhinted_interlopers`): before
`hints_to_coarse_tile_groups` runs, every unhinted `ComputedBuffer` that
sits between two same-hint ops is moved to just before or just after the
run.  If a data-flow dependency prevents both directions, a `RuntimeError`
is raised.  This ensures that all same-hint ops are contiguous in
`graph.operations` before grouping begins.

**Contiguity invariant**: all `SchedulerNode`s sharing a
`loop_info.loop_group_id` must be contiguous after the scheduler's
topological sort.  `_apply_plan` enforces this during transformation via
`_validate_contiguous`, which raises `RuntimeError` if the ops are not
a contiguous slice of the operation list.  The post-fusion pass
(`build_loop_scheduler_nodes`) also asserts this by processing a contiguous
run, a non-contiguous run indicates a bug in the tiling pass.

**Consistent `loop_count`**: all ops sharing a `loop_group_id` must agree on
`loop_info.loop_count` at every depth level.  The post-fusion pass asserts
this.

**`tiled_symbols` populated iff inside a loop**: `OpSpec.tiled_symbols` is
non-empty exactly when the op was codegen'd inside a `CountedLoopSchedulerNode`.
It is a `list[list[Symbol]]` (innermost first) derived from the per-level
tiled dims in `loop_info.loop_tiled_dims` on the corresponding
`ir.Operation`, selected from the scheduler-level `iteration_space` keys.

**Pass ordering**: coarse tiling must run after stickify/padding and
before `span_reduction`, `cost_model_matmul_division`, `work_distribution`,
and `scratchpad_planning`.  `build_loop_scheduler_nodes` must run in
`CustomPreFusionPasses` (before Inductor's own fusion pass and before
`spyre_fuse_nodes`), see the ordering rationale above.  `for_each_tile`'s
`splice_while_loops` runs even earlier than `coarse_tile_pre_stickify()`/
`coarse_tile_post_stickify()` themselves: it is the
very first `CustomPreSchedulingPasses` pass, ahead of `deadcode_elimination`
(a real captured pass-timing trace shows `splice_while_loops` at ~51ms,
before `deadcode_elimination` at ~6ms), it must prove the trip count and
splice the loop body into `graph.operations` before any other pass can see
those ops as ordinary flat IR at all.

**Cache invalidation**: `coarse_tile.py`, `scratchpad_planning`, and all
other pass source files are included in `CustomPreSchedulingPasses.uuid()`
so the Inductor FX cache is invalidated when any pass changes.

## Appendix: How IR rewiring works, and why it's sound

The sections above describe *what* `coarse_tile.py` does semantically: which
buffers get promoted to full size, which get an `identity` copy op, which
get an empty `output_tiled_dims` and stay loop-internal scratch. This
appendix describes *how* those
outcomes are implemented as edits to live Inductor IR objects, and why those
edits cannot violate Inductor's own scheduler and dependency-tracking
invariants. It is written for developers who need to modify `coarse_tile.py`
itself or diagnose a wrong-code bug that might originate there, not a
restatement of the Case 1/2/3 classification, the reduction accum pattern, or
the carry seed/closure detection vocabulary, all covered above.

**Scope note**: everything below describes `coarse_tile.py`'s IR-rewiring
machinery, read-copy insertion, index-expression remapping,
`MutationLayoutSHOULDREMOVE` write-copy insertion, and the rest, shared by
**both** `coarse_tile_pre_stickify` (hint-derived groups) and
`coarse_tile_post_stickify` (span-overflow groups), since both are thin
wrappers over the same `_coarse_tile_common` driver (see "Public API,"
above). None of it
applies to `for_each_tile`'s direct-stamping path (`splice_while_loops` /
`_stamp_direct_loop_info` in `for_each_tile_lowering.py`), which stamps
`loop_info` onto ops already produced by tracing `scan` and never runs any
of the IR-rewiring passes this appendix documents. There is no read-copy
insertion (see the Small Example above for why: the traced ops already read
tile-sized slices directly) and no separate propagation-planning phase to
reason about soundness for. A wrong-code bug in the for_each_tile path is
more likely to originate in trip-count proof (`try_prove_for_each_tile`) or
in the splice/stamp step itself than in anything covered here.

### The wrap-never-reconstruct convention in practice

CLAUDE.md states the rule plainly: *"Modifying `ComputedBuffer.inner_fn`:
wrap, never reconstruct. Use a `WrapperHandler` subclass ... installed with
`V.set_ops_handler(handler)` inside the original `inner_fn`."* The reason is
that `inner_fn` closes over symbolic index expressions computed against a
specific `ranges`/`reduction_ranges`; those expressions go stale the moment
anything about the op's shape changes, so hand-rebuilding them from scratch
is a silent wrong-code trap (issue #2797, cited directly in
`replace_computed_buffer_body`'s implementation comment in
`pass_utils.py`). Every rewrite site in `coarse_tile.py` and
`insert_restickify.py` follows the same four-line idiom instead:

```python
orig_inner = op.data.inner_fn

def new_inner_fn(*args, _map=name_map, _orig_inner=orig_inner):
    with V.set_ops_handler(SomeWrapperHandlerSubclass(V.ops, _map)):
        return _orig_inner(*args)

object.__setattr__(op.data, "inner_fn", new_inner_fn)
new_op = replace_computed_buffer_body(op, op.data, operations)
```

`object.__setattr__` is required here because `ir.Loops` (the base of
`Pointwise` and `Reduction`, which holds `inner_fn` and `ranges`) is declared
`@ir_dataclass(frozen=True)`, a plain `data.inner_fn = new_inner_fn` raises
`FrozenInstanceError`. This is the same escape hatch the doc already uses for
`_divide_ranges`'s `object.__setattr__(data, "ranges", ranges)` above. By
contrast, `Buffer` (the base of `ComputedBuffer`, which holds `.layout`) is
**not** frozen, so the `op.layout = MutationLayoutSHOULDREMOVE(...)`
assignments used elsewhere in this appendix are ordinary attribute sets, not
escape-hatch writes, the two mechanisms look similar but rest on different
class-level decisions.

`replace_computed_buffer_body` (in `pass_utils.py`) is the second half
of the idiom: because `ComputedBuffer` itself is also frozen, the mutated
`data` cannot simply be re-attached to the existing `op` object either, a
fresh `ComputedBuffer` is constructed with the new `data`, all metadata
fields downstream passes depend on (`operation_name`, `origins`,
`origin_node`, `_split_size`/`_original_*`) are copied across, the
`get_default_sizes_body` cache is explicitly cleared on the new object, and
the new buffer replaces the old one in `operations` by index. Every inner_fn
rewrite site ends with this call, not a raw dataclass mutation, specifically
so that stale per-object caches on the old buffer can never leak forward.

Call sites, all following this exact shape:

- `_insert_read_copy_ops` (in `coarse_tile.py`, with a local
  `_NameSwapHandler` defined just above it in the same file),
  see
  [Read-side adaptation](#read-side-adaptation-full-buffer-inputs-to-a-loop-internal-op)
  above; detailed further below.
- `_patch_consumers` (in `coarse_tile.py`, `NameSwapHandler` imported
  from `insert_restickify.py`), patches an outside consumer's `inner_fn` to
  read the newly-promoted full buffer instead of the original tile-sized one.
- `_patch_retiled_load_indexes` / `_RetileLoadIndexHandler`
  (both in `coarse_tile.py`), a distinct
  mechanism from name-swapping, detailed in the next subsection.
- `insert_restickify_on_node_inputs` (in `insert_restickify.py`, using
  the canonical `NameSwapHandler` defined in the same file),
  the example CLAUDE.md itself points to.

One site looks like an exception but is not: `_insert_copy_op`
(in `coarse_tile.py`) builds a **new** `Pointwise` via
`tiled_op.make_loader()` rather than editing `tiled_op`'s own `inner_fn`.
This is IR-safe by construction, not a violation of the convention. It
reuses Inductor's own `make_loader()` (which itself returns a closure over
the *existing* `inner_fn`/index machinery) instead of hand-assembling an
index expression, so the same "never reconstruct a stale index" property
holds even though no `WrapperHandler` is involved.

No site in either file reconstructs an index expression from scratch.
`_divide_ranges` (in `coarse_tile.py`) is the one place shape and
layout are mutated (via `object.__setattr__`) with `inner_fn` left completely
untouched, deliberately, and safely, for the reason given in the next
subsection.

### Index-expression remapping: `_divide_ranges` and `_patch_retiled_load_indexes`

Two distinct mechanisms handle index-expression correctness after tiling,
and they are staged deliberately rather than combined:

1. **`_divide_ranges`** (in `coarse_tile.py`) shrinks `data.ranges`
   (and the op's own `layout.size`/`layout.stride`) via `object.__setattr__`,
   leaving `inner_fn` completely untouched. This is correct because the op's
   own index arithmetic is expressed in terms of the loop variables that the
   surrounding (now smaller, per-tile) iteration space binds, the *op*
   never needs to know it was tiled; only its bounds shrink. `_divide_ranges`
   only ever runs from `_apply_plan` (the transformation phase); planning
   itself never mutates `data.ranges`, it computes what the post-mutation
   extents *would be* analytically via `_planned_tile_extents`, reading the
   still-untouched `data.ranges`/`data.reduction_ranges`.

2. **`_patch_retiled_load_indexes`** fixes a different problem: *other* ops
   whose captured load index still carries the pre-tiling stride
   coefficient for a buffer that has since been re-tiled. This is driven
   exactly once, at the very end of `_coarse_tile_common`, after every group in
   the call has been processed, not per-group. `_stride_rewrite_map`
   (in `coarse_tile.py`) builds the substitution from old to new
   stride coefficients; `_retile_load_index_from_strides`
   (in `coarse_tile.py`) checks that the load index is affine and
   separable in the rewritten variables before substituting. This is
   a real, flagged soft spot rather than a proven bug: it conservatively
   *refuses and warns* rather than raising a hard compile error if a future
   index shape is not affine-separable. A refusal here degrades to a
   runtime warning plus likely-wrong output, not a caught error at compile
   time. `_RetileLoadIndexHandler` (in `coarse_tile.py`,
   a `WrapperHandler` subclass) is the mechanism that actually applies the
   substitution to the consumer's `inner_fn`, following the same
   wrap-never-reconstruct idiom as every other site in this appendix.

   The concrete case is exactly the Small Example above: before Pass 3's
   copy-out path is inserted for `buf1`, `buf1`'s
   captured load of `y` is `i1 + 4096*i0`, a coefficient computed against
   the *pre-tiling* full row stride (4096). Once `y`'s producer is tiled down
   to a `[512, 1024]` per-tile buffer, that captured `4096*i0` coefficient no
   longer matches `y`'s actual (now much smaller) tile layout, and
   `_patch_retiled_load_indexes` rewrites it to the coefficient consistent
   with the per-tile shape, the same information the `bundle.mlir` section's
   `affine_map<(d0, d1)[s0] -> (s0 + 4194304*d0 + 2048*d1)>` encodes at the
   byte-stride level for the final, fully-tiled program.

   Running the patch once, globally, after all groups are stamped (rather
   than per-group, immediately after each group is processed) is not a
   stylistic choice: the project's own test history found and fixed a
   double-application bug that resulted from patching too early, where a
   load index already rewritten by an earlier group's pass got rewritten a
   second time by a later group's pass touching an overlapping buffer.

### Read redirection: why a view buffer, not just an index edit

A recurring temptation when redirecting a read is to think of it as "leave
`inner_fn` alone, just edit the dependency the scheduler sees." That is not
possible in Inductor: as the next subsection proves in detail, dependency
information is *derived from* `inner_fn` by re-tracing it, not stored
independently, so the only way to actually redirect what an op reads is to
change what its `inner_fn` does when traced.

`_insert_read_copy_ops` (in `coarse_tile.py`) is the concrete instance
already introduced under
[Read-side adaptation](#read-side-adaptation-full-buffer-inputs-to-a-loop-internal-op)
above: when a loop-internal op reads a full-size `SpyreEmptyFallback` buffer
directly (typically an accumulator that an earlier Case-2/mutation rewrite
already promoted to full size), the two-step mechanism is (1) insert, before
the tiled op, a small tile-sized copy `ComputedBuffer` whose `inner_fn` loads
the full buffer's current tile slice using the *same* index expression the
tiled op already computes and the *same* `loop_info` (so the per-iteration
base address advances identically to the tiled op's own reads); then (2) wrap
the tiled op's own `inner_fn` with the local `_NameSwapHandler` so that its
load of the full buffer's name is retargeted to the new copy buffer's name
instead. This always materializes an actual copy. There is no conditional
path that instead installs a zero-copy "view" over the full buffer; every
call constructs a real `Pointwise`/`ComputedBuffer` that Inductor's own
scheduler treats as an ordinary tile-sized producer. The copy's own layout is
built from the full buffer's per-variable strides (extracted from the read
dependency's index, which is affine in its var_names) rather than fresh
contiguous strides, specifically so the tiled op's *unmodified* read index
still resolves correctly once `_NameSwapHandler` retargets only the buffer
name, not the index expression itself.

The reason a copy is needed at all, rather than simply changing which name
the tiled op loads from, is the same `AllSameNode` stick-compatibility
constraint that motivates the Case 1/2 split on the write side: a full-size
buffer has exactly one candidate layout (sized to the full buffer), while the
tiled op's own candidate layouts are all tile-sized, the two can never be
made stick-compatible without an intermediate buffer sized to match.

### `MutationLayoutSHOULDREMOVE`: the real contract

The doc above uses `MutationLayoutSHOULDREMOVE` several times (the copy-op
output in Case 2, and both the flat and nested reduction accum patterns) as
an already-understood primitive, each time asserting it is "a metadata
redirect, zero added data movement." This subsection explains why that claim
is true, from the actual upstream implementation (`torch/_inductor/ir.py:4373-4459`):

```python
class MutationLayoutSHOULDREMOVE(Layout):
    def __init__(self, target: IRNode) -> None:
        super().__init__(
            target.get_device_or_error(),
            target.get_dtype(),
            target.get_size(),
            None,
        )
        self.target = target
        name = self.get_buffer().get_name()
        V.graph.mark_buffer_mutated(name)
```

Constructing one of these immediately calls `V.graph.mark_buffer_mutated`
on the target buffer's name, mutation is registered at construction time,
unconditionally, not lazily discovered later. `get_buffer()` recursively
unwraps through `MutationLayoutSHOULDREMOVE` → `BaseView` → `MutableBox`
chains to find the real underlying `Buffer`, and `real_layout()` always
defers to *that* buffer's own actual layout:

```python
    def real_layout(self) -> Layout:
        layout = self.get_buffer().layout
        assert isinstance(layout, Layout)
        return layout
```

This is what "metadata redirect, zero added data movement" concretely means:
the mutating op's `.layout.stride`/`.storage_size()` are computed by
deferring to the target's real layout, not by allocating or copying
anything. (`realize_into()`, the classmethod defined alongside it, is
Inductor's own factory for the common "materialize a copy into an existing
buffer" pattern; torch-spyre does not call it, every call site below
constructs `MutationLayoutSHOULDREMOVE` directly and assigns it to `.layout`.)

Marking the mutation matters beyond bookkeeping:
`ComputedBuffer.make_loader()` checks `self.name not in
V.graph.mutated_buffers` before deciding it is safe to inline a buffer's
computation into its consumer. Mutation marking is exactly what prevents
Inductor from incorrectly inlining away a buffer that is actually written in
place, without the constructor's `mark_buffer_mutated` call, nothing would
stop Inductor from treating the mutating op as a pure, inlinable pointwise
computation and silently dropping the in-place write.

**The single-writer invariant.** `Buffer.get_mutation_names()`
(`ir.py:4574-4577`) returns at most one name, `ComputedBuffer` inherits it
with no override:

```python
    def get_mutation_names(self) -> Sequence[str]:
        if isinstance(self.layout, MutationLayoutSHOULDREMOVE):
            return [self.layout.target.get_name()]
        return ()
```

This is hard-enforced, not just documented, by an `assert` inside
`Scheduler.compute_dependencies` at `scheduler.py:3337` (comment on the line
above): `assert len(buf.get_mutations()) <= 1`. `compute_dependencies` is
called from `Scheduler._init`, i.e. it runs before the first topological
sort, before dead-code elimination, before any torch-spyre
`CustomPreFusionPasses` hook fires. Every torch-spyre call site that assigns
a `MutationLayoutSHOULDREMOVE` satisfies this by construction, `.layout` is
a single attribute, and no site chains a new `MutationLayoutSHOULDREMOVE`
onto a target that already carries one:

| Site | File | Target |
|---|---|---|
| `_insert_copy_op` | `coarse_tile.py` | full buffer (copy-out) |
| `_insert_combine_op` | `coarse_tile.py` | `accum_full`/`accum_tile` (per-tile combine) |
| `_insert_reduction_copy_op` | `coarse_tile.py` | `accum_full` (nested-tiling copy-out) |
| fill op inside `_propagate_tiled_reduction_op` (Pass 2) | `coarse_tile.py` | fill target (identity-value seed) |

This was checked directly against the current codebase and no violation was
found, but the invariant is currently upheld by convention (one assignment
per op, never revisited), not by an assertion or type-level guard. If this
pattern is ever extended to a new call site, it is worth adding an explicit
check rather than relying on the same discipline holding indefinitely.

**A documented-but-unenforced gap.** A comment in `coarse_tile.py` states
that `MutationLayoutSHOULDREMOVE` is incompatible with
`lx_planning` (LX scratchpad placement), the two must never be combined on
the same buffer. There is no code-level guard preventing this combination;
it currently relies entirely on pass-ordering discipline (scratchpad
placement decisions and mutation-target rewrites are kept in separate,
non-overlapping cases by construction) rather than an assertion that would
catch a future regression.

**An open upstream-adjacent TODO.** `plan_span_overflow_tile` in
`span_overflow_hint_analysis.py`
carries its own open question, quoted directly rather than resolved here:

```python
        # TODO: decide whether MutationLayoutSHOULDREMOVE producers need
        # span-overflow planning, or whether they are safe to keep outside this
        # pass as copy-back/mutation intermediates.
```

This appendix does not resolve that TODO; it is flagged here so a reader
investigating a span-overflow-related bug touching a mutation-target buffer
knows this question is already on record as open, not newly discovered.

**Two mechanisms named "propagation", do not conflate them.** The
pass-ordering section above already establishes when each runs; the naming
collision is worth calling out explicitly since both touch
`MutationLayoutSHOULDREMOVE`-adjacent state: `_coarse_tile_common`'s buffer
*propagation* machinery (`_plan_tiling_propagation` plus its three
transformation passes, `_insert_all_read_copy_ops`,
`_insert_all_reduction_ops`, `_insert_all_write_copy_ops`; the last of
these is the pass that *stamps* `MutationLayoutSHOULDREMOVE`, pre-
scheduling, inside `CustomPreSchedulingPasses`, before any `Scheduler`
object exists) is a completely different mechanism from
`propagate_mutation_layouts` (pre-fusion, the first entry in
`CustomPreFusionPasses`'s pass list shown above, it *unwraps*
`MutationLayoutSHOULDREMOVE` back to a real `FixedTiledLayout`, after
`Scheduler.__init__` has already consumed the mutation-marked state).

### Why dependency info never goes stale: no caching

The soundness of "mutate `inner_fn` in place and trust that Inductor sees
the update" rests on one fact: `ComputedBuffer.get_read_writes()`
(`ir.py:4768-4787`) has **no caching decorator**. Contrast this directly with
`get_free_symbol_uses`, defined on the very next lines, which *is*
`@cache_on_self_and_args("ComputedBuffer")`-decorated:

```python
    def get_read_writes(self) -> dependencies.ReadWrites:
        if not isinstance(self.data, (Reduction, Scan, Sort, Pointwise)):
            return dependencies.ReadWrites(
                reads=OrderedSet(),
                writes=OrderedSet(),
                index_exprs=OrderedSet(),
            )

        with patch.object(FlexibleLayout, "allow_indexing", True):
            if self.data.get_reduction_type():
                return extract_read_writes(
                    self.get_store_function(),
                    self.data.get_pointwise_size(),
                    self.data.get_reduction_size(),
                )
            else:
                return extract_read_writes(
                    self.get_store_function(),
                    self.data.get_size(),
                )

    @cache_on_self_and_args("ComputedBuffer")
    def get_free_symbol_uses(
        self, unbacked_only: bool = False
    ) -> OrderedSet[sympy.Symbol]:
        ...
```

`extract_read_writes()` (`dependencies.py:659-693`), for this call path,
where `fn` is `self.get_store_function()`, a `partial`, not a `LoopBody`,
takes the "slow path tracing the function" branch:

```python
    else:
        # Slow path tracing the function
        rw = RecordLoadStore(var_ranges, normalize=normalize)
        with V.set_ops_handler(rw):
            fn(*args, *hidden_args)
        inner = rw.parent_handler
```

Every single call builds a fresh `RecordLoadStore`, installs it via
`V.set_ops_handler`, and literally re-invokes the store function, which
re-invokes `inner_fn`, from scratch. There is no memoized `ReadWrites`
object anywhere in this path that a `coarse_tile.py` rewrite could leave
stale. Mutating `op.data.inner_fn` in place is therefore automatically and
immediately reflected the next time anything calls `get_read_writes()`, and
there is no window in which Inductor's `Scheduler` could observe stale
dependency info, because `SchedulerNode.read_writes` is itself built once,
at `Scheduler.__init__` time, which runs strictly after all of
`coarse_tile.py`'s IR rewriting (`CustomPreSchedulingPasses`, by
construction) has already completed.

`pass_utils.py`'s own comment at the `replace_computed_buffer_body` call
site is the project's own prior articulation of this exact argument: *"Always
wrap the original inner_fn via WrapperHandler; never rebuild index
expressions from scratch (they go stale; see issue #2797)."*

### DCE liveness: why reduction copy-outs survive

`Scheduler.dead_node_elimination` (`scheduler.py:3528-3567`) is a single
reverse-topological-order linear sweep, not a separate reachability
analysis:

```python
    def dead_node_elimination(self) -> None:
        """
        Remove any nodes without users
        """
        if not config.use_dce:
            return

        # self.nodes is in topological order, so by iterating in reverse order
        # we have visited (and potentially removed) all users before visiting a
        # given node.
        updated_nodes = []
        for node in reversed(self.nodes):

            def can_eliminate_user(user: NodeUser) -> bool:
                return user.is_weak or user.get_name() in V.graph.removed_operations

            active_buffers = False
            for buf in node.get_outputs():
                can_eliminate = all(can_eliminate_user(u) for u in buf.users)
                if can_eliminate:
                    log.debug("removed dead buffer: %s", buf.get_name())
                    V.graph.removed_buffers.add(buf.get_name())
                else:
                    active_buffers = True

            can_eliminate = not node.has_side_effects() and not active_buffers
            ...
```

`active_buffers` becomes `True` for a node the instant any one of its output
buffers has a live (non-weak, non-removed) user; `can_eliminate_user`
propagates removal backward as later nodes are dropped in the same reverse
sweep. A node survives exactly when it has side effects, or at least one of
its outputs still has a live user at the point the sweep reaches it.

This runs exactly **once**, inside `Scheduler._init`, at step 8
(`scheduler.py:2953`), strictly **before** `CustomPreFusionPasses` fires
(step 14, `scheduler.py:2966-2967`) and never again afterward in `_init`.
This is the fact that matters for correctness: any liveness protection a
torch-spyre pass wants to apply must already be in place by the time this
sweep runs, not applied afterward, `CustomPreFusionPasses` is too late to
save a node DCE has already dropped.

The real problem this creates: `_propagate_tiled_reduction_op`'s nested
output-dim + reduction-dim tiling (see "Reduction tiling," above) inserts a
copy-out op (`_insert_reduction_copy_op`) that mutates a pre-loop
accumulation buffer (`accum_full`) so its updated value is visible to the
*next outer-tile iteration's* copy-in. That copy-out has no downstream
reader *in the flat scheduler IR that DCE walks, before loop codegen ever
groups it under an `scf.for`*, the buffer it writes is read again only by
that next-iteration copy-in, a cross-iteration read with no representation
at this IR level. The same problem applies to the fill op inside
`_propagate_tiled_reduction_op` that seeds the accumulator with the
reduction's identity value before the loop: its write is only ever "read" by
the next iteration's use of the fill target as an accumulator seed, again
invisible to this IR level. From DCE's perspective both ops' outputs look
like dead buffers with zero live users, and they would be removed despite
being required for correctness, a real bug the project found and fixed.

The fix is a targeted monkeypatch inside `enable_spyre_context` in
`torch_spyre/_inductor/patches.py`:

```python
    # coarse_tile.py's nested output-dim + reduction-dim tiling
    # (_propagate_tiled_reduction_op) inserts a copy-out op
    # (_insert_reduction_copy_op) that mutates a pre-loop accumulation buffer
    # (accum_full) so its updated value is visible to the NEXT outer-tile
    # iteration's copy-in. That cross-iteration read has no representation in
    # the single-pass, pre-unroll IR the scheduler's own dead_node_elimination
    # walks, so a copy-out with no other downstream reader looks dead and is
    # removed, even though it is required for correctness. Mark such ops
    # with _coarse_tile_force_live (see _insert_reduction_copy_op) and force
    # SchedulerNode.has_side_effects() to report True for them, mirroring how
    # upstream itself protects effectful FallbackKernels from the same DCE
    # pass (torch/_inductor/lowering.py, effectful op handling).
    old_scheduler_node_has_side_effects = SchedulerNode.has_side_effects

    def _spyre_scheduler_node_has_side_effects(self: SchedulerNode) -> bool:
        if getattr(self.node, "_coarse_tile_force_live", False):
            return True
        return old_scheduler_node_has_side_effects(self)

    SchedulerNode.has_side_effects = _spyre_scheduler_node_has_side_effects
```

The patch's own comment already draws the right analogy: this is the same
technique upstream Inductor uses to keep effectful `FallbackKernel`s (ops
with observable side effects but no reader) alive across the same DCE pass,
`has_side_effects()` is precisely the escape hatch DCE consults
(`can_eliminate = not node.has_side_effects() and not active_buffers`,
quoted above) for exactly this situation.

The patch's scope is narrow, which matters for developer confidence that it
cannot mask an unrelated bug elsewhere: it patches `SchedulerNode.
has_side_effects` specifically, not `BaseSchedulerNode`, not
`ExternKernelSchedulerNode`, not `FusedSchedulerNode`, and even for
`SchedulerNode` it falls through unchanged to the original (`@cache_on_self`-
decorated) implementation (`scheduler.py:1818-1823`) for every node except
the ones explicitly stamped. The `_coarse_tile_force_live` attribute is
stamped at exactly two sites, both in `coarse_tile.py`: inside
`_insert_reduction_copy_op`, and on the fill buffer inside
`_propagate_tiled_reduction_op`.

### Summary: invariant-by-invariant soundness table

This table is additive to the [Invariants and failure modes](#invariants-and-failure-modes)
section above, not a replacement for it, that section covers loop-structure
invariants (contiguity, consistent `loop_count`, pass ordering); this one
covers the IR-rewrite mechanism this appendix describes.

| Inductor invariant | Where enforced upstream | How torch-spyre's rewiring respects it |
|---|---|---|
| Dependencies must reflect `inner_fn` | `get_read_writes()` re-traces every call, no cache (`ir.py:4768`) | No caching exists to go stale; wrap-in-place is automatically observed |
| ≤1 mutation target per op | `assert` at `scheduler.py:3337` | Every `MutationLayoutSHOULDREMOVE` call site assigns exactly one; `.layout` is a single attribute, never chained |
| Mutated buffers must not be silently inlined | `mark_buffer_mutated` called unconditionally in the constructor (`ir.py:4383`) | Constructor call fires on every instantiation, before `make_loader()` can ever see a stale view |
| Dead nodes are pruned before codegen | `dead_node_elimination`, `scheduler.py:3528`, runs once, before `CustomPreFusionPasses` | `_coarse_tile_force_live` + patched `has_side_effects()` (in `patches.py`) protects the two reduction copy-out/fill sites that need it |
| Loop-group contiguity after scheduling | (existing invariant, cross-referenced only) | See [Contiguity invariant](#invariants-and-failure-modes) above |
