module digital_clock
	# (parameter FREQUENCY)
	(
		input clk, 
		output logic[8:0] seconds
	);

	logic [24:0] cycles;

	always @ (posedge clk) begin
		if (cycles == 
	end 

endmodule
