Release 14.5 par P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

gyrator::  Tue Nov 15 18:47:49 2016

par -w -intstyle ise -ol high -mt off ADC_CTRL_map.ncd ADC_CTRL.ncd
ADC_CTRL.pcf 


Constraints file: ADC_CTRL.pcf.
Loading device for application Rf_Device from file '6slx150.nph' in environment
/media/storage/opt/xilinx/14.5/ISE_DS/ISE/.
   "ADC_CTRL" is an NCD, version 3.2, device xc6slx150, package fgg484, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx150' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-03-26".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,378 out of 184,304    1%
    Number used as Flip Flops:               1,250
    Number used as Latches:                    128
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        904 out of  92,152    1%
    Number used as logic:                      845 out of  92,152    1%
      Number using O6 output only:             458
      Number using O5 output only:             121
      Number using O5 and O6:                  266
      Number used as ROM:                        0
    Number used as Memory:                       2 out of  21,680    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             2
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     57
      Number with same-slice register load:     47
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   747 out of  23,038    3%
  Number of MUXCYs used:                       208 out of  46,076    1%
  Number of LUT Flip Flop pairs used:        1,479
    Number with an unused Flip Flop:           203 out of   1,479   13%
    Number with an unused LUT:                 575 out of   1,479   38%
    Number of fully used LUT-FF pairs:         701 out of   1,479   47%
    Number of slice register sites lost
      to control set restrictions:               0 out of 184,304    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       109 out of     338   32%
    Number of LOCed IOBs:                      109 out of     109  100%
    IOB Flip Flops:                              4
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        31 out of     268   11%
  Number of RAMB8BWERs:                          0 out of     536    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of      12   16%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   4 out of     586    1%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                    4
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         4 out of     586    1%
    Number used as IODELAY2s:                    4
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                   4 out of     586    1%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:2802 - Read 132 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these
   constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal SPI_ADC_MISO_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal GPIO1_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal GPIO2_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 9549 unrouted;      REAL time: 8 secs 

Phase  2  : 6130 unrouted;      REAL time: 13 secs 

Phase  3  : 1751 unrouted;      REAL time: 16 secs 

Phase  4  : 1751 unrouted; (Setup:8197, Hold:9180, Component Switching Limit:0)     REAL time: 19 secs 

Updating file: ADC_CTRL.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:8179, Hold:9162, Component Switching Limit:0)     REAL time: 22 secs 

Phase  6  : 0 unrouted; (Setup:8179, Hold:9162, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: ADC_CTRL.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:8179, Hold:9162, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:8179, Hold:9162, Component Switching Limit:0)     REAL time: 34 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 3 connections.The router will continue and try to fix it 
	DIGIF_SER_RST_DLY<3>:DMUX -> DIGIF_INST/Mcount_falling_edge_process.preamble_counter_val:D1 -3132
	DIGIF_SER_RST_DLY<3>:DMUX -> I_BIT_SLIP_POS_AUTO<1>:C2 -2570
	DIGIF_SER_RST_DLY<3>:DMUX -> I_BIT_SLIP_POS_AUTO<1>:A1 -2485


Phase  9  : 0 unrouted; (Setup:8179, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase 10  : 0 unrouted; (Setup:8179, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 
Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           CLOCK_100 |  BUFGMUX_X2Y3| No   |   63 |  0.276     |  1.364      |
+---------------------+--------------+------+------+------------+-------------+
|    CLOCK_DESER_WORD |  BUFGMUX_X2Y4| No   |  122 |  0.273     |  1.358      |
+---------------------+--------------+------+------+------------+-------------+
|             FX3_CLK |  BUFGMUX_X2Y2| No   |  106 |  0.825     |  1.912      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/T_ |              |      |      |            |             |
|SERIAL_INST/BASIC_UA |              |      |      |            |             |
|RT_INST/tx_state_rea |              |      |      |            |             |
|             dy_BUFG | BUFGMUX_X2Y10| No   |   36 |  0.155     |  1.247      |
+---------------------+--------------+------+------+------------+-------------+
|    CLOCK_DESER_4BIT |  BUFGMUX_X2Y1| No   |   43 |  0.369     |  1.462      |
+---------------------+--------------+------+------+------------+-------------+
|      CLOCK_100_PCLK | BUFGMUX_X3Y13| No   |    2 |  0.000     |  1.910      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_SCK |              |      |      |            |             |
|               _BUFG | BUFGMUX_X2Y12| No   |  191 |  0.158     |  1.254      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         2]_AND_48_o |         Local|      |    2 |  0.000     |  0.570      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         4]_AND_64_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         6]_AND_80_o |         Local|      |    2 |  0.000     |  0.819      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         8]_AND_16_o |         Local|      |    2 |  0.000     |  0.679      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|         1]_AND_10_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|          2]_AND_8_o |         Local|      |    2 |  0.000     |  0.559      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[10 |              |      |      |            |             |
|         ]_AND_235_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         3]_AND_46_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         5]_AND_62_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|          3]_AND_6_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[13 |              |      |      |            |             |
|         ]_AND_229_o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|              LSBDAT |         Local|      |    1 |  0.000     |  4.420      |
+---------------------+--------------+------+------+------------+-------------+
|      LSBDAT_INV_2_o |         Local|      |    1 |  0.000     |  4.443      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|          4]_AND_4_o |         Local|      |    2 |  0.000     |  0.747      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[22 |              |      |      |            |             |
|         ]_AND_211_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[1] |              |      |      |            |             |
|          _AND_253_o |         Local|      |    2 |  0.000     |  0.731      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         9]_AND_14_o |         Local|      |    2 |  0.000     |  0.845      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        0]_AND_172_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|          5]_AND_2_o |         Local|      |    2 |  0.000     |  0.815      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[25 |              |      |      |            |             |
|         ]_AND_205_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[17 |              |      |      |            |             |
|         ]_AND_221_o |         Local|      |    2 |  0.000     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[4] |              |      |      |            |             |
|          _AND_247_o |         Local|      |    2 |  0.000     |  0.683      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        3]_AND_166_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        0]_AND_132_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|         ]_AND_190_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|              MSBDAT |         Local|      |    1 |  0.000     |  4.892      |
+---------------------+--------------+------+------+------------+-------------+
|      MSBDAT_INV_4_o |         Local|      |    1 |  0.000     |  4.703      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|         7]_AND_98_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        3]_AND_126_o |         Local|      |    2 |  0.000     |  0.728      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        5]_AND_142_o |         Local|      |    2 |  0.000     |  0.558      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|         ]_AND_184_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         0]_AND_92_o |         Local|      |    2 |  0.000     |  0.559      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        8]_AND_136_o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|    CLOCK_DESER_1BIT |         Local|      |   23 |  0.192     |  0.978      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        5]_AND_102_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         ]_AND_178_o |         Local|      |    2 |  0.000     |  0.748      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         2]_AND_28_o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         4]_AND_44_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         6]_AND_60_o |         Local|      |    2 |  0.000     |  0.748      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|         8]_AND_96_o |         Local|      |    2 |  0.000     |  0.721      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         1]_AND_90_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         3]_AND_26_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         5]_AND_42_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[11 |              |      |      |            |             |
|         ]_AND_233_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         7]_AND_78_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|         9]_AND_94_o |         Local|      |    2 |  0.000     |  0.874      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         0]_AND_72_o |         Local|      |    2 |  0.000     |  0.724      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[14 |              |      |      |            |             |
|         ]_AND_227_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[2] |              |      |      |            |             |
|          _AND_251_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        1]_AND_170_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         4]_AND_24_o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         6]_AND_40_o |         Local|      |    2 |  0.000     |  0.679      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[26 |              |      |      |            |             |
|         ]_AND_203_o |         Local|      |    2 |  0.000     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[5] |              |      |      |            |             |
|          _AND_245_o |         Local|      |    2 |  0.000     |  0.729      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        1]_AND_130_o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        2]_AND_148_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        4]_AND_164_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/Mcount_s |              |      |      |            |             |
|piclkgen.sck_counter |              |      |      |            |             |
|                _val |         Local|      |   10 |  1.356     |  3.049      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[8] |              |      |      |            |             |
|          _AND_239_o |         Local|      |    2 |  0.000     |  0.683      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        2]_AND_108_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        4]_AND_124_o |         Local|      |    2 |  0.000     |  0.815      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        6]_AND_140_o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        7]_AND_158_o |         Local|      |    2 |  0.000     |  0.679      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         ]_AND_182_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        6]_AND_100_o |         Local|      |    2 |  0.000     |  0.779      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        7]_AND_118_o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        9]_AND_134_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         ]_AND_176_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         8]_AND_76_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         1]_AND_70_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         5]_AND_22_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/CLOCK_D |              |      |      |            |             |
|          IV_REG<16> |         Local|      |    9 |  1.263     |  2.812      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         7]_AND_58_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         9]_AND_74_o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         0]_AND_52_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         6]_AND_20_o |         Local|      |    2 |  0.000     |  0.721      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[20 |              |      |      |            |             |
|         ]_AND_215_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[12 |              |      |      |            |             |
|         ]_AND_231_o |         Local|      |    2 |  0.000     |  0.871      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         2]_AND_88_o |         Local|      |    2 |  0.000     |  0.779      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[15 |              |      |      |            |             |
|         ]_AND_225_o |         Local|      |    2 |  0.000     |  0.729      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[23 |              |      |      |            |             |
|         ]_AND_209_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[30 |              |      |      |            |             |
|         ]_AND_195_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        0]_AND_152_o |         Local|      |    2 |  0.000     |  1.097      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         8]_AND_56_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[18 |              |      |      |            |             |
|         ]_AND_219_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[27 |              |      |      |            |             |
|         ]_AND_201_o |         Local|      |    2 |  0.000     |  0.726      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[6] |              |      |      |            |             |
|          _AND_243_o |         Local|      |    2 |  0.000     |  0.819      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         1]_AND_50_o |         Local|      |    2 |  0.000     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        3]_AND_146_o |         Local|      |    2 |  0.000     |  0.306      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        5]_AND_162_o |         Local|      |    2 |  0.000     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        0]_AND_112_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|         ]_AND_188_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[28 |              |      |      |            |             |
|         ]_AND_199_o |         Local|      |    2 |  0.000     |  0.845      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[9] |              |      |      |            |             |
|          _AND_237_o |         Local|      |    2 |  0.000     |  0.947      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        8]_AND_156_o |         Local|      |    2 |  0.000     |  0.679      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        3]_AND_106_o |         Local|      |    2 |  0.000     |  0.617      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        5]_AND_122_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         ]_AND_180_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        8]_AND_116_o |         Local|      |    2 |  0.000     |  0.819      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|         ]_AND_174_o |         Local|      |    2 |  0.000     |  0.570      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         3]_AND_86_o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         7]_AND_38_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         9]_AND_54_o |         Local|      |    2 |  0.000     |  0.573      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         0]_AND_32_o |         Local|      |    2 |  0.000     |  0.779      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         2]_AND_68_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         4]_AND_84_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         8]_AND_36_o |         Local|      |    2 |  0.000     |  0.779      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         1]_AND_30_o |         Local|      |    2 |  0.000     |  0.721      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[21 |              |      |      |            |             |
|         ]_AND_213_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[31 |              |      |      |            |             |
|         ]_AND_193_o |         Local|      |    2 |  0.000     |  0.819      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[24 |              |      |      |            |             |
|         ]_AND_207_o |         Local|      |    2 |  0.000     |  1.190      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[16 |              |      |      |            |             |
|         ]_AND_223_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[3] |              |      |      |            |             |
|          _AND_249_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        1]_AND_150_o |         Local|      |    2 |  0.000     |  0.473      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        2]_AND_168_o |         Local|      |    2 |  0.000     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[19 |              |      |      |            |             |
|         ]_AND_217_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[7] |              |      |      |            |             |
|          _AND_241_o |         Local|      |    2 |  0.000     |  0.845      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         3]_AND_66_o |         Local|      |    2 |  0.000     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         5]_AND_82_o |         Local|      |    2 |  0.000     |  0.617      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        1]_AND_110_o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        2]_AND_128_o |         Local|      |    2 |  0.000     |  0.473      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        4]_AND_144_o |         Local|      |    2 |  0.000     |  0.721      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        6]_AND_160_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|         ]_AND_186_o |         Local|      |    2 |  0.000     |  0.617      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[29 |              |      |      |            |             |
|         ]_AND_197_o |         Local|      |    2 |  0.000     |  0.633      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         7]_AND_18_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         9]_AND_34_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        4]_AND_104_o |         Local|      |    2 |  0.000     |  0.302      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        6]_AND_120_o |         Local|      |    2 |  0.000     |  0.725      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        7]_AND_138_o |         Local|      |    2 |  0.000     |  0.679      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        9]_AND_154_o |         Local|      |    2 |  0.000     |  0.679      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|         0]_AND_12_o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        9]_AND_114_o |         Local|      |    2 |  0.000     |  0.819      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
| I_CORE_INST/SPI_SCK |         Local|      |   65 |  3.711     |  4.771      |
+---------------------+--------------+------+------+------------+-------------+
|        IO_CLK_BANK0 |         Local|      |    8 |  0.029     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 8179 (Setup: 8179, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_RESET = PERIOD TIMEGRP "RESET" 10 ns H | SETUP       |    -4.198ns|    18.396ns|       2|        8179
  IGH 50%                                   | HOLD        |     0.242ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PL | SETUP       |     0.592ns|     8.816ns|       0|           0
  L_250_INST_clk0" TS_CLOCK HIGH 50%        | HOLD        |     0.379ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLO | SETUP       |     1.011ns|    15.956ns|       0|           0
  CK_DESER_1BIT" TS_CLOCK / 0.5 HIGH        | HOLD        |     0.392ns|            |       0|           0
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     1.647ns|     8.353ns|       0|           0
  DATA_TX_57_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.555ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_57_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     1.946ns|     8.054ns|       0|           0
  DATA_TX_58_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.310ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_58_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.159ns|     7.841ns|       0|           0
  DATA_TX_65_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.384ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_65_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.296ns|     7.704ns|       0|           0
  DATA_TX_56_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.301ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_56_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.412ns|     7.588ns|       0|           0
  DATA_TX_66_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.632ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_66_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.459ns|     7.541ns|       0|           0
  DATA_TX_64_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.347ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_64_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGR | SETUP       |     2.505ns|    29.933ns|       0|           0
  P "PLL_DESER_INST_clkout2" TS_CLOCK /     | HOLD        |     0.342ns|            |       0|           0
       0.166666667 HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.620ns|     7.380ns|       0|           0
  DATA_TX_50_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.261ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_50_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.648ns|     7.352ns|       0|           0
  DATA_TX_59_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     0.805ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_59_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.651ns|     7.349ns|       0|           0
  DATA_TX_67_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.229ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_67_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     2.655ns|     7.345ns|       0|           0
  DATA_TX_60_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.223ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_60_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.656ns|     7.344ns|       0|           0
  DATA_TX_55_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.371ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_55_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     2.733ns|     7.267ns|       0|           0
  ATA_TX_31_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.165ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_31_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.877ns|     7.123ns|       0|           0
  DATA_TX_68_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.925ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_68_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     2.973ns|     7.027ns|       0|           0
  DATA_TX_49_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     0.954ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_49_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.012ns|     6.988ns|       0|           0
  DATA_TX_48_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.207ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_48_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.171ns|     6.829ns|       0|           0
  DATA_TX_47_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.458ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_47_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.182ns|     6.818ns|       0|           0
  DATA_TX_1_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.701ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_1_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.204ns|     6.796ns|       0|           0
  DATA_TX_53_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.187ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_53_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.224ns|     6.776ns|       0|           0
  DATA_TX_54_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.435ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_54_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.235ns|     6.765ns|       0|           0
  DATA_TX_31_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.732ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_31_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.256ns|     6.744ns|       0|           0
  DATA_TX_63_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.147ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_63_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.287ns|     6.713ns|       0|           0
  DATA_TX_61_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.182ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_61_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.428ns|     6.572ns|       0|           0
  DATA_TX_45_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.362ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_45_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     3.430ns|     6.570ns|       0|           0
  ATA_TX_1_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.057ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_1_LDC" TS_RESET         DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.489ns|     6.511ns|       0|           0
  DATA_TX_62_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.152ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_62_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.495ns|     6.505ns|       0|           0
  DATA_TX_86_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.034ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_86_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.530ns|     6.470ns|       0|           0
  DATA_TX_26_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.692ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_26_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.534ns|     6.466ns|       0|           0
  DATA_TX_44_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.484ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_44_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.538ns|     6.462ns|       0|           0
  DATA_TX_7_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.199ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_7_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     3.553ns|     6.447ns|       0|           0
  ATA_TX_18_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.457ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_18_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.571ns|     6.429ns|       0|           0
  DATA_TX_51_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.375ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_51_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.591ns|     6.409ns|       0|           0
  DATA_TX_8_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.343ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_8_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     3.600ns|     6.400ns|       0|           0
  ATA_TX_24_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.705ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_24_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.634ns|     6.366ns|       0|           0
  DATA_TX_91_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.757ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_91_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.661ns|     6.339ns|       0|           0
  DATA_TX_85_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.071ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_85_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     3.661ns|     6.339ns|       0|           0
  ATA_TX_30_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.197ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_30_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.710ns|     6.290ns|       0|           0
  DATA_TX_29_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.304ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_29_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.713ns|     6.287ns|       0|           0
  DATA_TX_28_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.401ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_28_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.713ns|     6.287ns|       0|           0
  DATA_TX_2_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.625ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_2_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.743ns|     6.257ns|       0|           0
  DATA_TX_36_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.406ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_36_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.758ns|     6.242ns|       0|           0
  DATA_TX_52_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.844ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_52_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.761ns|     6.239ns|       0|           0
  DATA_TX_92_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.500ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_92_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.779ns|     6.221ns|       0|           0
  DATA_TX_46_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.547ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_46_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     3.789ns|     6.211ns|       0|           0
  ATA_TX_9_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.354ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_9_LDC" TS_RESET         DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.790ns|     6.210ns|       0|           0
  DATA_TX_34_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.043ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_34_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.797ns|     6.203ns|       0|           0
  DATA_TX_30_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.558ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_30_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     3.801ns|     6.199ns|       0|           0
  ATA_TX_2_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.122ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_2_LDC" TS_RESET         DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.810ns|     6.190ns|       0|           0
  DATA_TX_69_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.600ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_69_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.819ns|     6.181ns|       0|           0
  DATA_TX_12_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.540ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_12_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     3.843ns|     6.157ns|       0|           0
  ATA_TX_7_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.388ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_7_LDC" TS_RESET         DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.862ns|     6.138ns|       0|           0
  DATA_TX_84_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.264ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_84_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.865ns|     6.135ns|       0|           0
  DATA_TX_87_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.182ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_87_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.883ns|     6.117ns|       0|           0
  DATA_TX_37_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.339ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_37_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     3.907ns|     6.093ns|       0|           0
  ATA_TX_19_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.289ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_19_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     3.909ns|     6.091ns|       0|           0
  ATA_TX_26_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.087ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_26_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     3.924ns|     6.076ns|       0|           0
  ATA_TX_3_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.041ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_3_LDC" TS_RESET         DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.966ns|     6.034ns|       0|           0
  DATA_TX_41_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.155ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_41_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.983ns|     6.017ns|       0|           0
  DATA_TX_11_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.144ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_11_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.994ns|     6.006ns|       0|           0
  DATA_TX_95_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.137ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_95_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     3.999ns|     6.001ns|       0|           0
  ATA_TX_17_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.054ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_17_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.006ns|     5.994ns|       0|           0
  DATA_TX_20_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.021ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_20_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.013ns|     5.987ns|       0|           0
  DATA_TX_22_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.551ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_22_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.015ns|     5.985ns|       0|           0
  DATA_TX_88_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.375ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_88_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.036ns|     5.964ns|       0|           0
  DATA_TX_38_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.295ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_38_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.040ns|     5.960ns|       0|           0
  ATA_TX_28_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.372ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_28_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.046ns|     5.954ns|       0|           0
  DATA_TX_35_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.108ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_35_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.050ns|     5.950ns|       0|           0
  DATA_TX_32_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.192ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_32_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.055ns|     5.945ns|       0|           0
  ATA_TX_8_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.745ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_8_LDC" TS_RESET         DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.058ns|     5.942ns|       0|           0
  DATA_TX_70_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.335ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_70_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.061ns|     5.939ns|       0|           0
  DATA_TX_43_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.084ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_43_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.070ns|     5.930ns|       0|           0
  DATA_TX_27_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.138ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_27_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.094ns|     5.906ns|       0|           0
  ATA_TX_10_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.269ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_10_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.118ns|     5.882ns|       0|           0
  DATA_TX_6_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.262ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_6_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.118ns|     5.882ns|       0|           0
  DATA_TX_10_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     0.999ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_10_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.121ns|     5.879ns|       0|           0
  ATA_TX_25_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.338ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_25_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.126ns|     5.874ns|       0|           0
  ATA_TX_4_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.228ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_4_LDC" TS_RESET         DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.129ns|     5.871ns|       0|           0
  DATA_TX_9_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.030ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_9_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.146ns|     5.854ns|       0|           0
  ATA_TX_29_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.490ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_29_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.168ns|     5.832ns|       0|           0
  DATA_TX_93_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.372ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_93_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.170ns|     5.830ns|       0|           0
  ATA_TX_16_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.256ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_16_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.210ns|     5.790ns|       0|           0
  DATA_TX_39_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.215ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_39_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.254ns|     5.746ns|       0|           0
  DATA_TX_89_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.165ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_89_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.254ns|     5.746ns|       0|           0
  DATA_TX_33_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.070ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_33_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.259ns|     5.741ns|       0|           0
  DATA_TX_23_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.218ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_23_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.262ns|     5.738ns|       0|           0
  DATA_TX_42_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.157ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_42_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.323ns|     5.677ns|       0|           0
  DATA_TX_94_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.397ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_94_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.326ns|     5.674ns|       0|           0
  ATA_TX_20_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.683ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_20_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     4.328ns|     5.672ns|       0|           0
  ATA_TX_27_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.420ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_27_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.333ns|     5.667ns|       0|           0
  DATA_TX_75_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.341ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_75_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.367ns|     5.633ns|       0|           0
  ATA_TX_23_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     2.015ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_23_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     4.372ns|     5.628ns|       0|           0
  ATA_TX_6_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     0.933ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_6_LDC" TS_RESET         DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.376ns|     5.624ns|       0|           0
  ATA_TX_22_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.714ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_22_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.397ns|     5.603ns|       0|           0
  ATA_TX_14_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.094ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_14_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.425ns|     5.575ns|       0|           0
  DATA_TX_40_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.381ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_40_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.442ns|     5.558ns|       0|           0
  DATA_TX_5_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.430ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_5_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.449ns|     5.551ns|       0|           0
  ATA_TX_11_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.569ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_11_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.456ns|     5.544ns|       0|           0
  DATA_TX_16_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.091ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_16_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.477ns|     5.523ns|       0|           0
  DATA_TX_19_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     0.944ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_19_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.497ns|     5.503ns|       0|           0
  ATA_TX_21_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.631ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_21_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.500ns|     5.500ns|       0|           0
  DATA_TX_13_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.091ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_13_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.505ns|     5.495ns|       0|           0
  DATA_TX_21_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.094ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_21_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.519ns|     5.481ns|       0|           0
  DATA_TX_17_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.352ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_17_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.525ns|     5.475ns|       0|           0
  DATA_TX_90_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.233ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_90_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     4.527ns|     5.473ns|       0|           0
  ATA_TX_5_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.249ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_5_LDC" TS_RESET         DATAPATHON |             |            |            |        |            
  LY                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     4.528ns|     5.472ns|       0|           0
  ATA_TX_15_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.226ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_15_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     4.591ns|     5.409ns|       0|           0
  ATA_TX_12_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.303ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_12_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.598ns|     5.402ns|       0|           0
  DATA_TX_24_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.628ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_24_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.616ns|     5.384ns|       0|           0
  DATA_TX_74_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.229ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_74_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.628ns|     5.372ns|       0|           0
  DATA_TX_71_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.357ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_71_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns H | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.710ns|     5.290ns|       0|           0
  DATA_TX_4_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.402ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_4_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.740ns|     5.260ns|       0|           0
  DATA_TX_25_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.417ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_25_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.825ns|     5.175ns|       0|           0
  DATA_TX_3_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.148ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_3_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.829ns|     5.171ns|       0|           0
  DATA_TX_72_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.385ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_72_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.835ns|     5.165ns|       0|           0
  DATA_TX_18_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.061ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_18_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.854ns|     5.146ns|       0|           0
  DATA_TX_81_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.565ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_81_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.934ns|     5.066ns|       0|           0
  ATA_TX_13_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.063ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_13_LDC" TS_RESET         DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.943ns|     5.057ns|       0|           0
  DATA_TX_83_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.120ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_83_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     4.961ns|     5.039ns|       0|           0
  DATA_TX_82_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.268ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_82_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.967ns|     5.033ns|       0|           0
  DATA_TX_79_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.396ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_79_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.985ns|     5.015ns|       0|           0
  DATA_TX_80_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.223ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_80_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     5.031ns|     4.969ns|       0|           0
  DATA_TX_77_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.445ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_77_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     5.127ns|     4.873ns|       0|           0
  DATA_TX_14_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     0.814ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_14_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     5.169ns|     4.831ns|       0|           0
  DATA_TX_15_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.208ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_15_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     5.174ns|     4.826ns|       0|           0
  DATA_TX_78_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.302ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_78_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     5.194ns|     4.806ns|       0|           0
  DATA_TX_76_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.505ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_76_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     5.255ns|     4.745ns|       0|           0
  DATA_TX_73_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.404ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_73_LDC" TS_RESET         DATAPA |             |            |            |        |            
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGR | SETUP       |    74.654ns|     5.346ns|       0|           0
  P "PLL_DESER_INST_clkout1" TS_CLOCK /     | HOLD        |     0.409ns|            |       0|           0
       0.125 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      5.340ns|      8.816ns|            0|            0|            0|         5342|
| TS_PLL_250_INST_clk0          |     10.000ns|      8.816ns|          N/A|            0|            0|          855|            0|
| TS_PLL_DESER_INST_clkout1     |     80.000ns|      5.346ns|          N/A|            0|            0|          855|            0|
| TS_CLOCK_DESER_1BIT           |     20.000ns|     15.956ns|          N/A|            0|            0|          247|            0|
| TS_PLL_DESER_INST_clkout2     |     60.000ns|     29.933ns|          N/A|            0|            0|         3385|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RESET
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RESET                       |     10.000ns|     18.396ns|      8.353ns|            2|            0|          665|          756|
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.006ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_95_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.677ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_94_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.832ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_93_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.239ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_92_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.366ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_91_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.475ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_90_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.746ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_89_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.985ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_88_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.135ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_87_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.505ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_86_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.339ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_85_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.138ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_84_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.057ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_83_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.039ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_82_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.146ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_81_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.015ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_80_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.033ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_79_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.826ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_78_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.969ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_77_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.806ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_76_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.667ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_75_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.384ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_74_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.745ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_73_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.171ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_72_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.372ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_71_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.942ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_70_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.190ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_69_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.123ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_68_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.349ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_67_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.588ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_66_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.841ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_65_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.541ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_64_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.744ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_63_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.511ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_62_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.713ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_61_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.345ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_60_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.352ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_59_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      8.054ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_58_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      8.353ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_57_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.704ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_56_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.344ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_55_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.776ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_54_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.796ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_53_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.242ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_52_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.429ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_51_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.380ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_50_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.027ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_49_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.988ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_48_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.829ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_47_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.221ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_46_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.572ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_45_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.466ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_44_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.939ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_43_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.738ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_42_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.034ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_41_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.575ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_40_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.790ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_39_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.964ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_38_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.117ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_37_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.257ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_36_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.954ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_35_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.210ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_34_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.746ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_33_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.950ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_32_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.765ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_31_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.203ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_30_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.290ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_29_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.287ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_28_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.930ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_27_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.470ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_26_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.260ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_25_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.402ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_24_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.741ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_23_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.987ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_22_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.495ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_21_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.994ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_20_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.523ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_19_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.165ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_18_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.481ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_17_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.544ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_16_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.831ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_15_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.873ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_14_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.500ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_13_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.181ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_12_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.017ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_11_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.882ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_10_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.871ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_9_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.409ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_8_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.462ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_7_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.882ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_6_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.558ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_5_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.290ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_4_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.175ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_3_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.287ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_2_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.818ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_1_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      7.267ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_31_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.339ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_30_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.854ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_29_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.960ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_28_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.672ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_27_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.091ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_26_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.879ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_25_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.400ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_24_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.633ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_23_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.624ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_22_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.503ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_21_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.674ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_20_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.093ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_19_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.447ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_18_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.001ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_17_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.830ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_16_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.472ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_15_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.603ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_14_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.066ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_13_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.409ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_12_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.551ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_11_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.906ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_10_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.211ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_9_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.945ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_8_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.157ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_7_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.628ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_6_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.473ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_5_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.874ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_4_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.076ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_3_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.199ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_2_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.570ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_1_LDC       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 36 secs 
Total CPU time to PAR completion: 36 secs 

Peak Memory Usage:  974 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 2 errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 1

Writing design to file ADC_CTRL.ncd



PAR done!
