\doxysection{TPI\+\_\+\+Type Struct Reference}
\label{struct_t_p_i___type}\index{TPI\_Type@{TPI\_Type}}


Structure type to access the Trace Port Interface Register (TPI).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ SSPSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CSPSR}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [2U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ACPR}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [55U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ SPPR}
\item 
uint32\+\_\+t \textbf{ RESERVED2} [131U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ FFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FFCR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ PSCR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [809U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ LAR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ LSR}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [4U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ TYPE}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ DEVTYPE}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ TRIGGER}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ITFTTD0}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ITATBCTR2}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ITATBCTR0}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ITFTTD1}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ITCTRL}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [39U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CLAIMSET}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CLAIMCLR}
\item 
uint32\+\_\+t \textbf{ RESERVED7} [8U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ DEVID}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ FSCR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ FIFO0}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ITATBCTR2}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ FIFO1}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Trace Port Interface Register (TPI). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mbl.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mml.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm23.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm3.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm33.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm4.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm7.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
