{
    "meta": {
        "version": 2,
        "flow": [
            "Yosys.JsonHeader",
            "Yosys.Synthesis",
            "OpenROAD.CheckSDCFiles",
            "OpenROAD.Floorplan",
            "Odb.ManualMacroPlacement",
            "Odb.ApplyDEFTemplate",
            "OpenROAD.GlobalPlacement",
            "OpenROAD.GeneratePDN",
            "OpenROAD.DetailedPlacement",
            "OpenROAD.GlobalRouting",
            "OpenROAD.DetailedRouting",
            "CustomApplyDEFTemplate.CustomApplyDEFTemplate",
            "Checker.TrDRC",
            "Odb.ReportWireLength",
            "Checker.WireLength",
            "OpenROAD.RCX",
            "OpenROAD.STAPostPNR",
            "Magic.StreamOut",
            "KLayout.StreamOut",
            "Magic.WriteLEF",
            "KLayout.XOR",
            "Checker.XOR",
            "Magic.DRC",
            "Checker.MagicDRC",
            "Magic.SpiceExtraction",
            "Checker.IllegalOverlap",
            "Netgen.LVS",
            "Checker.LVS"
        ]
    },
    "DESIGN_NAME": "openframe_project_wrapper",
    "VERILOG_DEFINES": [
        "PnR"
    ],
    "VERILOG_FILES": [
        "dir::/../../verilog/rtl/openframe_project_netlists.v",
        "dir::/../../verilog/rtl/openframe_project_wrapper.v"
    ],
    "SYNTH_ELABORATE_ONLY": true,
    "FP_PDN_ENABLE_RAILS": false,
    "DRT_THREADS": 16,
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "gpio_in[0]",
    "PDN_MACRO_CONNECTIONS": [
        "mprj vccd1 vssd1 vccd1 vssd1"
    ],
    "MAGIC_DEF_LABELS": false,
    "MACROS": {
        "mprj": {
            "gds": [
                "dir::/../../gds/user_proj_timer.gds"
            ],
            "lef": [
                "dir::/../../lef/user_proj_timer.lef"
            ],
            "instances": {
                "mprj": {
                    "location": [
                        2850,
                        235
                    ],
                    "orientation": "FN"
                }
            },
            "nl": [
                "dir::/../../verilog/gl/user_proj_timer.v"
            ]
        },
        "vccd1_connection": {
            "gds": [
                "dir::/../../gds/vccd1_connection.gds"
            ],
            "lef": [
                "dir::/../../lef/vccd1_connection.lef"
            ],
            "instances": {
                "vccd1_connection": {
                    "location": [
                        3122.515,
                        4327.515
                    ],
                    "orientation": "N"
                }
            },
            "nl": [
                "dir::/../../verilog/gl/vccd1_connection.v"
            ]
        },
        "vssd1_connection": {
            "gds": [
                "dir::/../../gds/vssd1_connection.gds"
            ],
            "lef": [
                "dir::/../../lef/vssd1_connection.lef"
            ],
            "instances": {
                "vssd1_connection": {
                    "location": [
                        3122.515,
                        2088.515
                    ],
                    "orientation": "N"
                }
            },
            "nl": [
                "dir::/../../verilog/gl/vssd1_connection.v"
            ]
        }
    },
    "CLOCK_UNCERTAINTY_CONSTRAINT": 0.800,
    "PL_TARGET_DENSITY_PCT": 28,
    "MAX_TRANSITION_CONSTRAINT": 0.750,
    "MAX_FANOUT_CONSTRAINT": 16,
    "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
    "CTS_CLK_MAX_WIRE_LENGTH": 800,
    "HEURISTIC_ANTENNA_THRESHOLD": 220,
    "GRT_ALLOW_CONGESTION": true,
    "GRT_ADJUSTMENT": 0.14,
    "FP_PDN_VPITCH": 60,
    "FP_PDN_HPITCH": 60,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_CHECK_NODES": false,
    "MAGIC_ZEROIZE_ORIGIN": false,
    "FP_SIZING": "absolute",
    "FP_IO_VEXTEND": 4.8,
    "FP_IO_HEXTEND": 4.8,
    "FP_IO_VLENGTH": 2.4,
    "FP_IO_HLENGTH": 2.4,
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": true,
    "FP_PDN_CORE_RING_VWIDTH": 20,
    "FP_PDN_CORE_RING_HWIDTH": 20,
    "FP_PDN_CORE_RING_VOFFSET": -4,
    "FP_PDN_CORE_RING_HOFFSET": -4,
    "FP_PDN_CORE_RING_VSPACING": 2.4,
    "FP_PDN_CORE_RING_HSPACING": 2.4,
    "FP_PDN_VWIDTH": 3.2,
    "FP_PDN_HWIDTH": 3.2,
    "FP_PDN_HSPACING": 26.8,
    "FP_PDN_VSPACING": 26.8,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "FP_TEMPLATE_PINS": [
        "vccd1",
        "vssd1",
        "vccd",
        "vssd",
        "vccd2",
        "vssd2",
        "vssa",
        "vdda",
        "vssa1",
        "vdda1",
        "vssa2",
        "vdda2",
        "vddio",
        "vssio"
    ],
    "VERILOG_POWER_DEFINE": "USE_POWER_PINS",
    "DIE_AREA": "0 0 3166.63 4766.630",
    "CORE_AREA": "40 40 3126.63 4726.630",
    "FP_PDN_CFG": "dir::pdn_cfg.tcl",
    "FP_DEF_TEMPLATE": "dir::fixed_dont_change/openframe_project_wrapper.def"
}
