TimeQuest Timing Analyzer report for lab
Mon Dec 16 11:28:49 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 12. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'
 14. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[17]'
 15. Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 16. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'
 18. Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 19. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 20. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[17]'
 21. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 22. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[17]'
 23. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 24. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 25. Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'
 26. Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'
 29. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 30. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 31. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[17]'
 32. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Propagation Delay
 46. Minimum Propagation Delay
 47. Slow 1200mV 85C Model Metastability Report
 48. Slow 1200mV 0C Model Fmax Summary
 49. Slow 1200mV 0C Model Setup Summary
 50. Slow 1200mV 0C Model Hold Summary
 51. Slow 1200mV 0C Model Recovery Summary
 52. Slow 1200mV 0C Model Removal Summary
 53. Slow 1200mV 0C Model Minimum Pulse Width Summary
 54. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 55. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[17]'
 56. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 58. Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 59. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 61. Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 62. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 63. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[17]'
 64. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 65. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[17]'
 66. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 67. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 68. Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 69. Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
 72. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 73. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 74. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[17]'
 75. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Propagation Delay
 89. Minimum Propagation Delay
 90. Slow 1200mV 0C Model Metastability Report
 91. Fast 1200mV 0C Model Setup Summary
 92. Fast 1200mV 0C Model Hold Summary
 93. Fast 1200mV 0C Model Recovery Summary
 94. Fast 1200mV 0C Model Removal Summary
 95. Fast 1200mV 0C Model Minimum Pulse Width Summary
 96. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 97. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[17]'
 99. Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
100. Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
101. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
103. Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
104. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
105. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[17]'
106. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
107. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
108. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[17]'
109. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
110. Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
111. Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
114. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
115. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
116. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[17]'
117. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
126. Setup Times
127. Hold Times
128. Clock to Output Times
129. Minimum Clock to Output Times
130. Propagation Delay
131. Minimum Propagation Delay
132. Fast 1200mV 0C Model Metastability Report
133. Multicorner Timing Analysis Summary
134. Setup Times
135. Hold Times
136. Clock to Output Times
137. Minimum Clock to Output Times
138. Progagation Delay
139. Minimum Progagation Delay
140. Board Trace Model Assignments
141. Input Transition Times
142. Slow Corner Signal Integrity Metrics
143. Fast Corner Signal Integrity Metrics
144. Setup Transfers
145. Hold Transfers
146. Recovery Transfers
147. Removal Transfers
148. Report TCCS
149. Report RSKM
150. Unconstrained Paths
151. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; lab                                                            ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; lab:inst4|UA:inst100|y[11]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[11] }                        ;
; lab:inst4|UA:inst100|y[17]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[17] }                        ;
; lab:inst4|UA:inst100|y[23]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[23] }                        ;
; lab:inst4|UA:inst100|y[24]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[24] }                        ;
; USBBridge:inst|USBRDn                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|USBRDn }                             ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|Z_ALTERA_SYNTHESIZED }               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 42.66 MHz  ; 42.66 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 163.53 MHz ; 163.53 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -6.727 ; -6.727        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -5.386 ; -180.312      ;
; USBBridge:inst|USBRDn                             ; -5.115 ; -416.206      ;
; lab:inst4|UA:inst100|y[17]                        ; -5.028 ; -5.028        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.370 ; -57.793       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.697 ; -11.440       ;
; USBBridge:inst|USBRDn                             ; 0.041  ; 0.000         ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.000  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 2.449  ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 3.248  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -5.053 ; -5.053        ;
; lab:inst4|UA:inst100|y[17]                        ; -4.079 ; -4.079        ;
; lab:inst4|UA:inst100|y[11]                        ; -3.937 ; -3.937        ;
; lab:inst4|UA:inst100|y[23]                        ; -3.117 ; -3.117        ;
; USBBridge:inst|USBRDn                             ; -2.021 ; -3.629        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.621 ; -6.078        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.086 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.322 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 2.918 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.685 ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 3.931 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 4.913 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[17]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.929  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.480 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -6.727 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 5.760      ;
; -6.533 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 5.566      ;
; -6.203 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.883     ; 5.251      ;
; -6.022 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 5.056      ;
; -5.630 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 4.663      ;
; -5.587 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 4.621      ;
; -5.385 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 4.418      ;
; -5.327 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 4.360      ;
; -5.289 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 4.322      ;
; -5.210 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.882     ; 4.259      ;
; -5.184 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.882     ; 4.233      ;
; -5.136 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.883     ; 4.184      ;
; -5.109 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.883     ; 4.157      ;
; -5.060 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 4.094      ;
; -5.053 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 4.086      ;
; -5.039 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.882     ; 4.088      ;
; -5.032 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.882     ; 4.081      ;
; -4.967 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 4.001      ;
; -4.932 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 3.965      ;
; -4.920 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.882     ; 3.969      ;
; -4.869 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.903      ;
; -4.746 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.882     ; 3.795      ;
; -4.707 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.741      ;
; -4.674 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.708      ;
; -4.538 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.572      ;
; -4.525 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.559      ;
; -4.510 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.882     ; 3.559      ;
; -4.507 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.541      ;
; -4.487 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.521      ;
; -4.482 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.882     ; 3.531      ;
; -4.385 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.882     ; 3.434      ;
; -4.358 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.392      ;
; -4.215 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.249      ;
; -4.142 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.176      ;
; -3.980 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 3.014      ;
; -3.962 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 2.995      ;
; -3.922 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 2.956      ;
; -3.887 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 2.921      ;
; -3.834 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 2.868      ;
; -3.831 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.880     ; 2.882      ;
; -3.776 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.897     ; 2.810      ;
; -3.652 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 2.685      ;
; -3.635 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 2.668      ;
; -3.629 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 2.662      ;
; -3.491 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.880     ; 2.542      ;
; -3.409 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 2.442      ;
; -3.397 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 2.430      ;
; -3.252 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 2.285      ;
; -3.192 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 2.225      ;
; -2.904 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.898     ; 1.937      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.386 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.053      ; 6.380      ;
; -5.029 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 6.050      ;
; -5.028 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 6.049      ;
; -4.826 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 5.847      ;
; -4.555 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 5.577      ;
; -4.272 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.053      ; 5.266      ;
; -4.139 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 5.161      ;
; -4.138 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 5.160      ;
; -4.138 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 5.160      ;
; -3.690 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 4.712      ;
; -3.569 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 4.591      ;
; -3.404 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 4.426      ;
; -3.276 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 4.298      ;
; -3.120 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 4.129      ;
; -3.061 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 4.082      ;
; -2.997 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 4.018      ;
; -2.975 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 3.981      ;
; -2.973 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 3.982      ;
; -2.651 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 3.660      ;
; -2.597 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 3.618      ;
; -2.386 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.104      ; 5.441      ;
; -2.265 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.205     ; 3.001      ;
; -2.234 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.064      ; 3.239      ;
; -2.222 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 3.241      ;
; -2.219 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 3.238      ;
; -2.114 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 2.854      ;
; -2.099 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 2.839      ;
; -2.041 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.089      ; 5.081      ;
; -2.037 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.214     ; 2.764      ;
; -2.022 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 3.044      ;
; -2.021 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 3.040      ;
; -2.021 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 3.040      ;
; -2.015 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 3.037      ;
; -1.960 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.710      ;
; -1.949 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.189     ; 2.701      ;
; -1.932 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 2.685      ;
; -1.914 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.214     ; 2.641      ;
; -1.899 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.650      ;
; -1.873 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.089      ; 4.913      ;
; -1.855 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 2.861      ;
; -1.847 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.598      ;
; -1.832 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 2.585      ;
; -1.783 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.217     ; 2.507      ;
; -1.778 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 2.531      ;
; -1.761 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.189     ; 2.513      ;
; -1.752 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.205     ; 2.488      ;
; -1.707 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 2.460      ;
; -1.682 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.101      ; 4.734      ;
; -1.652 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 2.405      ;
; -1.641 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.215     ; 2.367      ;
; -1.607 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 2.616      ;
; -1.558 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.189     ; 2.310      ;
; -1.554 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.174     ; 2.321      ;
; -1.546 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.297      ;
; -1.526 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.277      ;
; -1.497 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.247      ;
; -1.493 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.243      ;
; -1.479 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.229      ;
; -1.457 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.189     ; 2.209      ;
; -1.350 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.214     ; 2.077      ;
; -1.308 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.214     ; 2.035      ;
; -1.307 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.215     ; 2.033      ;
; -1.305 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.189     ; 2.057      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.214     ; 2.030      ;
; -1.296 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.047      ;
; -1.277 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.027      ;
; -1.275 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.025      ;
; -1.263 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.013      ;
; -1.227 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.186     ; 1.982      ;
; -1.168 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 1.919      ;
; -1.161 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 1.902      ;
; -1.155 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.199     ; 1.897      ;
; -1.135 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 1.875      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 1.874      ;
; -1.110 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.199     ; 1.852      ;
; -1.110 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.199     ; 1.852      ;
; -0.991 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 1.732      ;
; -0.987 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 1.728      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 1.733      ;
; -0.979 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 1.730      ;
; -0.965 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 1.705      ;
; -0.956 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.199     ; 1.698      ;
; -0.948 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.189     ; 1.700      ;
; -0.946 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 1.687      ;
; -0.945 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 1.686      ;
; -0.944 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 1.685      ;
; -0.938 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.199     ; 1.680      ;
; -0.936 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 1.687      ;
; -0.930 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 1.670      ;
; -0.929 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.091      ; 1.961      ;
; -0.899 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 1.640      ;
; -0.775 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 1.526      ;
; -0.376 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.501      ; 4.579      ;
; -0.338 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.757      ; 4.797      ;
; -0.270 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.514      ; 4.496      ;
; -0.270 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.514      ; 4.496      ;
; -0.270 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.514      ; 4.496      ;
; -0.270 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.514      ; 4.496      ;
; -0.270 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.514      ; 4.496      ;
; -0.270 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.514      ; 4.496      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -5.115 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.764     ; 3.352      ;
; -5.081 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.764     ; 3.318      ;
; -4.745 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.764     ; 2.982      ;
; -4.674 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.764     ; 2.911      ;
; -4.592 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.520     ; 3.073      ;
; -4.576 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.764     ; 2.813      ;
; -4.558 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.520     ; 3.039      ;
; -4.495 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.764     ; 2.732      ;
; -4.474 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.372      ;
; -4.474 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.372      ;
; -4.474 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.372      ;
; -4.474 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.372      ;
; -4.474 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.372      ;
; -4.376 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.274      ;
; -4.376 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.274      ;
; -4.376 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.274      ;
; -4.376 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.274      ;
; -4.376 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.274      ;
; -4.360 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.764     ; 2.597      ;
; -4.222 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.520     ; 2.703      ;
; -4.217 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.131      ;
; -4.202 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.116      ;
; -4.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.086      ;
; -4.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.086      ;
; -4.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.086      ;
; -4.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.086      ;
; -4.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.086      ;
; -4.184 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.098      ;
; -4.183 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.097      ;
; -4.168 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.082      ;
; -4.164 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.062      ;
; -4.164 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.062      ;
; -4.164 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.062      ;
; -4.164 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.062      ;
; -4.164 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.062      ;
; -4.151 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.520     ; 2.632      ;
; -4.150 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.064      ;
; -4.145 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.059      ;
; -4.145 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.059      ;
; -4.145 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.059      ;
; -4.145 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.059      ;
; -4.145 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.059      ;
; -4.145 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.059      ;
; -4.145 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.059      ;
; -4.128 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.052      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.023      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.023      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.023      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.023      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.103     ; 5.023      ;
; -4.111 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.025      ;
; -4.111 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.025      ;
; -4.111 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.025      ;
; -4.111 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.025      ;
; -4.111 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.025      ;
; -4.111 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.025      ;
; -4.111 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.025      ;
; -4.107 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.117     ; 4.991      ;
; -4.107 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.117     ; 4.991      ;
; -4.094 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.018      ;
; -4.087 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.984      ;
; -4.087 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.984      ;
; -4.087 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.984      ;
; -4.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.520     ; 2.567      ;
; -4.073 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.117     ; 4.957      ;
; -4.073 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.117     ; 4.957      ;
; -4.071 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.520     ; 2.552      ;
; -4.006 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.920      ;
; -4.006 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.920      ;
; -4.006 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.920      ;
; -4.006 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.920      ;
; -4.006 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.920      ;
; -4.006 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.920      ;
; -4.006 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.920      ;
; -3.989 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.886      ;
; -3.989 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.886      ;
; -3.989 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.886      ;
; -3.972 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.520     ; 2.453      ;
; -3.972 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.886      ;
; -3.972 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.886      ;
; -3.972 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.886      ;
; -3.972 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.886      ;
; -3.972 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.886      ;
; -3.972 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.886      ;
; -3.972 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.886      ;
; -3.968 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.116     ; 4.853      ;
; -3.963 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.860      ;
; -3.963 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.860      ;
; -3.963 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.860      ;
; -3.963 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.860      ;
; -3.963 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.860      ;
; -3.963 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.860      ;
; -3.963 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.860      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.116     ; 4.819      ;
; -3.903 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.817      ;
; -3.888 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.802      ;
; -3.888 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.785      ;
; -3.888 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.785      ;
; -3.888 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.785      ;
; -3.888 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.104     ; 4.785      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -5.028 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.790     ; 3.169      ;
; -4.998 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.536     ; 3.393      ;
; -4.975 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.536     ; 3.370      ;
; -4.917 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.536     ; 3.312      ;
; -4.839 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.536     ; 3.234      ;
; -4.767 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.536     ; 3.162      ;
; -4.655 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.536     ; 3.050      ;
; -4.603 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.536     ; 2.998      ;
; -4.385 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.536     ; 2.780      ;
; -4.384 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.548     ; 2.767      ;
; -4.312 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.548     ; 2.695      ;
; -4.211 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.548     ; 2.594      ;
; -4.176 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.548     ; 2.559      ;
; -4.149 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.548     ; 2.532      ;
; -4.053 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.548     ; 2.436      ;
; -3.910 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.548     ; 2.293      ;
; -3.717 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.548     ; 2.100      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.370 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.760     ; 2.031      ;
; -2.354 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.746     ; 2.029      ;
; -2.353 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.730     ; 2.044      ;
; -2.348 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.744     ; 2.025      ;
; -2.333 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.746     ; 2.008      ;
; -2.323 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.746     ; 1.998      ;
; -2.299 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.746     ; 1.974      ;
; -2.224 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.749     ; 1.896      ;
; -2.209 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.746     ; 1.884      ;
; -2.027 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.747     ; 1.701      ;
; -2.016 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.746     ; 1.691      ;
; -1.985 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.748     ; 1.658      ;
; -1.959 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.748     ; 1.632      ;
; -1.873 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.746     ; 1.548      ;
; -1.844 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.747     ; 1.518      ;
; -1.798 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.761     ; 1.458      ;
; -1.795 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.761     ; 1.455      ;
; -1.775 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.748     ; 1.448      ;
; -1.647 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.747     ; 1.321      ;
; -1.641 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.747     ; 1.315      ;
; -1.610 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.747     ; 1.284      ;
; -1.597 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.729     ; 1.289      ;
; -1.449 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.747     ; 1.123      ;
; -1.439 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.747     ; 1.113      ;
; -1.419 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.745     ; 1.095      ;
; -1.418 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.745     ; 1.094      ;
; -1.415 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.747     ; 1.089      ;
; -1.274 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.745     ; 0.950      ;
; -1.259 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.745     ; 0.935      ;
; -1.248 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.745     ; 0.924      ;
; -1.246 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.729     ; 0.938      ;
; -1.246 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.745     ; 0.922      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.697 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.373      ; 4.249      ;
; -0.697 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.373      ; 4.249      ;
; -0.643 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.344      ; 4.274      ;
; -0.470 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.099      ; 4.202      ;
; -0.464 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.373      ; 3.982      ;
; -0.462 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.373      ; 3.984      ;
; -0.403 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.113      ; 4.273      ;
; -0.403 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.113      ; 4.273      ;
; -0.403 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.113      ; 4.273      ;
; -0.403 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.113      ; 4.273      ;
; -0.403 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.113      ; 4.273      ;
; -0.403 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.113      ; 4.273      ;
; -0.403 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.113      ; 4.273      ;
; -0.403 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.113      ; 4.273      ;
; -0.321 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.611      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.268 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.130      ; 4.425      ;
; -0.242 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.099      ; 3.930      ;
; -0.226 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 4.449      ;
; -0.226 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.112      ; 4.449      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.188 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.129      ; 4.504      ;
; -0.012 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.344      ; 4.405      ;
; 0.017  ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.113      ; 4.193      ;
; 0.017  ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.113      ; 4.193      ;
; 0.017  ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.113      ; 4.193      ;
; 0.017  ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.113      ; 4.193      ;
; 0.017  ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.113      ; 4.193      ;
; 0.017  ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.113      ; 4.193      ;
; 0.017  ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.113      ; 4.193      ;
; 0.017  ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.113      ; 4.193      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.059  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.129      ; 4.251      ;
; 0.072  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.099      ; 4.744      ;
; 0.074  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.112      ; 4.249      ;
; 0.074  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.112      ; 4.249      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.087  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.130      ; 4.280      ;
; 0.107  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.539      ;
; 0.234  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.099      ; 4.406      ;
; 0.423  ; lab:inst4|UA:inst100|pc[6]                                                                                    ; lab:inst4|UA:inst100|pc[6]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.423  ; lab:inst4|UA:inst100|pc[5]                                                                                    ; lab:inst4|UA:inst100|pc[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.423  ; lab:inst4|UA:inst100|pc[2]                                                                                    ; lab:inst4|UA:inst100|pc[2]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.423  ; lab:inst4|UA:inst100|pc[4]                                                                                    ; lab:inst4|UA:inst100|pc[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.424  ; USBBridge:inst|DFFE_inst23                                                                                    ; USBBridge:inst|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.532  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.425      ;
; 0.637  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 1.518      ;
; 0.669  ; USBBridge:inst|DOStrobes[2]                                                                                   ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 1.561      ;
; 0.670  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 1.551      ;
; 0.672  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 1.553      ;
; 0.673  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 1.556      ;
; 0.700  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|pc[5]                                                                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.876      ;
; 0.708  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.709  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.709  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.711  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.722  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 1.604      ;
; 0.728  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.049      ;
; 0.731  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.734  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.734  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.734  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 1.617      ;
; 0.734  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.627      ;
; 0.739  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 1.620      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 3.967      ;
; 0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 3.967      ;
; 0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 3.967      ;
; 0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 3.967      ;
; 0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 3.967      ;
; 0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 3.967      ;
; 0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 3.967      ;
; 0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 3.967      ;
; 0.050 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 3.976      ;
; 0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.003      ;
; 0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.003      ;
; 0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.003      ;
; 0.102 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.028      ;
; 0.102 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.028      ;
; 0.102 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.028      ;
; 0.102 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.028      ;
; 0.102 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.028      ;
; 0.102 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.028      ;
; 0.102 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.028      ;
; 0.102 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.028      ;
; 0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.049      ;
; 0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.049      ;
; 0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.049      ;
; 0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.049      ;
; 0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.049      ;
; 0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.049      ;
; 0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.049      ;
; 0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.049      ;
; 0.134 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.060      ;
; 0.134 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.060      ;
; 0.134 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.060      ;
; 0.149 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.621      ; 4.062      ;
; 0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.117      ;
; 0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.117      ;
; 0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.117      ;
; 0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.117      ;
; 0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.117      ;
; 0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.117      ;
; 0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.117      ;
; 0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.117      ;
; 0.234 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.160      ;
; 0.234 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.160      ;
; 0.234 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.160      ;
; 0.234 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.160      ;
; 0.234 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.160      ;
; 0.245 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.171      ;
; 0.245 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.171      ;
; 0.245 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.171      ;
; 0.245 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.171      ;
; 0.245 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.171      ;
; 0.245 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.171      ;
; 0.245 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.171      ;
; 0.245 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.171      ;
; 0.303 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.229      ;
; 0.355 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.618      ; 4.265      ;
; 0.355 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.618      ; 4.265      ;
; 0.355 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.618      ; 4.265      ;
; 0.355 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.618      ; 4.265      ;
; 0.355 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.618      ; 4.265      ;
; 0.381 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.317      ;
; 0.381 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.317      ;
; 0.381 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.317      ;
; 0.381 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.317      ;
; 0.381 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.317      ;
; 0.381 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.317      ;
; 0.432 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.368      ;
; 0.432 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.368      ;
; 0.432 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.368      ;
; 0.432 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.368      ;
; 0.432 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.368      ;
; 0.432 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.368      ;
; 0.432 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.368      ;
; 0.531 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.440      ;
; 0.531 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.440      ;
; 0.531 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.440      ;
; 0.531 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.440      ;
; 0.531 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.440      ;
; 0.531 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.440      ;
; 0.531 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.617      ; 4.440      ;
; 0.600 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.536      ;
; 0.600 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.536      ;
; 0.600 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.536      ;
; 0.600 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.536      ;
; 0.600 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.536      ;
; 0.600 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.536      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.543      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.543      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.543      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.543      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.543      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.543      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.543      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.644      ; 4.543      ;
; 0.804 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.604      ; 4.700      ;
; 0.813 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.739      ;
; 0.813 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.739      ;
; 0.813 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.739      ;
; 0.813 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.739      ;
; 0.813 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.739      ;
; 0.813 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.634      ; 4.739      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.000 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 0.810      ;
; 1.007 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.036      ; 0.835      ;
; 1.018 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 0.828      ;
; 1.018 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 0.828      ;
; 1.043 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 0.853      ;
; 1.151 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 0.961      ;
; 1.152 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 0.962      ;
; 1.218 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.028      ;
; 1.241 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.051      ;
; 1.251 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.061      ;
; 1.401 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.211      ;
; 1.410 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.035      ; 1.237      ;
; 1.420 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.017      ; 1.229      ;
; 1.443 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.253      ;
; 1.517 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.016      ; 1.325      ;
; 1.528 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.004      ; 1.324      ;
; 1.542 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.004      ; 1.338      ;
; 1.626 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.436      ;
; 1.649 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.017      ; 1.458      ;
; 1.751 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.016      ; 1.559      ;
; 1.767 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.017      ; 1.576      ;
; 1.806 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.616      ;
; 1.819 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.629      ;
; 1.951 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.761      ;
; 1.956 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.016      ; 1.764      ;
; 1.997 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.807      ;
; 2.058 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.868      ;
; 2.061 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.871      ;
; 2.074 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.020      ; 1.886      ;
; 2.084 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 1.894      ;
; 2.084 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.034      ; 1.910      ;
; 2.085 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.004      ; 1.881      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.449 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 1.550      ;
; 2.728 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 1.829      ;
; 2.745 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 1.846      ;
; 2.884 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 1.985      ;
; 2.905 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.164     ; 2.023      ;
; 2.952 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.053      ;
; 3.068 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.169      ;
; 3.146 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.247      ;
; 3.184 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.285      ;
; 3.187 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.164     ; 2.305      ;
; 3.287 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.388      ;
; 3.304 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.405      ;
; 3.351 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.452      ;
; 3.378 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.180     ; 2.480      ;
; 3.427 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.528      ;
; 3.444 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.545      ;
; 3.460 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.561      ;
; 3.709 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.810      ;
; 3.748 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.166     ; 2.864      ;
; 3.758 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.166     ; 2.874      ;
; 3.833 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.180     ; 2.935      ;
; 3.848 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 2.949      ;
; 3.861 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.166     ; 2.977      ;
; 3.930 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.031      ;
; 3.953 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.180     ; 3.055      ;
; 3.962 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.180     ; 3.064      ;
; 3.988 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.089      ;
; 4.004 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.166     ; 3.120      ;
; 4.082 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.166     ; 3.198      ;
; 4.120 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.180     ; 3.222      ;
; 4.135 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.180     ; 3.237      ;
; 4.218 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.166     ; 3.334      ;
; 4.241 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.342      ;
; 4.292 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.393      ;
; 4.323 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.166     ; 3.439      ;
; 4.347 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.167     ; 3.462      ;
; 4.389 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.180     ; 3.491      ;
; 4.419 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.167     ; 3.534      ;
; 4.422 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.166     ; 3.538      ;
; 4.468 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.569      ;
; 4.508 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.166     ; 3.624      ;
; 4.572 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.673      ;
; 4.670 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.771      ;
; 4.781 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.882      ;
; 4.872 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.973      ;
; 4.886 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 3.987      ;
; 4.981 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 4.082      ;
; 5.072 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 4.173      ;
; 5.195 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.181     ; 4.296      ;
; 5.343 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.167     ; 4.458      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.248 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.861     ; 1.669      ;
; 3.417 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.861     ; 1.838      ;
; 3.630 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.861     ; 2.051      ;
; 3.658 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.861     ; 2.079      ;
; 3.748 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.861     ; 2.169      ;
; 3.777 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.861     ; 2.198      ;
; 3.813 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.861     ; 2.234      ;
; 3.874 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.861     ; 2.295      ;
; 3.881 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.850     ; 2.313      ;
; 4.042 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.850     ; 2.474      ;
; 4.055 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.850     ; 2.487      ;
; 4.127 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.100     ; 2.309      ;
; 4.177 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.850     ; 2.609      ;
; 4.299 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.850     ; 2.731      ;
; 4.306 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.850     ; 2.738      ;
; 4.308 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.850     ; 2.740      ;
; 4.334 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.850     ; 2.766      ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -5.053 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -3.419     ; 2.565      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[17]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.079 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.791     ; 2.219      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.937 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.124     ; 2.744      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.117 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -2.483     ; 1.565      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.021 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.580     ; 2.362      ;
; -1.608 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.580     ; 1.949      ;
; -1.452 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 2.374      ;
; -1.250 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.080     ; 2.171      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.621  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 2.374      ;
; -1.621  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 2.374      ;
; -1.418  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 2.171      ;
; -1.418  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 2.171      ;
; 997.549 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.362      ;
; 997.549 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.362      ;
; 997.963 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 1.949      ;
; 997.963 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 1.949      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.086 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 1.978      ;
; 1.086 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 1.978      ;
; 1.320 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.213      ;
; 1.320 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.213      ;
; 1.481 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.802      ;
; 1.481 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.802      ;
; 1.913 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 1.913 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.322 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.188      ; 1.802      ;
; 1.666 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.080      ; 1.978      ;
; 1.754 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.189      ; 2.235      ;
; 1.900 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.081      ; 2.213      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.918 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -1.779     ; 1.421      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.685 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.405     ; 2.562      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[17]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.931 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.101     ; 2.112      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.913 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -2.755     ; 2.440      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.097  ; 0.317        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.488  ; 0.676        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.153  ; 0.373        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.434  ; 0.622        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.296  ; 0.516        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.972 ; 19.972       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.027 ; 20.027       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.480 ; 499.700      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                ;
; 499.480 ; 499.700      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                ;
; 499.481 ; 499.701      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                                ;
; 499.481 ; 499.701      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                                ;
; 499.481 ; 499.701      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[14]                                                                                ;
; 499.481 ; 499.701      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                                ;
; 499.481 ; 499.701      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                                ;
; 499.481 ; 499.701      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                                ;
; 499.481 ; 499.701      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                                 ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                                ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                                ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                                ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                                ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                                ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                                 ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                                ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                                ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                                ;
; 499.482 ; 499.702      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                                 ;
; 499.484 ; 499.704      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
; 499.484 ; 499.704      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                                ;
; 499.484 ; 499.704      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                                ;
; 499.484 ; 499.704      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                 ;
; 499.484 ; 499.704      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                                 ;
; 499.484 ; 499.704      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                                 ;
; 499.484 ; 499.704      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                                 ;
; 499.484 ; 499.704      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                                 ;
; 499.485 ; 499.705      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                                ;
; 499.486 ; 499.706      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
; 499.486 ; 499.706      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                 ;
; 499.538 ; 499.726      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.538 ; 499.726      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.542 ; 499.730      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.543 ; 499.731      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.544 ; 499.732      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.545 ; 499.733      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 6.077  ; 6.279  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 6.077  ; 6.279  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 5.038  ; 5.189  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 3.050  ; 3.234  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 3.094  ; 3.300  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 2.382  ; 2.601  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 2.678  ; 2.837  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 2.444  ; 2.584  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 3.037  ; 3.157  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.254 ; -0.033 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.291 ; -0.139 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.254 ; -0.033 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 4.545  ; 4.791  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 4.417  ; 4.709  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 4.545  ; 4.791  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; 7.020  ; 7.278  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; 6.562  ; 6.974  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 9.365  ; 9.585  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 9.239  ; 9.504  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 9.365  ; 9.585  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; 5.001  ; 5.239  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; 4.875  ; 5.158  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; 5.001  ; 5.239  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; -0.796 ; -1.000 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; -1.631 ; -1.883 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; -1.444 ; -1.664 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; -1.086 ; -1.315 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; -1.712 ; -2.004 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; -0.796 ; -1.022 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; -1.035 ; -1.264 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; -0.809 ; -1.000 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; -0.861 ; -1.078 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.871  ; 0.717  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.871  ; 0.717  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.732  ; 0.537  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 1.609  ; 1.541  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 1.609  ; 1.541  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 1.176  ; 1.056  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; -6.210 ; -6.474 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; -5.845 ; -6.244 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 0.576  ; 0.531  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; -1.979 ; -2.205 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 0.576  ; 0.531  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; -3.136 ; -3.425 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; -3.136 ; -3.425 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; -3.258 ; -3.502 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.730  ; 6.867  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.730  ; 6.867  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 18.313 ; 17.753 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 18.313 ; 17.753 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 16.995 ; 16.422 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 16.817 ; 16.475 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 16.532 ; 16.048 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 16.678 ; 16.168 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 17.498 ; 16.884 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 16.516 ; 15.833 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 17.810 ; 17.350 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.844  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.732  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 15.248 ; 14.905 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.313 ; 13.633 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.750 ; 12.365 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.659 ; 10.445 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.934 ; 11.728 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.771 ; 10.524 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.246 ; 11.924 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.995 ; 10.708 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 15.248 ; 14.905 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.765  ; 8.906  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.765  ; 8.906  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.430  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 16.065 ; 15.402 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 16.065 ; 15.402 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 8.172  ; 7.907  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 8.384  ; 8.172  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.865 ; 11.092 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.747  ; 9.565  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.308  ; 7.071  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.365  ; 7.170  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.722  ; 8.588  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 11.160 ; 11.054 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 10.459 ; 10.162 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[1]     ; clk_25mhz                           ; 9.304  ; 9.135  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 9.025  ; 8.848  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 9.663  ; 9.603  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 10.935 ; 10.794 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 8.994  ; 8.959  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 9.118  ; 8.924  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 9.312  ; 9.174  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 9.517  ; 9.355  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 9.788  ; 9.519  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 9.231  ; 9.019  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 8.578  ; 8.466  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 10.343 ; 10.170 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 9.025  ; 8.896  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 9.550  ; 9.301  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 8.906  ; 8.752  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 8.677  ; 8.535  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 8.911  ; 8.745  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 8.557  ; 8.430  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 11.160 ; 11.054 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.204  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.204  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 16.578 ; 16.236 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.803 ; 14.210 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 15.040 ; 14.933 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 15.446 ; 15.221 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 16.578 ; 16.045 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 14.552 ; 14.031 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 15.630 ; 15.709 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 13.599 ; 13.188 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 16.358 ; 16.236 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 6.064  ; 5.957  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 14.032 ; 13.361 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 14.032 ; 13.361 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.657  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.657  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.531  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.531  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 12.405 ; 11.823 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 12.405 ; 11.823 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 11.755 ; 11.607 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 11.315 ; 11.008 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ; 4.559  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ; 4.559  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ;        ; 4.547  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ;        ; 4.547  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.780 ; 10.291 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.780 ; 10.291 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.380  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.380  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 5.113  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 5.113  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 11.170 ; 10.640 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 11.170 ; 10.640 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.401  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.401  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 4.275  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 4.275  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.253  ; 6.472  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.253  ; 6.472  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.218  ; 7.989  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 10.338 ; 9.910  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 8.615  ; 8.349  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 9.521  ; 9.362  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 9.496  ; 9.183  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 9.836  ; 9.643  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.218  ; 7.989  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.638  ; 8.417  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 9.632  ; 9.506  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.786  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.677  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.117  ; 8.906  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.554 ; 11.976 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.772 ; 10.446 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.117  ; 8.906  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.388 ; 10.077 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.892  ; 9.644  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.425 ; 10.069 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.392  ; 9.142  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.202 ; 11.875 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.090  ; 4.902  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.090  ; 8.227  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 4.902  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.037  ; 5.811  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.878  ; 7.690  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 6.407  ; 6.284  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.939  ; 6.727  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.953  ; 6.595  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 8.222  ; 8.002  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.047  ; 5.811  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.037  ; 5.891  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.458  ; 7.325  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 7.891  ; 7.769  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 9.718  ; 9.432  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[1]     ; clk_25mhz                           ; 8.612  ; 8.449  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 8.341  ; 8.169  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 8.952  ; 8.893  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 10.232 ; 10.100 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 8.311  ; 8.276  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 8.433  ; 8.246  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 8.617  ; 8.483  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 8.812  ; 8.656  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 9.075  ; 8.814  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 8.538  ; 8.334  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 7.912  ; 7.803  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 9.609  ; 9.442  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 8.341  ; 8.216  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 8.845  ; 8.604  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 8.226  ; 8.077  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 8.007  ; 7.870  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 8.231  ; 8.071  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 7.891  ; 7.769  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 10.449 ; 10.350 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.677  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.677  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.610  ; 6.610  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.233  ; 7.233  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.127  ; 7.127  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.127  ; 7.127  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.871  ; 6.871  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.654  ; 6.654  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.610  ; 6.610  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.529  ; 7.529  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.486  ; 7.486  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.523  ; 5.420  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 13.450 ; 12.751 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 13.450 ; 12.751 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.568  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.568  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.447  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.447  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 10.988 ; 10.671 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 11.868 ; 11.223 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 11.351 ; 11.205 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 10.988 ; 10.671 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ; 4.473  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ; 4.473  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ;        ; 4.461  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ;        ; 4.461  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.431 ; 9.959  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.431 ; 9.959  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.260  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.260  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 5.003  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 5.003  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 10.676 ; 10.118 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 10.676 ; 10.118 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.322  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.322  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 4.201  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 4.201  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 8.151 ; 8.014 ; 8.593 ; 8.593 ;
; mode_usb_n ; usb_d[1]    ; 8.030 ; 7.899 ; 8.509 ; 8.509 ;
; mode_usb_n ; usb_d[2]    ; 8.030 ; 7.899 ; 8.509 ; 8.509 ;
; mode_usb_n ; usb_d[3]    ; 7.775 ; 7.638 ; 8.197 ; 8.197 ;
; mode_usb_n ; usb_d[4]    ; 7.549 ; 7.412 ; 7.932 ; 7.932 ;
; mode_usb_n ; usb_d[5]    ; 7.492 ; 7.361 ; 7.881 ; 7.881 ;
; mode_usb_n ; usb_d[6]    ; 8.449 ; 8.318 ; 8.971 ; 8.971 ;
; mode_usb_n ; usb_d[7]    ; 8.404 ; 8.273 ; 8.941 ; 8.941 ;
; mode_usb_n ; usb_rdn     ; 5.079 ; 5.079 ; 5.317 ; 5.180 ;
; mode_usb_n ; usb_wr      ; 5.438 ; 5.438 ; 5.563 ; 5.432 ;
; sw[0]      ; led[0]      ;       ; 5.023 ; 5.167 ;       ;
; sw[1]      ; led[1]      ;       ; 4.783 ; 4.883 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.333 ; 7.333 ; 7.758 ; 7.824 ;
; mode_usb_n ; usb_d[1]    ; 7.227 ; 7.227 ; 7.688 ; 7.748 ;
; mode_usb_n ; usb_d[2]    ; 7.227 ; 7.227 ; 7.688 ; 7.748 ;
; mode_usb_n ; usb_d[3]    ; 6.971 ; 6.971 ; 7.378 ; 7.444 ;
; mode_usb_n ; usb_d[4]    ; 6.754 ; 6.754 ; 7.123 ; 7.189 ;
; mode_usb_n ; usb_d[5]    ; 6.710 ; 6.710 ; 7.085 ; 7.145 ;
; mode_usb_n ; usb_d[6]    ; 7.629 ; 7.629 ; 8.131 ; 8.191 ;
; mode_usb_n ; usb_d[7]    ; 7.586 ; 7.586 ; 8.103 ; 8.163 ;
; mode_usb_n ; usb_rdn     ; 4.458 ; 4.524 ; 4.689 ; 4.689 ;
; mode_usb_n ; usb_wr      ; 4.814 ; 4.874 ; 4.936 ; 4.936 ;
; sw[0]      ; led[0]      ;       ; 4.953 ; 5.092 ;       ;
; sw[1]      ; led[1]      ;       ; 4.722 ; 4.819 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 45.69 MHz  ; 45.69 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 176.03 MHz ; 176.03 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -6.062 ; -6.062        ;
; lab:inst4|UA:inst100|y[17]                        ; -4.758 ; -4.758        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -4.692 ; -154.553      ;
; USBBridge:inst|USBRDn                             ; -4.681 ; -388.203      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.267 ; -55.125       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.924 ; -7.963        ;
; USBBridge:inst|USBRDn                             ; 0.133  ; 0.000         ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.056  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 2.191  ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 2.933  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -4.846 ; -4.846        ;
; lab:inst4|UA:inst100|y[17]                        ; -3.884 ; -3.884        ;
; lab:inst4|UA:inst100|y[11]                        ; -3.764 ; -3.764        ;
; lab:inst4|UA:inst100|y[23]                        ; -2.958 ; -2.958        ;
; USBBridge:inst|USBRDn                             ; -1.838 ; -3.211        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.355 ; -5.048        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.993 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.240 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 2.863 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.501 ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 3.787 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 4.729 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.498        ;
; lab:inst4|UA:inst100|y[17]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.917  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.292 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -6.062 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 5.310      ;
; -5.900 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 5.148      ;
; -5.640 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.669     ; 4.903      ;
; -5.372 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 4.621      ;
; -5.009 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 4.258      ;
; -4.973 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 4.221      ;
; -4.746 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 3.994      ;
; -4.706 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 3.954      ;
; -4.673 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 3.921      ;
; -4.648 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.668     ; 3.912      ;
; -4.629 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.668     ; 3.893      ;
; -4.550 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.669     ; 3.813      ;
; -4.546 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.669     ; 3.809      ;
; -4.490 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.668     ; 3.754      ;
; -4.483 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.668     ; 3.747      ;
; -4.448 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 3.696      ;
; -4.445 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 3.694      ;
; -4.402 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 3.650      ;
; -4.402 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 3.651      ;
; -4.397 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.668     ; 3.661      ;
; -4.309 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.668     ; 3.573      ;
; -4.275 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 3.524      ;
; -4.168 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 3.417      ;
; -4.095 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 3.344      ;
; -4.051 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.668     ; 3.315      ;
; -4.011 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.668     ; 3.275      ;
; -4.003 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 3.252      ;
; -3.981 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 3.230      ;
; -3.927 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.668     ; 3.191      ;
; -3.911 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 3.160      ;
; -3.865 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 3.114      ;
; -3.736 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 2.985      ;
; -3.715 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 2.964      ;
; -3.613 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 2.862      ;
; -3.533 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 2.781      ;
; -3.444 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 2.693      ;
; -3.422 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.671     ; 2.683      ;
; -3.398 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 2.647      ;
; -3.360 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 2.609      ;
; -3.316 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 2.565      ;
; -3.234 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.683     ; 2.483      ;
; -3.221 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 2.469      ;
; -3.129 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 2.377      ;
; -3.108 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 2.356      ;
; -3.098 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.671     ; 2.359      ;
; -2.999 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 2.247      ;
; -2.940 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 2.188      ;
; -2.816 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 2.064      ;
; -2.730 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 1.978      ;
; -2.482 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.684     ; 1.730      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.758 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.762     ; 2.928      ;
; -4.495 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.305     ; 3.122      ;
; -4.433 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.305     ; 3.060      ;
; -4.333 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.305     ; 2.960      ;
; -4.264 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.305     ; 2.891      ;
; -4.212 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.305     ; 2.839      ;
; -4.166 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.305     ; 2.793      ;
; -4.158 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.305     ; 2.785      ;
; -3.933 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.316     ; 2.549      ;
; -3.863 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.305     ; 2.490      ;
; -3.848 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.316     ; 2.464      ;
; -3.711 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.316     ; 2.327      ;
; -3.710 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.316     ; 2.326      ;
; -3.694 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.316     ; 2.310      ;
; -3.647 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.316     ; 2.263      ;
; -3.496 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.316     ; 2.112      ;
; -3.315 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.316     ; 1.931      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.692 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.280      ; 5.914      ;
; -4.542 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 5.787      ;
; -4.541 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 5.786      ;
; -4.298 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 5.543      ;
; -4.070 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 5.316      ;
; -3.675 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 4.921      ;
; -3.675 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 4.921      ;
; -3.675 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 4.921      ;
; -3.634 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.280      ; 4.856      ;
; -3.216 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 4.462      ;
; -3.024 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 4.270      ;
; -2.943 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 4.189      ;
; -2.823 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 4.069      ;
; -2.689 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.292      ; 3.923      ;
; -2.619 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.864      ;
; -2.562 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.807      ;
; -2.548 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.292      ; 3.782      ;
; -2.457 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.291      ; 3.690      ;
; -2.150 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.292      ; 3.384      ;
; -2.094 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.339      ;
; -2.066 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.167     ; 2.841      ;
; -1.972 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.133      ; 5.057      ;
; -1.947 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.163     ; 2.726      ;
; -1.935 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.163     ; 2.714      ;
; -1.875 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.177     ; 2.640      ;
; -1.793 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 2.582      ;
; -1.788 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.289      ; 3.019      ;
; -1.783 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.151     ; 2.574      ;
; -1.760 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.005      ;
; -1.757 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.002      ;
; -1.757 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.177     ; 2.522      ;
; -1.751 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.148     ; 2.545      ;
; -1.741 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 2.531      ;
; -1.740 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.122      ; 4.814      ;
; -1.685 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 2.475      ;
; -1.673 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 2.465      ;
; -1.620 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 2.865      ;
; -1.620 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 2.865      ;
; -1.613 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 2.405      ;
; -1.611 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.178     ; 2.375      ;
; -1.596 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.151     ; 2.387      ;
; -1.581 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 2.827      ;
; -1.579 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.167     ; 2.354      ;
; -1.573 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 2.819      ;
; -1.542 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 2.334      ;
; -1.513 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.122      ; 4.587      ;
; -1.492 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.290      ; 2.724      ;
; -1.491 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 2.283      ;
; -1.477 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.177     ; 2.242      ;
; -1.425 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.133      ; 4.510      ;
; -1.401 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.151     ; 2.192      ;
; -1.397 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 2.187      ;
; -1.380 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 2.170      ;
; -1.374 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.136     ; 2.180      ;
; -1.336 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 2.125      ;
; -1.330 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 2.119      ;
; -1.329 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 2.118      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.151     ; 2.089      ;
; -1.256 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.291      ; 2.489      ;
; -1.203 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.177     ; 1.968      ;
; -1.160 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.177     ; 1.925      ;
; -1.159 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.177     ; 1.924      ;
; -1.155 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.177     ; 1.920      ;
; -1.155 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.151     ; 1.946      ;
; -1.135 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.925      ;
; -1.119 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.908      ;
; -1.118 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.907      ;
; -1.110 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.899      ;
; -1.074 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 1.867      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.772      ;
; -0.979 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.760      ;
; -0.974 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.755      ;
; -0.935 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.163     ; 1.714      ;
; -0.933 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.723      ;
; -0.925 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.706      ;
; -0.918 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.699      ;
; -0.850 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.631      ;
; -0.846 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.627      ;
; -0.842 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.632      ;
; -0.838 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.628      ;
; -0.829 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.163     ; 1.608      ;
; -0.794 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.575      ;
; -0.792 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.582      ;
; -0.791 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.572      ;
; -0.788 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.569      ;
; -0.788 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.569      ;
; -0.781 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.163     ; 1.560      ;
; -0.770 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.551      ;
; -0.759 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 1.552      ;
; -0.741 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.161     ; 1.522      ;
; -0.600 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.390      ;
; -0.595 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.314      ; 1.851      ;
; -0.297 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.259      ; 4.738      ;
; -0.214 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.259      ; 4.155      ;
; -0.121 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.271      ; 4.084      ;
; -0.121 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.271      ; 4.084      ;
; -0.121 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.271      ; 4.084      ;
; -0.121 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.271      ; 4.084      ;
; -0.121 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.271      ; 4.084      ;
; -0.121 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.271      ; 4.084      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.681 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.559     ; 3.124      ;
; -4.653 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.559     ; 3.096      ;
; -4.369 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.559     ; 2.812      ;
; -4.262 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.559     ; 2.705      ;
; -4.226 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 5.137      ;
; -4.226 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 5.137      ;
; -4.226 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 5.137      ;
; -4.226 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 5.137      ;
; -4.226 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 5.137      ;
; -4.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.559     ; 2.652      ;
; -4.149 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.312     ; 2.839      ;
; -4.121 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.312     ; 2.811      ;
; -4.112 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.559     ; 2.555      ;
; -4.075 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.986      ;
; -4.075 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.986      ;
; -4.075 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.986      ;
; -4.075 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.986      ;
; -4.075 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.986      ;
; -4.016 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.559     ; 2.459      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.849      ;
; -3.897 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.808      ;
; -3.897 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.808      ;
; -3.897 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.808      ;
; -3.897 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.808      ;
; -3.897 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.808      ;
; -3.895 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.822      ;
; -3.895 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.821      ;
; -3.879 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.806      ;
; -3.877 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.788      ;
; -3.877 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.788      ;
; -3.877 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.788      ;
; -3.877 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.788      ;
; -3.877 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.788      ;
; -3.867 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.794      ;
; -3.860 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.770      ;
; -3.860 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.770      ;
; -3.860 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.770      ;
; -3.851 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.778      ;
; -3.839 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.766      ;
; -3.839 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.766      ;
; -3.839 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.766      ;
; -3.839 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.766      ;
; -3.839 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.766      ;
; -3.839 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.766      ;
; -3.839 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.766      ;
; -3.837 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.312     ; 2.527      ;
; -3.828 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.065     ; 4.765      ;
; -3.811 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.738      ;
; -3.811 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.738      ;
; -3.811 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.738      ;
; -3.811 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.738      ;
; -3.811 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.738      ;
; -3.811 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.738      ;
; -3.811 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.738      ;
; -3.800 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.065     ; 4.737      ;
; -3.782 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.105     ; 4.679      ;
; -3.782 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.105     ; 4.679      ;
; -3.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.105     ; 4.651      ;
; -3.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.105     ; 4.651      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.658      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.658      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.658      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.658      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.658      ;
; -3.740 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.650      ;
; -3.740 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.650      ;
; -3.740 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.650      ;
; -3.740 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.650      ;
; -3.740 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.650      ;
; -3.740 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.650      ;
; -3.740 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.650      ;
; -3.736 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.312     ; 2.426      ;
; -3.730 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.312     ; 2.420      ;
; -3.716 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.642      ;
; -3.716 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.642      ;
; -3.716 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.642      ;
; -3.716 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.642      ;
; -3.716 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.642      ;
; -3.716 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.642      ;
; -3.716 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.642      ;
; -3.709 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.619      ;
; -3.709 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.619      ;
; -3.709 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.619      ;
; -3.688 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.614      ;
; -3.688 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.614      ;
; -3.688 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.614      ;
; -3.688 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.614      ;
; -3.688 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.614      ;
; -3.688 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.614      ;
; -3.688 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.614      ;
; -3.679 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.589      ;
; -3.679 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.589      ;
; -3.679 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.589      ;
; -3.679 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.589      ;
; -3.679 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.589      ;
; -3.679 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.589      ;
; -3.679 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.092     ; 4.589      ;
; -3.677 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.312     ; 2.367      ;
; -3.663 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.105     ; 4.560      ;
; -3.658 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.584      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.267 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.771     ; 1.918      ;
; -2.256 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.742     ; 1.936      ;
; -2.255 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.757     ; 1.920      ;
; -2.251 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.756     ; 1.917      ;
; -2.232 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.757     ; 1.897      ;
; -2.219 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.757     ; 1.884      ;
; -2.210 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.757     ; 1.875      ;
; -2.140 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.760     ; 1.802      ;
; -2.124 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.757     ; 1.789      ;
; -1.934 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 1.598      ;
; -1.920 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.757     ; 1.585      ;
; -1.900 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 1.564      ;
; -1.876 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.759     ; 1.539      ;
; -1.795 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.757     ; 1.460      ;
; -1.781 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.757     ; 1.446      ;
; -1.742 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.772     ; 1.392      ;
; -1.733 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.772     ; 1.383      ;
; -1.711 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.759     ; 1.374      ;
; -1.551 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.757     ; 1.216      ;
; -1.545 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 1.209      ;
; -1.511 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.745     ; 1.188      ;
; -1.506 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 1.170      ;
; -1.394 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 1.058      ;
; -1.380 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 1.044      ;
; -1.365 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 1.029      ;
; -1.327 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 0.991      ;
; -1.326 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 0.990      ;
; -1.192 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 0.856      ;
; -1.184 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 0.848      ;
; -1.167 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 0.831      ;
; -1.167 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.758     ; 0.831      ;
; -1.164 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.744     ; 0.842      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.924 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.234      ; 3.845      ;
; -0.739 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.260      ; 3.556      ;
; -0.737 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.260      ; 3.558      ;
; -0.698 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.260      ; 4.097      ;
; -0.697 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.260      ; 4.098      ;
; -0.451 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.247      ; 4.331      ;
; -0.300 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.021      ;
; -0.297 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.798      ; 4.026      ;
; -0.297 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.798      ; 4.026      ;
; -0.297 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.798      ; 4.026      ;
; -0.297 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.798      ; 4.026      ;
; -0.297 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.798      ; 4.026      ;
; -0.297 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.798      ; 4.026      ;
; -0.297 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.798      ; 4.026      ;
; -0.297 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.798      ; 4.026      ;
; -0.276 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.786      ; 3.545      ;
; -0.181 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.247      ; 4.101      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.184      ;
; -0.109 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.234      ; 4.160      ;
; -0.107 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.801      ; 4.219      ;
; -0.107 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.801      ; 4.219      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.056 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.813      ; 4.282      ;
; -0.037 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.798      ; 3.786      ;
; -0.037 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.798      ; 3.786      ;
; -0.037 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.798      ; 3.786      ;
; -0.037 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.798      ; 3.786      ;
; -0.037 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.798      ; 3.786      ;
; -0.037 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.798      ; 3.786      ;
; -0.037 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.798      ; 3.786      ;
; -0.037 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.798      ; 3.786      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.801      ; 3.860      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.801      ; 3.860      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.813      ; 3.872      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.035  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.814      ; 3.874      ;
; 0.177  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.786      ; 3.998      ;
; 0.237  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.558      ;
; 0.371  ; lab:inst4|UA:inst100|pc[6]                                                                                    ; lab:inst4|UA:inst100|pc[6]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.371  ; lab:inst4|UA:inst100|pc[5]                                                                                    ; lab:inst4|UA:inst100|pc[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.371  ; lab:inst4|UA:inst100|pc[4]                                                                                    ; lab:inst4|UA:inst100|pc[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.372  ; lab:inst4|UA:inst100|pc[2]                                                                                    ; lab:inst4|UA:inst100|pc[2]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.375  ; USBBridge:inst|DFFE_inst23                                                                                    ; USBBridge:inst|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.397  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|pc[5]                                                                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.018      ; 1.710      ;
; 0.494  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.322      ;
; 0.559  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 1.376      ;
; 0.586  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 1.403      ;
; 0.587  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 1.404      ;
; 0.618  ; USBBridge:inst|DOStrobes[2]                                                                                   ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.447      ;
; 0.625  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 1.442      ;
; 0.648  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.476      ;
; 0.651  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 1.468      ;
; 0.656  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 1.473      ;
; 0.659  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.954      ;
; 0.660  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.955      ;
; 0.661  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.956      ;
; 0.663  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.958      ;
; 0.663  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 1.480      ;
; 0.674  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 1.491      ;
; 0.677  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.679  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.683  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.978      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.133 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.613      ;
; 0.156 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 3.619      ;
; 0.156 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 3.619      ;
; 0.156 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 3.619      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.639      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.639      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.639      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.639      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.639      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.639      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.639      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.639      ;
; 0.163 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.643      ;
; 0.163 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.643      ;
; 0.163 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.643      ;
; 0.163 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.643      ;
; 0.163 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.643      ;
; 0.163 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.643      ;
; 0.163 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.643      ;
; 0.163 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.643      ;
; 0.202 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.682      ;
; 0.202 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.682      ;
; 0.202 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.682      ;
; 0.212 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.690      ;
; 0.212 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.690      ;
; 0.212 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.690      ;
; 0.212 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.690      ;
; 0.212 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.690      ;
; 0.212 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.690      ;
; 0.212 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.690      ;
; 0.212 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.690      ;
; 0.230 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.191      ; 3.696      ;
; 0.241 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.719      ;
; 0.241 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.719      ;
; 0.241 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.719      ;
; 0.241 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.719      ;
; 0.241 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.719      ;
; 0.241 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.719      ;
; 0.241 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.719      ;
; 0.241 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.203      ; 3.719      ;
; 0.278 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.758      ;
; 0.278 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.758      ;
; 0.278 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.758      ;
; 0.278 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.758      ;
; 0.278 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.758      ;
; 0.298 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.778      ;
; 0.298 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.778      ;
; 0.298 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.778      ;
; 0.298 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.778      ;
; 0.298 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.778      ;
; 0.298 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.778      ;
; 0.298 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.778      ;
; 0.298 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.778      ;
; 0.351 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 3.831      ;
; 0.417 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.189      ; 3.881      ;
; 0.417 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.189      ; 3.881      ;
; 0.417 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.189      ; 3.881      ;
; 0.417 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.189      ; 3.881      ;
; 0.417 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.189      ; 3.881      ;
; 0.422 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.912      ;
; 0.422 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.912      ;
; 0.422 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.912      ;
; 0.422 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.912      ;
; 0.422 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.912      ;
; 0.422 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.912      ;
; 0.483 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.973      ;
; 0.483 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.973      ;
; 0.483 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.973      ;
; 0.483 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.973      ;
; 0.483 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.973      ;
; 0.483 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.973      ;
; 0.483 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 3.973      ;
; 0.580 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 4.043      ;
; 0.580 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 4.043      ;
; 0.580 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 4.043      ;
; 0.580 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 4.043      ;
; 0.580 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 4.043      ;
; 0.580 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 4.043      ;
; 0.580 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.188      ; 4.043      ;
; 0.632 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.122      ;
; 0.632 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.122      ;
; 0.632 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.122      ;
; 0.632 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.122      ;
; 0.632 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.122      ;
; 0.632 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.122      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.125      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.125      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.125      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.125      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.125      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.125      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.125      ;
; 0.635 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.215      ; 4.125      ;
; 0.829 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 4.279      ;
; 0.847 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 4.327      ;
; 0.847 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 4.327      ;
; 0.847 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 4.327      ;
; 0.847 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 4.327      ;
; 0.847 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 4.327      ;
; 0.847 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.205      ; 4.327      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.056 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.746      ;
; 1.072 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.070     ; 0.777      ;
; 1.078 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.768      ;
; 1.079 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.769      ;
; 1.102 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.792      ;
; 1.199 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.889      ;
; 1.200 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.890      ;
; 1.226 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.084     ; 0.917      ;
; 1.252 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 0.944      ;
; 1.255 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.084     ; 0.946      ;
; 1.427 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 1.119      ;
; 1.430 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.070     ; 1.135      ;
; 1.440 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.084     ; 1.131      ;
; 1.473 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 1.165      ;
; 1.496 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.084     ; 1.187      ;
; 1.509 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.098     ; 1.186      ;
; 1.526 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.098     ; 1.203      ;
; 1.606 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.082     ; 1.299      ;
; 1.626 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 1.318      ;
; 1.720 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.084     ; 1.411      ;
; 1.737 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.084     ; 1.428      ;
; 1.784 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.082     ; 1.477      ;
; 1.792 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 1.484      ;
; 1.897 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.082     ; 1.590      ;
; 1.915 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 1.605      ;
; 1.925 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.082     ; 1.618      ;
; 1.996 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 1.688      ;
; 1.996 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 1.688      ;
; 2.023 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 1.715      ;
; 2.023 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.097     ; 1.701      ;
; 2.025 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 1.717      ;
; 2.033 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.069     ; 1.739      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.191 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 1.409      ;
; 2.429 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 1.647      ;
; 2.456 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 1.674      ;
; 2.577 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 1.795      ;
; 2.586 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.034     ; 1.817      ;
; 2.609 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 1.827      ;
; 2.707 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 1.925      ;
; 2.797 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 2.015      ;
; 2.815 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 2.033      ;
; 2.833 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.034     ; 2.064      ;
; 2.919 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.138      ;
; 2.941 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.160      ;
; 2.955 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.174      ;
; 2.983 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.202      ;
; 3.042 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.261      ;
; 3.058 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 2.276      ;
; 3.064 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.283      ;
; 3.287 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.506      ;
; 3.319 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 2.552      ;
; 3.323 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 2.556      ;
; 3.399 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.618      ;
; 3.403 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.622      ;
; 3.412 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 2.645      ;
; 3.463 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.682      ;
; 3.487 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.706      ;
; 3.512 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.731      ;
; 3.530 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.749      ;
; 3.550 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 2.783      ;
; 3.627 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.846      ;
; 3.648 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 2.881      ;
; 3.659 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.878      ;
; 3.755 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 2.988      ;
; 3.776 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 2.995      ;
; 3.780 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 2.998      ;
; 3.862 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 3.095      ;
; 3.874 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 3.107      ;
; 3.901 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 3.120      ;
; 3.935 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 3.168      ;
; 3.949 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 3.167      ;
; 3.953 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 3.186      ;
; 4.025 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 3.258      ;
; 4.032 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 3.250      ;
; 4.123 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 3.341      ;
; 4.222 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 3.440      ;
; 4.311 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 3.530      ;
; 4.329 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 3.547      ;
; 4.406 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 3.624      ;
; 4.507 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.047     ; 3.725      ;
; 4.576 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.046     ; 3.795      ;
; 4.750 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.032     ; 3.983      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.933 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.706     ; 1.492      ;
; 3.080 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.706     ; 1.639      ;
; 3.272 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.706     ; 1.831      ;
; 3.291 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.706     ; 1.850      ;
; 3.373 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.706     ; 1.932      ;
; 3.393 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.706     ; 1.952      ;
; 3.428 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.706     ; 1.987      ;
; 3.485 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.706     ; 2.044      ;
; 3.545 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.695     ; 2.115      ;
; 3.647 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.695     ; 2.217      ;
; 3.673 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.695     ; 2.243      ;
; 3.793 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.695     ; 2.363      ;
; 3.886 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.695     ; 2.456      ;
; 3.904 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.695     ; 2.474      ;
; 3.907 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.695     ; 2.477      ;
; 3.930 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.695     ; 2.500      ;
; 3.971 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.131     ; 2.105      ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.846 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -3.384     ; 2.394      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[17]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.884 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -2.763     ; 2.053      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.764 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.115     ; 2.581      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -2.958 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -2.473     ; 1.417      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.838 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.534     ; 2.226      ;
; -1.373 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.534     ; 1.761      ;
; -1.218 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 2.149      ;
; -1.032 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 1.963      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.355  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.148     ; 2.149      ;
; -1.355  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.148     ; 2.149      ;
; -1.169  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.148     ; 1.963      ;
; -1.169  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.148     ; 1.963      ;
; 997.697 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 2.226      ;
; 997.697 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 2.226      ;
; 998.162 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.761      ;
; 998.162 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.761      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.993 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.822      ;
; 0.993 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.822      ;
; 1.220 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 2.049      ;
; 1.220 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 2.049      ;
; 1.369 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.663      ;
; 1.369 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.663      ;
; 1.713 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.007      ;
; 1.713 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.007      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.240 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.148      ; 1.663      ;
; 1.536 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.071      ; 1.822      ;
; 1.583 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.149      ; 2.007      ;
; 1.762 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.072      ; 2.049      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.863 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -1.831     ; 1.297      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.501 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.458     ; 2.308      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[17]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.787 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.132     ; 1.920      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.729 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -2.779     ; 2.215      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; -0.011 ; 0.205        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.259  ; 0.259        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.599  ; 0.783        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.732  ; 0.732        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.173  ; 0.389        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.421  ; 0.605        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.554  ; 0.554        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.088  ; 0.304        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.504  ; 0.688        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.637  ; 0.637        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.311  ; 0.495        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.966 ; 19.966       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.034 ; 20.034       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[14]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                                 ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                                ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                                 ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                                 ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                                 ;
; 499.292 ; 499.508      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                                 ;
; 499.293 ; 499.509      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                                ;
; 499.294 ; 499.510      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
; 499.294 ; 499.510      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
; 499.294 ; 499.510      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                 ;
; 499.294 ; 499.510      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                                 ;
; 499.294 ; 499.510      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                                 ;
; 499.295 ; 499.511      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                 ;
; 499.295 ; 499.511      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                                ;
; 499.337 ; 499.521      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.337 ; 499.521      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ;
; 499.338 ; 499.522      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.339 ; 499.523      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+-----------+-------------------------------------+--------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 5.628  ; 5.566 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 5.628  ; 5.566 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.607  ; 4.616 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 2.793  ; 2.787 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 2.842  ; 2.816 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 2.157  ; 2.206 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 2.437  ; 2.411 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 2.207  ; 2.188 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 2.784  ; 2.727 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.148 ; 0.172 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.186 ; 0.059 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.148 ; 0.172 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 3.891  ; 4.423 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 3.773  ; 4.351 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 3.891  ; 4.423 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; 6.289  ; 6.409 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; 5.816  ; 6.152 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 8.763  ; 9.175 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 8.645  ; 9.103 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 8.763  ; 9.175 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; 4.466  ; 4.886 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; 4.348  ; 4.814 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; 4.466  ; 4.886 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; -0.673 ; -0.756 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; -1.472 ; -1.559 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; -1.273 ; -1.396 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; -0.937 ; -1.065 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; -1.537 ; -1.662 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; -0.673 ; -0.787 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; -0.881 ; -1.018 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; -0.687 ; -0.756 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; -0.730 ; -0.837 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.708  ; 0.465  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.708  ; 0.465  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.583  ; 0.281  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 1.659  ; 1.545  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 1.659  ; 1.545  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 1.296  ; 1.075  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; -5.568 ; -5.699 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; -5.183 ; -5.507 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 0.432  ; 0.440  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; -1.744 ; -2.110 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 0.432  ; 0.440  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; -2.730 ; -3.179 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; -2.730 ; -3.179 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; -2.843 ; -3.247 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.348  ; 6.621  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.348  ; 6.621  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 17.611 ; 16.620 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 17.611 ; 16.620 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 16.289 ; 15.341 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 16.081 ; 15.515 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.857 ; 14.935 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 15.954 ; 15.179 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 16.813 ; 15.819 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 15.864 ; 14.758 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 17.133 ; 16.276 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.815  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.573  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.592 ; 13.945 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.689 ; 12.476 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.147 ; 11.367 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.112 ; 9.663  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.332 ; 10.788 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.143 ; 9.726  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.679 ; 11.088 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.473 ; 9.873  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.592 ; 13.945 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.477  ; 8.690  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.477  ; 8.690  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.434  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 15.608 ; 14.410 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.608 ; 14.410 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 8.057  ; 7.635  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 8.282  ; 7.971  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.666 ; 10.536 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.566  ; 9.268  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.280  ; 6.897  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.334  ; 7.001  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.690  ; 8.407  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 10.909 ; 10.707 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 10.172 ; 9.745  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[1]     ; clk_25mhz                           ; 9.099  ; 8.788  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 8.798  ; 8.532  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 9.343  ; 9.250  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 10.720 ; 10.442 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 8.803  ; 8.597  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 8.915  ; 8.591  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 9.107  ; 8.827  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 9.278  ; 8.993  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 9.558  ; 9.150  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 9.023  ; 8.686  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 8.369  ; 8.197  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 10.045 ; 9.750  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 8.788  ; 8.595  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 9.313  ; 8.926  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 8.694  ; 8.464  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 8.466  ; 8.256  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 8.698  ; 8.452  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 8.346  ; 8.166  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 10.909 ; 10.707 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.039  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.039  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 15.810 ; 15.258 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.218 ; 13.053 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 14.251 ; 14.035 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 14.610 ; 14.153 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 15.810 ; 14.849 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 13.868 ; 12.935 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 14.648 ; 14.834 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 13.014 ; 12.287 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 15.568 ; 15.258 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.998  ; 5.740  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 13.623 ; 12.357 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 13.623 ; 12.357 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.578  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.578  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.314  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.314  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 12.054 ; 10.959 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 12.054 ; 10.896 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 11.198 ; 10.959 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 11.035 ; 10.380 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ; 4.448  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ; 4.448  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ;        ; 4.345  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ;        ; 4.345  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.403 ; 9.603  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.403 ; 9.603  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.274  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.274  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 4.842  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 4.842  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 10.806 ; 9.820  ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 10.806 ; 9.820  ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.329  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.329  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 4.099  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 4.099  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 5.880  ; 6.212  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 5.880  ; 6.212  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 7.880  ; 7.509  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 9.903  ; 9.259  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 8.220  ; 7.869  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 9.064  ; 8.759  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 9.107  ; 8.571  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 9.308  ; 9.006  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 7.880  ; 7.509  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.249  ; 7.922  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 9.291  ; 9.020  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.758  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.524  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.621  ; 8.275  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.979 ; 10.999 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.231 ; 9.641  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.621  ; 8.275  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.895  ; 9.297  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.345  ; 8.925  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.920  ; 9.303  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.924  ; 8.468  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.673 ; 11.054 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 7.862  ; 4.953  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 7.862  ; 8.068  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 4.953  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.952  ; 5.605  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.641  ; 7.270  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 6.296  ; 6.180  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.729  ; 6.424  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.911  ; 6.382  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 7.924  ; 7.606  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 5.979  ; 5.605  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.952  ; 5.667  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.387  ; 7.113  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 7.738  ; 7.564  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 9.491  ; 9.080  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[1]     ; clk_25mhz                           ; 8.463  ; 8.164  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 8.173  ; 7.915  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 8.695  ; 8.605  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 10.074 ; 9.811  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 8.177  ; 7.979  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 8.287  ; 7.976  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 8.469  ; 8.199  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 8.632  ; 8.357  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 8.902  ; 8.509  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 8.387  ; 8.063  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 7.760  ; 7.594  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 9.372  ; 9.088  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 8.163  ; 7.976  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 8.666  ; 8.293  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 8.072  ; 7.850  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 7.854  ; 7.650  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 8.076  ; 7.838  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 7.738  ; 7.564  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 10.257 ; 10.065 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.573  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.573  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.258  ; 6.258  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.837  ; 6.837  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 6.729  ; 6.729  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.729  ; 6.729  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.486  ; 6.486  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.328  ; 6.328  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.258  ; 6.258  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.104  ; 7.104  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.048  ; 7.048  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.516  ; 5.268  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 13.057 ; 11.802 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 13.057 ; 11.802 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.492  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.492  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.238  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.238  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 10.723 ; 10.076 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 11.537 ; 10.347 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 10.813 ; 10.584 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 10.723 ; 10.076 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ; 4.367  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ; 4.367  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ;        ; 4.267  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ;        ; 4.267  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.074 ; 9.303  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.074 ; 9.303  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.159  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.159  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 4.742  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 4.742  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 10.332 ; 9.340  ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 10.332 ; 9.340  ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.253  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.253  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 4.032  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 4.032  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.301 ; 7.168 ; 7.988 ; 7.988 ;
; mode_usb_n ; usb_d[1]    ; 7.177 ; 7.056 ; 7.931 ; 7.931 ;
; mode_usb_n ; usb_d[2]    ; 7.177 ; 7.056 ; 7.931 ; 7.931 ;
; mode_usb_n ; usb_d[3]    ; 6.936 ; 6.803 ; 7.626 ; 7.626 ;
; mode_usb_n ; usb_d[4]    ; 6.773 ; 6.640 ; 7.339 ; 7.339 ;
; mode_usb_n ; usb_d[5]    ; 6.687 ; 6.566 ; 7.311 ; 7.311 ;
; mode_usb_n ; usb_d[6]    ; 7.568 ; 7.447 ; 8.374 ; 8.374 ;
; mode_usb_n ; usb_d[7]    ; 7.510 ; 7.389 ; 8.336 ; 8.336 ;
; mode_usb_n ; usb_rdn     ; 4.500 ; 4.500 ; 4.874 ; 4.741 ;
; mode_usb_n ; usb_wr      ; 4.833 ; 4.833 ; 5.089 ; 4.968 ;
; sw[0]      ; led[0]      ;       ; 4.819 ; 5.103 ;       ;
; sw[1]      ; led[1]      ;       ; 4.614 ; 4.833 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.838 ; 6.838 ; 7.505 ; 7.498 ;
; mode_usb_n ; usb_d[1]    ; 6.730 ; 6.730 ; 7.458 ; 7.454 ;
; mode_usb_n ; usb_d[2]    ; 6.730 ; 6.730 ; 7.458 ; 7.454 ;
; mode_usb_n ; usb_d[3]    ; 6.487 ; 6.487 ; 7.157 ; 7.150 ;
; mode_usb_n ; usb_d[4]    ; 6.329 ; 6.329 ; 6.881 ; 6.874 ;
; mode_usb_n ; usb_d[5]    ; 6.259 ; 6.259 ; 6.863 ; 6.859 ;
; mode_usb_n ; usb_d[6]    ; 7.105 ; 7.105 ; 7.883 ; 7.879 ;
; mode_usb_n ; usb_d[7]    ; 7.049 ; 7.049 ; 7.847 ; 7.843 ;
; mode_usb_n ; usb_rdn     ; 4.223 ; 4.216 ; 4.577 ; 4.577 ;
; mode_usb_n ; usb_wr      ; 4.551 ; 4.547 ; 4.795 ; 4.795 ;
; sw[0]      ; led[0]      ;       ; 4.757 ; 5.030 ;       ;
; sw[1]      ; led[1]      ;       ; 4.560 ; 4.770 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -2.548 ; -2.548        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -2.107 ; -42.578       ;
; lab:inst4|UA:inst100|y[17]                        ; -1.760 ; -1.760        ;
; USBBridge:inst|USBRDn                             ; -1.611 ; -118.310      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -0.720 ; -14.667       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.477 ; -11.584       ;
; USBBridge:inst|USBRDn                             ; -0.267 ; -13.010       ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0.517  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.119  ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 1.396  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -1.585 ; -1.585        ;
; lab:inst4|UA:inst100|y[11]                        ; -1.169 ; -1.169        ;
; lab:inst4|UA:inst100|y[17]                        ; -1.163 ; -1.163        ;
; lab:inst4|UA:inst100|y[23]                        ; -0.689 ; -0.689        ;
; USBBridge:inst|USBRDn                             ; -0.428 ; -0.672        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.180 ; -0.530        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.350 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 0.525 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 1.060 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.443 ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 1.469 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 1.883 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.000  ; -116.000      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.000  ; -32.000       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[17]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.000  ; -1.000        ;
; clk_25mhz                                         ; 19.597  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.642 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -2.548 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 2.490      ;
; -2.524 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 2.466      ;
; -2.332 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.966     ; 2.283      ;
; -2.194 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 2.136      ;
; -2.106 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 2.048      ;
; -2.062 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 2.003      ;
; -2.042 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.983      ;
; -2.007 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.948      ;
; -1.982 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.965     ; 1.934      ;
; -1.911 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.966     ; 1.862      ;
; -1.911 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.852      ;
; -1.903 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.844      ;
; -1.885 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.965     ; 1.837      ;
; -1.884 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.965     ; 1.836      ;
; -1.862 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.974     ; 1.805      ;
; -1.809 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.966     ; 1.760      ;
; -1.770 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.965     ; 1.722      ;
; -1.743 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.684      ;
; -1.725 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.667      ;
; -1.715 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.974     ; 1.658      ;
; -1.711 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.965     ; 1.663      ;
; -1.704 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.974     ; 1.647      ;
; -1.702 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.965     ; 1.654      ;
; -1.643 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.585      ;
; -1.634 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.974     ; 1.577      ;
; -1.630 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.965     ; 1.582      ;
; -1.624 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.974     ; 1.567      ;
; -1.573 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.515      ;
; -1.572 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.965     ; 1.524      ;
; -1.563 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.974     ; 1.506      ;
; -1.558 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.500      ;
; -1.507 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.449      ;
; -1.504 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.965     ; 1.456      ;
; -1.390 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.331      ;
; -1.371 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.313      ;
; -1.353 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.295      ;
; -1.319 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.974     ; 1.262      ;
; -1.303 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.245      ;
; -1.284 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.226      ;
; -1.283 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.975     ; 1.225      ;
; -1.250 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.191      ;
; -1.235 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.176      ;
; -1.221 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.969     ; 1.169      ;
; -1.139 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.080      ;
; -1.132 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.073      ;
; -1.082 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 1.023      ;
; -1.076 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.969     ; 1.024      ;
; -1.030 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 0.971      ;
; -1.015 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 0.956      ;
; -0.898 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.976     ; 0.839      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.107 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.207     ; 2.827      ;
; -2.035 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.771      ;
; -2.034 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.770      ;
; -1.935 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 2.671      ;
; -1.852 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.589      ;
; -1.682 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.419      ;
; -1.679 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.416      ;
; -1.678 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.415      ;
; -1.506 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.207     ; 2.226      ;
; -1.464 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.201      ;
; -1.356 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.093      ;
; -1.325 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.062      ;
; -1.294 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 2.031      ;
; -1.224 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 1.960      ;
; -1.196 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 1.932      ;
; -1.119 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.199     ; 1.847      ;
; -1.020 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.199     ; 1.748      ;
; -0.981 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 1.708      ;
; -0.956 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.199     ; 1.684      ;
; -0.949 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 1.685      ;
; -0.684 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 1.420      ;
; -0.684 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 1.420      ;
; -0.668 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.740      ; 2.345      ;
; -0.664 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.202     ; 1.389      ;
; -0.653 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 1.389      ;
; -0.649 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 1.385      ;
; -0.622 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.733      ; 2.292      ;
; -0.584 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 1.321      ;
; -0.577 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.190     ; 1.314      ;
; -0.535 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.733      ; 2.205      ;
; -0.502 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.079     ; 1.350      ;
; -0.493 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 1.219      ;
; -0.447 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.076     ; 1.298      ;
; -0.440 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.076     ; 1.291      ;
; -0.415 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 1.142      ;
; -0.380 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.740      ; 2.057      ;
; -0.366 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.084     ; 1.209      ;
; -0.324 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.070     ; 1.181      ;
; -0.306 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.084     ; 1.149      ;
; -0.305 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.069     ; 1.163      ;
; -0.305 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.070     ; 1.162      ;
; -0.290 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.068     ; 1.149      ;
; -0.282 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 1.121      ;
; -0.282 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.070     ; 1.139      ;
; -0.249 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 1.109      ;
; -0.245 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 1.105      ;
; -0.237 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.428      ; 2.197      ;
; -0.237 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.079     ; 1.085      ;
; -0.229 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 1.089      ;
; -0.223 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.068     ; 1.082      ;
; -0.189 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.031      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 1.045      ;
; -0.154 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.058     ; 1.023      ;
; -0.152 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.559      ; 2.243      ;
; -0.131 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.068     ; 0.990      ;
; -0.122 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.978      ;
; -0.117 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.973      ;
; -0.116 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.191     ; 0.852      ;
; -0.116 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.972      ;
; -0.095 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.070     ; 0.952      ;
; -0.094 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.950      ;
; -0.091 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.438      ; 2.061      ;
; -0.090 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.570      ; 2.202      ;
; -0.090 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.570      ; 2.202      ;
; -0.090 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.570      ; 2.202      ;
; -0.090 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.570      ; 2.202      ;
; -0.090 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.570      ; 2.202      ;
; -0.090 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.570      ; 2.202      ;
; -0.090 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.570      ; 2.202      ;
; -0.090 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.570      ; 2.202      ;
; -0.089 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.438      ; 2.059      ;
; -0.087 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.068     ; 0.946      ;
; -0.045 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.084     ; 0.888      ;
; -0.031 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.084     ; 0.874      ;
; -0.026 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 0.868      ;
; -0.021 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.084     ; 0.864      ;
; -0.021 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.877      ;
; -0.020 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.876      ;
; -0.016 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.068     ; 0.875      ;
; -0.014 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 0.870      ;
; -0.014 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.070     ; 0.871      ;
; -0.012 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.065     ; 0.874      ;
; 0.051  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.069     ; 0.807      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.053  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.580      ; 2.069      ;
; 0.057  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.076     ; 0.794      ;
; 0.060  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.076     ; 0.791      ;
; 0.070  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.076     ; 0.781      ;
; 0.079  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.076     ; 0.772      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.069     ; 0.778      ;
; 0.081  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.076     ; 0.770      ;
; 0.083  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.421      ; 1.870      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.760 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.203     ; 1.474      ;
; -1.728 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.203     ; 1.442      ;
; -1.704 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.203     ; 1.418      ;
; -1.698 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.203     ; 1.412      ;
; -1.690 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.203     ; 1.404      ;
; -1.581 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.203     ; 1.295      ;
; -1.548 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.052     ; 1.413      ;
; -1.546 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.203     ; 1.260      ;
; -1.507 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.203     ; 1.221      ;
; -1.493 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.212     ; 1.198      ;
; -1.442 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.212     ; 1.147      ;
; -1.427 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.212     ; 1.132      ;
; -1.406 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.212     ; 1.111      ;
; -1.374 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.212     ; 1.079      ;
; -1.339 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.212     ; 1.044      ;
; -1.217 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.212     ; 0.922      ;
; -1.136 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.212     ; 0.841      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.611 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.238     ; 1.360      ;
; -1.601 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.238     ; 1.350      ;
; -1.518 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.238     ; 1.267      ;
; -1.463 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.238     ; 1.212      ;
; -1.441 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.238     ; 1.190      ;
; -1.436 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.158     ; 1.265      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.363      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.363      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.363      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.363      ;
; -1.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.363      ;
; -1.418 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.158     ; 1.247      ;
; -1.380 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.238     ; 1.129      ;
; -1.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.238     ; 1.101      ;
; -1.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.158     ; 1.145      ;
; -1.300 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.235      ;
; -1.300 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.235      ;
; -1.300 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.235      ;
; -1.300 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.235      ;
; -1.300 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.235      ;
; -1.277 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.158     ; 1.106      ;
; -1.266 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.158     ; 1.095      ;
; -1.261 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.158     ; 1.090      ;
; -1.260 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.194      ;
; -1.260 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.194      ;
; -1.260 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.194      ;
; -1.259 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.194      ;
; -1.259 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.194      ;
; -1.259 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.194      ;
; -1.259 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.194      ;
; -1.259 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.194      ;
; -1.248 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.194      ;
; -1.244 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.190      ;
; -1.240 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.186      ;
; -1.236 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.182      ;
; -1.234 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.169      ;
; -1.234 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.169      ;
; -1.234 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.169      ;
; -1.234 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.169      ;
; -1.234 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.169      ;
; -1.229 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 2.154      ;
; -1.229 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 2.154      ;
; -1.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.163      ;
; -1.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.163      ;
; -1.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.163      ;
; -1.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.163      ;
; -1.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.163      ;
; -1.223 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.170      ;
; -1.221 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 2.146      ;
; -1.221 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 2.146      ;
; -1.219 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.166      ;
; -1.219 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.166      ;
; -1.219 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.166      ;
; -1.219 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.166      ;
; -1.219 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.166      ;
; -1.219 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.166      ;
; -1.219 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.166      ;
; -1.217 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.151      ;
; -1.217 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.151      ;
; -1.217 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.151      ;
; -1.217 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.151      ;
; -1.217 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.151      ;
; -1.217 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.151      ;
; -1.217 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.151      ;
; -1.215 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.162      ;
; -1.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.158      ;
; -1.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.158      ;
; -1.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.158      ;
; -1.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.158      ;
; -1.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.158      ;
; -1.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.158      ;
; -1.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.158      ;
; -1.194 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.146      ;
; -1.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.134      ;
; -1.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.134      ;
; -1.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.134      ;
; -1.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.134      ;
; -1.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.134      ;
; -1.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.134      ;
; -1.188 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.134      ;
; -1.186 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.138      ;
; -1.180 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.126      ;
; -1.180 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.126      ;
; -1.180 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.126      ;
; -1.180 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.126      ;
; -1.180 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.126      ;
; -1.180 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.126      ;
; -1.180 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.126      ;
; -1.178 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.112      ;
; -1.178 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.112      ;
; -1.178 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.112      ;
; -1.178 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.112      ;
; -1.178 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.112      ;
; -1.178 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.112      ;
; -1.178 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.112      ;
; -1.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.158     ; 0.999      ;
; -1.167 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.113      ;
; -1.163 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.109      ;
; -1.161 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.111      ;
; -1.161 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.111      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.720 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.216     ; 0.911      ;
; -0.718 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.899      ;
; -0.711 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.234     ; 0.884      ;
; -0.684 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.224     ; 0.867      ;
; -0.681 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.862      ;
; -0.675 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.856      ;
; -0.668 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.849      ;
; -0.632 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.229     ; 0.810      ;
; -0.626 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.807      ;
; -0.569 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.750      ;
; -0.555 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.225     ; 0.737      ;
; -0.539 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.227     ; 0.719      ;
; -0.528 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.228     ; 0.707      ;
; -0.519 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.225     ; 0.701      ;
; -0.475 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.235     ; 0.647      ;
; -0.463 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.235     ; 0.635      ;
; -0.461 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.228     ; 0.640      ;
; -0.455 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.636      ;
; -0.388 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.569      ;
; -0.368 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.227     ; 0.548      ;
; -0.354 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.227     ; 0.534      ;
; -0.344 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.219     ; 0.532      ;
; -0.308 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.227     ; 0.488      ;
; -0.304 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.227     ; 0.484      ;
; -0.295 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.227     ; 0.475      ;
; -0.280 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.461      ;
; -0.279 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.460      ;
; -0.226 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.407      ;
; -0.212 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.393      ;
; -0.211 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.392      ;
; -0.210 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.219     ; 0.398      ;
; -0.209 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.226     ; 0.390      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.477 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.851      ; 1.663      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.862      ; 1.783      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.862      ; 1.783      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.862      ; 1.783      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.862      ; 1.783      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.862      ; 1.783      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.862      ; 1.783      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.862      ; 1.783      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.862      ; 1.783      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.314 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.837      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.305 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.873      ; 1.847      ;
; -0.294 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.866      ; 1.851      ;
; -0.294 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.866      ; 1.851      ;
; -0.241 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.714      ; 1.762      ;
; -0.240 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.714      ; 1.763      ;
; -0.237 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.851      ; 1.903      ;
; -0.119 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.704      ; 1.874      ;
; 0.017  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.697      ; 2.003      ;
; 0.073  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.299      ; 0.556      ;
; 0.127  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.603      ;
; 0.129  ; USBBridge:inst|DOStrobes[2]                                                                                   ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.613      ;
; 0.134  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.610      ;
; 0.137  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.613      ;
; 0.138  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 0.615      ;
; 0.139  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.615      ;
; 0.142  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.299      ; 0.625      ;
; 0.143  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.619      ;
; 0.145  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.621      ;
; 0.147  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 0.624      ;
; 0.153  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.637      ;
; 0.154  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.638      ;
; 0.155  ; USBBridge:inst|DFFE_inst23                                                                                    ; USBBridge:inst|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.156  ; lab:inst4|UA:inst100|pc[5]                                                                                    ; lab:inst4|UA:inst100|pc[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[6]                                                                                    ; lab:inst4|UA:inst100|pc[6]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[2]                                                                                    ; lab:inst4|UA:inst100|pc[2]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[4]                                                                                    ; lab:inst4|UA:inst100|pc[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.162  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.638      ;
; 0.164  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.640      ;
; 0.199  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.299      ; 0.682      ;
; 0.199  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.675      ;
; 0.202  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.678      ;
; 0.205  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 0.682      ;
; 0.206  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.851      ; 1.846      ;
; 0.215  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.691      ;
; 0.216  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 0.692      ;
; 0.218  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.702      ;
; 0.263  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
; 0.263  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
; 0.263  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
; 0.264  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.416      ;
; 0.272  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.273  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.757      ;
; 0.274  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.275  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.275  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.278  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.279  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.280  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.298      ; 0.762      ;
; 0.280  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.298      ; 0.762      ;
; 0.281  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 0.768      ;
; 0.285  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.437      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.286  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.298      ; 0.768      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.299      ; 0.770      ;
; 0.289  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.289  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.289  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.297  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.697      ; 1.783      ;
; 0.298  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.767      ;
; 0.299  ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.451      ;
; 0.299  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.768      ;
; 0.301  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.769      ;
; 0.310  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.779      ;
; 0.331  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.815      ;
; 0.347  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.499      ;
; 0.347  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.499      ;
; 0.351  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.298      ; 0.833      ;
; 0.353  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.505      ;
; 0.359  ; lab:inst4|UA:inst100|pc[3]                                                                                    ; lab:inst4|UA:inst100|y[6]                                                                                     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.510      ;
; 0.361  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.298      ; 0.843      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.267 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.634      ;
; -0.237 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.665      ;
; -0.237 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.665      ;
; -0.237 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.665      ;
; -0.237 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.665      ;
; -0.237 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.665      ;
; -0.237 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.665      ;
; -0.237 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.665      ;
; -0.237 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.665      ;
; -0.229 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.673      ;
; -0.229 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.673      ;
; -0.229 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.673      ;
; -0.229 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.673      ;
; -0.229 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.673      ;
; -0.229 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.673      ;
; -0.229 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.673      ;
; -0.229 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.673      ;
; -0.226 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.675      ;
; -0.226 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.675      ;
; -0.226 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.675      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.666      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.666      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.666      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.689      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.689      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.689      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.689      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.689      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.689      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.689      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.689      ;
; -0.207 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.729      ; 1.686      ;
; -0.196 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.706      ;
; -0.196 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.706      ;
; -0.196 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.706      ;
; -0.196 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.706      ;
; -0.196 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.706      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.726      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.726      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.726      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.726      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.726      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.726      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.726      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.726      ;
; -0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 1.741      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.760      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.760      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.760      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.760      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.760      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.760      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.760      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.738      ; 1.760      ;
; -0.118 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.789      ;
; -0.118 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.789      ;
; -0.118 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.789      ;
; -0.118 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.789      ;
; -0.118 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.789      ;
; -0.118 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.789      ;
; -0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.813      ;
; -0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.813      ;
; -0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.813      ;
; -0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.813      ;
; -0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.813      ;
; -0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.813      ;
; -0.094 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.813      ;
; -0.072 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.726      ; 1.818      ;
; -0.072 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.726      ; 1.818      ;
; -0.072 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.726      ; 1.818      ;
; -0.072 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.726      ; 1.818      ;
; -0.072 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.726      ; 1.818      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.884      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.884      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.884      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.884      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.884      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.884      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.884      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.884      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.889      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.889      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.889      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.889      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.889      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.743      ; 1.889      ;
; -0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.880      ;
; -0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.880      ;
; -0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.880      ;
; -0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.880      ;
; -0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.880      ;
; -0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.880      ;
; -0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.725      ; 1.880      ;
; 0.110  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.716      ; 1.990      ;
; 0.120  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 2.021      ;
; 0.120  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 2.021      ;
; 0.120  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 2.021      ;
; 0.120  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 2.021      ;
; 0.120  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 2.021      ;
; 0.120  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.737      ; 2.021      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.517 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.153      ; 0.334      ;
; 0.520 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.330      ;
; 0.521 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.331      ;
; 0.522 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.332      ;
; 0.534 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.344      ;
; 0.577 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.387      ;
; 0.577 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.387      ;
; 0.587 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.397      ;
; 0.596 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.147      ; 0.407      ;
; 0.601 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.411      ;
; 0.654 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.153      ; 0.471      ;
; 0.656 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.466      ;
; 0.665 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.147      ; 0.476      ;
; 0.670 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.147      ; 0.481      ;
; 0.728 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.145      ; 0.537      ;
; 0.744 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.138      ; 0.546      ;
; 0.748 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.147      ; 0.559      ;
; 0.754 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.138      ; 0.556      ;
; 0.779 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.148      ; 0.591      ;
; 0.811 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.145      ; 0.620      ;
; 0.811 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.146      ; 0.621      ;
; 0.829 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.148      ; 0.641      ;
; 0.837 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.147      ; 0.648      ;
; 0.889 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.148      ; 0.701      ;
; 0.902 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.144      ; 0.710      ;
; 0.911 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.148      ; 0.723      ;
; 0.939 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.147      ; 0.750      ;
; 0.941 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.147      ; 0.752      ;
; 0.951 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.148      ; 0.763      ;
; 0.963 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.156      ; 0.783      ;
; 0.967 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.147      ; 0.778      ;
; 0.972 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.139      ; 0.775      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.119 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 0.638      ;
; 1.249 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 0.768      ;
; 1.262 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 0.781      ;
; 1.316 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.629     ; 0.841      ;
; 1.327 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 0.846      ;
; 1.337 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 0.856      ;
; 1.374 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 0.893      ;
; 1.446 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 0.965      ;
; 1.447 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 0.966      ;
; 1.455 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.629     ; 0.980      ;
; 1.512 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.032      ;
; 1.523 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.043      ;
; 1.524 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.044      ;
; 1.537 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.057      ;
; 1.566 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 1.085      ;
; 1.579 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.099      ;
; 1.591 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.111      ;
; 1.702 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.625     ; 1.231      ;
; 1.711 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.231      ;
; 1.714 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.625     ; 1.243      ;
; 1.751 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.271      ;
; 1.763 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.625     ; 1.292      ;
; 1.775 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.295      ;
; 1.789 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.309      ;
; 1.809 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.329      ;
; 1.810 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.330      ;
; 1.828 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.625     ; 1.357      ;
; 1.843 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.363      ;
; 1.848 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.625     ; 1.377      ;
; 1.890 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.410      ;
; 1.891 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.411      ;
; 1.912 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.625     ; 1.441      ;
; 1.932 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 1.451      ;
; 1.948 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.468      ;
; 1.971 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.625     ; 1.500      ;
; 1.973 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.626     ; 1.501      ;
; 1.984 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.504      ;
; 2.010 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.625     ; 1.539      ;
; 2.010 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.626     ; 1.538      ;
; 2.039 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.625     ; 1.568      ;
; 2.067 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 1.586      ;
; 2.103 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 1.622      ;
; 2.156 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 1.675      ;
; 2.171 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 1.690      ;
; 2.209 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 1.728      ;
; 2.226 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 1.745      ;
; 2.230 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.750      ;
; 2.258 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.635     ; 1.777      ;
; 2.369 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.634     ; 1.889      ;
; 2.403 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.626     ; 1.931      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.396 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.882     ; 0.668      ;
; 1.476 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.882     ; 0.748      ;
; 1.533 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.738     ; 0.949      ;
; 1.579 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.882     ; 0.851      ;
; 1.595 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.882     ; 0.867      ;
; 1.624 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.882     ; 0.896      ;
; 1.656 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.882     ; 0.928      ;
; 1.659 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.882     ; 0.931      ;
; 1.680 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.873     ; 0.961      ;
; 1.695 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.882     ; 0.967      ;
; 1.734 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.873     ; 1.015      ;
; 1.759 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.873     ; 1.040      ;
; 1.828 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.873     ; 1.109      ;
; 1.879 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.873     ; 1.160      ;
; 1.889 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.873     ; 1.170      ;
; 1.892 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.873     ; 1.173      ;
; 1.893 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.873     ; 1.174      ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.585 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -1.300     ; 1.202      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.169 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -0.806     ; 1.280      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[17]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.163 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.053     ; 1.027      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.689 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -0.918     ; 0.688      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.428 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.300     ; 1.035      ;
; -0.244 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.299     ; 0.852      ;
; -0.088 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 1.039      ;
; 0.008  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 0.943      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.180  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.068     ; 1.039      ;
; -0.180  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.068     ; 1.039      ;
; -0.085  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.069     ; 0.943      ;
; -0.085  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.069     ; 0.943      ;
; 998.904 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.035      ;
; 998.904 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.035      ;
; 999.087 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.852      ;
; 999.087 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.852      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.350 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.299      ; 0.833      ;
; 0.350 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.299      ; 0.833      ;
; 0.431 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.915      ;
; 0.431 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.915      ;
; 0.606 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.758      ;
; 0.606 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.758      ;
; 0.760 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.912      ;
; 0.760 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.912      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.525 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.069      ; 0.758      ;
; 0.680 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.068      ; 0.912      ;
; 0.693 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.833      ;
; 0.775 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.915      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.060 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -0.599     ; 0.615      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.443 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.482     ; 1.115      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[17]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.469 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -0.739     ; 0.884      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.883 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -0.996     ; 1.041      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.437  ; 0.621        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.437  ; 0.621        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ;
; 499.642 ; 499.858      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.643 ; 499.859      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.683 ; 499.867      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+-----------+-------------------------------------+--------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 2.738  ; 3.474 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 2.738  ; 3.474 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 2.357  ; 3.004 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 1.435  ; 2.137 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 1.424  ; 2.135 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 1.146  ; 1.808 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 1.226  ; 1.866 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 1.114  ; 1.758 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 1.383  ; 2.054 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.151 ; 0.139 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.181 ; 0.098 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.151 ; 0.139 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 2.475  ; 2.490 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 2.399  ; 2.437 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 2.475  ; 2.490 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; 3.300  ; 3.924 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; 3.154  ; 3.776 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 4.177  ; 4.407 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 4.100  ; 4.353 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 4.177  ; 4.407 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; 2.429  ; 2.646 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; 2.352  ; 2.592 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; 2.429  ; 2.646 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; -0.452 ; -1.033 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; -0.821 ; -1.454 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; -0.711 ; -1.333 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; -0.564 ; -1.148 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; -0.818 ; -1.484 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; -0.452 ; -1.058 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; -0.549 ; -1.123 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; -0.456 ; -1.033 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; -0.491 ; -1.070 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.445  ; 0.156  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.445  ; 0.156  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.365  ; 0.089  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 0.456  ; 0.138  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 0.456  ; 0.138  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 0.249  ; -0.081 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; -2.930 ; -3.548 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; -2.819 ; -3.432 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 0.328  ; -0.094 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; -0.797 ; -1.073 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 0.328  ; -0.094 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; -1.543 ; -1.781 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; -1.543 ; -1.781 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; -1.617 ; -1.833 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 3.335 ; 3.154 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.335 ; 3.154 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.088 ; 8.449 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 8.087 ; 8.432 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 7.574 ; 7.837 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 7.573 ; 7.830 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 7.361 ; 7.743 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 7.449 ; 7.722 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 7.760 ; 8.085 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 7.220 ; 7.538 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.088 ; 8.449 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 1.862 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 1.950 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.217 ; 7.466 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.351 ; 6.733 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.707 ; 6.024 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.904 ; 5.163 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.404 ; 5.657 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.966 ; 5.134 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.602 ; 5.780 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.026 ; 5.292 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.217 ; 7.466 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 3.996 ; 3.887 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.996 ; 3.887 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.455 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.741 ; 7.159 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.741 ; 7.159 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.616 ; 3.765 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.772 ; 3.864 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.069 ; 5.496 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.497 ; 4.594 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.310 ; 3.390 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.303 ; 3.389 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.205 ; 4.327 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 5.167 ; 5.386 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 4.541 ; 4.750 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[1]     ; clk_25mhz                           ; 4.037 ; 4.199 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 3.924 ; 4.071 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 4.349 ; 4.579 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 5.039 ; 5.240 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 3.928 ; 4.083 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 3.962 ; 4.087 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 4.053 ; 4.217 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 4.185 ; 4.371 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 4.248 ; 4.397 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 3.979 ; 4.115 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 3.748 ; 3.849 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 4.593 ; 4.856 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 3.957 ; 4.084 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 4.131 ; 4.251 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 3.873 ; 3.987 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 3.770 ; 3.892 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 3.884 ; 3.995 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 3.728 ; 3.829 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 5.167 ; 5.386 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.655 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.655 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 7.684 ; 7.873 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.429 ; 6.835 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 6.948 ; 7.001 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.943 ; 7.147 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 7.330 ; 7.604 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.328 ; 6.712 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.170 ; 7.095 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.062 ; 6.310 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.684 ; 7.873 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.816 ; 3.018 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 5.952 ; 6.433 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 5.952 ; 6.433 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 2.232 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 2.232 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;       ; 2.391 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;       ; 2.391 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 5.337 ; 5.749 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 5.315 ; 5.749 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 5.337 ; 5.370 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 5.253 ; 5.584 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ; 2.257 ;       ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ; 2.257 ;       ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ;       ; 2.469 ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ;       ; 2.469 ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 4.711 ; 5.058 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 4.711 ; 5.058 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 2.534 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 2.534 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;       ; 2.703 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;       ; 2.703 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 4.768 ; 5.132 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 4.768 ; 5.132 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 2.115 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 2.115 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;       ; 2.253 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;       ; 2.253 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 3.123 ; 2.992 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.123 ; 2.992 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.786 ; 3.875 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.647 ; 4.741 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 3.945 ; 3.964 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.299 ; 4.466 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.234 ; 4.364 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.478 ; 4.585 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 3.786 ; 3.875 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 3.960 ; 3.984 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.684 ; 4.816 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 1.839 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 1.924 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.272 ; 4.407 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.649 ; 5.911 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.904 ; 5.097 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.272 ; 4.407 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.722 ; 4.936 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.575 ; 4.745 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.799 ; 4.969 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.373 ; 4.518 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.821 ; 6.045 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 3.684 ; 2.210 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.684 ; 3.579 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.210 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.634 ; 2.699 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.435 ; 3.521 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.855 ; 2.840 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.035 ; 3.132 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.988 ; 3.087 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.633 ; 3.740 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.636 ; 2.721 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.634 ; 2.699 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.530 ; 3.658 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 3.426 ; 3.524 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 4.206 ; 4.407 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[1]     ; clk_25mhz                           ; 3.725 ; 3.881 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 3.614 ; 3.756 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 4.023 ; 4.244 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 4.722 ; 4.919 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 3.619 ; 3.768 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 3.653 ; 3.774 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 3.740 ; 3.897 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 3.865 ; 4.044 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 3.927 ; 4.070 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 3.667 ; 3.798 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 3.445 ; 3.543 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 4.259 ; 4.513 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 3.647 ; 3.769 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 3.814 ; 3.930 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 3.565 ; 3.675 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 3.466 ; 3.584 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 3.577 ; 3.683 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 3.426 ; 3.524 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 4.846 ; 5.058 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.394 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.394 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.231 ; 3.231 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.537 ; 3.537 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.477 ; 3.477 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.477 ; 3.477 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.346 ; 3.346 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.281 ; 3.281 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.231 ; 3.231 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.659 ; 3.659 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.638 ; 3.638 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.558 ; 2.753 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 5.720 ; 6.152 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 5.720 ; 6.152 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 2.195 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 2.195 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;       ; 2.350 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;       ; 2.350 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 5.092 ; 5.188 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 5.092 ; 5.468 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 5.166 ; 5.188 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 5.117 ; 5.433 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ; 2.219 ;       ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ; 2.219 ;       ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ;       ; 2.424 ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ;       ; 2.424 ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 4.566 ; 4.904 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 4.566 ; 4.904 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 2.485 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 2.485 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;       ; 2.647 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;       ; 2.647 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 4.569 ; 4.897 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 4.569 ; 4.897 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 2.083 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 2.083 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;       ; 2.216 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;       ; 2.216 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.856 ; 4.856 ; 5.005 ; 5.002 ;
; mode_usb_n ; usb_d[1]    ; 4.801 ; 4.801 ; 4.946 ; 4.942 ;
; mode_usb_n ; usb_d[2]    ; 4.801 ; 4.801 ; 4.946 ; 4.942 ;
; mode_usb_n ; usb_d[3]    ; 4.637 ; 4.637 ; 4.806 ; 4.803 ;
; mode_usb_n ; usb_d[4]    ; 4.552 ; 4.552 ; 4.740 ; 4.737 ;
; mode_usb_n ; usb_d[5]    ; 4.513 ; 4.513 ; 4.690 ; 4.686 ;
; mode_usb_n ; usb_d[6]    ; 5.018 ; 5.018 ; 5.135 ; 5.131 ;
; mode_usb_n ; usb_d[7]    ; 4.985 ; 4.985 ; 5.113 ; 5.109 ;
; mode_usb_n ; usb_rdn     ; 3.324 ; 3.321 ; 3.603 ; 3.603 ;
; mode_usb_n ; usb_wr      ; 3.524 ; 3.520 ; 3.772 ; 3.772 ;
; sw[0]      ; led[0]      ;       ; 2.551 ; 2.829 ;       ;
; sw[1]      ; led[1]      ;       ; 2.424 ; 2.720 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.953 ; 3.887 ; 4.040 ; 4.040 ;
; mode_usb_n ; usb_d[1]    ; 3.889 ; 3.831 ; 3.980 ; 3.980 ;
; mode_usb_n ; usb_d[2]    ; 3.889 ; 3.831 ; 3.980 ; 3.980 ;
; mode_usb_n ; usb_d[3]    ; 3.742 ; 3.676 ; 3.849 ; 3.849 ;
; mode_usb_n ; usb_d[4]    ; 3.660 ; 3.594 ; 3.784 ; 3.784 ;
; mode_usb_n ; usb_d[5]    ; 3.612 ; 3.554 ; 3.734 ; 3.734 ;
; mode_usb_n ; usb_d[6]    ; 4.097 ; 4.039 ; 4.162 ; 4.162 ;
; mode_usb_n ; usb_d[7]    ; 4.065 ; 4.007 ; 4.141 ; 4.141 ;
; mode_usb_n ; usb_rdn     ; 2.451 ; 2.451 ; 2.800 ; 2.734 ;
; mode_usb_n ; usb_wr      ; 2.641 ; 2.641 ; 2.951 ; 2.893 ;
; sw[0]      ; led[0]      ;       ; 2.515 ; 2.798 ;       ;
; sw[1]      ; led[1]      ;       ; 2.393 ; 2.693 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -6.727   ; -0.924  ; -5.053   ; 0.350   ; -1.487              ;
;  USBBridge:inst|USBRDn                             ; -5.115   ; -0.267  ; -2.021   ; 0.525   ; -1.487              ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.370   ; 0.517   ; N/A      ; N/A     ; -1.487              ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 19.597              ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -5.386   ; -0.924  ; -1.621   ; 0.350   ; 499.292             ;
;  lab:inst4|UA:inst100|y[11]                        ; -6.727   ; 1.119   ; -3.937   ; 1.443   ; -1.487              ;
;  lab:inst4|UA:inst100|y[17]                        ; -5.028   ; 1.396   ; -4.079   ; 1.469   ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -3.117   ; 1.060   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -5.053   ; 1.883   ; -1.487              ;
; Design-wide TNS                                    ; -666.066 ; -24.594 ; -25.893  ; 0.0     ; -226.035            ;
;  USBBridge:inst|USBRDn                             ; -416.206 ; -13.010 ; -3.629   ; 0.000   ; -172.492            ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -57.793  ; 0.000   ; N/A      ; N/A     ; -47.584             ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -180.312 ; -11.584 ; -6.078   ; 0.000   ; 0.000               ;
;  lab:inst4|UA:inst100|y[11]                        ; -6.727   ; 0.000   ; -3.937   ; 0.000   ; -1.498              ;
;  lab:inst4|UA:inst100|y[17]                        ; -5.028   ; 0.000   ; -4.079   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -3.117   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -5.053   ; 0.000   ; -1.487              ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+-----------+-------------------------------------+--------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 6.077  ; 6.279 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 6.077  ; 6.279 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 5.038  ; 5.189 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 3.050  ; 3.234 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 3.094  ; 3.300 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 2.382  ; 2.601 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 2.678  ; 2.837 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 2.444  ; 2.584 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 3.037  ; 3.157 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.148 ; 0.172 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.181 ; 0.098 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.148 ; 0.172 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 4.545  ; 4.791 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 4.417  ; 4.709 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 4.545  ; 4.791 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; 7.020  ; 7.278 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; 6.562  ; 6.974 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 9.365  ; 9.585 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 9.239  ; 9.504 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 9.365  ; 9.585 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; 5.001  ; 5.239 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; 4.875  ; 5.158 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; 5.001  ; 5.239 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; -0.452 ; -0.756 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; -0.821 ; -1.454 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; -0.711 ; -1.333 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; -0.564 ; -1.065 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; -0.818 ; -1.484 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; -0.452 ; -0.787 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; -0.549 ; -1.018 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; -0.456 ; -0.756 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; -0.491 ; -0.837 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.871  ; 0.717  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.871  ; 0.717  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.732  ; 0.537  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 1.659  ; 1.545  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 1.659  ; 1.545  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 1.296  ; 1.075  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; -2.930 ; -3.548 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; -2.819 ; -3.432 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 0.576  ; 0.531  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; -0.797 ; -1.073 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 0.576  ; 0.531  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; -1.543 ; -1.781 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; -1.543 ; -1.781 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; -1.617 ; -1.833 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.730  ; 6.867  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.730  ; 6.867  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 18.313 ; 17.753 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 18.313 ; 17.753 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 16.995 ; 16.422 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 16.817 ; 16.475 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 16.532 ; 16.048 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 16.678 ; 16.168 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 17.498 ; 16.884 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 16.516 ; 15.833 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 17.810 ; 17.350 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.844  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.732  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 15.248 ; 14.905 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.313 ; 13.633 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.750 ; 12.365 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.659 ; 10.445 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.934 ; 11.728 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.771 ; 10.524 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.246 ; 11.924 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.995 ; 10.708 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 15.248 ; 14.905 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.765  ; 8.906  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.765  ; 8.906  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.434  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 16.065 ; 15.402 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 16.065 ; 15.402 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 8.172  ; 7.907  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 8.384  ; 8.172  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.865 ; 11.092 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.747  ; 9.565  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.308  ; 7.071  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.365  ; 7.170  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.722  ; 8.588  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 11.160 ; 11.054 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 10.459 ; 10.162 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[1]     ; clk_25mhz                           ; 9.304  ; 9.135  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 9.025  ; 8.848  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 9.663  ; 9.603  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 10.935 ; 10.794 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 8.994  ; 8.959  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 9.118  ; 8.924  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 9.312  ; 9.174  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 9.517  ; 9.355  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 9.788  ; 9.519  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 9.231  ; 9.019  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 8.578  ; 8.466  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 10.343 ; 10.170 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 9.025  ; 8.896  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 9.550  ; 9.301  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 8.906  ; 8.752  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 8.677  ; 8.535  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 8.911  ; 8.745  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 8.557  ; 8.430  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 11.160 ; 11.054 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.204  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.204  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 16.578 ; 16.236 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.803 ; 14.210 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 15.040 ; 14.933 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 15.446 ; 15.221 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 16.578 ; 16.045 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 14.552 ; 14.031 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 15.630 ; 15.709 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 13.599 ; 13.188 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 16.358 ; 16.236 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 6.064  ; 5.957  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 14.032 ; 13.361 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 14.032 ; 13.361 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.657  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.657  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.531  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.531  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 12.405 ; 11.823 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 12.405 ; 11.823 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 11.755 ; 11.607 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 11.315 ; 11.008 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ; 4.559  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ; 4.559  ;        ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ;        ; 4.547  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ;        ; 4.547  ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.780 ; 10.291 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.780 ; 10.291 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.380  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.380  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 5.113  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 5.113  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 11.170 ; 10.640 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 11.170 ; 10.640 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.401  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.401  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 4.275  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 4.275  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 3.123 ; 2.992 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.123 ; 2.992 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.786 ; 3.875 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.647 ; 4.741 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 3.945 ; 3.964 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.299 ; 4.466 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.234 ; 4.364 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.478 ; 4.585 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 3.786 ; 3.875 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 3.960 ; 3.984 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.684 ; 4.816 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 1.839 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 1.924 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.272 ; 4.407 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.649 ; 5.911 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.904 ; 5.097 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.272 ; 4.407 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.722 ; 4.936 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.575 ; 4.745 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.799 ; 4.969 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.373 ; 4.518 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.821 ; 6.045 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 3.684 ; 2.210 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.684 ; 3.579 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.210 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.634 ; 2.699 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.435 ; 3.521 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.855 ; 2.840 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.035 ; 3.132 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.988 ; 3.087 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.633 ; 3.740 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.636 ; 2.721 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.634 ; 2.699 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.530 ; 3.658 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 3.426 ; 3.524 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 4.206 ; 4.407 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[1]     ; clk_25mhz                           ; 3.725 ; 3.881 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 3.614 ; 3.756 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 4.023 ; 4.244 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 4.722 ; 4.919 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 3.619 ; 3.768 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 3.653 ; 3.774 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 3.740 ; 3.897 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 3.865 ; 4.044 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 3.927 ; 4.070 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 3.667 ; 3.798 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 3.445 ; 3.543 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 4.259 ; 4.513 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 3.647 ; 3.769 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 3.814 ; 3.930 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 3.565 ; 3.675 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 3.466 ; 3.584 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 3.577 ; 3.683 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 3.426 ; 3.524 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 4.846 ; 5.058 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.394 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.394 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.231 ; 3.231 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.537 ; 3.537 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.477 ; 3.477 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.477 ; 3.477 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.346 ; 3.346 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.281 ; 3.281 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.231 ; 3.231 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.659 ; 3.659 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.638 ; 3.638 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.558 ; 2.753 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 5.720 ; 6.152 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 5.720 ; 6.152 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 2.195 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 2.195 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;       ; 2.350 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;       ; 2.350 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 5.092 ; 5.188 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 5.092 ; 5.468 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 5.166 ; 5.188 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 5.117 ; 5.433 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ; 2.219 ;       ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ; 2.219 ;       ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[17]          ;       ; 2.424 ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
;  y[17]    ; lab:inst4|UA:inst100|y[17]          ;       ; 2.424 ; Fall       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 4.566 ; 4.904 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 4.566 ; 4.904 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 2.485 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 2.485 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;       ; 2.647 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;       ; 2.647 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 4.569 ; 4.897 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 4.569 ; 4.897 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 2.083 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 2.083 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;       ; 2.216 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;       ; 2.216 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 8.151 ; 8.014 ; 8.593 ; 8.593 ;
; mode_usb_n ; usb_d[1]    ; 8.030 ; 7.899 ; 8.509 ; 8.509 ;
; mode_usb_n ; usb_d[2]    ; 8.030 ; 7.899 ; 8.509 ; 8.509 ;
; mode_usb_n ; usb_d[3]    ; 7.775 ; 7.638 ; 8.197 ; 8.197 ;
; mode_usb_n ; usb_d[4]    ; 7.549 ; 7.412 ; 7.932 ; 7.932 ;
; mode_usb_n ; usb_d[5]    ; 7.492 ; 7.361 ; 7.881 ; 7.881 ;
; mode_usb_n ; usb_d[6]    ; 8.449 ; 8.318 ; 8.971 ; 8.971 ;
; mode_usb_n ; usb_d[7]    ; 8.404 ; 8.273 ; 8.941 ; 8.941 ;
; mode_usb_n ; usb_rdn     ; 5.079 ; 5.079 ; 5.317 ; 5.180 ;
; mode_usb_n ; usb_wr      ; 5.438 ; 5.438 ; 5.563 ; 5.432 ;
; sw[0]      ; led[0]      ;       ; 5.023 ; 5.167 ;       ;
; sw[1]      ; led[1]      ;       ; 4.783 ; 4.883 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.953 ; 3.887 ; 4.040 ; 4.040 ;
; mode_usb_n ; usb_d[1]    ; 3.889 ; 3.831 ; 3.980 ; 3.980 ;
; mode_usb_n ; usb_d[2]    ; 3.889 ; 3.831 ; 3.980 ; 3.980 ;
; mode_usb_n ; usb_d[3]    ; 3.742 ; 3.676 ; 3.849 ; 3.849 ;
; mode_usb_n ; usb_d[4]    ; 3.660 ; 3.594 ; 3.784 ; 3.784 ;
; mode_usb_n ; usb_d[5]    ; 3.612 ; 3.554 ; 3.734 ; 3.734 ;
; mode_usb_n ; usb_d[6]    ; 4.097 ; 4.039 ; 4.162 ; 4.162 ;
; mode_usb_n ; usb_d[7]    ; 4.065 ; 4.007 ; 4.141 ; 4.141 ;
; mode_usb_n ; usb_rdn     ; 2.451 ; 2.451 ; 2.800 ; 2.734 ;
; mode_usb_n ; usb_wr      ; 2.641 ; 2.641 ; 2.951 ; 2.893 ;
; sw[0]      ; led[0]      ;       ; 2.515 ; 2.798 ;       ;
; sw[1]      ; led[1]      ;       ; 2.393 ; 2.693 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_usb_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; y[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; y[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; y[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; y[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; y[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; y[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 509      ; 303      ; 615      ; 1559     ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 6        ; 0        ; 16       ; 16       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 128      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 0        ; 98       ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17]                        ; 9        ; 16       ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 32       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 509      ; 303      ; 615      ; 1559     ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 6        ; 0        ; 16       ; 16       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 128      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 0        ; 98       ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17]                        ; 9        ; 16       ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 32       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 204   ; 204  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 336   ; 336  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 16 11:28:42 2019
Info: Command: quartus_sta lab -c lab
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "ALUUAPR" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ALUUAPR -section_id Top was ignored
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name USBBridge:inst|USBRDn USBBridge:inst|USBRDn
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[17] lab:inst4|UA:inst100|y[17]
    Info: create_clock -period 1.000 -name USBBridge:inst|Z_ALTERA_SYNTHESIZED USBBridge:inst|Z_ALTERA_SYNTHESIZED
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[23] lab:inst4|UA:inst100|y[23]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[11] lab:inst4|UA:inst100|y[11]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[24] lab:inst4|UA:inst100|y[24]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.727
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.727        -6.727 lab:inst4|UA:inst100|y[11] 
    Info:    -5.386      -180.312 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -5.115      -416.206 USBBridge:inst|USBRDn 
    Info:    -5.028        -5.028 lab:inst4|UA:inst100|y[17] 
    Info:    -2.370       -57.793 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -0.697
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.697       -11.440 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.041         0.000 USBBridge:inst|USBRDn 
    Info:     1.000         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.449         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     3.248         0.000 lab:inst4|UA:inst100|y[17] 
Info: Worst-case recovery slack is -5.053
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.053        -5.053 lab:inst4|UA:inst100|y[24] 
    Info:    -4.079        -4.079 lab:inst4|UA:inst100|y[17] 
    Info:    -3.937        -3.937 lab:inst4|UA:inst100|y[11] 
    Info:    -3.117        -3.117 lab:inst4|UA:inst100|y[23] 
    Info:    -2.021        -3.629 USBBridge:inst|USBRDn 
    Info:    -1.621        -6.078 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 1.086
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.086         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.322         0.000 USBBridge:inst|USBRDn 
    Info:     2.918         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     3.685         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     3.931         0.000 lab:inst4|UA:inst100|y[17] 
    Info:     4.913         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[17] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.929         0.000 clk_25mhz 
    Info:   499.480         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.062
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.062        -6.062 lab:inst4|UA:inst100|y[11] 
    Info:    -4.758        -4.758 lab:inst4|UA:inst100|y[17] 
    Info:    -4.692      -154.553 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -4.681      -388.203 USBBridge:inst|USBRDn 
    Info:    -2.267       -55.125 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -0.924
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.924        -7.963 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.133         0.000 USBBridge:inst|USBRDn 
    Info:     1.056         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.191         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     2.933         0.000 lab:inst4|UA:inst100|y[17] 
Info: Worst-case recovery slack is -4.846
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.846        -4.846 lab:inst4|UA:inst100|y[24] 
    Info:    -3.884        -3.884 lab:inst4|UA:inst100|y[17] 
    Info:    -3.764        -3.764 lab:inst4|UA:inst100|y[11] 
    Info:    -2.958        -2.958 lab:inst4|UA:inst100|y[23] 
    Info:    -1.838        -3.211 USBBridge:inst|USBRDn 
    Info:    -1.355        -5.048 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.993
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.993         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.240         0.000 USBBridge:inst|USBRDn 
    Info:     2.863         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     3.501         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     3.787         0.000 lab:inst4|UA:inst100|y[17] 
    Info:     4.729         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.498 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[17] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.917         0.000 clk_25mhz 
    Info:   499.292         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.548
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.548        -2.548 lab:inst4|UA:inst100|y[11] 
    Info:    -2.107       -42.578 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.760        -1.760 lab:inst4|UA:inst100|y[17] 
    Info:    -1.611      -118.310 USBBridge:inst|USBRDn 
    Info:    -0.720       -14.667 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -0.477
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.477       -11.584 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.267       -13.010 USBBridge:inst|USBRDn 
    Info:     0.517         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     1.119         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     1.396         0.000 lab:inst4|UA:inst100|y[17] 
Info: Worst-case recovery slack is -1.585
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.585        -1.585 lab:inst4|UA:inst100|y[24] 
    Info:    -1.169        -1.169 lab:inst4|UA:inst100|y[11] 
    Info:    -1.163        -1.163 lab:inst4|UA:inst100|y[17] 
    Info:    -0.689        -0.689 lab:inst4|UA:inst100|y[23] 
    Info:    -0.428        -0.672 USBBridge:inst|USBRDn 
    Info:    -0.180        -0.530 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.350
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.350         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.525         0.000 USBBridge:inst|USBRDn 
    Info:     1.060         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     1.443         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     1.469         0.000 lab:inst4|UA:inst100|y[17] 
    Info:     1.883         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:inst|USBRDn 
    Info:    -1.000       -32.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[11] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[17] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[23] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[24] 
    Info:    19.597         0.000 clk_25mhz 
    Info:   499.642         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Mon Dec 16 11:28:49 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


