diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index d5eb439..497b686 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -48,7 +48,7 @@ dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls2088a-rdb.dtb
 dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2160a-qds.dtb
 dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2160a-rdb.dtb
 
-dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk.dtb imx8mm-evk-rpmsg.dtb imx8mm-evk-rm67191.dtb \
+dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk.dtb imx8mm-evk-usd-m2.dtb imx8mm-evk-rpmsg.dtb imx8mm-evk-rm67191.dtb \
 			  imx8mm-ddr4-evk.dtb imx8mm-evk-root.dtb imx8mm-evk-inmate.dtb \
 			  imx8mm-ddr4-evk-rm67191.dtb imx8mm-evk-revb.dtb imx8mm-ddr4-evk-revb.dtb \
 			  imx8mm-ddr4-evk-revb-rm67191.dtb imx8mm-ddr3l-val.dtb \
@@ -56,7 +56,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk.dtb imx8mm-evk-rpmsg.dtb imx8mm-evk-rm67191
 dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk-ak4497.dtb imx8mm-evk-ak5558.dtb imx8mm-evk-audio-tdm.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk-8mic-revE.dtb imx8mm-evk-8mic-swpdm.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mm-ab2.dtb
-dtb-$(CONFIG_ARCH_MXC) += imx8mn-evk.dtb imx8mn-evk-rm67191.dtb imx8mn-ddr4-evk.dtb imx8mn-ddr4-evk-ak5558.dtb \
+dtb-$(CONFIG_ARCH_MXC) += imx8mn-evk.dtb imx8mn-evk-usd-m2.dtb imx8mn-evk-rm67191.dtb imx8mn-ddr4-evk.dtb imx8mn-ddr4-evk-ak5558.dtb \
 			  imx8mn-ddr4-evk-rm67191.dtb imx8mn-ddr4-evk-rpmsg.dtb imx8mn-ddr4-evk-usd-wifi.dtb \
 			  imx8mn-evk-ak5558.dtb imx8mn-evk-rpmsg.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mn-ddr4-evk-root.dtb imx8mn-ddr4-evk-inmate.dtb imx8mn-evk-root.dtb imx8mn-evk-inmate.dtb
diff --git a/arch/arm64/boot/dts/freescale/imx8mm-evk-usd-m2.dts b/arch/arm64/boot/dts/freescale/imx8mm-evk-usd-m2.dts
new file mode 100755
index 00000000..a2a454b
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mm-evk-usd-m2.dts
@@ -0,0 +1,123 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2019 NXP
+ */
+
+/dts-v1/;
+
+#include "imx8mm-evk.dts"
+
+/ {
+  model = "FSL i.MX8MM EVK board";
+  compatible = "fsl,imx8mm-evk", "fsl,imx8mm";
+
+  usdhc2_pwrseq: usdhc2_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		pinctrl-names = "default";
+		reset-gpios = <&gpio5 11 GPIO_ACTIVE_LOW>;  /* WL REG ON */
+	};
+
+	modem_reset: modem-reset {
+		compatible = "gpio-reset";
+		reset-gpios = <&gpio5 12 GPIO_ACTIVE_LOW>;  /* BT REG ON */
+		reset-delay-us = <1000>;
+		#reset-cells = <0>;
+	};
+};
+
+&reg_usdhc2_vmmc {
+  regulator-always-on;
+};
+
+&uart3 {
+  resets = <&modem_reset>;
+};
+
+&usdhc1 {
+	/* Disabled 1PJ */
+	status = "disabled";
+};
+
+&usdhc2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+        pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2_usd_m2>, <&pinctrl_usdhc2_gpio_usd_m2>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz_usd_m2>, <&pinctrl_usdhc2_gpio_usd_m2>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz_usd_m2>, <&pinctrl_usdhc2_gpio_usd_m2>;
+	enable-sdio-wakeup;
+        cd-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
+	bus-width = <4>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	mmc-pwrseq = <&usdhc2_pwrseq>;
+	pm-ignore-notify;
+	keep-power-in-suspend;
+	non-removable;
+	cap-power-off;
+        status = "okay";
+	brcmf: bcrmf@1 {
+		reg = <1>;
+		compatible = "brcm,bcm4329-fmac";
+	  	interrupt-parent = <&gpio5>;
+    		interrupts = <10 IRQ_TYPE_LEVEL_LOW>;
+    		interrupt-names = "host-wake";
+	};
+};
+
+&gpio1 {
+	sd2_vselect-gpio {
+		gpio-hog;
+		gpios = <4 GPIO_ACTIVE_HIGH>; /* Drive PMIC 1.8V Supply selection */
+		output-high;
+		line-name = "SD2 VSELECT";
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_usdhc2_gpio_usd_m2: usdhc2grpgpio_usd_m2 {
+  		fsl,pins = <
+    		MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15	0x1c4
+		MX8MM_IOMUXC_ECSPI2_MOSI_GPIO5_IO11	0x19  /* WL_REG_ON */
+    		MX8MM_IOMUXC_ECSPI2_MISO_GPIO5_IO12	0x19  /* BT_REG_ON */
+    		MX8MM_IOMUXC_GPIO1_IO04_GPIO1_IO4	0x1d0  /* Murata -- should be pull-up on this */
+    		MX8MM_IOMUXC_ECSPI2_SCLK_GPIO5_IO10 0x1d0 /* Murata WL_HOST_WAKE -- pull-up */
+  		>;
+	};
+
+	/* Murata -- removed VSELECT MUX line from these usdhc2 entries. */
+	pinctrl_usdhc2_usd_m2: usdhc2grp_usd_m2 {
+	  fsl,pins = <
+	    MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
+	    MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
+	    MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
+	    MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
+	    MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
+	    MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
+	  >;
+	};
+
+	pinctrl_usdhc2_100mhz_usd_m2: usdhc2grp100mhz_usd_m2 {
+	  fsl,pins = <
+	    MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
+	    MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
+	    MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
+	    MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
+	    MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
+	    MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
+	  >;
+	};
+
+	pinctrl_usdhc2_200mhz_usd_m2: usdhc2grp200mhz_usd_m2 {
+	  fsl,pins = <
+	    MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
+	    MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
+	    MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d6
+	    MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d6
+	    MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d6
+	    MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d6
+	  >;
+	};
+
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8mn-evk-usd-m2.dts b/arch/arm64/boot/dts/freescale/imx8mn-evk-usd-m2.dts
new file mode 100644
index 00000000..49247fa
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mn-evk-usd-m2.dts
@@ -0,0 +1,134 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2019 NXP
+ */
+
+/dts-v1/;
+
+#include "imx8mn-evk.dts"
+
+/ {
+	model = "NXP i.MX8MNano EVK board";
+	compatible = "fsl,imx8mn-evk", "fsl,imx8mn";
+
+  	usdhc2_pwrseq: usdhc2_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		pinctrl-names = "default";
+		reset-gpios = <&gpio5 11 GPIO_ACTIVE_LOW>;  /* WL REG ON */
+	};
+
+	modem_reset: modem-reset {
+		compatible = "gpio-reset";
+		reset-gpios = <&gpio5 12 GPIO_ACTIVE_LOW>;  /* BT REG ON */
+		reset-delay-us = <2000>;
+		reset-post-delay-ms = <40>;
+		#reset-cells = <0>;
+	};
+};
+
+&reg_usdhc2_vmmc {
+  regulator-always-on;
+};
+
+&ecspi2 {
+	status = "disabled";
+};
+
+&uart1 { /* Onboard 1MW BT */
+	status = "disabled";
+};
+
+
+&uart3 {
+  resets = <&modem_reset>;
+};
+
+&usdhc1 {
+	/* Disable 1MW */
+	status = "disabled";
+};
+
+&usdhc2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+        pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2_usd_m2>, <&pinctrl_usdhc2_gpio_usd_m2>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz_usd_m2>, <&pinctrl_usdhc2_gpio_usd_m2>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz_usd_m2>, <&pinctrl_usdhc2_gpio_usd_m2>;
+	enable-sdio-wakeup;
+        cd-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
+	bus-width = <4>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	mmc-pwrseq = <&usdhc2_pwrseq>;
+	pm-ignore-notify;
+	keep-power-in-suspend;
+	non-removable;
+	cap-power-off;
+        status = "okay";
+	brcmf2: bcrmf@1 {
+		reg = <1>;
+		compatible = "brcm,bcm4329-fmac";
+	  	interrupt-parent = <&gpio5>;
+    		interrupts = <10 IRQ_TYPE_LEVEL_LOW>;
+    		interrupt-names = "host-wake";
+	};
+};
+
+&gpio1 {
+	sd2_vselect-gpio {
+		gpio-hog;
+		gpios = <4 GPIO_ACTIVE_HIGH>; /* Drive PMIC 1.8V Supply selection */
+		output-high;
+		line-name = "SD2 VSELECT";
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_usdhc2_gpio_usd_m2: usdhc2grpgpio_usd_m2 {
+  		fsl,pins = <
+    		MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15	0x1c4
+		MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41
+		MX8MN_IOMUXC_ECSPI2_MOSI_GPIO5_IO11	0x19  	/* WL_REG_ON */
+    		MX8MN_IOMUXC_ECSPI2_MISO_GPIO5_IO12	0x19  	/* BT_REG_ON */
+    		MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4	0x1d0  	/* Murata -- should be pull-up on this */
+    		MX8MN_IOMUXC_ECSPI2_SCLK_GPIO5_IO10     0x1d0 	/* Murata WL_HOST_WAKE -- pull-up */
+  		>;
+	};
+
+	/* Murata -- removed VSELECT MUX line from these usdhc2 entries. */
+	pinctrl_usdhc2_usd_m2: usdhc2grp_usd_m2 {
+	  fsl,pins = <
+	    MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
+	    MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
+	    MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d0
+	    MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d0
+	    MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d0
+	    MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d0
+	  >;
+	};
+
+	pinctrl_usdhc2_100mhz_usd_m2: usdhc2grp100mhz_usd_m2 {
+	  fsl,pins = <
+	    MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
+	    MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
+	    MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d4
+	    MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d4
+	    MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d4
+	    MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d4
+	  >;
+	};
+
+	pinctrl_usdhc2_200mhz_usd_m2: usdhc2grp200mhz_usd_m2 {
+	  fsl,pins = <
+	    MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
+	    MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
+	    MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d6
+	    MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d6
+	    MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d6
+	    MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d6
+	  >;
+	};
+
+};
