Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:06:20 MST 2014
| Date         : Fri Nov 10 13:59:24 2017
| Host         : Sar-PC running 32-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file reloj_digital_clock_utilization_placed.rpt
| Design       : reloj_digital
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X0Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+-----------------------+--------------+-------+---------------+-----------+
|       |                    |                       |   Num Loads  |       |               |           |
+-------+--------------------+-----------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell          | Net Name              | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------+-----------------------+------+-------+-------+---------------+-----------+
|     1 | estado_reg[2]_i_2  | n_0_estado_reg[2]_i_2 |   37 |    35 |    no |         1.880 |     0.224 |
|     2 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG         |   97 |    30 |    no |         1.842 |     0.198 |
+-------+--------------------+-----------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------------------+------------------------------+--------------+-------+---------------+-----------+
|       |                                                  |                              |   Num Loads  |       |               |           |
+-------+--------------------------------------------------+------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                    | Net Name                     | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------------+------------------------------+------+-------+-------+---------------+-----------+
|     1 | c2h_i/temporal_reg                               | c2h_i/O1                     |    2 |     2 |    no |         0.658 |     0.324 |
|     2 | cnt_a_i/contador_hr/cnt_tmp_u_reg[3]_LDC_i_1__0  | cnt_a_i/contador_hr/O17      |    2 |     2 |    no |         0.730 |     0.151 |
|     3 | cnt_a_i/contador_hr/cnt_tmp_u_reg[2]_LDC_i_1__0  | cnt_a_i/contador_hr/O19      |    2 |     2 |    no |         0.720 |     0.306 |
|     4 | cnt_a_i/contador_hr/cnt_tmp_u_reg[1]_LDC_i_1__0  | cnt_a_i/contador_hr/O21      |    2 |     2 |    no |         0.878 |     0.461 |
|     5 | cnt_a_i/contador_hr/cnt_tmp_u_reg[0]_LDC_i_1__0  | cnt_a_i/contador_hr/O23      |    2 |     2 |    no |         0.587 |     0.059 |
|     6 | cnt_a_i/contador_hr/cnt_tmp_d_reg[3]_LDC_i_1__0  | cnt_a_i/contador_hr/O25      |    2 |     2 |    no |         0.728 |     0.321 |
|     7 | cnt_a_i/contador_hr/cnt_tmp_d_reg[2]_LDC_i_1__0  | cnt_a_i/contador_hr/O27      |    2 |     2 |    no |         0.644 |     0.065 |
|     8 | cnt_a_i/contador_hr/cnt_tmp_d_reg[1]_LDC_i_1__0  | cnt_a_i/contador_hr/O29      |    2 |     2 |    no |         0.905 |     0.302 |
|     9 | cnt_a_i/contador_hr/cnt_tmp_d_reg[0]_LDC_i_1__0  | cnt_a_i/contador_hr/O31      |    2 |     2 |    no |         1.039 |     0.246 |
|    10 | cnt_a_i/contador_min/cnt_tmp_u_reg[3]_LDC_i_1    | cnt_a_i/contador_min/O11     |    2 |     2 |    no |         0.644 |     0.065 |
|    11 | cnt_a_i/contador_min/cnt_tmp_u_reg[2]_LDC_i_1    | cnt_a_i/contador_min/O13     |    2 |     2 |    no |         0.730 |     0.319 |
|    12 | cnt_a_i/contador_min/cnt_tmp_u_reg[1]_LDC_i_1    | cnt_a_i/contador_min/O15     |    2 |     2 |    no |         0.861 |     0.266 |
|    13 | cnt_a_i/contador_min/cnt_tmp_u_reg[0]_LDC_i_1    | cnt_a_i/contador_min/O17     |    2 |     2 |    no |         0.773 |     0.238 |
|    14 | cnt_a_i/contador_min/cnt_tmp_d_reg[3]_LDC_i_1    | cnt_a_i/contador_min/O19     |    2 |     2 |    no |         0.908 |     0.152 |
|    15 | cnt_a_i/contador_min/cnt_tmp_d_reg[2]_LDC_i_1    | cnt_a_i/contador_min/O21     |    2 |     2 |    no |         0.970 |     0.299 |
|    16 | cnt_a_i/contador_min/cnt_tmp_d_reg[1]_LDC_i_1    | cnt_a_i/contador_min/O23     |    2 |     2 |    no |         0.896 |     0.482 |
|    17 | cnt_a_i/contador_min/cnt_tmp_d_reg[0]_LDC_i_1    | cnt_a_i/contador_min/O25     |    2 |     2 |    no |         0.693 |     0.144 |
|    18 | cnt_m_i/contador_hr/cnt_tmp_u_reg[3]_LDC_i_1__2  | cnt_m_i/contador_hr/O18      |    2 |     2 |    no |         0.858 |     0.136 |
|    19 | cnt_m_i/contador_hr/cnt_tmp_u_reg[2]_LDC_i_1__2  | cnt_m_i/contador_hr/O20      |    2 |     2 |    no |         0.645 |     0.111 |
|    20 | cnt_m_i/contador_hr/cnt_tmp_u_reg[1]_LDC_i_1__2  | cnt_m_i/contador_hr/O22      |    2 |     2 |    no |         0.783 |     0.203 |
|    21 | cnt_m_i/contador_hr/cnt_tmp_u_reg[0]_LDC_i_1__2  | cnt_m_i/contador_hr/O24      |    2 |     2 |    no |         0.727 |     0.132 |
|    22 | cnt_m_i/contador_hr/cnt_tmp_d_reg[3]_LDC_i_1__2  | cnt_m_i/contador_hr/O26      |    2 |     2 |    no |         0.693 |     0.110 |
|    23 | cnt_m_i/contador_hr/cnt_tmp_d_reg[2]_LDC_i_1__2  | cnt_m_i/contador_hr/O28      |    2 |     2 |    no |         0.650 |     0.114 |
|    24 | cnt_m_i/contador_hr/cnt_tmp_d_reg[1]_LDC_i_1__2  | cnt_m_i/contador_hr/O30      |    2 |     2 |    no |         0.825 |     0.138 |
|    25 | cnt_m_i/contador_hr/cnt_tmp_d_reg[0]_LDC_i_1__2  | cnt_m_i/contador_hr/O32      |    2 |     2 |    no |         0.786 |     0.248 |
|    26 | cnt_m_i/contador_min/cnt_tmp_u_reg[1]_LDC_i_1__1 | cnt_m_i/contador_min/O10     |    2 |     2 |    no |         0.645 |     0.093 |
|    27 | cnt_m_i/contador_min/cnt_tmp_u_reg[0]_LDC_i_1__1 | cnt_m_i/contador_min/O12     |    2 |     2 |    no |         0.644 |     0.059 |
|    28 | cnt_m_i/contador_min/cnt_tmp_d_reg[3]_LDC_i_1__1 | cnt_m_i/contador_min/O14     |    2 |     2 |    no |         0.684 |     0.056 |
|    29 | cnt_m_i/contador_min/cnt_tmp_d_reg[2]_LDC_i_1__1 | cnt_m_i/contador_min/O16     |    2 |     2 |    no |         0.741 |     0.149 |
|    30 | cnt_m_i/contador_min/cnt_tmp_d_reg[1]_LDC_i_1__1 | cnt_m_i/contador_min/O18     |    2 |     2 |    no |         0.717 |     0.121 |
|    31 | cnt_m_i/contador_min/cnt_tmp_d_reg[0]_LDC_i_1__1 | cnt_m_i/contador_min/O20     |    2 |     2 |    no |         0.639 |     0.056 |
|    32 | cnt_m_i/contador_min/cnt_tmp_u_reg[3]_LDC_i_1__1 | cnt_m_i/contador_min/O6      |    2 |     2 |    no |         0.635 |     0.227 |
|    33 | cnt_m_i/contador_min/cnt_tmp_u_reg[2]_LDC_i_1__1 | cnt_m_i/contador_min/O8      |    2 |     2 |    no |         0.693 |     0.165 |
|    34 | c1h_i/temporal_reg                               | c1h_i/temporal               |   10 |     5 |    no |         1.150 |     0.392 |
|    35 | seg_i/clk_i/temporal_reg                         | seg_i/clk_i/CLK              |   12 |     5 |    no |         1.057 |     0.362 |
|    36 | cnt_a_i/contador_min/acarreo_reg                 | cnt_a_i/contador_min/O1      |   16 |    16 |    no |         0.920 |     0.513 |
|    37 | cnt_a_i/contador_seg/acarreo_reg                 | cnt_a_i/contador_seg/acarreo |   17 |    17 |    no |         0.863 |     0.456 |
+-------+--------------------------------------------------+------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  212 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    8 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  37 |     0 |        0 | n_0_estado_reg[2]_i_2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  89 |     0 |        0 | clk_IBUF_BUFG         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+


9. Net wise resources used in clock region X0Y2
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells estado_reg[2]_i_2]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "c1h_i/temporal" driven by instance "c1h_i/temporal_reg" located at site "SLICE_X9Y89"
#startgroup
create_pblock CLKAG_c1h_i/temporal
add_cells_to_pblock [get_pblocks  CLKAG_c1h_i/temporal] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c1h_i/temporal"}]]]
resize_pblock [get_pblocks CLKAG_c1h_i/temporal] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "c2h_i/O1" driven by instance "c2h_i/temporal_reg" located at site "SLICE_X4Y96"
#startgroup
create_pblock CLKAG_c2h_i/O1
add_cells_to_pblock [get_pblocks  CLKAG_c2h_i/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2h_i/O1"}]]]
resize_pblock [get_pblocks CLKAG_c2h_i/O1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "cnt_a_i/contador_hr/O17" driven by instance "cnt_a_i/contador_hr/cnt_tmp_u_reg[3]_LDC_i_1__0" located at site "SLICE_X1Y88"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_hr/O17
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_hr/O17] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_hr/O17"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_hr/O17] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_hr/O19" driven by instance "cnt_a_i/contador_hr/cnt_tmp_u_reg[2]_LDC_i_1__0" located at site "SLICE_X4Y88"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_hr/O19
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_hr/O19] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_hr/O19"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_hr/O19] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_hr/O21" driven by instance "cnt_a_i/contador_hr/cnt_tmp_u_reg[1]_LDC_i_1__0" located at site "SLICE_X3Y88"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_hr/O21
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_hr/O21] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_hr/O21"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_hr/O21] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_hr/O23" driven by instance "cnt_a_i/contador_hr/cnt_tmp_u_reg[0]_LDC_i_1__0" located at site "SLICE_X5Y85"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_hr/O23
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_hr/O23] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_hr/O23"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_hr/O23] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_hr/O25" driven by instance "cnt_a_i/contador_hr/cnt_tmp_d_reg[3]_LDC_i_1__0" located at site "SLICE_X3Y86"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_hr/O25
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_hr/O25] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_hr/O25"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_hr/O25] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_hr/O27" driven by instance "cnt_a_i/contador_hr/cnt_tmp_d_reg[2]_LDC_i_1__0" located at site "SLICE_X1Y85"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_hr/O27
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_hr/O27] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_hr/O27"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_hr/O27] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_hr/O29" driven by instance "cnt_a_i/contador_hr/cnt_tmp_d_reg[1]_LDC_i_1__0" located at site "SLICE_X4Y85"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_hr/O29
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_hr/O29] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_hr/O29"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_hr/O29] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_hr/O31" driven by instance "cnt_a_i/contador_hr/cnt_tmp_d_reg[0]_LDC_i_1__0" located at site "SLICE_X4Y85"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_hr/O31
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_hr/O31] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_hr/O31"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_hr/O31] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_min/O1" driven by instance "cnt_a_i/contador_min/acarreo_reg" located at site "SLICE_X6Y89"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_min/O1
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_min/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_min/O1"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_min/O1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_min/O11" driven by instance "cnt_a_i/contador_min/cnt_tmp_u_reg[3]_LDC_i_1" located at site "SLICE_X1Y91"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_min/O11
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_min/O11] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_min/O11"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_min/O11] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_min/O13" driven by instance "cnt_a_i/contador_min/cnt_tmp_u_reg[2]_LDC_i_1" located at site "SLICE_X1Y93"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_min/O13
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_min/O13] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_min/O13"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_min/O13] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_min/O15" driven by instance "cnt_a_i/contador_min/cnt_tmp_u_reg[1]_LDC_i_1" located at site "SLICE_X3Y93"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_min/O15
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_min/O15] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_min/O15"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_min/O15] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_min/O17" driven by instance "cnt_a_i/contador_min/cnt_tmp_u_reg[0]_LDC_i_1" located at site "SLICE_X2Y94"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_min/O17
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_min/O17] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_min/O17"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_min/O17] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_min/O19" driven by instance "cnt_a_i/contador_min/cnt_tmp_d_reg[3]_LDC_i_1" located at site "SLICE_X6Y90"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_min/O19
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_min/O19] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_min/O19"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_min/O19] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_min/O21" driven by instance "cnt_a_i/contador_min/cnt_tmp_d_reg[2]_LDC_i_1" located at site "SLICE_X4Y91"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_min/O21
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_min/O21] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_min/O21"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_min/O21] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_min/O23" driven by instance "cnt_a_i/contador_min/cnt_tmp_d_reg[1]_LDC_i_1" located at site "SLICE_X7Y90"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_min/O23
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_min/O23] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_min/O23"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_min/O23] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_min/O25" driven by instance "cnt_a_i/contador_min/cnt_tmp_d_reg[0]_LDC_i_1" located at site "SLICE_X8Y91"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_min/O25
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_min/O25] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_min/O25"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_min/O25] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_a_i/contador_seg/acarreo" driven by instance "cnt_a_i/contador_seg/acarreo_reg" located at site "SLICE_X5Y90"
#startgroup
create_pblock CLKAG_cnt_a_i/contador_seg/acarreo
add_cells_to_pblock [get_pblocks  CLKAG_cnt_a_i/contador_seg/acarreo] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_a_i/contador_seg/acarreo"}]]]
resize_pblock [get_pblocks CLKAG_cnt_a_i/contador_seg/acarreo] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_hr/O18" driven by instance "cnt_m_i/contador_hr/cnt_tmp_u_reg[3]_LDC_i_1__2" located at site "SLICE_X2Y87"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_hr/O18
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_hr/O18] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_hr/O18"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_hr/O18] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_hr/O20" driven by instance "cnt_m_i/contador_hr/cnt_tmp_u_reg[2]_LDC_i_1__2" located at site "SLICE_X1Y87"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_hr/O20
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_hr/O20] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_hr/O20"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_hr/O20] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_hr/O22" driven by instance "cnt_m_i/contador_hr/cnt_tmp_u_reg[1]_LDC_i_1__2" located at site "SLICE_X2Y88"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_hr/O22
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_hr/O22] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_hr/O22"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_hr/O22] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_hr/O24" driven by instance "cnt_m_i/contador_hr/cnt_tmp_u_reg[0]_LDC_i_1__2" located at site "SLICE_X4Y84"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_hr/O24
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_hr/O24] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_hr/O24"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_hr/O24] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_hr/O26" driven by instance "cnt_m_i/contador_hr/cnt_tmp_d_reg[3]_LDC_i_1__2" located at site "SLICE_X4Y87"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_hr/O26
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_hr/O26] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_hr/O26"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_hr/O26] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_hr/O28" driven by instance "cnt_m_i/contador_hr/cnt_tmp_d_reg[2]_LDC_i_1__2" located at site "SLICE_X2Y85"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_hr/O28
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_hr/O28] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_hr/O28"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_hr/O28] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_hr/O30" driven by instance "cnt_m_i/contador_hr/cnt_tmp_d_reg[1]_LDC_i_1__2" located at site "SLICE_X4Y86"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_hr/O30
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_hr/O30] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_hr/O30"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_hr/O30] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_hr/O32" driven by instance "cnt_m_i/contador_hr/cnt_tmp_d_reg[0]_LDC_i_1__2" located at site "SLICE_X5Y86"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_hr/O32
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_hr/O32] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_hr/O32"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_hr/O32] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_min/O10" driven by instance "cnt_m_i/contador_min/cnt_tmp_u_reg[1]_LDC_i_1__1" located at site "SLICE_X3Y94"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_min/O10
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_min/O10] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_min/O10"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_min/O10] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_min/O12" driven by instance "cnt_m_i/contador_min/cnt_tmp_u_reg[0]_LDC_i_1__1" located at site "SLICE_X4Y94"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_min/O12
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_min/O12] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_min/O12"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_min/O12] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_min/O14" driven by instance "cnt_m_i/contador_min/cnt_tmp_d_reg[3]_LDC_i_1__1" located at site "SLICE_X6Y91"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_min/O14
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_min/O14] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_min/O14"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_min/O14] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_min/O16" driven by instance "cnt_m_i/contador_min/cnt_tmp_d_reg[2]_LDC_i_1__1" located at site "SLICE_X6Y90"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_min/O16
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_min/O16] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_min/O16"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_min/O16] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_min/O18" driven by instance "cnt_m_i/contador_min/cnt_tmp_d_reg[1]_LDC_i_1__1" located at site "SLICE_X7Y90"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_min/O18
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_min/O18] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_min/O18"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_min/O18] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_min/O20" driven by instance "cnt_m_i/contador_min/cnt_tmp_d_reg[0]_LDC_i_1__1" located at site "SLICE_X8Y91"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_min/O20
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_min/O20] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_min/O20"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_min/O20] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_min/O6" driven by instance "cnt_m_i/contador_min/cnt_tmp_u_reg[3]_LDC_i_1__1" located at site "SLICE_X1Y91"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_min/O6
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_min/O6] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_min/O6"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_min/O6] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "cnt_m_i/contador_min/O8" driven by instance "cnt_m_i/contador_min/cnt_tmp_u_reg[2]_LDC_i_1__1" located at site "SLICE_X0Y93"
#startgroup
create_pblock CLKAG_cnt_m_i/contador_min/O8
add_cells_to_pblock [get_pblocks  CLKAG_cnt_m_i/contador_min/O8] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cnt_m_i/contador_min/O8"}]]]
resize_pblock [get_pblocks CLKAG_cnt_m_i/contador_min/O8] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "n_0_estado_reg[2]_i_2" driven by instance "estado_reg[2]_i_2" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_n_0_estado_reg[2]_i_2
add_cells_to_pblock [get_pblocks  CLKAG_n_0_estado_reg[2]_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_estado_reg[2]_i_2"}]]]
resize_pblock [get_pblocks CLKAG_n_0_estado_reg[2]_i_2] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "seg_i/clk_i/CLK" driven by instance "seg_i/clk_i/temporal_reg" located at site "SLICE_X7Y92"
#startgroup
create_pblock CLKAG_seg_i/clk_i/CLK
add_cells_to_pblock [get_pblocks  CLKAG_seg_i/clk_i/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="seg_i/clk_i/CLK"}]]]
resize_pblock [get_pblocks CLKAG_seg_i/clk_i/CLK] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
