// top.veryl

module top (
    sysclk: input  `a clock    ,
    led   : output `b logic [4],
) {
    var clk    : `b clock    ;
    var r_count: `b logic<32>;
    var locked : `b logic    ;


    // domain b is generated from domain a
    inst clk_gen: ClkWiz (
        clk_in1 : sysclk,
        clk_out1: clk   ,
        locked          ,
    );

    // clock divider on domain `b
    always_ff (clk) {
        r_count = r_count + 1;
        led[0]  = r_count[22];
    }
}
