/***************************************************************************
 *
 * Copyright 2015-2023 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#include "plat_addr_map.h"
#include CHIP_SPECIFIC_HDR(reg_cmu)
#include CHIP_SPECIFIC_HDR(reg_aoncmu)
#include CHIP_SPECIFIC_HDR(reg_aonsec)
#include CHIP_SPECIFIC_HDR(reg_btcmu)
#include CHIP_SPECIFIC_HDR(hal_cmu_pri)
#ifdef ARM_CMSE
#include "arm_cmse.h"
#endif
#include "hal_cmu.h"
#include "hal_aud.h"
#include "hal_bootmode.h"
#include "hal_chipid.h"
#include "hal_codec.h"
#include "hal_location.h"
#include "hal_psc.h"
#include "hal_sleep.h"
#include "hal_sleep_core_pd.h"
#include "hal_sysfreq.h"
#include "hal_timer.h"
#include "hal_wdt.h"
#include "hal_trace.h"
#include "cmsis_nvic.h"
#include "pmu.h"
#include "system_cp.h"

#ifdef USB_HIGH_SPEED
#ifndef USB_CLK_SRC_PLL
#define USB_CLK_SRC_PLL
#endif
#endif

//#define NO_RAM_RETENTION_FSM
#ifndef BT_LOG_POWEROFF
#define NO_BT_RAM_BLK_RETENTION
#endif

#ifdef AUDIO_USE_BBPLL
#define AUDIO_PLL_SEL                   HAL_CMU_PLL_BB
#elif defined(AUDIO_USE_USBPLL)
#define AUDIO_PLL_SEL                   HAL_CMU_PLL_USB
#else
#define AUDIO_PLL_SEL                   HAL_CMU_PLL_AUD
#endif

#define BT_PD_WAKEUP_CYCLE_CNT          17      // (14) [PowerUp] + (2 + timer1) [RAM Wakeup]
#define BT_NORMAL_WAKEUP_CYCLE_CNT      10      // (1 + 2 + timer2 + timer3 + 1 + 1) [RAM RET] + (2 + timer1) [RAM Wakeup]

#define MCU_PD_WAKEUP_CYCLE_CNT         17      // (14) [PowerUp] + (2 + timer1) [RAM Wakeup]
#define MCU_NORMAL_WAKEUP_CYCLE_CNT     4       // (1) + (2 + timer1)

#ifdef BT_LOG_POWEROFF
#define BT_WAKEUP_CYCLE_CNT             BT_PD_WAKEUP_CYCLE_CNT
#elif defined(NO_BT_RAM_BLK_RETENTION) || defined(NO_RAM_RETENTION_FSM)
#define BT_WAKEUP_CYCLE_CNT             0
#else
#define BT_WAKEUP_CYCLE_CNT             BT_NORMAL_WAKEUP_CYCLE_CNT
#endif

#ifdef CORE_SLEEP_POWER_DOWN
#define MCU_WAKEUP_CYCLE_CNT            MCU_PD_WAKEUP_CYCLE_CNT
#else
#define MCU_WAKEUP_CYCLE_CNT            MCU_NORMAL_WAKEUP_CYCLE_CNT
#endif

#ifdef SENS_CORE_SLEEP_POWER_DOWN
#define SENS_WAKEUP_CYCLE_CNT           MCU_PD_WAKEUP_CYCLE_CNT
#else
#define SENS_WAKEUP_CYCLE_CNT           MCU_NORMAL_WAKEUP_CYCLE_CNT
#endif

#if (LPU_TIMER_US(HAL_CMU_26M_READY_TIMEOUT_US) < BT_WAKEUP_CYCLE_CNT)
#error "HAL_CMU_26M_READY_TIMEOUT_US should >= BT_WAKEUP_CYCLE_CNT"
#endif
#if (LPU_TIMER_US(HAL_CMU_26M_READY_TIMEOUT_US) < MCU_WAKEUP_CYCLE_CNT)
#error "HAL_CMU_26M_READY_TIMEOUT_US should >= MCU_WAKEUP_CYCLE_CNT"
#endif

#ifdef CORE_SLEEP_POWER_DOWN
#define TIMER1_SEL_LOC                  BOOT_TEXT_SRAM_LOC
#else
#define TIMER1_SEL_LOC                  BOOT_TEXT_FLASH_LOC
#endif
#define AON_CMU_BT_RAMRUN_RAM_PG_AUTO       (0xF << 9)
#define AON_CMU_SENS_RAM_PG_ENABLE          (1 << 16)
#define AON_CMU_BT_RAM_SLEEP_ALLOW          (1 << 18)
#define AON_CMU_BT_RAM_BLK_PG_AUTO_SHIFT    (24)
#define AON_CMU_BT_EM_BLK_PG_AUTO_SHIFT     (26)

enum CMU_USB_CLK_SRC_T {
    CMU_USB_CLK_SRC_OSC_24M_X2      = 0,
    CMU_USB_CLK_SRC_PLL             = 1,
};

enum CMU_DEBUG_REG_SEL_T {
    CMU_DEBUG_REG_SEL_MCU_PC        = 0,
    CMU_DEBUG_REG_SEL_MCU_LR        = 1,
    CMU_DEBUG_REG_SEL_MCU_SP        = 2,
    CMU_DEBUG_REG_SEL_CP_PC         = 3,
    CMU_DEBUG_REG_SEL_CP_LR         = 4,
    CMU_DEBUG_REG_SEL_CP_SP         = 5,
    CMU_DEBUG_REG_SEL_DEBUG         = 7,
};

enum CMU_I2S_MCLK_SEL_T {
    CMU_I2S_MCLK_SEL_MCU            = 0,
    CMU_I2S_MCLK_SEL_SENS           = 1,
    CMU_I2S_MCLK_SEL_CODEC          = 2,
};

enum CMU_DMA_REQ_T {
    CMU_DMA_REQ_CODEC_RX            = 0,
    CMU_DMA_REQ_CODEC_TX            = 1,
    CMU_DMA_REQ_PCM_RX              = 2,
    CMU_DMA_REQ_PCM_TX              = 3,
    CMU_DMA_REQ_I2S0_RX             = 4,
    CMU_DMA_REQ_I2S0_TX             = 5,
    CMU_DMA_REQ_FIR_RX              = 6,
    CMU_DMA_REQ_FIR_TX              = 7,
    CMU_DMA_REQ_SPDIF0_RX           = 8,
    CMU_DMA_REQ_SPDIF0_TX           = 9,
    CMU_DMA_REQ_RESERVED10          = 10,
    CMU_DMA_REQ_CODEC_TX2           = 11,
    CMU_DMA_REQ_BTDUMP              = 12,
    CMU_DMA_REQ_CODEC_MC            = 13,
    CMU_DMA_REQ_RESERVED14          = 14,
    CMU_DMA_REQ_RESERVED15          = 15,
    CMU_DMA_REQ_DSD_RX              = 16,
    CMU_DMA_REQ_DSD_TX              = 17,
    CMU_DMA_REQ_RESERVED18          = 18,
    CMU_DMA_REQ_RESERVED19          = 19,
    CMU_DMA_REQ_FLS0                = 20,
    CMU_DMA_REQ_SDMMC0              = 21,
    CMU_DMA_REQ_I2C0_RX             = 22,
    CMU_DMA_REQ_I2C0_TX             = 23,
    CMU_DMA_REQ_SPILCD0_RX          = 24,
    CMU_DMA_REQ_SPILCD0_TX          = 25,
    CMU_DMA_REQ_SPILCD1_RX          = 26,
    CMU_DMA_REQ_SPILCD1_TX          = 27,
    CMU_DMA_REQ_UART0_RX            = 28,
    CMU_DMA_REQ_UART0_TX            = 29,
    CMU_DMA_REQ_UART1_RX            = 30,
    CMU_DMA_REQ_UART1_TX            = 31,
    CMU_DMA_REQ_I2C1_RX             = 32,
    CMU_DMA_REQ_I2C1_TX             = 33,
    CMU_DMA_REQ_UART2_RX            = 34,
    CMU_DMA_REQ_UART2_TX            = 35,
    CMU_DMA_REQ_SPI_ITN_RX          = 36,
    CMU_DMA_REQ_SPI_ITN_TX          = 37,
    CMU_DMA_REQ_SDMMC1              = 38,
    CMU_DMA_REQ_FLS1                = 39,
    CMU_DMA_REQ_I2C2_RX             = 40,
    CMU_DMA_REQ_I2C2_TX             = 41,
    CMU_DMA_REQ_I2C3_RX             = 42,
    CMU_DMA_REQ_I2C3_TX             = 43,
    CMU_DMA_REQ_I2C4_RX             = 44,
    CMU_DMA_REQ_I2C4_TX             = 45,
    CMU_DMA_REQ_RESERVED46          = 46,
    CMU_DMA_REQ_RESERVED47          = 47,
    CMU_DMA_REQ_RESERVED48          = 48,
    CMU_DMA_REQ_RESERVED49          = 49,
    CMU_DMA_REQ_RESERVED50          = 50,
    CMU_DMA_REQ_RESERVED51          = 51,
    CMU_DMA_REQ_UART3_RX            = 52,
    CMU_DMA_REQ_UART3_TX            = 53,
    CMU_DMA_REQ_RESERVED54          = 54,
    CMU_DMA_REQ_RESERVED55          = 55,
    CMU_DMA_REQ_RESERVED56          = 56,
    CMU_DMA_REQ_RESERVED57          = 57,
    CMU_DMA_REQ_RESERVED58          = 58,
    CMU_DMA_REQ_RESERVED59          = 59,
    CMU_DMA_REQ_JPEG_P              = 60,
    CMU_DMA_REQ_JPEG_E              = 61,

    CMU_DMA_REQ_QTY,
    CMU_DMA_REQ_NULL                = CMU_DMA_REQ_QTY,
};

static struct AONCMU_T * const aoncmu = (struct AONCMU_T *)AON_CMU_BASE;

static inline void aocmu_reg_update_wait(void)
{
    // Make sure AOCMU (26M clock domain) write opertions finish before return
    aoncmu->CHIP_ID;
}

static uint32_t cp_entry;

static struct CMU_T * const cmu = (struct CMU_T *)CMU_BASE;

static struct AONSEC_T * const aonsec = (struct AONSEC_T *)AON_SEC_CTRL_BASE;

static struct BTCMU_T * const POSSIBLY_UNUSED btcmu = (struct BTCMU_T *)BT_CMU_BASE;

#ifndef ARM_CMNS
static uint16_t BOOT_BSS_LOC pll_user_map[HAL_CMU_PLL_QTY];
STATIC_ASSERT(HAL_CMU_PLL_USER_QTY <= sizeof(pll_user_map[0]) * 8, "Too many PLL users");
#endif // !ARM_CMNS

#ifdef DCDC_CLOCK_CONTROL
static uint8_t dcdc_user_map;
STATIC_ASSERT(HAL_CMU_DCDC_CLOCK_USER_QTY <= sizeof(dcdc_user_map) * 8, "Too many DCDC clock users");
#endif

#ifdef CHIP_ROLE_CP
static HAL_CMU_CP_SYS_SET_FREQ_CB_T cp_sys_set_freq_cb = NULL;
#endif

#ifndef ROM_BUILD
static enum HAL_CMU_PLL_T BOOT_DATA_LOC sys_pll_sel = HAL_CMU_PLL_QTY;
#endif

#ifdef RC_CLK_ENABLE
#ifndef ARM_CMNS
static bool BOOT_DATA_LOC rc_enabled = false;
#endif // !ARM_CMNS
#endif

#ifdef LOW_SYS_FREQ
static enum HAL_CMU_FREQ_T BOOT_BSS_LOC cmu_sys_freq;
#endif
static uint8_t BOOT_BSS_LOC force_sys_div;

BOOT_BSS_LOC
static enum HAL_CMU_PU_OSC_USER_T pu_osc_user_map;

static bool anc_enabled;

static HAL_CMU_BT_TRIGGER_HANDLER_T bt_trig_hdlr[HAL_CMU_BT_TRIGGER_SRC_QTY];

#ifdef __AUDIO_RESAMPLE__
static bool aud_resample_en = true;
#endif

static uint32_t g_pixmhz;
static uint32_t g_qspimhz;

void hal_cmu_audio_resample_enable(void)
{
#ifdef __AUDIO_RESAMPLE__
    aud_resample_en = true;
#endif
}

void hal_cmu_audio_resample_disable(void)
{
#ifdef __AUDIO_RESAMPLE__
    aud_resample_en = false;
#endif
}

int hal_cmu_get_audio_resample_status(void)
{
#ifdef __AUDIO_RESAMPLE__
    return aud_resample_en;
#else
    return false;
#endif
}

void hal_cmu_anc_enable(enum HAL_CMU_ANC_CLK_USER_T user)
{
    anc_enabled = true;
}

void hal_cmu_anc_disable(enum HAL_CMU_ANC_CLK_USER_T user)
{
    anc_enabled = false;
}

int hal_cmu_anc_get_status(enum HAL_CMU_ANC_CLK_USER_T user)
{
    return anc_enabled;
}

int hal_cmu_clock_enable(enum HAL_CMU_MOD_ID_T id)
{
    if (id >= HAL_CMU_AON_MCU) {
        return 1;
    }

    if (id < HAL_CMU_MOD_P_CMU) {
        cmu->HCLK_ENABLE = (1 << id);
    } else if (id < HAL_CMU_MOD_O_SLEEP) {
        cmu->PCLK_ENABLE = (1 << (id - HAL_CMU_MOD_P_CMU));
    } else if (id < HAL_CMU_MOD_X_PSRAM) {
        cmu->OCLK_ENABLE = (1 << (id - HAL_CMU_MOD_O_SLEEP));
    } else if (id < HAL_CMU_MOD_OX_I2C4) {
        cmu->XCLK_ENABLE = (1 << (id - HAL_CMU_MOD_X_PSRAM));
    } else if (id < HAL_CMU_AON_A_CMU) {
        cmu->OXCLK_ENABLE = (1 << (id - HAL_CMU_MOD_OX_I2C4));
    } else if (id < HAL_CMU_AON_O_WDT) {
        aoncmu->MOD_CLK_ENABLE = (1 << (id - HAL_CMU_AON_A_CMU));
        aocmu_reg_update_wait();
    } else {
        aoncmu->OCLK_ENABLE = (1 << (id - HAL_CMU_AON_O_WDT));
        aocmu_reg_update_wait();
    }

    return 0;
}

int hal_cmu_clock_disable(enum HAL_CMU_MOD_ID_T id)
{
    if (id >= HAL_CMU_AON_MCU) {
        return 1;
    }

    if (id < HAL_CMU_MOD_P_CMU) {
        cmu->HCLK_DISABLE = (1 << id);
    } else if (id < HAL_CMU_MOD_O_SLEEP) {
        cmu->PCLK_DISABLE = (1 << (id - HAL_CMU_MOD_P_CMU));
    } else if (id < HAL_CMU_MOD_X_PSRAM) {
        cmu->OCLK_DISABLE = (1 << (id - HAL_CMU_MOD_O_SLEEP));
    } else if (id < HAL_CMU_MOD_OX_I2C4) {
        cmu->XCLK_DISABLE = (1 << (id - HAL_CMU_MOD_X_PSRAM));
    } else if (id < HAL_CMU_AON_A_CMU) {
        cmu->OXCLK_DISABLE = (1 << (id - HAL_CMU_MOD_OX_I2C4));
    } else if (id < HAL_CMU_AON_O_WDT) {
        aoncmu->MOD_CLK_DISABLE = (1 << (id - HAL_CMU_AON_A_CMU));
    } else {
        aoncmu->OCLK_DISABLE = (1 << (id - HAL_CMU_AON_O_WDT));
    }

    return 0;
}

enum HAL_CMU_CLK_STATUS_T hal_cmu_clock_get_status(enum HAL_CMU_MOD_ID_T id)
{
    uint32_t status;

    if (id >= HAL_CMU_AON_MCU) {
        return HAL_CMU_CLK_DISABLED;
    }

    if (id < HAL_CMU_MOD_P_CMU) {
        status = cmu->HCLK_ENABLE & (1 << id);
    } else if (id < HAL_CMU_MOD_O_SLEEP) {
        status = cmu->PCLK_ENABLE & (1 << (id - HAL_CMU_MOD_P_CMU));
    } else if (id < HAL_CMU_MOD_X_PSRAM) {
        status = cmu->OCLK_ENABLE & (1 << (id - HAL_CMU_MOD_O_SLEEP));
    } else if (id < HAL_CMU_MOD_OX_I2C4) {
        status = cmu->XCLK_ENABLE & (1 << (id - HAL_CMU_MOD_X_PSRAM));
    } else if (id < HAL_CMU_AON_A_CMU) {
        status = cmu->OXCLK_ENABLE & (1 << (id - HAL_CMU_MOD_OX_I2C4));
    } else if (id < HAL_CMU_AON_O_WDT) {
        status = aoncmu->MOD_CLK_ENABLE & (1 << (id - HAL_CMU_AON_A_CMU));
    } else {
        status = aoncmu->OCLK_ENABLE & (1 << (id - HAL_CMU_AON_O_WDT));
    }

    return status ? HAL_CMU_CLK_ENABLED : HAL_CMU_CLK_DISABLED;
}

int hal_cmu_clock_set_mode(enum HAL_CMU_MOD_ID_T id, enum HAL_CMU_CLK_MODE_T mode)
{
    __IO uint32_t *reg;
    uint32_t val;
    uint32_t lock;

    if (id >= HAL_CMU_AON_MCU) {
        return 1;
    }

    if (id < HAL_CMU_MOD_P_CMU) {
        reg = &cmu->HCLK_MODE;
        val = (1 << id);
    } else if (id < HAL_CMU_MOD_O_SLEEP) {
        reg = &cmu->PCLK_MODE;
        val = (1 << (id - HAL_CMU_MOD_P_CMU));
    } else if (id < HAL_CMU_MOD_X_PSRAM) {
        reg = &cmu->OCLK_MODE;
        val = (1 << (id - HAL_CMU_MOD_O_SLEEP));
    } else if (id < HAL_CMU_MOD_OX_I2C4) {
        reg = &cmu->XCLK_MODE;
        val = (1 << (id - HAL_CMU_MOD_X_PSRAM));
    } else if (id < HAL_CMU_AON_A_CMU) {
        reg = &cmu->OXCLK_MODE;
        val = (1 << (id - HAL_CMU_MOD_OX_I2C4));
    } else if (id < HAL_CMU_AON_O_WDT){
        reg = &aoncmu->MOD_CLK_MODE;
        val = (1 << (id - HAL_CMU_AON_A_CMU));
    } else {
        reg = &aoncmu->OCLK_MODE;
        val = (1 << (id - HAL_CMU_AON_O_WDT));
    }

    lock = int_lock();
    if (mode == HAL_CMU_CLK_MANUAL) {
        *reg |= val;
    } else {
        *reg &= ~val;
    }
    int_unlock(lock);

    return 0;
}

enum HAL_CMU_CLK_MODE_T hal_cmu_clock_get_mode(enum HAL_CMU_MOD_ID_T id)
{
    uint32_t mode;

    if (id >= HAL_CMU_AON_MCU) {
        return HAL_CMU_CLK_AUTO;
    }

    if (id < HAL_CMU_MOD_P_CMU) {
        mode = cmu->HCLK_MODE & (1 << id);
    } else if (id < HAL_CMU_MOD_O_SLEEP) {
        mode = cmu->PCLK_MODE & (1 << (id - HAL_CMU_MOD_P_CMU));
    } else if (id < HAL_CMU_MOD_X_PSRAM) {
        mode = cmu->OCLK_MODE & (1 << (id - HAL_CMU_MOD_O_SLEEP));
    } else if (id < HAL_CMU_MOD_OX_I2C4) {
        mode = cmu->XCLK_MODE & (1 << (id - HAL_CMU_MOD_X_PSRAM));
    } else if (id < HAL_CMU_AON_A_CMU) {
        mode = cmu->OXCLK_MODE & (1 << (id - HAL_CMU_MOD_OX_I2C4));
    } else if (id < HAL_CMU_AON_O_WDT) {
        mode = aoncmu->MOD_CLK_MODE & (1 << (id - HAL_CMU_AON_A_CMU));
    } else {
        mode = aoncmu->OCLK_MODE & (1 << (id - HAL_CMU_AON_O_WDT));
    }

    return mode ? HAL_CMU_CLK_MANUAL : HAL_CMU_CLK_AUTO;
}

int hal_cmu_reset_set(enum HAL_CMU_MOD_ID_T id)
{
    if (id >= HAL_CMU_MOD_QTY) {
        return 1;
    }

    if (id < HAL_CMU_MOD_P_CMU) {
        cmu->HRESET_SET = (1 << id);
    } else if (id < HAL_CMU_MOD_O_SLEEP) {
        cmu->PRESET_SET = (1 << (id - HAL_CMU_MOD_P_CMU));
    } else if (id < HAL_CMU_MOD_X_PSRAM) {
        cmu->ORESET_SET = (1 << (id - HAL_CMU_MOD_O_SLEEP));
    } else if (id < HAL_CMU_MOD_OX_I2C4) {
        cmu->XRESET_SET = (1 << (id - HAL_CMU_MOD_X_PSRAM));
    } else if (id < HAL_CMU_AON_A_CMU) {
        cmu->OXRESET_SET = (1 << (id - HAL_CMU_MOD_OX_I2C4));
    } else if (id < HAL_CMU_AON_O_WDT) {
        aoncmu->RESET_SET = (1 << (id - HAL_CMU_AON_A_CMU));
    } else if (id < HAL_CMU_AON_MCU) {
        aoncmu->ORESET_SET = (1 << (id - HAL_CMU_AON_O_WDT));
    } else {
        aoncmu->GBL_RESET_SET = (1 << (id - HAL_CMU_AON_MCU));
    }

    return 0;
}

void BOOT_TEXT_FLASH_LOC hal_cmu_global_reset(void)
{
    aoncmu->GBL_RESET_SET = (1 << (HAL_CMU_MOD_GLOBAL - HAL_CMU_AON_MCU));
}

int hal_cmu_reset_clear(enum HAL_CMU_MOD_ID_T id)
{
    if (id >= HAL_CMU_MOD_QTY) {
        return 1;
    }

    if (id < HAL_CMU_MOD_P_CMU) {
        cmu->HRESET_CLR = (1 << id);
        asm volatile("nop; nop;");
    } else if (id < HAL_CMU_MOD_O_SLEEP) {
        cmu->PRESET_CLR = (1 << (id - HAL_CMU_MOD_P_CMU));
        asm volatile("nop; nop; nop; nop;");
    } else if (id < HAL_CMU_MOD_X_PSRAM) {
        cmu->ORESET_CLR = (1 << (id - HAL_CMU_MOD_O_SLEEP));
    } else if (id < HAL_CMU_MOD_OX_I2C4) {
        cmu->XRESET_CLR = (1 << (id - HAL_CMU_MOD_X_PSRAM));
        cmu->XRESET_CLR;
    } else if (id < HAL_CMU_AON_A_CMU) {
        cmu->OXRESET_CLR = (1 << (id - HAL_CMU_MOD_OX_I2C4));
        cmu->OXRESET_CLR;
    } else if (id < HAL_CMU_AON_O_WDT) {
        aoncmu->RESET_CLR = (1 << (id - HAL_CMU_AON_A_CMU));
        aocmu_reg_update_wait();
    } else if (id < HAL_CMU_AON_MCU) {
        aoncmu->ORESET_CLR = (1 << (id - HAL_CMU_AON_O_WDT));
        aocmu_reg_update_wait();
    }else {
        aoncmu->GBL_RESET_CLR = (1 << (id - HAL_CMU_AON_MCU));
        aocmu_reg_update_wait();
    }

    return 0;
}

enum HAL_CMU_RST_STATUS_T hal_cmu_reset_get_status(enum HAL_CMU_MOD_ID_T id)
{
    uint32_t status;

    if (id >= HAL_CMU_MOD_QTY) {
        return HAL_CMU_RST_SET;
    }

    if (id < HAL_CMU_MOD_P_CMU) {
        status = cmu->HRESET_SET & (1 << id);
    } else if (id < HAL_CMU_MOD_O_SLEEP) {
        status = cmu->PRESET_SET & (1 << (id - HAL_CMU_MOD_P_CMU));
    } else if (id < HAL_CMU_MOD_X_PSRAM) {
        status = cmu->ORESET_SET & (1 << (id - HAL_CMU_MOD_O_SLEEP));
    } else if (id < HAL_CMU_MOD_OX_I2C4) {
        status = cmu->XRESET_SET & (1 << (id - HAL_CMU_MOD_X_PSRAM));
    } else if (id < HAL_CMU_AON_A_CMU) {
        status = cmu->OXRESET_SET & (1 << (id - HAL_CMU_MOD_OX_I2C4));
    } else if (id < HAL_CMU_AON_O_WDT) {
        status = aoncmu->RESET_SET & (1 << (id - HAL_CMU_AON_A_CMU));
    } else if (id < HAL_CMU_AON_MCU) {
        status = aoncmu->ORESET_SET & (1 << (id - HAL_CMU_AON_O_WDT));
    } else {
        status = aoncmu->GBL_RESET_SET & (1 << (id - HAL_CMU_AON_MCU));
    }

    return status ? HAL_CMU_RST_CLR : HAL_CMU_RST_SET;
}

int hal_cmu_reset_pulse(enum HAL_CMU_MOD_ID_T id)
{
    volatile int i;

    if (id >= HAL_CMU_MOD_QTY) {
        return 1;
    }

    if (hal_cmu_reset_get_status(id) == HAL_CMU_RST_SET) {
        return hal_cmu_reset_clear(id);
    }

    if (id < HAL_CMU_MOD_P_CMU) {
        cmu->HRESET_PULSE = (1 << id);
    } else if (id < HAL_CMU_MOD_O_SLEEP) {
        cmu->PRESET_PULSE = (1 << (id - HAL_CMU_MOD_P_CMU));
    } else if (id < HAL_CMU_MOD_X_PSRAM) {
        cmu->ORESET_PULSE = (1 << (id - HAL_CMU_MOD_O_SLEEP));
    } else if (id < HAL_CMU_MOD_OX_I2C4) {
        cmu->XRESET_PULSE = (1 << (id - HAL_CMU_MOD_X_PSRAM));
    } else if (id < HAL_CMU_AON_A_CMU) {
        cmu->OXRESET_PULSE = (1 << (id - HAL_CMU_MOD_OX_I2C4));
    } else if (id < HAL_CMU_AON_O_WDT) {
        aoncmu->RESET_PULSE = (1 << (id - HAL_CMU_AON_A_CMU));
        // Total 3 CLK-26M cycles needed
        // AOCMU runs in 26M clock domain and its read operations consume at least 1 26M-clock cycle.
        // (Whereas its write operations will finish at 1 HCLK cycle -- finish once in async bridge fifo)
        aoncmu->CHIP_ID;
        aoncmu->CHIP_ID;
        aoncmu->CHIP_ID;
    }  else if (id < HAL_CMU_AON_MCU) {
        aoncmu->ORESET_PULSE = (1 << (id - HAL_CMU_AON_O_WDT));
        // Total 3 CLK-26M cycles needed
        // AOCMU runs in 26M clock domain and its read operations consume at least 1 26M-clock cycle.
        // (Whereas its write operations will finish at 1 HCLK cycle -- finish once in async bridge fifo)
        aoncmu->CHIP_ID;
        aoncmu->CHIP_ID;
        aoncmu->CHIP_ID;
    } else {
        aoncmu->GBL_RESET_PULSE = (1 << (id - HAL_CMU_AON_MCU));
        // Total 3 CLK-26M cycles needed
        // AOCMU runs in 26M clock domain and its read operations consume at least 1 26M-clock cycle.
        // (Whereas its write operations will finish at 1 HCLK cycle -- finish once in async bridge fifo)
        aoncmu->CHIP_ID;
        aoncmu->CHIP_ID;
        aoncmu->CHIP_ID;
    }
    // Delay 5+ PCLK cycles (10+ HCLK cycles)
    for (i = 0; i < 3; i++);

    return 0;
}

int hal_cmu_timer_set_div(enum HAL_CMU_TIMER_ID_T id, uint32_t div)
{
    uint32_t lock;

    if (div < 1) {
        return 1;
    }

    div -= 1;
    if ((div & (CMU_CFG_DIV_TIMER00_MASK >> CMU_CFG_DIV_TIMER00_SHIFT)) != div) {
        return 1;
    }

    lock = int_lock();
    if (id == HAL_CMU_TIMER_ID_00) {
        cmu->TIMER0_CLK = SET_BITFIELD(cmu->TIMER0_CLK, CMU_CFG_DIV_TIMER00, div);
        aoncmu->TIMER0_CLK = SET_BITFIELD(aoncmu->TIMER0_CLK, AON_CMU_CFG_DIV_TIMER00, div);
    } else if (id == HAL_CMU_TIMER_ID_01) {
        cmu->TIMER0_CLK = SET_BITFIELD(cmu->TIMER0_CLK, CMU_CFG_DIV_TIMER01, div);
        aoncmu->TIMER0_CLK = SET_BITFIELD(aoncmu->TIMER0_CLK, AON_CMU_CFG_DIV_TIMER01, div);
    } else if (id == HAL_CMU_TIMER_ID_10) {
        cmu->TIMER1_CLK = SET_BITFIELD(cmu->TIMER1_CLK, CMU_CFG_DIV_TIMER10, div);
    } else if (id == HAL_CMU_TIMER_ID_11) {
        cmu->TIMER1_CLK = SET_BITFIELD(cmu->TIMER1_CLK, CMU_CFG_DIV_TIMER11, div);
    } else if (id == HAL_CMU_TIMER_ID_20) {
        cmu->TIMER2_CLK = SET_BITFIELD(cmu->TIMER2_CLK, CMU_CFG_DIV_TIMER20, div);
    } else if (id == HAL_CMU_TIMER_ID_21) {
        cmu->TIMER2_CLK = SET_BITFIELD(cmu->TIMER2_CLK, CMU_CFG_DIV_TIMER21, div);
    }
    int_unlock(lock);

    return 0;
}

void BOOT_TEXT_FLASH_LOC hal_cmu_timer0_select_fast(void)
{
    uint32_t lock;

    lock = int_lock();
    // 6M
#if (TIMER0_BASE == MCU_TIMER0_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER0_BASE == MCU_TIMER0_BASE))
    cmu->PERIPH_CLK |= (1 << CMU_SEL_TIMER_FAST_SHIFT);
#endif
#if (TIMER0_BASE == AON_TIMER0_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER0_BASE == AON_TIMER0_BASE))
    aoncmu->CLK_OUT |= (1 << AON_CMU_SEL_TIMER_FAST_SHIFT);
#endif
    int_unlock(lock);
}

void BOOT_TEXT_FLASH_LOC hal_cmu_timer0_select_slow(void)
{
    uint32_t lock;

    lock = int_lock();
    // 16K
#if (TIMER0_BASE == MCU_TIMER0_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER0_BASE == MCU_TIMER0_BASE))
    cmu->PERIPH_CLK &= ~(1 << CMU_SEL_TIMER_FAST_SHIFT);
#endif
#if (TIMER0_BASE == AON_TIMER0_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER0_BASE == AON_TIMER0_BASE))
    aoncmu->CLK_OUT &= ~(1 << AON_CMU_SEL_TIMER_FAST_SHIFT);
#endif
    int_unlock(lock);
}

void TIMER1_SEL_LOC hal_cmu_timer1_select_fast(void)
{
    uint32_t lock;

    lock = int_lock();
    // 6M
#if (TIMER1_BASE == MCU_TIMER0_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER1_BASE == MCU_TIMER0_BASE))
    cmu->PERIPH_CLK |= (1 << CMU_SEL_TIMER_FAST_SHIFT);
#endif
#if (TIMER1_BASE == MCU_TIMER1_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER1_BASE == MCU_TIMER1_BASE))
    cmu->PERIPH_CLK |= (1 << (CMU_SEL_TIMER_FAST_SHIFT + 1));
#endif
#if (TIMER1_BASE == MCU_TIMER2_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER1_BASE == MCU_TIMER2_BASE))
    cmu->PERIPH_CLK |= (1 << (CMU_SEL_TIMER_FAST_SHIFT + 2));
#endif
    int_unlock(lock);
}

void TIMER1_SEL_LOC hal_cmu_timer1_select_slow(void)
{
    uint32_t lock;

    lock = int_lock();
    // 16K
#if (TIMER1_BASE == MCU_TIMER0_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER1_BASE == MCU_TIMER0_BASE))
    cmu->PERIPH_CLK &= ~(1 << CMU_SEL_TIMER_FAST_SHIFT);
#endif
#if (TIMER1_BASE == MCU_TIMER1_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER1_BASE == MCU_TIMER1_BASE))
    cmu->PERIPH_CLK &= ~(1 << (CMU_SEL_TIMER_FAST_SHIFT + 1));
#endif
#if (TIMER1_BASE == MCU_TIMER2_BASE) || (defined(CP_AS_SUBSYS) && (CP_SUBSYS_TIMER1_BASE == MCU_TIMER2_BASE))
    cmu->PERIPH_CLK &= ~(1 << (CMU_SEL_TIMER_FAST_SHIFT + 2));
#endif
    int_unlock(lock);
}

void TIMER1_SEL_LOC hal_cmu_timer2_select_fast(void)
{
    uint32_t lock;

    lock = int_lock();
    // 6M
#if (TIMER2_BASE == MCU_TIMER0_BASE)
    cmu->PERIPH_CLK |= (1 << CMU_SEL_TIMER_FAST_SHIFT);
#elif (TIMER2_BASE == MCU_TIMER1_BASE)
    cmu->PERIPH_CLK |= (1 << (CMU_SEL_TIMER_FAST_SHIFT + 1));
#elif (TIMER2_BASE == MCU_TIMER2_BASE)
    cmu->PERIPH_CLK |= (1 << (CMU_SEL_TIMER_FAST_SHIFT + 2));
#endif
    int_unlock(lock);
}

void TIMER1_SEL_LOC hal_cmu_timer2_select_slow(void)
{
    uint32_t lock;

    lock = int_lock();
    // 16K
#if (TIMER2_BASE == MCU_TIMER0_BASE)
    cmu->PERIPH_CLK &= ~(1 << CMU_SEL_TIMER_FAST_SHIFT);
#elif (TIMER2_BASE == MCU_TIMER1_BASE)
    cmu->PERIPH_CLK &= ~(1 << (CMU_SEL_TIMER_FAST_SHIFT + 1));
#elif (TIMER2_BASE == MCU_TIMER2_BASE)
    cmu->PERIPH_CLK &= ~(1 << (CMU_SEL_TIMER_FAST_SHIFT + 2));
#endif
    int_unlock(lock);
}

int hal_cmu_timer_clock_enable(uint32_t timer_base)
{
    if (timer_base == MCU_TIMER2_BASE) {
        if (hal_cmu_clock_get_status(HAL_CMU_MOD_O_TIMER2) == HAL_CMU_CLK_DISABLED) {
            hal_cmu_clock_enable(HAL_CMU_MOD_O_TIMER2);
            hal_cmu_clock_enable(HAL_CMU_MOD_P_TIMER2);
            hal_cmu_reset_clear(HAL_CMU_MOD_O_TIMER2);
            hal_cmu_reset_clear(HAL_CMU_MOD_P_TIMER2);
        }
        return 0;
    }
    return 1;
}

int hal_cmu_timer_clock_disable(uint32_t timer_base)
{
    if (timer_base == MCU_TIMER2_BASE) {
        hal_cmu_reset_set(HAL_CMU_MOD_O_TIMER2);
        hal_cmu_reset_set(HAL_CMU_MOD_P_TIMER2);
        hal_cmu_clock_disable(HAL_CMU_MOD_O_TIMER2);
        hal_cmu_clock_disable(HAL_CMU_MOD_P_TIMER2);
        return 0;
    }
    return 1;
}

#if defined(OSC_26M_X4_AUD2BB) && !defined(FREQ_78M_USE_PLL)
#define SYS_78M_CFG(F) \
    { \
        enable = CMU_SEL_OSCX4_ ##F## _ENABLE; \
        disable = CMU_SEL_PLL_ ##F## _DISABLE | CMU_RSTN_DIV_ ##F## _DISABLE | CMU_BYPASS_DIV_ ##F## _DISABLE; \
    }
#else
#define SYS_78M_CFG(F) \
    { \
        enable = CMU_SEL_PLL_ ##F## _ENABLE | CMU_RSTN_DIV_ ##F## _ENABLE; \
        disable = CMU_BYPASS_DIV_ ##F## _DISABLE; \
        div = 1; \
    }
#endif

#ifdef OSC_26M_X4_AUD2BB
#define SYS_104M_CFG(F) \
    { \
        enable = CMU_SEL_OSCX4_ ##F## _ENABLE; \
        disable = CMU_SEL_PLL_ ##F## _DISABLE | CMU_RSTN_DIV_ ##F## _DISABLE | CMU_BYPASS_DIV_ ##F## _DISABLE; \
    }
#else
#define SYS_104M_CFG(F) \
    { \
        enable = CMU_SEL_PLL_ ##F## _ENABLE | CMU_RSTN_DIV_ ##F## _ENABLE; \
        disable = CMU_BYPASS_DIV_ ##F## _DISABLE; \
        div = 0; \
    }
#endif

#define SYS_SET_FREQ_FUNC(f, F, C) \
int hal_cmu_ ##f## _set_freq(enum HAL_CMU_FREQ_T freq) \
{ \
    uint32_t lock; \
    uint32_t enable; \
    uint32_t disable; \
    bool clk_en; \
    int div = -1; \
    if (freq >= HAL_CMU_FREQ_QTY) { \
        return 1; \
    } \
    if (freq == HAL_CMU_FREQ_32K || freq == HAL_CMU_FREQ_26M) { \
        enable = 0; \
        disable = CMU_SEL_OSCX2_ ##F## _DISABLE | CMU_SEL_OSCX4_ ##F## _DISABLE | \
            CMU_SEL_PLL_ ##F## _DISABLE | CMU_RSTN_DIV_ ##F## _DISABLE | CMU_BYPASS_DIV_ ##F## _DISABLE; \
    } else if (freq == HAL_CMU_FREQ_52M) { \
        enable = CMU_SEL_OSCX2_ ##F## _ENABLE; \
        disable = CMU_SEL_OSCX4_ ##F## _DISABLE | CMU_SEL_PLL_ ##F## _DISABLE | \
            CMU_RSTN_DIV_ ##F## _DISABLE | CMU_BYPASS_DIV_ ##F## _DISABLE; \
    } else if (freq == HAL_CMU_FREQ_78M) { \
        SYS_78M_CFG(F); \
    } else if (freq == HAL_CMU_FREQ_104M) { \
        SYS_104M_CFG(F); \
    } else { \
        enable = CMU_SEL_PLL_ ##F## _ENABLE | CMU_BYPASS_DIV_ ##F## _ENABLE; \
        disable = CMU_RSTN_DIV_ ##F## _DISABLE; \
    } \
    clk_en = !!(cmu->OCLK_DISABLE & SYS_OCLK_ ## C); \
    if (clk_en) { \
        cmu->OCLK_DISABLE = SYS_OCLK_ ## C; \
        cmu->HCLK_DISABLE = SYS_HCLK_ ## C; \
        aocmu_reg_update_wait(); \
        aocmu_reg_update_wait(); \
    } \
    if (div >= 0) { \
        lock = int_lock(); \
        cmu->SYS_DIV = SET_BITFIELD(cmu->SYS_DIV, CMU_CFG_DIV_ ##F, div); \
        int_unlock(lock); \
    } \
    cmu->SYS_CLK_ENABLE = enable; \
    cmu->SYS_CLK_DISABLE = disable; \
    if (clk_en) { \
        cmu->HCLK_ENABLE = SYS_HCLK_ ## C; \
        cmu->OCLK_ENABLE = SYS_OCLK_ ## C; \
    } \
    return 0; \
}

#ifdef ALT_BOOT_FLASH
BOOT_TEXT_SRAM_LOC SYS_SET_FREQ_FUNC(flash, FLS1, FLASH1);
SYS_SET_FREQ_FUNC(flash1, FLS0, FLASH);
#else
BOOT_TEXT_SRAM_LOC SYS_SET_FREQ_FUNC(flash, FLS0, FLASH);
SYS_SET_FREQ_FUNC(flash1, FLS1, FLASH1);
#endif

#ifdef CHIP_ROLE_CP
void hal_cmu_cp_sys_set_freq_register(HAL_CMU_CP_SYS_SET_FREQ_CB_T cb)
{
    cp_sys_set_freq_cb = cb;
}
#endif

#ifdef LOW_SYS_FREQ
#ifdef LOW_SYS_FREQ_6P5M
int hal_cmu_fast_timer_offline(void)
{
    return (cmu_sys_freq == HAL_CMU_FREQ_6P5M);
}
#endif
#endif

void hal_cmu_force_sys_pll_div(uint32_t div)
{
    force_sys_div = div;
}

int hal_cmu_sys_set_freq(enum HAL_CMU_FREQ_T freq)
{
#ifdef CHIP_ROLE_CP
    if (cp_sys_set_freq_cb) {
        cp_sys_set_freq_cb(freq);
    }

    return 0;
#else
    uint32_t enable;
    uint32_t disable;
    int div;
    uint32_t lock;

    if (freq >= HAL_CMU_FREQ_QTY) {
        return 1;
    }

#ifdef LOW_SYS_FREQ
    cmu_sys_freq = freq;
#endif

    div = -1;

    switch (freq) {
    case HAL_CMU_FREQ_32K:
        enable = CMU_SEL_OSCX2_SYS_ENABLE;
        disable = CMU_RSTN_DIV_SYS_DISABLE | CMU_SEL_OSC_2_SYS_DISABLE | CMU_SEL_OSC_4_SYS_DISABLE |
            CMU_SEL_SLOW_SYS_DISABLE | CMU_SEL_FAST_SYS_DISABLE | CMU_SEL_PLL_SYS_DISABLE | CMU_BYPASS_DIV_SYS_DISABLE;
        break;
    case HAL_CMU_FREQ_6P5M:
#if defined(LOW_SYS_FREQ) && defined(LOW_SYS_FREQ_6P5M)
        enable = CMU_SEL_OSC_4_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE;
        disable = CMU_RSTN_DIV_SYS_DISABLE | CMU_SEL_SLOW_SYS_DISABLE |
            CMU_SEL_FAST_SYS_DISABLE | CMU_SEL_PLL_SYS_DISABLE | CMU_BYPASS_DIV_SYS_DISABLE;
        break;
#endif
    case HAL_CMU_FREQ_13M:
#ifdef LOW_SYS_FREQ
        enable = CMU_SEL_OSC_2_SYS_ENABLE | CMU_SEL_SLOW_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE;
        disable = CMU_RSTN_DIV_SYS_DISABLE |
            CMU_SEL_FAST_SYS_DISABLE | CMU_SEL_PLL_SYS_DISABLE | CMU_BYPASS_DIV_SYS_DISABLE;
        break;
#endif
    case HAL_CMU_FREQ_26M:
        enable = CMU_SEL_SLOW_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE;
        disable = CMU_RSTN_DIV_SYS_DISABLE | CMU_SEL_OSC_2_SYS_DISABLE |
            CMU_SEL_FAST_SYS_DISABLE | CMU_SEL_PLL_SYS_DISABLE | CMU_BYPASS_DIV_SYS_DISABLE;
        break;
    case HAL_CMU_FREQ_52M:
        enable = CMU_SEL_SLOW_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE | CMU_SEL_FAST_SYS_ENABLE;
        disable = CMU_RSTN_DIV_SYS_DISABLE | CMU_SEL_PLL_SYS_DISABLE | CMU_BYPASS_DIV_SYS_DISABLE;
        break;
    case HAL_CMU_FREQ_78M:
#if !defined(OSC_26M_X4_AUD2BB) || defined(FREQ_78M_USE_PLL)
        enable = CMU_SEL_SLOW_SYS_ENABLE | CMU_RSTN_DIV_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE | CMU_SEL_PLL_SYS_ENABLE;
        disable = CMU_BYPASS_DIV_SYS_DISABLE;
        div = 1;
        break;
#endif
    case HAL_CMU_FREQ_104M:
#ifdef OSC_26M_X4_AUD2BB
        enable = CMU_SEL_SLOW_SYS_ENABLE | CMU_SEL_FAST_SYS_ENABLE;
        disable = CMU_RSTN_DIV_SYS_DISABLE | CMU_SEL_OSCX2_SYS_DISABLE | CMU_BYPASS_DIV_SYS_DISABLE | CMU_SEL_PLL_SYS_DISABLE;
        break;
#else
        enable = CMU_SEL_SLOW_SYS_ENABLE | CMU_RSTN_DIV_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE | CMU_SEL_PLL_SYS_ENABLE;
        disable = CMU_BYPASS_DIV_SYS_DISABLE;
#ifdef AUD_PLL_DOUBLE
        div = 2;
#else
        div = 0;
#endif
        break;
#endif
    case HAL_CMU_FREQ_208M:
#ifndef AUD_PLL_DOUBLE
    default:
#endif
#if defined(AUD_PLL_DOUBLE) && !defined(OSC_26M_X8_AUD2BB)
        enable = CMU_SEL_SLOW_SYS_ENABLE | CMU_RSTN_DIV_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE | CMU_SEL_PLL_SYS_ENABLE;
        disable = CMU_BYPASS_DIV_SYS_DISABLE;
        div = 0;
#else
        enable = CMU_SEL_SLOW_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE | CMU_BYPASS_DIV_SYS_ENABLE | CMU_SEL_PLL_SYS_ENABLE;
        disable = CMU_RSTN_DIV_SYS_DISABLE;
#endif
        break;
#ifdef AUD_PLL_DOUBLE
    case HAL_CMU_FREQ_390M:
    default:
        enable = CMU_SEL_SLOW_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE | CMU_BYPASS_DIV_SYS_ENABLE | CMU_SEL_PLL_SYS_ENABLE;
        disable = CMU_RSTN_DIV_SYS_DISABLE;
        break;
#endif
    };

    uint8_t cur_sys_div = force_sys_div;
    if (cur_sys_div) {
        if (cur_sys_div == 1) {
            enable = (enable & ~CMU_RSTN_DIV_SYS_ENABLE) | CMU_BYPASS_DIV_SYS_ENABLE;
            disable = (disable & ~CMU_BYPASS_DIV_SYS_DISABLE) | CMU_RSTN_DIV_SYS_DISABLE;
        } else {
            div = cur_sys_div - 2;
            enable = (enable & ~CMU_BYPASS_DIV_SYS_ENABLE) | CMU_RSTN_DIV_SYS_ENABLE;
            disable = (disable & ~CMU_RSTN_DIV_SYS_DISABLE) | CMU_BYPASS_DIV_SYS_DISABLE;
        }
    }

    if (div >= 0) {
        lock = int_lock();
        cmu->SYS_DIV = SET_BITFIELD(cmu->SYS_DIV, CMU_CFG_DIV_SYS, div);
        int_unlock(lock);
    }

    if (enable & CMU_SEL_PLL_SYS_ENABLE) {
        cmu->SYS_CLK_ENABLE = CMU_RSTN_DIV_SYS_ENABLE;
        if (enable & CMU_BYPASS_DIV_SYS_ENABLE) {
            cmu->SYS_CLK_ENABLE = CMU_BYPASS_DIV_SYS_ENABLE;
        } else {
            cmu->SYS_CLK_DISABLE = CMU_BYPASS_DIV_SYS_DISABLE;
        }
    }
    cmu->SYS_CLK_ENABLE = enable;
    if (enable & CMU_SEL_PLL_SYS_ENABLE) {
        cmu->SYS_CLK_DISABLE = disable;
    } else {
        cmu->SYS_CLK_DISABLE = disable & ~(CMU_RSTN_DIV_SYS_DISABLE | CMU_BYPASS_DIV_SYS_DISABLE);
        cmu->SYS_CLK_DISABLE = CMU_BYPASS_DIV_SYS_DISABLE;
        cmu->SYS_CLK_DISABLE = CMU_RSTN_DIV_SYS_DISABLE;
    }
#endif //CHIP_ROLE_CP
    return 0;
}

int hal_cmu_mem_set_freq(enum HAL_CMU_FREQ_T freq)
{
    uint32_t enable;
    uint32_t disable;
    bool clk_en;
    uint32_t prev_en;
    int div;
    uint32_t lock;

    if (freq >= HAL_CMU_FREQ_QTY) {
        return 1;
    }
    div = -1;
    if (freq <= HAL_CMU_FREQ_26M) {
        enable = 0;
        disable = CMU_SEL_OSCX2_PSRAM_DISABLE | CMU_SEL_OSCX4_PSRAM_DISABLE |
            CMU_SEL_PLL_PSRAM_DISABLE;
    } else if (freq <= HAL_CMU_FREQ_52M) {
        enable = CMU_SEL_OSCX2_PSRAM_ENABLE;
        disable = CMU_SEL_OSCX4_PSRAM_DISABLE | CMU_SEL_PLL_PSRAM_DISABLE;
    } else if (freq <= HAL_CMU_FREQ_104M) {
#ifdef OSC_26M_X4_AUD2BB
        enable = CMU_SEL_OSCX4_PSRAM_ENABLE;
        disable = CMU_SEL_PLL_PSRAM_DISABLE;
#else
        enable = CMU_SEL_PLL_PSRAM_ENABLE | CMU_RSTN_DIV_PSRAM_ENABLE;
        disable = CMU_BYPASS_DIV_PSRAM_DISABLE;
        if (freq <= HAL_CMU_FREQ_78M) {
            div = 1;
        } else {
            div = 0;
        }
#endif
    } else {
        enable = CMU_SEL_PLL_PSRAM_ENABLE | CMU_BYPASS_DIV_PSRAM_ENABLE;
        disable = CMU_RSTN_DIV_PSRAM_ENABLE;
    }
    clk_en = !!(cmu->OCLK_DISABLE & SYS_OCLK_PSRAM);
    if (clk_en) {
        cmu->OCLK_DISABLE = SYS_OCLK_PSRAM;
        cmu->XCLK_DISABLE = SYS_XCLK_PSRAM;
    }
    prev_en = cmu->SYS_CLK_ENABLE;
    if ((enable & CMU_SEL_PLL_PSRAM_ENABLE) && (prev_en & CMU_SEL_PLL_PSRAM_ENABLE) == 0) {
        hal_cmu_pll_enable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_PSRAM);
    }
    if (div >= 0) {
        lock = int_lock();
        cmu->SYS_DIV = SET_BITFIELD(cmu->SYS_DIV, CMU_CFG_DIV_PSRAM, div);
        int_unlock(lock);
    }
    if (enable & CMU_SEL_PLL_PSRAM_ENABLE) {
        cmu->SYS_CLK_ENABLE = CMU_RSTN_DIV_PSRAM_ENABLE;
        if (enable & CMU_BYPASS_DIV_PSRAM_ENABLE) {
            cmu->SYS_CLK_ENABLE = CMU_BYPASS_DIV_PSRAM_ENABLE;
        } else {
            cmu->SYS_CLK_DISABLE = CMU_BYPASS_DIV_PSRAM_DISABLE;
        }
    }
    cmu->SYS_CLK_ENABLE = enable;
    if (enable & CMU_SEL_PLL_PSRAM_ENABLE) {
        cmu->SYS_CLK_DISABLE = disable;
    } else {
        cmu->SYS_CLK_DISABLE = disable & ~(CMU_RSTN_DIV_PSRAM_DISABLE | CMU_BYPASS_DIV_PSRAM_DISABLE);
        cmu->SYS_CLK_DISABLE = CMU_BYPASS_DIV_PSRAM_DISABLE;
        cmu->SYS_CLK_DISABLE = CMU_RSTN_DIV_PSRAM_DISABLE;
    }
    if (clk_en) {
        cmu->XCLK_ENABLE = SYS_XCLK_PSRAM;
        cmu->OCLK_ENABLE = SYS_OCLK_PSRAM;
    }
    if ((enable & CMU_SEL_PLL_PSRAM_ENABLE) == 0 && (prev_en & CMU_SEL_PLL_PSRAM_ENABLE)) {
        hal_cmu_pll_disable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_PSRAM);
    }
    return 0;
}

enum HAL_CMU_FREQ_T BOOT_TEXT_SRAM_LOC hal_cmu_sys_get_freq(void)
{
    uint32_t sys_clk;
    uint32_t div;

    sys_clk = cmu->SYS_CLK_ENABLE;

    if (sys_clk & CMU_SEL_PLL_SYS_ENABLE) {
        if (sys_clk & CMU_BYPASS_DIV_SYS_ENABLE) {
            return HAL_CMU_FREQ_208M;
        } else {
            div = GET_BITFIELD(cmu->SYS_DIV, CMU_CFG_DIV_SYS);
            if (div == 0) {
                return HAL_CMU_FREQ_104M;
            } else if (div == 1) {
                // (div == 1): 69M
                return HAL_CMU_FREQ_78M;
            } else {
                // (div == 2): 52M
                // (div == 3): 42M
                return HAL_CMU_FREQ_52M;
            }
        }
    } else if ((sys_clk & (CMU_SEL_FAST_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE)) ==
            (CMU_SEL_FAST_SYS_ENABLE)) {
        return HAL_CMU_FREQ_104M;
    } else if ((sys_clk & (CMU_SEL_FAST_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE)) ==
            (CMU_SEL_FAST_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE)) {
        return HAL_CMU_FREQ_52M;
    } else if (sys_clk & CMU_SEL_SLOW_SYS_ENABLE) {
        return HAL_CMU_FREQ_26M;
    } else {
        return HAL_CMU_FREQ_32K;
    }
}

int BOOT_TEXT_FLASH_LOC hal_cmu_flash_select_pll(enum HAL_CMU_PLL_T pll)
{
    if (pll == HAL_CMU_PLL_BB) {
        cmu->SYS_CLK_ENABLE = CMU_SEL_PLL_FLS0_FAST_ENABLE;
    } else {
        cmu->SYS_CLK_DISABLE = CMU_SEL_PLL_FLS0_FAST_DISABLE;
    }
    return 0;
}

int BOOT_TEXT_FLASH_LOC hal_cmu_flash1_select_pll(enum HAL_CMU_PLL_T pll)
{
    if (pll == HAL_CMU_PLL_BB) {
        cmu->SYS_CLK_ENABLE = CMU_SEL_PLL_FLS1_FAST_ENABLE;
    } else {
        cmu->SYS_CLK_DISABLE = CMU_SEL_PLL_FLS1_FAST_DISABLE;
    }
    return 0;
}


int hal_cmu_mem_select_pll(enum HAL_CMU_PLL_T pll)
{
    return 0;
}

#if !defined(ROM_BUILD) && (defined(ARM_CMSE) || defined(ARM_CMNS))
void TZ_hal_cmu_update_sys_pll_sel_S(enum HAL_CMU_PLL_T pll);

#ifdef ARM_CMSE
__attribute__((cmse_nonsecure_entry))
void TZ_hal_cmu_update_sys_pll_sel_S(enum HAL_CMU_PLL_T pll)
{
    sys_pll_sel = pll;
}
#endif
#endif

int BOOT_TEXT_FLASH_LOC hal_cmu_sys_select_pll(enum HAL_CMU_PLL_T pll)
{
    uint32_t lock;
    uint8_t sel;

    if (pll >= HAL_CMU_PLL_QTY) {
        return 1;
    }

    // 0:bbpll, 1:dsipll, 2:audpll, 3:usbpll
    if (pll == HAL_CMU_PLL_BB) {
        sel = 0;
    } else if (pll == HAL_CMU_PLL_DSI) {
        sel = 1;
    } else if (pll == HAL_CMU_PLL_USB) {
        sel = 3;
    } else {
        return 1;
    }

    lock = int_lock();
#ifndef ROM_BUILD
    sys_pll_sel = pll;
#ifdef ARM_CMNS
    TZ_hal_cmu_update_sys_pll_sel_S(pll);
#endif
#endif
    // For PLL clock selection
    cmu->UART_CLK = SET_BITFIELD(cmu->UART_CLK, CMU_SEL_PLL_SOURCE, sel);
    int_unlock(lock);

    return 0;
}

int BOOT_TEXT_FLASH_LOC hal_cmu_audio_select_pll(enum HAL_CMU_PLL_T pll)
{
    uint32_t lock;
    uint8_t sel;

    if (pll == HAL_CMU_PLL_AUD) {
        sel = 0;
    } else if (pll == HAL_CMU_PLL_BB) {
        sel = 2;
    } else if (pll == HAL_CMU_PLL_USB) {
        sel = 3;
    } else {
        return 1;
    }

    lock = int_lock();
#if defined(RC_CLK_ENABLE) && defined(AUDIO_USE_BBPLL)
    cmu->PERIPH_CLK1 |= CMU_SEL_PLL_I2S;
#endif
    cmu->I2S0_CLK = SET_BITFIELD(cmu->I2S0_CLK, CMU_SEL_PLL_AUD, sel);
    int_unlock(lock);

    return 0;
}

int hal_cmu_get_pll_status(enum HAL_CMU_PLL_T pll)
{
    if (0) {
#ifndef ROM_BUILD
    } else if (pll == sys_pll_sel) {
        return !!(cmu->SYS_CLK_ENABLE & CMU_EN_PLL_ENABLE);
#endif
    } else if (pll == HAL_CMU_PLL_BB) {
        return !!(aoncmu->TOP_CLK_ENABLE & AON_CMU_EN_CLK_TOP_PLLBB_ENABLE);
    } else if (pll == HAL_CMU_PLL_DSI) {
        return !!(aoncmu->TOP_CLK_ENABLE & AON_CMU_EN_CLK_TOP_PLLDSI_ENABLE);
    } else if (pll == HAL_CMU_PLL_AUD) {
        return !!(aoncmu->TOP_CLK_ENABLE & AON_CMU_EN_CLK_TOP_PLLAUD_ENABLE);
    } else if (pll == HAL_CMU_PLL_USB) {
        return !!(aoncmu->TOP_CLK_ENABLE & AON_CMU_EN_CLK_TOP_PLLUSB_ENABLE);
    }

    return 0;
}

#if defined(ARM_CMSE) || defined(ARM_CMNS)
int TZ_hal_cmu_pll_enable_S(enum HAL_CMU_PLL_T pll, enum HAL_CMU_PLL_USER_T user);

int TZ_hal_cmu_pll_disable_S(enum HAL_CMU_PLL_T pll, enum HAL_CMU_PLL_USER_T user);

#ifdef ARM_CMSE
__attribute__((cmse_nonsecure_entry))
int TZ_hal_cmu_pll_enable_S(enum HAL_CMU_PLL_T pll, enum HAL_CMU_PLL_USER_T user)
{
    return hal_cmu_pll_enable(pll, user);
}

__attribute__((cmse_nonsecure_entry))
int TZ_hal_cmu_pll_disable_S(enum HAL_CMU_PLL_T pll, enum HAL_CMU_PLL_USER_T user)
{
    return hal_cmu_pll_disable(pll, user);
}
#endif
#endif

BOOT_TEXT_FLASH_LOC
int hal_cmu_pll_enable(enum HAL_CMU_PLL_T pll, enum HAL_CMU_PLL_USER_T user)
{
#ifdef ARM_CMNS
    return TZ_hal_cmu_pll_enable_S(pll, user);
#else // !ARM_CMNS
    uint32_t pu_val;
    uint32_t en_val;
    uint32_t en_val1;
    uint32_t check;
    uint32_t lock;
    uint32_t start;
    uint32_t timeout;

    if (pll >= HAL_CMU_PLL_QTY) {
        return 1;
    }
    if (user >= HAL_CMU_PLL_USER_QTY && user != HAL_CMU_PLL_USER_ALL) {
        return 2;
    }

    pu_val = AON_CMU_PU_PLLBB_ENABLE;
    en_val = AON_CMU_EN_CLK_TOP_PLLBB_ENABLE;
    en_val1 = AON_CMU_EN_CLK_PLLBB_MCU_ENABLE;
    if (user == HAL_CMU_PLL_USER_PSRAM) {
        en_val1 = AON_CMU_EN_CLK_PLLPSRAM_MCU_ENABLE;
    }
    check = AON_CMU_LOCK_PLLBB;

    lock = int_lock();

#ifdef RC_CLK_ENABLE
    if (rc_enabled) {
        uint32_t k;

        for (k = HAL_CMU_PLL_QTY; k; k--) {
            if (pll_user_map[k - 1]) {
                break;
            }
        }
        if (k == 0) {
            // Enable OSC
            hal_cmu_pu_osc_enable(HAL_CMU_PU_OSC_USER_PLL);
            hal_sys_timer_delay_us(HAL_CMU_OSC_STABLE_TIME);
        }
    }
#endif

    if (pll_user_map[pll] == 0 || user == HAL_CMU_PLL_USER_ALL) {
#ifndef ROM_BUILD
        if (pll == sys_pll_sel) {
            cmu->SYS_CLK_ENABLE = CMU_PU_PLL_ENABLE;
        } else
#endif
        {
            aoncmu->TOP_CLK_ENABLE = pu_val;
        }
        // Wait at least 10us for clock ready
        hal_sys_timer_delay_us(20);
    } else {
        check = 0;
    }
    if (user < HAL_CMU_PLL_USER_QTY) {
        pll_user_map[pll] |= (1 << user);
    }
    int_unlock(lock);

    start = hal_sys_timer_get();
    timeout = HAL_CMU_PLL_LOCKED_TIMEOUT;
    do {
        if (check) {
            if (aoncmu->AON_CLK & check) {
                //break;
            }
        } else {
#ifndef ROM_BUILD
            if (pll == sys_pll_sel) {
                if (cmu->SYS_CLK_ENABLE & CMU_EN_PLL_ENABLE) {
                    break;
                }
            } else
#endif
            {
                if (aoncmu->TOP_CLK_ENABLE & en_val) {
                    break;
                }
            }
        }
    } while ((hal_sys_timer_get() - start) < timeout);

#ifndef ROM_BUILD
    if (pll == sys_pll_sel) {
        cmu->SYS_CLK_ENABLE = CMU_EN_PLL_ENABLE;
    } else
#endif
    {
        aoncmu->TOP_CLK_ENABLE = en_val;
    }
    aoncmu->TOP_CLK1_ENABLE = en_val1;

    return (aoncmu->AON_CLK & check) ? 0 : 2;
#endif // !ARM_CMNS
}

BOOT_TEXT_FLASH_LOC
int hal_cmu_pll_disable(enum HAL_CMU_PLL_T pll, enum HAL_CMU_PLL_USER_T user)
{
#ifdef ARM_CMNS
    return TZ_hal_cmu_pll_disable_S(pll, user);
#else // !ARM_CMNS
    uint32_t pu_val;
    uint32_t en_val;
    uint32_t en_val1;
    uint32_t lock;

    if (pll >= HAL_CMU_PLL_QTY) {
        return 1;
    }
    if (user >= HAL_CMU_PLL_USER_QTY && user != HAL_CMU_PLL_USER_ALL) {
        return 2;
    }

    pu_val = AON_CMU_PU_PLLBB_DISABLE;
    en_val = AON_CMU_EN_CLK_TOP_PLLBB_DISABLE;
    en_val1 = AON_CMU_EN_CLK_PLLBB_MCU_DISABLE;
    if (user == HAL_CMU_PLL_USER_PSRAM) {
        en_val1 = AON_CMU_EN_CLK_PLLPSRAM_MCU_DISABLE;
    }

    lock = int_lock();
    if (user < HAL_CMU_PLL_USER_ALL) {
        pll_user_map[pll] &= ~(1 << user);
    }
    if (pll_user_map[pll] == 0 || user == HAL_CMU_PLL_USER_ALL) {
        aoncmu->TOP_CLK1_DISABLE = en_val1;
#ifndef ROM_BUILD
        if (pll == sys_pll_sel) {
#ifdef RC_CLK_ENABLE
            if (!rc_enabled) {
                cmu->SYS_CLK_DISABLE = CMU_EN_PLL_DISABLE;
            }
#else
            cmu->SYS_CLK_DISABLE = CMU_EN_PLL_DISABLE;
#endif
            cmu->SYS_CLK_DISABLE = CMU_PU_PLL_DISABLE;
        } else
#endif
        {
            aoncmu->TOP_CLK_DISABLE = en_val;
            aoncmu->TOP_CLK_DISABLE = pu_val;
        }
    }

#ifdef RC_CLK_ENABLE
    if (rc_enabled) {
        uint32_t k;

        for (k = HAL_CMU_PLL_QTY; k; k--) {
            if (pll_user_map[k - 1]) {
                break;
            }
        }
        if (k == 0) {
            // Disable OSC
            hal_cmu_pu_osc_disable(HAL_CMU_PU_OSC_USER_PLL);
        }
    }
#endif

    int_unlock(lock);

    return 0;
#endif // !ARM_CMNS
}

int hal_cmu_sys_is_using_audpll(void)
{
#ifndef ROM_BUILD
    if (sys_pll_sel == HAL_CMU_PLL_AUD) {
        if (cmu->SYS_CLK_ENABLE & CMU_SEL_PLL_SYS_ENABLE) {
            return true;
        }
    }
#endif
    return false;
}

int hal_cmu_sys_is_using_bbpll(void)
{
#ifndef ROM_BUILD
    if (sys_pll_sel == HAL_CMU_PLL_BB) {
        if (cmu->SYS_CLK_ENABLE & CMU_SEL_PLL_SYS_ENABLE) {
            return true;
        }
    }
#endif
    return false;
}

int hal_cmu_flash_is_using_audpll(void)
{
#ifndef ROM_BUILD
    if ((cmu->SYS_CLK_ENABLE & (CMU_SEL_PLL_FLS0_FAST_ENABLE | CMU_SEL_PLL_FLS0_ENABLE)) == CMU_SEL_PLL_FLS0_ENABLE) {
        return true;
    }
    if ((cmu->SYS_CLK_ENABLE & (CMU_SEL_PLL_FLS1_FAST_ENABLE | CMU_SEL_PLL_FLS1_ENABLE)) == CMU_SEL_PLL_FLS1_ENABLE) {
        return true;
    }
#endif
    return false;
}

int hal_cmu_flash_is_using_bbpll(void)
{
#ifndef ROM_BUILD
    if ((cmu->SYS_CLK_ENABLE & (CMU_SEL_PLL_FLS0_FAST_ENABLE | CMU_SEL_PLL_FLS0_ENABLE)) ==
            (CMU_SEL_PLL_FLS0_FAST_ENABLE | CMU_SEL_PLL_FLS0_ENABLE)) {
        return true;
    }
    if ((cmu->SYS_CLK_ENABLE & (CMU_SEL_PLL_FLS1_FAST_ENABLE | CMU_SEL_PLL_FLS1_ENABLE)) ==
            (CMU_SEL_PLL_FLS1_FAST_ENABLE | CMU_SEL_PLL_FLS1_ENABLE)) {
        return true;
    }
#endif
    return false;
}

#ifndef CHIP_ROLE_CP
#if defined(ARM_CMSE) || defined(ARM_CMNS)
void TZ_hal_cmu_low_freq_mode_enable_S(enum HAL_CMU_FREQ_T old_freq, enum HAL_CMU_FREQ_T new_freq);

void TZ_hal_cmu_low_freq_mode_disable_S(enum HAL_CMU_FREQ_T old_freq, enum HAL_CMU_FREQ_T new_freq);

#ifdef ARM_CMSE
CMSE_API
void TZ_hal_cmu_low_freq_mode_enable_S(enum HAL_CMU_FREQ_T old_freq, enum HAL_CMU_FREQ_T new_freq)
{
    hal_cmu_low_freq_mode_enable(old_freq, new_freq);
}

CMSE_API
void TZ_hal_cmu_low_freq_mode_disable_S(enum HAL_CMU_FREQ_T old_freq, enum HAL_CMU_FREQ_T new_freq)
{
    hal_cmu_low_freq_mode_disable(old_freq, new_freq);
}
#endif
#endif

void hal_cmu_low_freq_mode_enable(enum HAL_CMU_FREQ_T old_freq, enum HAL_CMU_FREQ_T new_freq)
{
#ifdef ARM_CMNS
    TZ_hal_cmu_low_freq_mode_enable_S(old_freq, new_freq);
#else // !ARM_CMNS
#ifndef ROM_BUILD
    // TODO: Need to lock irq?
    enum HAL_CMU_PLL_T POSSIBLY_UNUSED pll;

    pll = sys_pll_sel;

#ifdef OSC_26M_X4_AUD2BB
    if (old_freq > HAL_CMU_FREQ_104M && new_freq <= HAL_CMU_FREQ_104M) {
#ifdef RC_CLK_ENABLE
        if (rc_enabled) {
            aoncmu->CLK_OUT &= ~AON_CMU_SEL_RC_PLLBB;
        } else
#endif
        {
#ifdef OSC_26M_X8_AUD2BB
            cmu->SEL_OSCX8 |= CMU_SEL_HCLK_OSCX8_PLLBB;
            cmu->DSI_CLK_DISABLE = CMU_EN_OSCX8_DISABLE;
            cmu->DSI_CLK_DISABLE = CMU_PU_OSCX8_DISABLE;
#else
            hal_cmu_pll_disable(pll, HAL_CMU_PLL_USER_SYS);
#endif
        }
    }
#else
#ifdef FLASH_LOW_SPEED
    if (old_freq > HAL_CMU_FREQ_52M && new_freq <= HAL_CMU_FREQ_52M) {
        hal_cmu_pll_disable(pll, HAL_CMU_PLL_USER_SYS);
    }
#endif
#endif
#endif
#endif
}

void hal_cmu_low_freq_mode_disable(enum HAL_CMU_FREQ_T old_freq, enum HAL_CMU_FREQ_T new_freq)
{
#ifdef ARM_CMNS
    TZ_hal_cmu_low_freq_mode_disable_S(old_freq, new_freq);
#else // !ARM_CMNS
#ifndef ROM_BUILD
    // TODO: Need to lock irq?
    enum HAL_CMU_PLL_T POSSIBLY_UNUSED pll;

    pll = sys_pll_sel;

#ifdef OSC_26M_X4_AUD2BB
    if (old_freq <= HAL_CMU_FREQ_104M && new_freq > HAL_CMU_FREQ_104M) {
#ifdef RC_CLK_ENABLE
        if (rc_enabled) {
            aoncmu->CLK_OUT |= AON_CMU_SEL_RC_PLLBB;
            cmu->SYS_CLK_ENABLE = CMU_EN_PLL_ENABLE;
        } else
#endif
        {
#ifdef OSC_26M_X8_AUD2BB
            // x2/x4 is derived from x8, and pu x2/x4 has been enabled, no need delay
            cmu->DSI_CLK_ENABLE = CMU_PU_OSCX8_ENABLE;
            cmu->DSI_CLK_ENABLE = CMU_EN_OSCX8_ENABLE;
            cmu->SEL_OSCX8 &= ~CMU_SEL_HCLK_OSCX8_PLLBB;
#else
            hal_cmu_pll_enable(pll, HAL_CMU_PLL_USER_SYS);
#endif
        }
    }
#else
#ifdef FLASH_LOW_SPEED
    if (old_freq <= HAL_CMU_FREQ_52M && new_freq > HAL_CMU_FREQ_52M) {
        hal_cmu_pll_enable(pll, HAL_CMU_PLL_USER_SYS);
    }
#endif
#endif
#endif
#endif
}
#endif // !CHIP_ROLE_CP

void hal_cmu_rom_enable_pll(void)
{
    hal_cmu_flash_all_select_pll(HAL_CMU_PLL_BB);
    hal_cmu_sys_select_pll(HAL_CMU_PLL_BB);
    hal_cmu_pll_enable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_SYS);
}

void hal_cmu_programmer_enable_pll(void)
{
    hal_cmu_flash_all_select_pll(HAL_CMU_PLL_BB);
    hal_cmu_sys_select_pll(HAL_CMU_PLL_BB);
    hal_cmu_pll_enable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_SYS);
}

void hal_cmu_programmer_chip_init(void)
{
    aoncmu->ORESET_SET = AON_OCLK_WDT;
    aoncmu->RESET_SET = AON_ACLK_WDT;
    aoncmu->CHIP_ID;
    aoncmu->ORESET_CLR = AON_OCLK_WDT;
    aoncmu->RESET_CLR = AON_ACLK_WDT;
}

#if defined(ARM_CMSE) || defined(ARM_CMNS)
void TZ_hal_cmu_get_sys_pll_sel(enum HAL_CMU_PLL_T *sel);

#ifdef ARM_CMSE
__attribute__((cmse_nonsecure_entry))
void TZ_hal_cmu_get_sys_pll_sel(enum HAL_CMU_PLL_T *sel)
{
    sel = cmse_check_address_range(sel, sizeof(*sel), CMSE_NONSECURE);
    if (!sel) {
        return;
    }
    *sel = sys_pll_sel;
}
#endif
#endif

void BOOT_TEXT_FLASH_LOC hal_cmu_init_pll_selection(void)
{
#ifdef ARM_CMNS
    TZ_hal_cmu_get_sys_pll_sel(&sys_pll_sel);
#else // !ARM_CMNS
    enum HAL_CMU_PLL_T sys;

    // Disable the PLL which might be enabled in ROM
    hal_cmu_pll_disable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_ALL);

#ifdef SYS_USE_USBPLL
    sys = HAL_CMU_PLL_USB;
#elif defined(SYS_USE_BBPLL)
    sys = HAL_CMU_PLL_BB;
#elif defined(SYS_USE_DSIPLL)
    sys = HAL_CMU_PLL_DSI;
#else
    sys = HAL_CMU_PLL_AUD;
#endif
#ifdef MCU_HIGH_PERFORMANCE_MODE
#ifndef __AUDIO_RESAMPLE__
#error "AUDIO_RESAMPLE should be used with MCU_HIGH_PERFORMANCE_MODE"
#endif
    if (sys != HAL_CMU_PLL_BB) {
        hal_cmu_simu_tag(30);
        do { volatile int i = 0; i++; } while (1);
    }
#endif
    hal_cmu_sys_select_pll(sys);

    hal_cmu_audio_select_pll(AUDIO_PLL_SEL);

#if !(defined(ULTRA_LOW_POWER) || defined(OSC_26M_X4_AUD2BB))
    hal_cmu_pll_enable(sys, HAL_CMU_PLL_USER_SYS);
#endif

    // Always select one flash pll -- CMU_PU_PLL_ENABLE will check flash pll sel as well
    enum HAL_CMU_PLL_T flash;
#ifdef ROM_BUILD
    flash = HAL_CMU_PLL_BB;
#elif 0 //defined(MCU_HIGH_PERFORMANCE_MODE))
    // System is using AUDPLL (alias of BBPLL).
    // CAUTION: If sys is changed to use BBPLL as well, flash needs a large divider
    //          and high performance mode controlling codes should be located in RAM
    flash = (sys == HAL_CMU_PLL_AUD) ? HAL_CMU_PLL_DSI : HAL_CMU_PLL_AUD;
#else
    flash = sys;
#endif
    hal_cmu_flash_all_select_pll(flash);

#if defined(FLASH_HIGH_SPEED) || \
        (defined(FLASH_SRC_FREQ_MHZ) && (FLASH_SRC_FREQ_MHZ > 104)) || \
        !(defined(FLASH_LOW_SPEED) || defined(OSC_26M_X4_AUD2BB))
    hal_cmu_pll_enable(flash, HAL_CMU_PLL_USER_FLASH);
#endif
#endif // !ARM_CMNS
}

void hal_cmu_i2s_clock_out_enable(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;

    if (id == HAL_I2S_ID_0) {
        val = CMU_EN_CLK_I2S0_OUT;
    }

    lock = int_lock();
    cmu->I2C_CLK |= val;
    int_unlock(lock);
}

enum HAL_CMU_PLL_T hal_cmu_get_audio_pll(void)
{
    return AUDIO_PLL_SEL;
}

void hal_cmu_codec_clock_enable(void)
{
    uint32_t clk;

    clk = AON_CMU_EN_CLK_OSC_CODEC_ENABLE | AON_CMU_EN_CLK_OSCX2_CODEC_ENABLE;
#if defined(__AUDIO_RESAMPLE__) && defined(ANA_26M_X4_ENABLE)
    if (hal_cmu_get_audio_resample_status()) {
        clk |= AON_CMU_EN_CLK_OSCX4_CODEC_ENABLE;
    }
    else
#endif
    {
        if (AUDIO_PLL_SEL == HAL_CMU_PLL_BB) {
            clk |= AON_CMU_EN_CLK_PLLBB_CODEC_ENABLE;
        } else if (AUDIO_PLL_SEL == HAL_CMU_PLL_USB) {
            clk |= AON_CMU_EN_CLK_PLLUSB_CODEC_ENABLE;
        } else {
            clk |= AON_CMU_EN_CLK_PLLAUD_CODEC_ENABLE;
        }
    }
    aoncmu->TOP_CLK1_ENABLE = clk;

    hal_cmu_clock_enable(HAL_CMU_MOD_H_CODEC);
}

void hal_cmu_codec_clock_disable(void)
{
    uint32_t clk;

    hal_cmu_clock_disable(HAL_CMU_MOD_H_CODEC);

    clk = AON_CMU_EN_CLK_OSC_CODEC_DISABLE | AON_CMU_EN_CLK_OSCX2_CODEC_DISABLE;
#if defined(__AUDIO_RESAMPLE__) && defined(ANA_26M_X4_ENABLE)
    if (hal_cmu_get_audio_resample_status()) {
        clk |= AON_CMU_EN_CLK_OSCX4_CODEC_DISABLE;
    }
    else
#endif
    {
        if (AUDIO_PLL_SEL == HAL_CMU_PLL_BB) {
            clk |= AON_CMU_EN_CLK_PLLBB_CODEC_DISABLE;
        } else if (AUDIO_PLL_SEL == HAL_CMU_PLL_USB) {
            clk |= AON_CMU_EN_CLK_PLLUSB_CODEC_DISABLE;
        } else {
            clk |= AON_CMU_EN_CLK_PLLAUD_CODEC_DISABLE;
        }
    }
    aoncmu->TOP_CLK1_DISABLE = clk;
}

void hal_cmu_codec_reset_set(void)
{
    aoncmu->GBL_RESET_SET = AON_CMU_SOFT_RSTN_CODEC_SET;
}

void hal_cmu_codec_reset_clear(void)
{
    aoncmu->GBL_RESET_CLR = AON_CMU_SOFT_RSTN_CODEC_CLR;
    aocmu_reg_update_wait();
}

void hal_cmu_codec_set_fault_mask(uint32_t msk)
{
    uint32_t lock;

    lock = int_lock();
    // If bit set 1, DAC will be muted when some faults occur
    cmu->PERIPH_CLK = SET_BITFIELD(cmu->PERIPH_CLK, CMU_MASK_OBS, msk);
    int_unlock(lock);
}

void hal_cmu_i2s_clock_out_disable(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;

    if (id == HAL_I2S_ID_0) {
        val = CMU_EN_CLK_I2S0_OUT;
    }

    lock = int_lock();
    cmu->I2C_CLK &= ~val;
    int_unlock(lock);
}

void hal_cmu_i2s_pol_clock_out_enable(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;

    if (id == HAL_I2S_ID_0) {
        val = CMU_POL_CLK_I2S0_OUT;
    }

    lock = int_lock();
    cmu->I2C_CLK |= val;
    int_unlock(lock);
}

void hal_cmu_i2s_pol_clock_out_disable(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;

    if (id == HAL_I2S_ID_0) {
        val = CMU_POL_CLK_I2S0_OUT;
    }

    lock = int_lock();
    cmu->I2C_CLK &= ~val;
    int_unlock(lock);
}

void hal_cmu_i2s_set_slave_mode(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;

    if (id == HAL_I2S_ID_0) {
        val = CMU_SEL_I2S0_CLKIN;
    }

    lock = int_lock();
    cmu->I2C_CLK |= val;
    int_unlock(lock);
}

void hal_cmu_i2s_set_master_mode(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;

    if (id == HAL_I2S_ID_0) {
        val = CMU_SEL_I2S0_CLKIN;
    }

    lock = int_lock();
    cmu->I2C_CLK &= ~val;
    int_unlock(lock);
}

void hal_cmu_i2s_clock_enable(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;
    volatile uint32_t *reg;

    if (id == HAL_I2S_ID_0) {
        val = CMU_EN_CLK_PLL_I2S0;
        reg = &cmu->I2S0_CLK;
    }

    lock = int_lock();
    *reg |= val;
    int_unlock(lock);
}

void hal_cmu_i2s_clock_disable(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;
    volatile uint32_t *reg;

    if (id == HAL_I2S_ID_0) {
        val = CMU_EN_CLK_PLL_I2S0;
        reg = &cmu->I2S0_CLK;
    }

    lock = int_lock();
    *reg &= ~val;
    int_unlock(lock);
}

void hal_cmu_i2s_resample_enable(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;

    if (id == HAL_I2S_ID_0) {
        val = CMU_SEL_I2S0_OSC;
    }
    lock = int_lock();
    cmu->MISC_0F8 &= ~val;
    int_unlock(lock);
}

void hal_cmu_i2s_resample_disable(enum HAL_I2S_ID_T id)
{
    uint32_t lock;
    uint32_t val;

    if (id == HAL_I2S_ID_0) {
        val = CMU_SEL_I2S0_OSC;
    }
    lock = int_lock();
    cmu->MISC_0F8 |= val;
    int_unlock(lock);
}

int hal_cmu_i2s_set_div(enum HAL_I2S_ID_T id, uint32_t div)
{
    uint32_t lock;

    if (div < 2) {
        return 1;
    }

    div -= 2;
    if ((div & (CMU_CFG_DIV_I2S0_MASK >> CMU_CFG_DIV_I2S0_SHIFT)) != div) {
        return 1;
    }

    lock = int_lock();
    if (id == HAL_I2S_ID_0) {
        cmu->I2S0_CLK = SET_BITFIELD(cmu->I2S0_CLK, CMU_CFG_DIV_I2S0, div);
    }
    int_unlock(lock);

    return 0;
}

void hal_cmu_pcm_clock_out_enable(void)
{
    uint32_t lock;

    lock = int_lock();
    cmu->I2C_CLK |= CMU_EN_CLK_PCM_OUT;
    int_unlock(lock);
}

void hal_cmu_pcm_clock_out_disable(void)
{
    uint32_t lock;

    lock = int_lock();
    cmu->I2C_CLK &= ~CMU_EN_CLK_PCM_OUT;
    int_unlock(lock);
}

void hal_cmu_pcm_set_slave_mode(int clk_pol)
{
    uint32_t lock;
    uint32_t mask;
    uint32_t cfg;

    mask = CMU_SEL_PCM_CLKIN | CMU_POL_CLK_PCM_IN;

    if (clk_pol) {
        cfg = CMU_SEL_PCM_CLKIN | CMU_POL_CLK_PCM_IN;
    } else {
        cfg = CMU_SEL_PCM_CLKIN;
    }

    lock = int_lock();
    cmu->I2C_CLK = (cmu->I2C_CLK & ~mask) | cfg;
    int_unlock(lock);
}

void hal_cmu_pcm_set_master_mode(void)
{
    uint32_t lock;

    lock = int_lock();
    cmu->I2C_CLK &= ~CMU_SEL_PCM_CLKIN;
    int_unlock(lock);
}

void hal_cmu_pcm_clock_enable(void)
{
    uint32_t lock;

    lock = int_lock();
    cmu->I2S0_CLK |= CMU_EN_CLK_PLL_PCM;
    int_unlock(lock);
}

void hal_cmu_pcm_clock_disable(void)
{
    uint32_t lock;

    lock = int_lock();
    cmu->I2S0_CLK &= ~CMU_EN_CLK_PLL_PCM;
    int_unlock(lock);
}

int hal_cmu_pcm_set_div(uint32_t div)
{
    uint32_t lock;

    if (div < 2) {
        return 1;
    }

    div -= 2;
    if ((div & (CMU_CFG_DIV_PCM_MASK >> CMU_CFG_DIV_PCM_SHIFT)) != div) {
        return 1;
    }

    lock = int_lock();
    cmu->I2S0_CLK = SET_BITFIELD(cmu->I2S0_CLK, CMU_CFG_DIV_PCM, div);
    int_unlock(lock);
    return 0;
}

int hal_cmu_spdif_clock_enable(enum HAL_SPDIF_ID_T id)
{
    uint32_t lock;
    uint32_t mask;

    if (id >= HAL_SPDIF_ID_QTY) {
        return 1;
    }

    mask = CMU_EN_CLK_PLL_SPDIF0;

    lock = int_lock();
    cmu->I2S1_CLK |= mask;
    int_unlock(lock);
    return 0;
}

int hal_cmu_spdif_clock_disable(enum HAL_SPDIF_ID_T id)
{
    uint32_t lock;
    uint32_t mask;

    if (id >= HAL_SPDIF_ID_QTY) {
        return 1;
    }

    mask = CMU_EN_CLK_PLL_SPDIF0;

    lock = int_lock();
    cmu->I2S1_CLK &= ~mask;
    int_unlock(lock);

    return 0;
}

int hal_cmu_spdif_set_div(enum HAL_SPDIF_ID_T id, uint32_t div)
{
    uint32_t lock;

    if (id >= HAL_SPDIF_ID_QTY) {
        return 1;
    }

    if (div < 2) {
        return 2;
    }

    div -= 2;
    if ((div & (CMU_CFG_DIV_SPDIF0_MASK >> CMU_CFG_DIV_SPDIF0_SHIFT)) != div) {
        return 2;
    }

    lock = int_lock();
    cmu->I2S1_CLK = SET_BITFIELD(cmu->I2S1_CLK, CMU_CFG_DIV_SPDIF0, div);
    int_unlock(lock);
    return 0;
}

#ifdef CHIP_HAS_USB
void hal_cmu_usb_set_device_mode(void)
{
    uint32_t lock;

    lock = int_lock();
    cmu->SYS_DIV |= CMU_USB_ID;
    aoncmu->SLEEP_TIMER_OSC &= ~AON_CMU_USB_RX_PD;
    int_unlock(lock);
}

void hal_cmu_usb_set_host_mode(void)
{
    uint32_t lock;

    lock = int_lock();
    cmu->SYS_DIV &= ~CMU_USB_ID;
    int_unlock(lock);
}

#ifdef ROM_BUILD
enum HAL_CMU_USB_CLOCK_SEL_T hal_cmu_usb_rom_select_clock_source(int pll_en, unsigned int crystal)
{
    enum HAL_CMU_USB_CLOCK_SEL_T sel;

    sel = HAL_CMU_USB_CLOCK_SEL_24M_X2;

    hal_cmu_usb_rom_set_clock_source(sel);

    return sel;
}

void hal_cmu_usb_rom_set_clock_source(enum HAL_CMU_USB_CLOCK_SEL_T sel)
{
}
#endif

static uint32_t hal_cmu_usb_get_clock_source(void)
{
    uint32_t src;

#ifdef USB_CLK_SRC_PLL
    src = CMU_USB_CLK_SRC_PLL;
#else
    src = CMU_USB_CLK_SRC_OSC_24M_X2;
#endif

    return src;
}

void hal_cmu_usb_clock_enable(void)
{
    enum HAL_CMU_PLL_T pll;
    uint32_t lock;
    uint32_t src;

    pll = HAL_CMU_PLL_USB;
    src = hal_cmu_usb_get_clock_source();

    if (src == CMU_USB_CLK_SRC_PLL) {
        hal_cmu_pll_enable(pll, HAL_CMU_PLL_USER_USB);
    }

    lock = int_lock();
    if (src == CMU_USB_CLK_SRC_PLL) {
        cmu->SYS_DIV &= ~CMU_SEL_USB_SRC;
    } else {
        cmu->SYS_DIV |= CMU_SEL_USB_SRC;
    }
    int_unlock(lock);
    hal_cmu_clock_enable(HAL_CMU_MOD_H_USBC);
#ifdef USB_HIGH_SPEED
    hal_cmu_clock_enable(HAL_CMU_MOD_H_USBH);
#endif
    hal_cmu_clock_enable(HAL_CMU_MOD_O_USB32K);
    hal_cmu_clock_enable(HAL_CMU_MOD_O_USB);
    hal_cmu_reset_set(HAL_CMU_MOD_O_USB);
    hal_cmu_reset_set(HAL_CMU_MOD_O_USB32K);
#ifdef USB_HIGH_SPEED
    hal_cmu_reset_set(HAL_CMU_MOD_H_USBH);
#endif
    hal_cmu_reset_set(HAL_CMU_MOD_H_USBC);
    hal_sys_timer_delay(US_TO_TICKS(60));
    hal_cmu_reset_clear(HAL_CMU_MOD_H_USBC);
#ifdef USB_HIGH_SPEED
    hal_cmu_reset_clear(HAL_CMU_MOD_H_USBH);
#endif
    hal_cmu_reset_clear(HAL_CMU_MOD_O_USB32K);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_USB);
}

void hal_cmu_usb_clock_disable(void)
{
    enum HAL_CMU_PLL_T pll;
    uint32_t src;

    pll = HAL_CMU_PLL_USB;
    src = hal_cmu_usb_get_clock_source();

    hal_cmu_reset_set(HAL_CMU_MOD_O_USB);
    hal_cmu_reset_set(HAL_CMU_MOD_O_USB32K);
#ifdef USB_HIGH_SPEED
    hal_cmu_reset_set(HAL_CMU_MOD_H_USBH);
#endif
    hal_cmu_reset_set(HAL_CMU_MOD_H_USBC);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_USB);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_USB32K);
#ifdef USB_HIGH_SPEED
    hal_cmu_clock_disable(HAL_CMU_MOD_H_USBH);
#endif
    hal_cmu_clock_disable(HAL_CMU_MOD_H_USBC);

    if (src == CMU_USB_CLK_SRC_PLL) {
        hal_cmu_pll_disable(pll, HAL_CMU_PLL_USER_USB);
    }
}
#endif

void hal_cmu_sdmmc0_clock_enable(void)
{
    hal_cmu_clock_enable(HAL_CMU_MOD_O_SDMMC);
    hal_cmu_clock_enable(HAL_CMU_MOD_H_SDMMC);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_SDMMC);
    hal_cmu_reset_clear(HAL_CMU_MOD_H_SDMMC);
}

void hal_cmu_sdmmc0_clock_disable(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_H_SDMMC);
    hal_cmu_reset_set(HAL_CMU_MOD_O_SDMMC);
    hal_cmu_clock_disable(HAL_CMU_MOD_H_SDMMC);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_SDMMC);
}

void hal_cmu_sdmmc1_clock_enable(void)
{
    hal_cmu_clock_enable(HAL_CMU_MOD_O_EMMC);
    hal_cmu_clock_enable(HAL_CMU_MOD_H_EMMC);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_EMMC);
    hal_cmu_reset_clear(HAL_CMU_MOD_H_EMMC);
}

void hal_cmu_sdmmc1_clock_disable(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_H_EMMC);
    hal_cmu_reset_set(HAL_CMU_MOD_O_EMMC);
    hal_cmu_clock_disable(HAL_CMU_MOD_H_EMMC);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_EMMC);
}

void BOOT_TEXT_FLASH_LOC hal_cmu_apb_init_div(void)
{
    // Divider defaults to 2 (reg_val = div - 2)
    //cmu->SYS_DIV = SET_BITFIELD(cmu->SYS_DIV, CMU_CFG_DIV_PCLK, 0);
}

int hal_cmu_periph_set_div(uint32_t div)
{
    uint32_t lock;
    int ret = 0;

    if (div == 0 || div > ((CMU_CFG_DIV_PER_MASK >> CMU_CFG_DIV_PER_SHIFT) + 2)) {
        cmu->DSI_CLK_DISABLE = CMU_RSTN_DIV_PER_DISABLE;
        if (div > ((CMU_CFG_DIV_PER_MASK >> CMU_CFG_DIV_PER_SHIFT) + 2)) {
            ret = 1;
        }
    } else {
        lock = int_lock();
        if (div == 1) {
            cmu->DSI_CLK_ENABLE = CMU_BYPASS_DIV_PER_ENABLE;
        } else {
            cmu->DSI_CLK_DISABLE = CMU_BYPASS_DIV_PER_DISABLE;
            div -= 2;
            cmu->I2S0_CLK = SET_BITFIELD(cmu->I2S0_CLK, CMU_CFG_DIV_PER, div);
        }
        int_unlock(lock);
        cmu->DSI_CLK_ENABLE = CMU_RSTN_DIV_PER_ENABLE;
    }

    return ret;
}

#define PERPH_SET_DIV_FUNC(f, F, r) \
int hal_cmu_ ##f## _set_div(uint32_t div) \
{ \
    uint32_t lock; \
    int ret = 0; \
    lock = int_lock(); \
    if (div < 2 || div > ((CMU_CFG_DIV_ ##F## _MASK >> CMU_CFG_DIV_ ##F## _SHIFT) + 2)) { \
        cmu->r &= ~(CMU_SEL_OSCX2_ ##F | CMU_SEL_PLL_ ##F | CMU_EN_PLL_ ##F); \
        ret = 1; \
    } else { \
        div -= 2; \
        cmu->r = (cmu->r & ~(CMU_CFG_DIV_ ##F## _MASK)) | CMU_SEL_OSCX2_ ##F | CMU_SEL_PLL_ ##F | \
            CMU_CFG_DIV_ ##F(div); \
        cmu->r |= CMU_EN_PLL_ ##F; \
    } \
    int_unlock(lock); \
    return ret; \
}

PERPH_SET_DIV_FUNC(uart0, UART0, UART_CLK);
PERPH_SET_DIV_FUNC(uart1, UART1, UART_CLK);
PERPH_SET_DIV_FUNC(uart2, UART2, UART_CLK);
PERPH_SET_DIV_FUNC(uart3, UART3, UART_CLK);
PERPH_SET_DIV_FUNC(spi, SPI1, SYS_DIV);
PERPH_SET_DIV_FUNC(sdmmc0, SDMMC1, ADMA_CH15_REQ);
PERPH_SET_DIV_FUNC(i2c, I2C, I2C_CLK);

#define PERPH_SET_FREQ_FUNC(f, F, r) \
int hal_cmu_ ##f## _set_freq(enum HAL_CMU_PERIPH_FREQ_T freq) \
{ \
    uint32_t lock; \
    int ret = 0; \
    lock = int_lock(); \
    if (freq == HAL_CMU_PERIPH_FREQ_26M) { \
        cmu->r &= ~(CMU_SEL_OSCX2_ ##F | CMU_SEL_PLL_ ##F | CMU_EN_PLL_ ##F); \
    } else if (freq == HAL_CMU_PERIPH_FREQ_52M) { \
        cmu->r = (cmu->r & ~(CMU_SEL_PLL_ ##F | CMU_EN_PLL_ ##F)) | CMU_SEL_OSCX2_ ##F; \
    } else { \
        ret = 1; \
    } \
    int_unlock(lock); \
    return ret; \
}

PERPH_SET_FREQ_FUNC(uart0, UART0, UART_CLK);
PERPH_SET_FREQ_FUNC(uart1, UART1, UART_CLK);
PERPH_SET_FREQ_FUNC(uart2, UART2, UART_CLK);
PERPH_SET_FREQ_FUNC(uart3, UART3, PERIPH_CLK1);
PERPH_SET_FREQ_FUNC(spi, SPI1, SYS_DIV);
PERPH_SET_FREQ_FUNC(slcd, SPI3, PERIPH_CLK1);
PERPH_SET_FREQ_FUNC(sdmmc0, SDMMC1, ADMA_CH15_REQ);
PERPH_SET_FREQ_FUNC(i2c, I2C, I2C_CLK);

int hal_cmu_ispi_set_freq(enum HAL_CMU_PERIPH_FREQ_T freq)
{
    uint32_t lock;
    int ret = 0;

    lock = int_lock();
    if (freq == HAL_CMU_PERIPH_FREQ_26M) {
        cmu->SYS_DIV &= ~CMU_SEL_OSCX2_SPI2;
    } else if (freq == HAL_CMU_PERIPH_FREQ_52M) {
        cmu->SYS_DIV |= CMU_SEL_OSCX2_SPI2;
    } else {
        ret = 1;
    }
    int_unlock(lock);

    return ret;
}

int hal_cmu_clock_out_enable(enum HAL_CMU_CLOCK_OUT_ID_T id)
{
    uint32_t lock;
    uint32_t sel;
    uint32_t cfg;

    enum CMU_CLK_OUT_SEL_T {
        CMU_CLK_OUT_SEL_NONE    = 0,
        CMU_CLK_OUT_SEL_CODEC   = 1,
        CMU_CLK_OUT_SEL_BT      = 2,
        CMU_CLK_OUT_SEL_MCU     = 3,
        CMU_CLK_OUT_SEL_AON     = 5,

        CMU_CLK_OUT_SEL_QTY
    };

    sel = CMU_CLK_OUT_SEL_QTY;
    cfg = 0;

    if (HAL_CMU_CLOCK_OUT_AON_32K <= id && id <= HAL_CMU_CLOCK_OUT_AON_RCX8) {
        sel = CMU_CLK_OUT_SEL_AON;
        cfg = id - HAL_CMU_CLOCK_OUT_AON_32K;
    } else if (HAL_CMU_CLOCK_OUT_MCU_32K <= id && id <= HAL_CMU_CLOCK_OUT_MCU_DISQSPI) {
        sel = CMU_CLK_OUT_SEL_MCU;
        lock = int_lock();
        cmu->PERIPH_CLK = SET_BITFIELD(cmu->PERIPH_CLK, CMU_CFG_CLK_OUT, id - HAL_CMU_CLOCK_OUT_MCU_32K);
        int_unlock(lock);
    } else if (HAL_CMU_CLOCK_OUT_CODEC_ADC_ANA <= id && id <= HAL_CMU_CLOCK_OUT_CODEC_HCLK) {
        sel = CMU_CLK_OUT_SEL_CODEC;
        hal_codec_select_clock_out(id - HAL_CMU_CLOCK_OUT_CODEC_ADC_ANA);
    } else if (HAL_CMU_CLOCK_OUT_BT_NONE <= id && id <= HAL_CMU_CLOCK_OUT_BT_OSR12BLE2M) {
        sel = CMU_CLK_OUT_SEL_BT;
        btcmu->CLK_OUT = SET_BITFIELD(btcmu->CLK_OUT, BT_CMU_CFG_CLK_OUT, id - HAL_CMU_CLOCK_OUT_BT_NONE);
    }

    if (sel < CMU_CLK_OUT_SEL_QTY) {
        lock = int_lock();
        aoncmu->CLK_OUT = (aoncmu->CLK_OUT & ~(AON_CMU_SEL_CLK_OUT_MASK | AON_CMU_CFG_CLK_OUT_MASK)) |
            AON_CMU_SEL_CLK_OUT(sel) | AON_CMU_CFG_CLK_OUT(cfg) | AON_CMU_EN_CLK_OUT;
        int_unlock(lock);

        return 0;
    }

    return 1;
}

void hal_cmu_clock_out_disable(void)
{
    uint32_t lock;

    lock = int_lock();
    aoncmu->CLK_OUT &= ~AON_CMU_EN_CLK_OUT;
    int_unlock(lock);
}

int hal_cmu_i2s_mclk_enable(enum HAL_CMU_I2S_MCLK_ID_T id)
{
    uint32_t lock;

    lock = int_lock();
    cmu->I2C_CLK = SET_BITFIELD(cmu->I2C_CLK, CMU_SEL_I2S_MCLK, id) | CMU_EN_I2S_MCLK;
    aoncmu->AON_CLK = (aoncmu->AON_CLK & ~AON_CMU_SEL_I2S_MCLK_MASK) |
        AON_CMU_SEL_I2S_MCLK(CMU_I2S_MCLK_SEL_MCU) | AON_CMU_EN_I2S_MCLK;
    int_unlock(lock);

    return 0;
}

void hal_cmu_i2s_mclk_disable(void)
{
    uint32_t lock;

    lock = int_lock();
    cmu->I2C_CLK &= ~CMU_EN_I2S_MCLK;
    aoncmu->AON_CLK &= ~AON_CMU_EN_I2S_MCLK;
    int_unlock(lock);
}

int hal_cmu_pwm_set_freq(enum HAL_PWM_ID_T id, uint32_t freq)
{
    uint32_t lock;
    int clk_32k;
    uint32_t div;

    if (id >= HAL_PWM_ID_QTY) {
        return 1;
    }

    if (freq == 0) {
        clk_32k = 1;
        div = 0;
    } else {
        clk_32k = 0;
        div = hal_cmu_get_crystal_freq() / freq;
        if (div < 2) {
            return 1;
        }

        div -= 2;
        if ((div & (AON_CMU_CFG_DIV_PWM0_MASK >> AON_CMU_CFG_DIV_PWM0_SHIFT)) != div) {
            return 1;
        }
    }

    lock = int_lock();
    if (id == HAL_PWM_ID_0) {
        aoncmu->PWM01_CLK = (aoncmu->PWM01_CLK & ~(AON_CMU_CFG_DIV_PWM0_MASK | AON_CMU_SEL_OSC_PWM0 | AON_CMU_EN_OSC_PWM0)) |
            AON_CMU_CFG_DIV_PWM0(div) | (clk_32k ? 0 : (AON_CMU_SEL_OSC_PWM0 | AON_CMU_EN_OSC_PWM0));
    } else if (id == HAL_PWM_ID_1) {
        aoncmu->PWM01_CLK = (aoncmu->PWM01_CLK & ~(AON_CMU_CFG_DIV_PWM1_MASK | AON_CMU_SEL_OSC_PWM1 | AON_CMU_EN_OSC_PWM1)) |
            AON_CMU_CFG_DIV_PWM1(div) | (clk_32k ? 0 : (AON_CMU_SEL_OSC_PWM1 | AON_CMU_EN_OSC_PWM1));
    } else if (id == HAL_PWM_ID_2) {
        aoncmu->PWM23_CLK = (aoncmu->PWM23_CLK & ~(AON_CMU_CFG_DIV_PWM2_MASK | AON_CMU_SEL_OSC_PWM2 | AON_CMU_EN_OSC_PWM2)) |
            AON_CMU_CFG_DIV_PWM2(div) | (clk_32k ? 0 : (AON_CMU_SEL_OSC_PWM2 | AON_CMU_EN_OSC_PWM2));
    } else if (id == HAL_PWM_ID_3) {
        aoncmu->PWM23_CLK = (aoncmu->PWM23_CLK & ~(AON_CMU_CFG_DIV_PWM3_MASK | AON_CMU_SEL_OSC_PWM3 | AON_CMU_EN_OSC_PWM3)) |
            AON_CMU_CFG_DIV_PWM3(div) | (clk_32k ? 0 : (AON_CMU_SEL_OSC_PWM3 | AON_CMU_EN_OSC_PWM3));
    } else if (id == HAL_PWM1_ID_0) {
        aoncmu->PWM45_CLK = (aoncmu->PWM45_CLK & ~(AON_CMU_CFG_DIV_PWM4_MASK | AON_CMU_SEL_OSC_PWM4 | AON_CMU_EN_OSC_PWM4)) |
            AON_CMU_CFG_DIV_PWM4(div) | (clk_32k ? 0 : (AON_CMU_SEL_OSC_PWM4 | AON_CMU_EN_OSC_PWM4));
    } else if (id == HAL_PWM1_ID_1) {
        aoncmu->PWM45_CLK = (aoncmu->PWM45_CLK & ~(AON_CMU_CFG_DIV_PWM5_MASK | AON_CMU_SEL_OSC_PWM5 | AON_CMU_EN_OSC_PWM5)) |
            AON_CMU_CFG_DIV_PWM5(div) | (clk_32k ? 0 : (AON_CMU_SEL_OSC_PWM5 | AON_CMU_EN_OSC_PWM5));
    } else if (id == HAL_PWM1_ID_2) {
        aoncmu->PWM67_CLK = (aoncmu->PWM67_CLK & ~(AON_CMU_CFG_DIV_PWM6_MASK | AON_CMU_SEL_OSC_PWM6 | AON_CMU_EN_OSC_PWM6)) |
            AON_CMU_CFG_DIV_PWM6(div) | (clk_32k ? 0 : (AON_CMU_SEL_OSC_PWM6 | AON_CMU_EN_OSC_PWM6));
    } else {
        aoncmu->PWM67_CLK = (aoncmu->PWM67_CLK & ~(AON_CMU_CFG_DIV_PWM7_MASK | AON_CMU_SEL_OSC_PWM7 | AON_CMU_EN_OSC_PWM7)) |
            AON_CMU_CFG_DIV_PWM7(div) | (clk_32k ? 0 : (AON_CMU_SEL_OSC_PWM7 | AON_CMU_EN_OSC_PWM7));
    }
    int_unlock(lock);
    return 0;
}

void hal_cmu_jtag_enable(void)
{
    uint32_t lock;

    lock = int_lock();
    aonsec->REG_00C &= ~(AON_SEC_SECURE_BOOT_JTAG | AON_SEC_SECURE_BOOT_I2C);
    int_unlock(lock);
}

void hal_cmu_jtag_disable(void)
{
    uint32_t lock;

    lock = int_lock();
    aonsec->REG_00C |= (AON_SEC_SECURE_BOOT_JTAG | AON_SEC_SECURE_BOOT_I2C);
    int_unlock(lock);
}

void hal_cmu_jtag_clock_enable(void)
{
    aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_JTAG_ENABLE;
}

void hal_cmu_jtag_clock_disable(void)
{
    aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_JTAG_DISABLE;
}

void hal_cmu_mcu_pdm_clock_out(uint32_t clk_map)
{
    uint32_t lock;
    uint32_t val = 0;

    if (clk_map & (1 << 0)) {
        val |= AON_CMU_SEL_PDM_CLKOUT0_SENS;
    }
    if (clk_map & (1 << 1)) {
        val |= AON_CMU_SEL_PDM_CLKOUT1_SENS;
    }

    lock = int_lock();
    aoncmu->AON_CLK |= val;
    int_unlock(lock);
}

void hal_cmu_sens_pdm_clock_out(uint32_t clk_map)
{
    uint32_t lock;
    uint32_t val = 0;

    if (clk_map & (1 << 0)) {
        val |= AON_CMU_SEL_PDM_CLKOUT0_SENS;
    }
    if (clk_map & (1 << 1)) {
        val |= AON_CMU_SEL_PDM_CLKOUT1_SENS;
    }

    lock = int_lock();
    aoncmu->AON_CLK &= ~val;
    int_unlock(lock);
}

void hal_cmu_rom_clock_init(void)
{
    aoncmu->AON_CLK |= AON_CMU_BYPASS_LOCK_PLLUSB | AON_CMU_BYPASS_LOCK_PLLBB | AON_CMU_BYPASS_LOCK_PLLAUD |
        AON_CMU_BYPASS_LOCK_PLLDSI | AON_CMU_SEL_CLK_OSC;
    // Enable PMU fast clock
    aoncmu->CLK_OUT |= AON_CMU_BYPASS_DIV_DCDC;
    aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_DCDC0_ENABLE;
    // Ignore subsystem 26M ready timer
    aoncmu->CLK_SELECT |= AON_CMU_OSC_READY_MODE;

    // Debug Select CMU REG F4
    cmu->MCU_TIMER = SET_BITFIELD(cmu->MCU_TIMER, CMU_DEBUG_REG_SEL, CMU_DEBUG_REG_SEL_DEBUG);
}

void hal_cmu_init_chip_feature(uint16_t feature)
{
    aoncmu->CHIP_FEATURE = feature | AON_CMU_EFUSE_LOCK;
}

void BOOT_TEXT_FLASH_LOC hal_cmu_osc_x2_enable(void)
{
    cmu->SYS_CLK_ENABLE = CMU_PU_OSCX2_ENABLE;
    hal_sys_timer_delay_us(HAL_CMU_X4_LOCKED_TIMEOUT_US);
    cmu->SYS_CLK_ENABLE = CMU_EN_OSCX2_ENABLE;
}

void BOOT_TEXT_FLASH_LOC hal_cmu_osc_x4_enable(void)
{
#ifdef ANA_26M_X4_ENABLE
    cmu->SYS_CLK_ENABLE = CMU_PU_OSCX4_ENABLE;
    // x2/x4 is derived from x8, and x2 has been enabled
    cmu->SYS_CLK_ENABLE = CMU_EN_OSCX4_ENABLE;
#endif
#ifdef OSC_26M_X4_AUD2BB
    aoncmu->CLK_SELECT &= ~AON_CMU_SEL_X4_DIG;
#endif
}

#if defined (RC_CLK_ENABLE)
#if defined(ARM_CMSE) || defined(ARM_CMNS)
void TZ_hal_cmu_acquire_x2_x4_S(void);

void TZ_hal_cmu_release_x2_x4_S(void);

#ifdef ARM_CMSE
__attribute__((cmse_nonsecure_entry))
void TZ_hal_cmu_acquire_x2_x4_S(void)
{
    hal_cmu_acquire_x2_x4();
}

__attribute__((cmse_nonsecure_entry))
void TZ_hal_cmu_release_x2_x4_S(void)
{
    hal_cmu_release_x2_x4();
}
#endif
#endif

void hal_cmu_acquire_x2_x4(void)
{
#ifdef ARM_CMNS
    TZ_hal_cmu_acquire_x2_x4_S();
#else // !ARM_CMNS
    if (aoncmu->TOP_CLK_ENABLE & AON_CMU_SEL_CLK_OSC_MCU_ENABLE) {
        return;
    }

    rc_enabled = false;
    hal_cmu_osc_x2_enable();
    hal_cmu_osc_x4_enable();
#endif // !ARM_CMNS
}

void hal_cmu_release_x2_x4(void)
{
#ifdef ARM_CMNS
    TZ_hal_cmu_release_x2_x4_S();
#else // !ARM_CMNS
    uint32_t k;

    if (aoncmu->TOP_CLK_ENABLE & AON_CMU_SEL_CLK_OSC_MCU_ENABLE) {
        return;
    }

    for (k = HAL_CMU_PLL_QTY; k; k--) {
        if (pll_user_map[k - 1]) {
            break;
        }
    }
    if (k == 0) {
        cmu->SYS_CLK_DISABLE = CMU_PU_OSCX2_DISABLE | CMU_PU_OSCX4_DISABLE;
    }
    rc_enabled = true;
#endif // !ARM_CMNS
}
#endif

void BOOT_TEXT_FLASH_LOC hal_cmu_xreset_set(void)
{
    cmu->XRESET_SET = SYS_XRST_PSRAM | SYS_XRST_SDMMC | SYS_XRST_GPU |  SYS_XRST_L2CC |
        SYS_XRST_VMMU | SYS_XRST_GA2D | SYS_XRST_MISC | SYS_XRST_LCDC |
        SYS_XRST_CP1 | SYS_XRST_CPUCUMP | SYS_XRST_JPEG | SYS_XRST_CRC | SYS_XRST_CHS | SYS_XRST_CRCCHS;
}
void boot_loader_entry_hook(void) __attribute__((alias("hal_cmu_xreset_set")));

void hal_cmu_set_cp_wakeup_vector(uint32_t vector)
{
    aoncmu->CP_VTOR = (aoncmu->CP_VTOR & ~AON_CMU_VTOR_CORE1_MCU_MASK) | (vector & AON_CMU_VTOR_CORE1_MCU_MASK);
}

void hal_cmu_set_wakeup_vector(uint32_t vector)
{
#ifdef CHIP_ROLE_CP
    hal_cmu_set_cp_wakeup_vector(vector);
#else
    aoncmu->MCU_VTOR = (aoncmu->MCU_VTOR & ~AON_CMU_VTOR_CORE0_MCU_MASK) | (vector & AON_CMU_VTOR_CORE0_MCU_MASK);
#endif
}

void BOOT_TEXT_FLASH_LOC hal_cmu_module_init_state(void)
{
#ifndef ARM_CMNS
#ifdef SLOW_SYS_BYPASS
    aoncmu->CLK_SELECT |= AON_CMU_SEL_SLOW_SYS_BYPASS;
#endif
    aoncmu->AON_CLK |= AON_CMU_BYPASS_LOCK_PLLUSB | AON_CMU_BYPASS_LOCK_PLLBB | AON_CMU_BYPASS_LOCK_PLLAUD |
        AON_CMU_BYPASS_LOCK_PLLDSI | AON_CMU_SEL_CLK_OSC;
    // Disable AON OSC always on
    aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_OSC_DISABLE;
    // Slow down PMU fast clock
    aoncmu->CLK_OUT = (aoncmu->CLK_OUT & ~(AON_CMU_BYPASS_DIV_DCDC | AON_CMU_CFG_DIV_DCDC_MASK)) |
        AON_CMU_CFG_DIV_DCDC(2) | AON_CMU_SEL_PLLBB_BYPASS;
#if defined(RC_CLK_ENABLE) || (defined(PSRAM_ENABLE) && (PSRAM_SPEED >= 200)) && !defined(AUD_PLL_DOUBLE)
    aoncmu->CLK_OUT &= ~AON_CMU_SEL_PLLBB_BYPASS;
#endif
#ifdef DCDC_CLOCK_CONTROL
    aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_DCDC0_DISABLE;
#endif
    // Let BT to control BT RAM retention states
    // Set all RAM retention timers to 1 clock cycle
    aoncmu->RAM_LP_TIMER = (aoncmu->RAM_LP_TIMER & ~(AON_CMU_PG_AUTO_EN_BT_REG | AON_CMU_TIMER1_MCU_REG_MASK | AON_CMU_TIMER2_MCU_REG_MASK |
        AON_CMU_TIMER3_MCU_REG_MASK | AON_CMU_POWER_MODE_BT_DR)) | AON_CMU_TIMER1_MCU_REG(0) |
        AON_CMU_TIMER2_MCU_REG(0) | AON_CMU_TIMER3_MCU_REG(0);

    aoncmu->RAM3_CFG0 |= AON_CMU_BT_RAM_RET1N0|AON_CMU_BT_RAM_RET2N0 | AON_CMU_BT_RAM_PGEN0;
    aoncmu->RAM4_CFG |= AON_CMU_BT_EM_RET1N0|AON_CMU_BT_EM_RET2N0 | AON_CMU_BT_EM_PGEN0;
    aoncmu->BTPHY_CFG |= AON_CMU_BTPHY_RET1N0|AON_CMU_BTPHY_RET2N0 | AON_CMU_BTPHY_PGEN0;
#ifdef NO_RAM_RETENTION_FSM
    aoncmu->RAM_LP_TIMER &= ~AON_CMU_PG_AUTO_EN_MCU_REG;
#else
    aoncmu->RAM_LP_TIMER |= AON_CMU_PG_AUTO_EN_MCU_REG;
    aoncmu->RESERVED_03C |= AON_CMU_SRAM0_BLK_RET_AUTO(3) | AON_CMU_SRAM1_BLK_RET_AUTO(3) |
        AON_CMU_SRAM2_BLK_RET_AUTO(3) | AON_CMU_SRAM3_BLK_RET_AUTO(3) | AON_CMU_SRAM4_BLK_RET_AUTO(3) |
        AON_CMU_SRAM5_BLK_RET_AUTO(3) | AON_CMU_SRAM6_BLK_RET_AUTO(3) | AON_CMU_SRAM7_BLK_RET_AUTO_1 |
        AON_CMU_SRAM7_BLK_RET_AUTO_2 | AON_CMU_SRAM8_BLK_RET_AUTO(3) | AON_CMU_SENS_SRAM_BLK_RET_AUTO;
#endif

    // DMA channel config
    cmu->ADMA_CH0_4_REQ =
        // codec
        CMU_ADMA_CH0_REQ_IDX(CMU_DMA_REQ_CODEC_RX) | CMU_ADMA_CH1_REQ_IDX(CMU_DMA_REQ_CODEC_TX) |
#ifdef CODEC_DSD
        // codec_dsd
        CMU_ADMA_CH2_REQ_IDX(CMU_DMA_REQ_DSD_RX) | CMU_ADMA_CH3_REQ_IDX(CMU_DMA_REQ_DSD_TX) |
#else
        // btpcm
        CMU_ADMA_CH2_REQ_IDX(CMU_DMA_REQ_PCM_RX) | CMU_ADMA_CH3_REQ_IDX(CMU_DMA_REQ_PCM_TX) |
#endif
        // i2s0
        CMU_ADMA_CH4_REQ_IDX(CMU_DMA_REQ_I2S0_RX);
    cmu->ADMA_CH5_9_REQ =
        // i2s0
        CMU_ADMA_CH5_REQ_IDX(CMU_DMA_REQ_I2S0_TX) |
        // FIR
        CMU_ADMA_CH6_REQ_IDX(CMU_DMA_REQ_FIR_RX) | CMU_ADMA_CH7_REQ_IDX(CMU_DMA_REQ_FIR_TX) |
        // spdif
        CMU_ADMA_CH8_REQ_IDX(CMU_DMA_REQ_SPDIF0_RX) | CMU_ADMA_CH9_REQ_IDX(CMU_DMA_REQ_SPDIF0_TX);
    cmu->ADMA_CH10_14_REQ =
        // codec2
        CMU_ADMA_CH10_REQ_IDX(CMU_DMA_REQ_NULL) | CMU_ADMA_CH11_REQ_IDX(CMU_DMA_REQ_CODEC_TX2) |
        // btdump
        CMU_ADMA_CH12_REQ_IDX(CMU_DMA_REQ_BTDUMP) |
        // mc
        CMU_ADMA_CH13_REQ_IDX(CMU_DMA_REQ_CODEC_MC) |
#ifdef FPGA
        CMU_ADMA_CH14_REQ_IDX(CMU_DMA_REQ_UART0_RX);
#else
        // uart3
        CMU_ADMA_CH14_REQ_IDX(CMU_DMA_REQ_UART3_RX);
#endif
#ifdef FPGA
    cmu->ADMA_CH15_REQ =
        CMU_ADMA_CH15_REQ_IDX(CMU_DMA_REQ_UART0_TX);
    cmu->GDMA_CH0_4_REQ =
        // btpcm
        CMU_ADMA_CH0_REQ_IDX(CMU_DMA_REQ_PCM_RX) | CMU_ADMA_CH1_REQ_IDX(CMU_DMA_REQ_PCM_TX) |
        // i2s0
        CMU_ADMA_CH2_REQ_IDX(CMU_DMA_REQ_I2S0_RX) | CMU_ADMA_CH3_REQ_IDX(CMU_DMA_REQ_I2S0_TX) |
        CMU_ADMA_CH4_REQ_IDX(CMU_DMA_REQ_NULL);
#else
    cmu->ADMA_CH15_REQ =
        // uart3
        SET_BITFIELD(cmu->ADMA_CH15_REQ, CMU_ADMA_CH15_REQ_IDX, CMU_DMA_REQ_UART3_TX);
    cmu->GDMA_CH0_4_REQ =
        // sdmmc0
        CMU_GDMA_CH0_REQ_IDX(CMU_DMA_REQ_SDMMC0) |
        // sdmmc1
        CMU_GDMA_CH1_REQ_IDX(CMU_DMA_REQ_JPEG_P) |
        // i2c0
        CMU_GDMA_CH2_REQ_IDX(CMU_DMA_REQ_I2C0_RX) | CMU_GDMA_CH3_REQ_IDX(CMU_DMA_REQ_I2C0_TX) |
        // spi
        CMU_GDMA_CH4_REQ_IDX(CMU_DMA_REQ_SPILCD0_RX);
#endif
    cmu->GDMA_CH5_9_REQ =
        // spi
        CMU_GDMA_CH5_REQ_IDX(CMU_DMA_REQ_SPILCD0_TX) |
        CMU_GDMA_CH6_REQ_IDX(CMU_DMA_REQ_FLS1) | CMU_GDMA_CH7_REQ_IDX(CMU_DMA_REQ_JPEG_E) |
        // uart0
        CMU_GDMA_CH8_REQ_IDX(CMU_DMA_REQ_UART0_RX) | CMU_GDMA_CH9_REQ_IDX(CMU_DMA_REQ_UART0_TX);
    cmu->GDMA_CH10_14_REQ =
        // uart1
        CMU_GDMA_CH10_REQ_IDX(CMU_DMA_REQ_UART1_RX) | CMU_GDMA_CH11_REQ_IDX(CMU_DMA_REQ_UART1_TX) |
        // i2c1
        CMU_GDMA_CH12_REQ_IDX(CMU_DMA_REQ_I2C1_RX) | CMU_GDMA_CH13_REQ_IDX(CMU_DMA_REQ_I2C1_TX) |
        // uart2
        CMU_GDMA_CH14_REQ_IDX(CMU_DMA_REQ_UART2_RX);
    cmu->GDMA_CH15_REQ =
        // uart2
        SET_BITFIELD(cmu->GDMA_CH15_REQ, CMU_GDMA_CH15_REQ_IDX, CMU_DMA_REQ_UART2_TX);

    // Disable X2/X4/PLL
    cmu->SYS_CLK_DISABLE = CMU_EN_OSCX2_DISABLE | CMU_PU_OSCX2_DISABLE |
                           CMU_EN_OSCX4_DISABLE | CMU_PU_OSCX4_DISABLE |
                           CMU_EN_PLL_DISABLE | CMU_PU_PLL_DISABLE;

#if 1 //ndef SIMU
    cmu->XRESET_SET = SYS_XRST_PSRAM | SYS_XRST_SDMMC | SYS_XRST_GPU |  SYS_XRST_L2CC |
        SYS_XRST_VMMU | SYS_XRST_GA2D | SYS_XRST_MISC | SYS_XRST_LCDC |
        SYS_XRST_CP1 | SYS_XRST_CPUCUMP | SYS_XRST_JPEG | SYS_XRST_CRC | SYS_XRST_CHS | SYS_XRST_CRCCHS;
    cmu->ORESET_SET = SYS_ORST_USB | SYS_ORST_SDMMC | SYS_ORST_WDT | SYS_ORST_TIMER2 |
        SYS_ORST_I2C0 | SYS_ORST_I2C1 | SYS_ORST_SPI | SYS_ORST_EMMC |
        SYS_ORST_UART0 | SYS_ORST_UART1 | SYS_ORST_UART2 | SYS_ORST_I2S0 | SYS_ORST_SPDIF0 | SYS_ORST_PCM |
        SYS_ORST_USB32K | SYS_ORST_I2S1 | SYS_ORST_DISPIX | SYS_ORST_DISDSI | SYS_ORST_I2C2 | SYS_ORST_I2C3 |
        SYS_ORST_PSRAM | SYS_ORST_DISPN | SYS_ORST_DISTV | SYS_ORST_2DPNTV |SYS_ORST_GPU |SYS_ORST_LCDC_P;
    cmu->OXRESET_SET = SYS_ORST_X_I2C4 | SYS_ORST_X_I2C5 | SYS_ORST_X_I2C6 | SYS_ORST_X_I2C7 |
        SYS_ORST_X_UART3 | SYS_ORST_X_SPI1 | SYS_ORST_X_SPI2 | SYS_ORST_X_UART4 | SYS_ORST_X_UART5 |
        SYS_ORST_X_PPI | SYS_ORST_X_DISQSPI;
    cmu->PRESET_SET = SYS_PRST_WDT | SYS_PRST_TIMER2 | SYS_PRST_I2C0 | SYS_PRST_I2C1 |
        SYS_PRST_SPI | SYS_PRST_TRNG |
        SYS_PRST_UART0 | SYS_PRST_UART1 | SYS_PRST_UART2 |
        SYS_PRST_PCM | SYS_PRST_I2S0 | SYS_PRST_SPDIF0 | SYS_PRST_I2S1 | SYS_PRST_BCM |
#ifndef ARM_CMNS
        SYS_PRST_TZC |
#endif
        SYS_PRST_PSPY | SYS_PRST_UART5 | SYS_PRST_I2C2 | SYS_PRST_I2C3 | SYS_PRST_I2C4 |
        SYS_PRST_I2C5 | SYS_PRST_I2C6 | SYS_PRST_I2C7 | SYS_PRST_UART3 | SYS_PRST_SPI1 |
        SYS_PRST_SPI2 | SYS_PRST_UART4 | SYS_PRST_PPI;
    cmu->HRESET_SET = SYS_HRST_CORDIC | SYS_HRST_PSPY |
        SYS_HRST_EMMC | SYS_HRST_USBC | SYS_HRST_CODEC | SYS_HRST_CP0 | SYS_HRST_BT_TPORT |
        SYS_HRST_USBH | SYS_HRST_LCDC | SYS_HRST_BT_DUMP | SYS_HRST_CORE1;
    cmu->OCLK_DISABLE = SYS_OCLK_USB | SYS_OCLK_SDMMC | SYS_OCLK_WDT | SYS_OCLK_TIMER2 |
        SYS_OCLK_I2C0 | SYS_OCLK_I2C1 | SYS_OCLK_SPI | SYS_OCLK_EMMC |
        SYS_OCLK_UART0 | SYS_OCLK_UART1 | SYS_OCLK_UART2 | SYS_OCLK_I2S0 | SYS_OCLK_SPDIF0 | SYS_OCLK_PCM |
        SYS_OCLK_USB32K | SYS_OCLK_I2S1 | SYS_OCLK_DISPIX | SYS_OCLK_DISDSI | SYS_OCLK_I2C2 | SYS_OCLK_I2C3 |
        SYS_OCLK_PSRAM | SYS_OCLK_DISPN | SYS_OCLK_DISTV | SYS_OCLK_2DPNTV |SYS_OCLK_GPU |SYS_OCLK_LCDC_P;
    cmu->OXCLK_DISABLE = SYS_OCLK_X_I2C4 | SYS_OCLK_X_I2C5 | SYS_OCLK_X_I2C6 | SYS_OCLK_X_I2C7 |
        SYS_OCLK_X_UART3 | SYS_OCLK_X_SPI1 | SYS_OCLK_X_SPI2 | SYS_OCLK_X_UART4 | SYS_OCLK_X_UART5 |
        SYS_OCLK_X_PPI | SYS_OCLK_X_DISQSPI;
    cmu->PCLK_DISABLE = SYS_PCLK_WDT | SYS_PCLK_TIMER2 | SYS_PCLK_I2C0 | SYS_PCLK_I2C1 |
        SYS_PCLK_SPI | SYS_PCLK_TRNG |
        SYS_PCLK_UART0 | SYS_PCLK_UART1 | SYS_PCLK_UART2 |
        SYS_PCLK_PCM | SYS_PCLK_I2S0 | SYS_PCLK_SPDIF0 | SYS_PCLK_I2S1 | SYS_PCLK_BCM |
#ifndef ARM_CMNS
        SYS_PCLK_TZC |
#endif
        SYS_PCLK_PSPY | SYS_PCLK_UART5 | SYS_PCLK_I2C2 | SYS_PCLK_I2C3 | SYS_PCLK_I2C4 |
        SYS_PCLK_I2C5 | SYS_PCLK_I2C6 | SYS_PCLK_I2C7 | SYS_PCLK_UART3 | SYS_PCLK_SPI1 |
        SYS_PCLK_SPI2 | SYS_PCLK_UART4 | SYS_PCLK_PPI;
    cmu->HCLK_DISABLE = SYS_HCLK_CORDIC | SYS_HCLK_PSPY |
        SYS_HCLK_EMMC | SYS_HCLK_USBC | SYS_HCLK_CODEC | SYS_HRST_CP0 | SYS_HCLK_BT_TPORT |
        SYS_HCLK_USBH | SYS_HCLK_LCDC | SYS_HCLK_BT_DUMP | SYS_HCLK_CORE1;
    cmu->XCLK_DISABLE = SYS_XCLK_PSRAM | SYS_XCLK_SDMMC | SYS_XCLK_GPU | SYS_XCLK_L2CC |
        SYS_XCLK_VMMU | SYS_XCLK_GA2D | SYS_XCLK_MISC | SYS_XCLK_LCDC |
        SYS_XCLK_CP1 | SYS_XCLK_CPUDUMP | SYS_XCLK_JPEG | SYS_XCLK_CRC | SYS_XCLK_CHS | SYS_XCLK_CRCCHS;
#ifdef ALT_BOOT_FLASH
    cmu->ORESET_SET = SYS_ORST_FLASH;
    cmu->HRESET_SET = SYS_HRST_FLASH;
    cmu->OCLK_DISABLE = SYS_OCLK_FLASH;
    cmu->HCLK_DISABLE = SYS_HCLK_FLASH;
#else
    cmu->ORESET_SET = SYS_ORST_FLASH1;
    cmu->HRESET_SET = SYS_HRST_FLASH1;
    cmu->OCLK_DISABLE = SYS_OCLK_FLASH1;
    cmu->HCLK_DISABLE = SYS_HCLK_FLASH1;
#endif

#if !defined(MCU_SPI_SLAVE) && !defined(CODEC_APP)
    cmu->HRESET_SET = SYS_HRST_SPI_AHB;
    cmu->HCLK_DISABLE = SYS_HCLK_SPI_AHB;
#endif

    aoncmu->ORESET_SET = AON_OCLK_WDT;
    aoncmu->RESET_SET = AON_ACLK_WDT;
    aoncmu->CHIP_ID;
    aoncmu->ORESET_CLR = AON_OCLK_WDT;
    aoncmu->RESET_CLR = AON_ACLK_WDT;

    aoncmu->RESET_SET = AON_CMU_ARESETN_SET(AON_ARST_PWM | AON_ARST_PWM1);
    aoncmu->ORESET_SET = AON_CMU_ORESETN_SET(AON_ORST_PWM0 | AON_ORST_PWM1 | AON_ORST_PWM2 | AON_ORST_PWM3 |
        AON_ORST_BTAON | AON_ORST_PWM4 | AON_ORST_PWM5 | AON_ORST_PWM6 | AON_ORST_PWM7);

    aoncmu->MOD_CLK_DISABLE = AON_CMU_MANUAL_ACLK_DISABLE(AON_ACLK_PWM | AON_ACLK_PWM1);
    aoncmu->OCLK_DISABLE = AON_CMU_MANUAL_OCLK_DISABLE(AON_OCLK_PWM0 | AON_OCLK_PWM1 | AON_OCLK_PWM2 | AON_OCLK_PWM3 |
        AON_OCLK_BTAON | AON_OCLK_PWM4 | AON_OCLK_PWM5 | AON_OCLK_PWM6 | AON_OCLK_PWM7);

    aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_OSCX2_DISABLE | AON_CMU_EN_CLK_TOP_OSC_DISABLE |
        AON_CMU_EN_CLK_32K_BT_DISABLE | AON_CMU_EN_X2_DIG_DISABLE | AON_CMU_EN_X4_DIG_DISABLE | AON_CMU_EN_CLK_TOP_OSCX4_DISABLE |
        AON_CMU_EN_BT_CLK_SYS_DISABLE | AON_CMU_EN_CLK_32K_CODEC_DISABLE;

    aoncmu->MOD_CLK_MODE = ~AON_CMU_MODE_ACLK(AON_ACLK_CMU | AON_ACLK_WDT |
        AON_ACLK_PWM | AON_ACLK_TIMER0 | AON_ACLK_PSC | AON_ACLK_IOMUX |
        AON_ACLK_TIMER1 | AON_ACLK_PWM1);
    cmu->PCLK_MODE &= ~(SYS_PCLK_CMU | SYS_PCLK_WDT | SYS_PCLK_TIMER0 | SYS_PCLK_TIMER1 | SYS_PCLK_TIMER2);

    //cmu->HCLK_MODE = 0;
    //cmu->PCLK_MODE = SYS_PCLK_UART0 | SYS_PCLK_UART1 | SYS_PCLK_UART2;
    //cmu->OCLK_MODE = 0;
#endif

#ifdef CORE_SLEEP_POWER_DOWN
    hal_cmu_set_wakeup_vector(SCB->VTOR);
    NVIC_SetResetHandler(hal_sleep_core_power_up);
#endif

#ifdef CAPSENSOR_ENABLE
    cmu->MCU2SENS_MASK0 |= CMU_CAP_INTISR_MASK;
#endif

    // Set ram exit lp mode timing
    aoncmu->RAM_LP_TIMER = SET_BITFIELD(aoncmu->RAM_LP_TIMER, AON_CMU_TIMER1_MCU_REG, 1);

    // Actually, mcu2sens_intr_msk is mcu2aon_intr_msk.
    // This way, the mcu_intr can also wake up the AON to allow the RAM to exit the RET state.
    cmu->MCU2SENS_MASK0 = CMU_MCU2SENS_INTISR_MASK0(0xFFFFFFFF);
    cmu->MCU2SENS_MASK1 = CMU_MCU2SENS_INTISR_MASK1(0xFFFFFFFF);
    cmu->WAKEUP_CLK_CFG = SET_BITFIELD(cmu->WAKEUP_CLK_CFG, CMU_MCU2SENS_INTISR_MASK2, 0x3);
    cmu->WAKEUP_MASK3 = SET_BITFIELD(cmu->WAKEUP_MASK3, CMU_MCU2SENS_INTISR_MASK3, 0x3FF);
    cmu->WAKEUP_MASK4 = SET_BITFIELD(cmu->WAKEUP_MASK4, CMU_MCU2SENS_INTISR_MASK4, 0x3FF);

    hal_psc_init();
#endif // !ARM_CMNS
}

void BOOT_TEXT_FLASH_LOC hal_cmu_save_subsys_metal_id(uint32_t id)
{
    aoncmu->SW_INFO = (aoncmu->SW_INFO & ~0xFF) | (id & 0xFF);
}
void save_hw_metal_id(uint32_t id) __attribute__((alias("hal_cmu_save_subsys_metal_id")));

void hal_cmu_lpu_wait_26m_ready(void)
{
    while ((cmu->WAKEUP_CLK_CFG & (CMU_LPU_AUTO_SWITCH26 | CMU_LPU_STATUS_26M)) ==
            CMU_LPU_AUTO_SWITCH26);
}

int hal_cmu_lpu_busy(void)
{
    if ((cmu->WAKEUP_CLK_CFG & (CMU_LPU_AUTO_SWITCH26 | CMU_LPU_STATUS_26M)) ==
            CMU_LPU_AUTO_SWITCH26) {
        return 1;
    }
    if ((cmu->WAKEUP_CLK_CFG & (CMU_LPU_AUTO_SWITCHPLL | CMU_LPU_STATUS_PLL)) ==
            CMU_LPU_AUTO_SWITCHPLL) {
        return 1;
    }
    return 0;
}

int BOOT_TEXT_FLASH_LOC hal_cmu_lpu_init(enum HAL_CMU_LPU_CLK_CFG_T cfg)
{
    uint32_t lpu_clk;
    uint32_t timer_26m;
    uint32_t timer_pll;
    uint32_t overhead_26m;

#ifdef NO_SLEEP_POWER_DOWN
    // None of MCU/BT/SENS enables sleep power down
    overhead_26m = hal_cmu_get_osc_switch_overhead();
#else
    // Any SUBSYS enables sleep power down
    overhead_26m = 0;
#endif

    timer_26m = LPU_TIMER_US(HAL_CMU_26M_READY_TIMEOUT_US);
    timer_pll = LPU_TIMER_US(HAL_CMU_PLL_LOCKED_TIMEOUT_US);

    if (timer_26m && timer_26m > overhead_26m) {
        timer_26m -= overhead_26m;
    } else {
        timer_26m = 1;
    }
    if (timer_pll == 0) {
        timer_pll = 1;
    }

    if (cfg >= HAL_CMU_LPU_CLK_QTY) {
        return 1;
    }
    if ((timer_26m & (CMU_TIMER_WT26_MASK >> CMU_TIMER_WT26_SHIFT)) != timer_26m) {
        return 2;
    }
    if ((timer_pll & (CMU_TIMER_WTPLL_MASK >> CMU_TIMER_WTPLL_SHIFT)) != timer_pll) {
        return 3;
    }
    if (hal_cmu_lpu_busy()) {
        return -1;
    }

    if (cfg == HAL_CMU_LPU_CLK_26M) {
        lpu_clk = CMU_LPU_AUTO_SWITCH26;
    } else if (cfg == HAL_CMU_LPU_CLK_PLL) {
        lpu_clk = CMU_LPU_AUTO_SWITCHPLL | CMU_LPU_AUTO_SWITCH26;
    } else {
        lpu_clk = 0;
    }

    if (lpu_clk & CMU_LPU_AUTO_SWITCH26) {
        // Disable RAM wakeup early
        cmu->MCU_TIMER &= ~CMU_RAM_RETN_UP_EARLY;
        // MCU/ROM/RAM auto clock gating (which depends on RAM gating signal)
        cmu->HCLK_MODE &= ~(SYS_HCLK_CORE0 | SYS_HCLK_ROM0 |
            SYS_HCLK_RAM0 | SYS_HCLK_RAM1 | SYS_HCLK_RAM2 | SYS_HCLK_RAM3 |
            SYS_HCLK_RAM4 | SYS_HCLK_RAM5 | SYS_HCLK_RAM6 | SYS_HCLK_RAM7);
        // AON_CMU enable auto switch 26M (AON_CMU must have selected 26M and disabled 52M/32K already)
        aoncmu->CLK_SELECT |= AON_CMU_LPU_AUTO_SWITCH26;
    } else {
        // AON_CMU disable auto switch 26M
        aoncmu->CLK_SELECT &= ~AON_CMU_LPU_AUTO_SWITCH26;
    }

    aoncmu->CLK_SELECT |= AON_CMU_TIMER_WT24_EN;
    aoncmu->CLK_SELECT |= AON_CMU_OSC_READY_MODE;
    aoncmu->CLK_SELECT |= AON_CMU_OSC_READY_BYPASS_SYNC;
    aoncmu->CLK_SELECT = SET_BITFIELD(aoncmu->CLK_SELECT, AON_CMU_TIMER_WT24, timer_26m);
    cmu->WAKEUP_CLK_CFG = SET_BITFIELD(cmu->WAKEUP_CLK_CFG, CMU_TIMER_WT26, timer_26m);
    cmu->WAKEUP_CLK_CFG = SET_BITFIELD(cmu->WAKEUP_CLK_CFG, CMU_TIMER_WTPLL, 0);
    cmu->WAKEUP_CLK_CFG |= lpu_clk;
    if (timer_pll) {
        hal_sys_timer_delay(US_TO_TICKS(60));
        cmu->WAKEUP_CLK_CFG = SET_BITFIELD(cmu->WAKEUP_CLK_CFG, CMU_TIMER_WTPLL, timer_pll);
    }
    return 0;
}

void hal_cmu_pu_osc_enable(enum HAL_CMU_PU_OSC_USER_T user)
{
    if (pu_osc_user_map == 0) {
        aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_OSC_ENABLE;
    }
    pu_osc_user_map |= user;
}

void hal_cmu_pu_osc_disable(enum HAL_CMU_PU_OSC_USER_T user)
{
    if (pu_osc_user_map == user) {
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_OSC_DISABLE;
    }
    pu_osc_user_map &= ~user;
}

void hal_cmu_select_rc_clock(enum HAL_CMU_CLK_SEL_OSC_USER_T user)
{
    uint32_t val_sel = 0;
    uint32_t val_pu = 0;
    uint32_t lock;
    POSSIBLY_UNUSED uint32_t cur_sel;
    POSSIBLY_UNUSED const uint32_t all_sel =
        AON_CMU_SEL_CLK_OSC_MCU_ENABLE |
        AON_CMU_SEL_CLK_OSC_CDC_ENABLE |
        AON_CMU_SEL_CLK_OSC_BTC_ENABLE;

    lock = int_lock();

    hal_cmu_pu_osc_enable(HAL_CMU_PU_OSC_USER_SEL_OSC);

    aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_RC_ENABLE |
        AON_CMU_EN_CLK_TOP_OSCX2_ENABLE | AON_CMU_EN_CLK_TOP_OSC_ENABLE | AON_CMU_EN_CLK_TOP_OSCX4_ENABLE;

    if (user & HAL_CMU_CLK_SEL_OSC_USER_SYS) {
        val_sel |= AON_CMU_SEL_CLK_OSC_MCU_DISABLE;
        val_pu |= AON_CMU_OSC_MCU_ON;
    }
    if (user & HAL_CMU_CLK_SEL_OSC_USER_CODEC) {
        val_sel |= AON_CMU_SEL_CLK_OSC_CDC_DISABLE;
    }
    if (user & HAL_CMU_CLK_SEL_OSC_USER_BTC) {
        val_sel |= AON_CMU_SEL_CLK_OSC_BTC_DISABLE;
        val_pu |= AON_CMU_OSC_BTC_ON;
    }

    if (val_sel) {
        // Disable AON peripheral OSC
        val_sel |= AON_CMU_SEL_CLK_OSC_PRE_DISABLE;
        val_pu |= AON_CMU_OSC_PSC_ON | AON_CMU_OSC_OTHR_ON;
    }

    aoncmu->PD_STAB_TIMER &= ~val_pu;
    aoncmu->TOP_CLK_DISABLE = val_sel;
    hal_sys_timer_delay_us(2);
    aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_OSCX2_DISABLE | AON_CMU_EN_CLK_TOP_OSC_DISABLE | AON_CMU_EN_CLK_TOP_OSCX4_DISABLE;
    cur_sel = aoncmu->TOP_CLK_ENABLE;

    aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_RC_DISABLE;

    hal_cmu_pu_osc_disable(HAL_CMU_PU_OSC_USER_SEL_OSC);

#if defined (RC_CLK_ENABLE)
    hal_cmu_release_x2_x4();
#endif

    aoncmu->CLK_OUT |= AON_CMU_SEL_RC_PLLBB;
    cmu->SYS_CLK_ENABLE = CMU_EN_PLL_ENABLE;
    int_unlock(lock);
}

void hal_cmu_select_osc_clock(enum HAL_CMU_CLK_SEL_OSC_USER_T user)
{
    uint32_t val_sel = 0;
    uint32_t val_pu = 0;
    uint32_t cur_sel;
    uint32_t lock;
    const uint32_t all_sel =
        AON_CMU_SEL_CLK_OSC_MCU_ENABLE |
        AON_CMU_SEL_CLK_OSC_CDC_ENABLE |
        AON_CMU_SEL_CLK_OSC_BTC_ENABLE;

    lock = int_lock();

    hal_cmu_pu_osc_enable(HAL_CMU_PU_OSC_USER_SEL_OSC);
    hal_sys_timer_delay_us(HAL_CMU_OSC_STABLE_TIME);

    aoncmu->CLK_OUT &= ~AON_CMU_SEL_RC_PLLBB;

    cur_sel = aoncmu->TOP_CLK_ENABLE;

    aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_RC_ENABLE |
        AON_CMU_EN_RC_ENABLE | AON_CMU_EN_RC_X2_ENABLE | AON_CMU_EN_RC_X4_ENABLE;

#if defined (RC_CLK_ENABLE)
    hal_cmu_acquire_x2_x4();
#endif

    if (user & HAL_CMU_CLK_SEL_OSC_USER_SYS) {
        val_sel |= AON_CMU_SEL_CLK_OSC_MCU_ENABLE;
        val_pu |= AON_CMU_OSC_MCU_ON;
    }
    if (user & HAL_CMU_CLK_SEL_OSC_USER_CODEC) {
        val_sel |= AON_CMU_SEL_CLK_OSC_CDC_ENABLE;
    }
    if (user & HAL_CMU_CLK_SEL_OSC_USER_BTC) {
        val_sel |= AON_CMU_SEL_CLK_OSC_BTC_ENABLE;
        val_pu |= AON_CMU_OSC_BTC_ON;
    }

    if (((cur_sel | val_sel) & all_sel) == all_sel) {
        // Enable AON peripheral OSC
        val_sel |= AON_CMU_SEL_CLK_OSC_PRE_ENABLE;
        val_pu |= AON_CMU_OSC_PSC_ON | AON_CMU_OSC_OTHR_ON;
    }

    aoncmu->PD_STAB_TIMER |= val_pu;
    aoncmu->TOP_CLK_ENABLE = val_sel;
    hal_sys_timer_delay_us(2);
    aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_RC_DISABLE| AON_CMU_EN_RC_X2_DISABLE | AON_CMU_EN_RC_X4_DISABLE;
    hal_cmu_pu_osc_disable(HAL_CMU_PU_OSC_USER_SEL_OSC);
    cur_sel = aoncmu->TOP_CLK_ENABLE;
    if ((cur_sel & all_sel) == all_sel || (cur_sel & all_sel) == 0) {
        // Disable AON-RC only if all domains select RC or OSC
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_RC_DISABLE;
    }

    int_unlock(lock);
}

static void hal_cmu_cp_wakeup_irq_register(void);
static void hal_cmu_cp_wakeup_irq_deregister(void);
static void hal_cmu_cp_sleep_irq_register(void);
static void hal_cmu_cp_sleep_irq_deregister(void);

struct CP_CORE_SLEEP_SLOT_T {
    uint32_t irq_mask[4];
    uint32_t rsv[2];
    uint32_t vector;
    uint32_t core;
};

#ifdef CP_INTR_RELAY
// First 8 bytes used by sys2bth
#define CP_CORE_SLEEP_REQUEST_PTR      (CP_SUBSYS_MAILBOX_BASE + 3*sizeof(struct HAL_RMT_IPC_CFG_T *))
#define CP_CORE_SLEEP_STATUS_PTR       (CP_CORE_SLEEP_REQUEST_PTR + sizeof(struct CP_CORE_SLEEP_SLOT_T))
#else
#define CP_CORE_SLEEP_REQUEST_PTR      NULL
#define CP_CORE_SLEEP_STATUS_PTR       NULL
#endif

#define CP_CORE_SLEEP_VALID_FLAG       (1 << 7)
STATIC_ASSERT(CP_CORE_SLEEP_VALID_FLAG >= HAL_CMU_LPU_SLEEP_MODE_QTY, "CP_CORE_SLEEP_VALID_FLAG error");

static struct CP_CORE_SLEEP_SLOT_T * const sleep_req_slot = (struct CP_CORE_SLEEP_SLOT_T *)CP_CORE_SLEEP_REQUEST_PTR;

static struct CP_CORE_SLEEP_SLOT_T * const sleep_status_slot = (struct CP_CORE_SLEEP_SLOT_T *)CP_CORE_SLEEP_STATUS_PTR;

static uint32_t cp_irq_mask[2];

void hal_sleep_wakeup_mask_get(uint32_t mask[2])
{
    mask[0] = sleep_req_slot->irq_mask[0];
    mask[1] = sleep_req_slot->irq_mask[1];
}

void hal_cmu_cp_subsys_pd(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_H_CP);
    hal_cmu_clock_disable(HAL_CMU_MOD_H_CP);
}

void hal_cmu_cp_subsys_pu(struct CP_CORE_SLEEP_SLOT_T * slot)
{
    if (slot->vector != 0) {
        // set cp reset handle
        hal_cmu_set_cp_wakeup_vector(slot->vector);
        __DMB();
        // pu cp core
        hal_cmu_clock_enable(HAL_CMU_MOD_H_CP);
        hal_cmu_reset_clear(HAL_CMU_MOD_H_CP);

        hal_sys_timer_delay_us(10);
    }
}

SRAM_TEXT_LOC void hal_cmu_cp_sleep_signal_set(void)
{
    cmu->CP2MCU_IRQ_SET = CMU_CP2MCU_DATA2_IND_SET;
    __DSB();
}

SRAM_TEXT_LOC void hal_cmu_cp_sleep_signal_clear(void)
{
    cmu->CP2MCU_IRQ_CLR = CMU_CP2MCU_DATA2_IND_CLR;
    __DSB();
}

SRAM_TEXT_LOC int hal_cmu_cp_sleep_signal_get(void)
{
    return !!(cmu->CP2MCU_IRQ_SET & CMU_CP2MCU_DATA2_IND_SET);
}

SRAM_TEXT_LOC void hal_cmu_cp_wakeup_signal_set(void)
{
    cmu->MCU2CP_IRQ_SET = CMU_CP2MCU_DATA2_DONE_SET;
    __DSB();
}

SRAM_TEXT_LOC void hal_cmu_cp_wakeup_signal_clear(void)
{
    cmu->MCU2CP_IRQ_CLR = CMU_CP2MCU_DATA2_DONE_CLR;
    __DSB();
}

SRAM_TEXT_LOC int hal_cmu_cp_wakeup_signal_get(void)
{
    return !!(cmu->MCU2CP_IRQ_SET & CMU_CP2MCU_DATA2_DONE_SET);
}

static int hal_cmu_cp_in_sleep(void)
{
    return 1;
}

static void hal_cmu_cp_wakeup_allow(void)
{

}

__STATIC_FORCEINLINE void hal_cmu_update_sleep_status(enum HAL_CMU_LPU_SLEEP_MODE_T mode)
{
    uint8_t status;

    if (sleep_req_slot->core & CP_CORE_SLEEP_VALID_FLAG) {
        status = sleep_status_slot->core & ~CP_CORE_SLEEP_VALID_FLAG;
        if (status < mode) {
            status = mode;
        }
        sleep_status_slot->core = status | CP_CORE_SLEEP_VALID_FLAG;
    }
}

__STATIC_FORCEINLINE void hal_cmu_cp_sleep_req_set(enum HAL_CMU_LPU_SLEEP_MODE_T mode)
{
    sleep_req_slot->core = mode | CP_CORE_SLEEP_VALID_FLAG;
    sleep_req_slot->irq_mask[0] = NVIC->ISER[0];
    sleep_req_slot->irq_mask[1] = NVIC->ISER[1];
    sleep_req_slot->rsv[0]++;
    sleep_req_slot->vector = SCB->VTOR;

    sleep_status_slot->core = 0;
    sleep_status_slot->irq_mask[0] = 0;
    sleep_status_slot->irq_mask[1] = 0;
    sleep_status_slot->vector = 0;
    __DSB();
}

__STATIC_FORCEINLINE void hal_cmu_cp_sleep_req_clear(void)
{
    sleep_req_slot->core = 0;
    sleep_req_slot->irq_mask[0] = 0;
    sleep_req_slot->irq_mask[1] = 0;
    sleep_req_slot->vector = 0;
    __DSB();
}

SRAM_TEXT_LOC
uint32_t hal_cmu_cp_sleep_req_get(void)
{
    return sleep_req_slot->core;
}

uint32_t hal_cmu_cp_sleep_status_get(void)
{
    return sleep_status_slot->core;
}

static void cp_wakeup_handler(void)
{
    uint32_t req;

    req = sleep_req_slot->core;
    if (req == 0) {
        // Core has been disabled
        hal_cmu_cp_wakeup_irq_deregister();
        return;
    }
    ASSERT((req & CP_CORE_SLEEP_VALID_FLAG), "%s: Bad sleep req: 0x%X", __func__, req);

    req &= ~CP_CORE_SLEEP_VALID_FLAG;

    hal_sys_wake_lock(HAL_BUS_WAKE_LOCK_USER_CP);
    hal_cmu_cp_wakeup_irq_deregister();
    hal_cmu_cp_sleep_irq_register();
    hal_cmu_cp_wakeup_allow();

    hal_cmu_cp_wakeup_signal_set();

    if (req == HAL_CMU_LPU_SLEEP_MODE_CPU_PD_BUS_32K ||
        req == HAL_CMU_LPU_SLEEP_MODE_CPU_PD_SUBSYS_32K ||
        req == HAL_CMU_LPU_SLEEP_MODE_SUBSYS_PD){
        hal_cmu_cp_subsys_pu(sleep_req_slot);
    }
}

static void cp_sleep_handler(void)
{
    uint8_t req;

    if (hal_cmu_reset_get_status(HAL_CMU_MOD_H_CP) == HAL_CMU_RST_SET) {
        hal_cmu_cp_sleep_irq_deregister();
        return;
    }

    if (!hal_cmu_cp_sleep_signal_get()) {
        return;
    }
    hal_cmu_cp_sleep_signal_clear();

    if (!hal_cmu_cp_in_sleep()) {
        return;
    }

    req = sleep_req_slot->core;
    ASSERT((req & CP_CORE_SLEEP_VALID_FLAG), "%s: Bad sleep req: 0x%X", __func__, req);

    req &= ~CP_CORE_SLEEP_VALID_FLAG;

    hal_sys_wake_unlock(HAL_BUS_WAKE_LOCK_USER_CP);

    //todo add ramconfig
    if (req == HAL_CMU_LPU_SLEEP_MODE_CPU_PD_BUS_32K ||
        req == HAL_CMU_LPU_SLEEP_MODE_CPU_PD_SUBSYS_32K ||
        req == HAL_CMU_LPU_SLEEP_MODE_SUBSYS_PD){
        hal_cmu_cp_subsys_pd();
    }

    hal_cmu_cp_sleep_irq_deregister();
    hal_cmu_cp_wakeup_irq_register();
}

static void hal_cmu_cp_sleep_irq_register(void)
{
    IRQn_Type irq = CP2MCU_DATA2_IRQn;

    NVIC_SetVector(irq, (uint32_t)cp_sleep_handler);
    NVIC_SetPriority(irq, IRQ_PRIORITY_NORMAL);
    NVIC_ClearPendingIRQ(irq);
    NVIC_EnableIRQ(irq);
}

static void hal_cmu_cp_sleep_irq_deregister(void)
{
    IRQn_Type irq = CP2MCU_DATA2_IRQn;

    NVIC_DisableIRQ(irq);
}

static void hal_cmu_cp_wakeup_irq_register(void)
{
    uint32_t i, j;
    uint32_t mask[2];
    IRQn_Type irq;

    // Get wakeup irq mask
    hal_sleep_wakeup_mask_get(mask);
    cp_irq_mask[0] = mask[0];
    cp_irq_mask[1] = mask[1];

    // Register wakeup handler
    for (i = 0; i < 2; i++) {
        for (j = 0; j < 32; j++) {
            if (cp_irq_mask[i] & (1 << j)) {
                irq = i * 32 + j;
                if (NVIC_GetEnableIRQ(irq)) {
                    cp_irq_mask[i] &= ~(1 << j);
                    continue;
                }
                NVIC_SetVector(irq, (uint32_t)cp_wakeup_handler);
                NVIC_SetPriority(irq, IRQ_PRIORITY_NORMAL);
                NVIC_ClearPendingIRQ(irq);
                NVIC_EnableIRQ(irq);
            }
        }
    }
}

static void hal_cmu_cp_wakeup_irq_deregister(void)
{
    uint32_t i, j;
    IRQn_Type irq;

    for (i = 0; i < 2; i++) {
        for (j = 0; j < 32; j++) {
            if (cp_irq_mask[i] & (1 << j)) {
                irq = i * 32 + j;
                NVIC_DisableIRQ(irq);
                NVIC_ClearPendingIRQ(irq);
            }
        }
    }
}

void hal_cmu_cp_sleep_register(void)
{
    hal_cmu_cp_sleep_signal_clear();
    hal_cmu_cp_sleep_irq_register();
    hal_cmu_cp_wakeup_irq_deregister();
    hal_sys_wake_lock(HAL_BUS_WAKE_LOCK_USER_CP);
}

void hal_cmu_cp_sleep_deregister(void)
{
    hal_cmu_cp_sleep_irq_deregister();
    hal_cmu_cp_wakeup_irq_deregister();
    hal_cmu_cp_sleep_req_clear();
    hal_sys_wake_unlock(HAL_BUS_WAKE_LOCK_USER_CP);
}

void hal_cmu_lpu_sleep_cp_tst(void)
{
    hal_cmu_cp_wakeup_signal_set();
}


#ifdef CHIP_ROLE_CP
#ifdef CP_INTR_RELAY
uint32_t cp_sleep_cnt = 0;


static int SRAM_TEXT_LOC hal_cmu_lpu_sleep_cp(enum HAL_CMU_LPU_SLEEP_MODE_T mode)
{
    uint32_t mask[2];

#ifdef CORE_SLEEP_POWER_DOWN
        uint32_t cpu_regs[50];
        bool pd = false;

        if (mode == HAL_CMU_LPU_SLEEP_MODE_CPU_PD_BUS_32K ||
                mode == HAL_CMU_LPU_SLEEP_MODE_CPU_PD_SUBSYS_32K ||
                mode == HAL_CMU_LPU_SLEEP_MODE_SUBSYS_PD) {
            pd = true;
            NVIC_PowerDownSleep(cpu_regs, ARRAY_SIZE(cpu_regs));
        }
#endif
    sleep_req_slot->rsv[1] = 1;

    hal_cmu_cp_sleep_req_set(mode);
    mask[0] = NVIC->ISER[0];
    mask[1] = NVIC->ISER[1];

    NVIC->ICER[0] = 0xffffffff;
    NVIC->ICER[1] = 0xffffffff;
    NVIC->ISER[1] = 0x00040000;

    cp_sleep_cnt++;

#ifdef CORE_SLEEP_POWER_DOWN
    if (pd) {
        sleep_req_slot->rsv[1] = 2;
        hal_sleep_core_power_down(true);
    } else
#endif
    {
        sleep_req_slot->rsv[1] = 3;
        hal_cmu_cp_sleep_signal_set();
        SCB->SCR = SCB_SCR_SLEEPDEEP_Msk;
        __DSB();
        __WFI();
    }
    sleep_req_slot->rsv[1] = 4;
    // Wait until main cpu ack the sleep request
    hal_cmu_cp_wakeup_signal_clear();
    sleep_req_slot->rsv[1] = 5;
    while (hal_cmu_cp_sleep_signal_get()) {}
    sleep_req_slot->rsv[1] = 7;
    hal_cmu_cp_sleep_req_clear();
    sleep_req_slot->rsv[1] = 8;

    NVIC->ICPR[1] = 0x00040000;
    NVIC->ICER[1] = 0x00040000;
    NVIC->ISER[0] = mask[0];
    NVIC->ISER[1] = mask[1];

#ifdef CORE_SLEEP_POWER_DOWN
    if (pd) {
        NVIC_PowerDownWakeup(cpu_regs, ARRAY_SIZE(cpu_regs));
    }
#endif

    return 0;
}


#else

static int SRAM_TEXT_LOC hal_cmu_lpu_sleep_cp(enum HAL_CMU_LPU_SLEEP_MODE_T mode)
{
    // CP does NOT support deep sleep
    __DSB();
    __WFI();

    return 0;
}

#endif //CP_INTR_RELAY
#else // !CHIP_ROLE_CP

#ifdef CORE_SLEEP_POWER_DOWN
#ifndef ARM_CMNS
static void SRAM_TEXT_LOC save_cmu_regs(struct SAVED_CMU_REGS_T *sav)
{
    sav->HCLK_ENABLE        = cmu->HCLK_ENABLE;
    sav->PCLK_ENABLE        = cmu->PCLK_ENABLE;
    sav->OCLK_ENABLE        = cmu->OCLK_ENABLE;
    sav->HCLK_MODE          = cmu->HCLK_MODE;
    sav->PCLK_MODE          = cmu->PCLK_MODE;
    sav->OCLK_MODE          = cmu->OCLK_MODE;
    sav->REG_RAM_CFG        = cmu->REG_RAM_CFG;
    sav->HRESET_CLR         = cmu->HRESET_CLR;
    sav->PRESET_CLR         = cmu->PRESET_CLR;
    sav->ORESET_CLR         = cmu->ORESET_CLR;
    sav->TIMER0_CLK         = cmu->TIMER0_CLK;
    sav->MCU_TIMER          = cmu->MCU_TIMER;
    sav->SLEEP              = cmu->SLEEP;
    sav->PERIPH_CLK         = cmu->PERIPH_CLK;
    sav->SYS_CLK_ENABLE     = cmu->SYS_CLK_ENABLE;
    sav->ADMA_CH15_REQ      = cmu->ADMA_CH15_REQ;
    sav->REG_RAM_CFG1       = cmu->REG_RAM_CFG1;
    sav->UART_CLK           = cmu->UART_CLK;
    sav->I2C_CLK            = cmu->I2C_CLK;
    sav->MCU2SENS_MASK0     = cmu->MCU2SENS_MASK0;
    sav->MCU2SENS_MASK1     = cmu->MCU2SENS_MASK1;
    sav->WAKEUP_CLK_CFG     = cmu->WAKEUP_CLK_CFG;
    sav->TIMER1_CLK         = cmu->TIMER1_CLK;
    sav->TIMER2_CLK         = cmu->TIMER2_CLK;
    sav->SYS_DIV            = cmu->SYS_DIV;
    sav->RESERVED_0AC       = cmu->RESERVED_0AC;
    sav->MCU2BT_INTMASK0    = cmu->MCU2BT_INTMASK0;
    sav->MCU2BT_INTMASK1    = cmu->MCU2BT_INTMASK1;
    sav->ADMA_CH0_4_REQ     = cmu->ADMA_CH0_4_REQ;
    sav->ADMA_CH5_9_REQ     = cmu->ADMA_CH5_9_REQ;
    sav->ADMA_CH10_14_REQ   = cmu->ADMA_CH10_14_REQ;
    sav->GDMA_CH0_4_REQ     = cmu->GDMA_CH0_4_REQ;
    sav->GDMA_CH5_9_REQ     = cmu->GDMA_CH5_9_REQ;
    sav->GDMA_CH10_14_REQ   = cmu->GDMA_CH10_14_REQ;
    sav->GDMA_CH15_REQ      = cmu->GDMA_CH15_REQ;
    sav->MISC               = cmu->MISC;
    sav->SIMU_RES           = cmu->SIMU_RES;
    sav->MISC_0F8           = cmu->MISC_0F8;
    sav->RESERVED_0FC       = cmu->RESERVED_0FC;
    sav->DSI_CLK_ENABLE     = cmu->DSI_CLK_ENABLE;
    sav->CP_VTOR            = cmu->CP_VTOR;
    sav->I2S0_CLK           = cmu->I2S0_CLK;
    sav->I2S1_CLK           = cmu->I2S1_CLK;
    sav->REG_RAM_CFG2       = cmu->REG_RAM_CFG2;
    sav->TPORT_IRQ_LEN      = cmu->TPORT_IRQ_LEN;
    sav->TPORT_CUR_ADDR     = cmu->TPORT_CUR_ADDR;
    sav->TPORT_START        = cmu->TPORT_START;
    sav->TPORT_END          = cmu->TPORT_END;
    sav->TPORT_CTRL         = cmu->TPORT_CTRL;
    sav->XCLK_ENABLE        = cmu->XCLK_ENABLE;
    sav->XCLK_MODE          = cmu->XCLK_MODE;
    sav->XRESET_CLR         = cmu->XRESET_CLR;
    sav->LCDC_GPU_CLK       = cmu->LCDC_GPU_CLK;
    sav->OXCLK_ENABLE       = cmu->OXCLK_ENABLE;
    sav->OXCLK_MODE         = cmu->OXCLK_MODE;
    sav->OXRESET_CLR        = cmu->OXRESET_CLR;
    sav->PERIPH_CLK1        = cmu->PERIPH_CLK1;
    sav->PVT_CFG            = cmu->PVT_CFG;
    sav->PPI_CFG            = cmu->PPI_CFG;
    sav->WAKEUP_MASK3       = cmu->WAKEUP_MASK3;
    sav->WAKEUP_MASK4       = cmu->WAKEUP_MASK4;
    sav->CP2MCU_IRQ_SET     = cmu->CP2MCU_IRQ_SET;
    sav->MCU2CP_IRQ_SET     = cmu->MCU2CP_IRQ_SET;
}

static void SRAM_TEXT_LOC restore_cmu_regs(const struct SAVED_CMU_REGS_T *sav)
{
    cmu->HRESET_SET         = ~sav->HRESET_CLR;
    cmu->PRESET_SET         = ~sav->PRESET_CLR;
    cmu->ORESET_SET         = ~sav->ORESET_CLR;
    cmu->XRESET_SET         = ~sav->XRESET_CLR;
    cmu->OXRESET_SET        = ~sav->OXRESET_CLR;
    cmu->HCLK_DISABLE       = ~sav->HCLK_ENABLE;
    cmu->PCLK_DISABLE       = ~sav->PCLK_ENABLE;
    cmu->OCLK_DISABLE       = ~sav->OCLK_ENABLE;
    cmu->XCLK_DISABLE       = ~sav->XCLK_ENABLE;
    cmu->OXCLK_DISABLE      = ~sav->OXCLK_ENABLE;

    cmu->HCLK_ENABLE        = sav->HCLK_ENABLE;
    cmu->PCLK_ENABLE        = sav->PCLK_ENABLE;
    cmu->OCLK_ENABLE        = sav->OCLK_ENABLE;
    cmu->HCLK_MODE          = sav->HCLK_MODE;
    cmu->PCLK_MODE          = sav->PCLK_MODE;
    cmu->OCLK_MODE          = sav->OCLK_MODE;
    cmu->REG_RAM_CFG        = sav->REG_RAM_CFG;
    cmu->HRESET_CLR         = sav->HRESET_CLR;
    cmu->PRESET_CLR         = sav->PRESET_CLR;
    cmu->ORESET_CLR         = sav->ORESET_CLR;
    cmu->TIMER0_CLK         = sav->TIMER0_CLK;
    cmu->MCU_TIMER          = sav->MCU_TIMER;
    cmu->SLEEP              = sav->SLEEP;
    cmu->PERIPH_CLK         = sav->PERIPH_CLK;
    //cmu->SYS_CLK_ENABLE     = sav->SYS_CLK_ENABLE;
    cmu->ADMA_CH15_REQ      = sav->ADMA_CH15_REQ;
    cmu->REG_RAM_CFG1       = sav->REG_RAM_CFG1;
    cmu->UART_CLK           = sav->UART_CLK;
    cmu->I2C_CLK            = sav->I2C_CLK;
    cmu->MCU2SENS_MASK0     = sav->MCU2SENS_MASK0;
    cmu->MCU2SENS_MASK1     = sav->MCU2SENS_MASK1;
    cmu->WAKEUP_CLK_CFG     = sav->WAKEUP_CLK_CFG;
    cmu->TIMER1_CLK         = sav->TIMER1_CLK;
    cmu->TIMER2_CLK         = sav->TIMER2_CLK;
    cmu->SYS_DIV            = sav->SYS_DIV;
    cmu->RESERVED_0AC       = sav->RESERVED_0AC;
    cmu->MCU2BT_INTMASK0    = sav->MCU2BT_INTMASK0;
    cmu->MCU2BT_INTMASK1    = sav->MCU2BT_INTMASK1;
    cmu->ADMA_CH0_4_REQ     = sav->ADMA_CH0_4_REQ;
    cmu->ADMA_CH5_9_REQ     = sav->ADMA_CH5_9_REQ;
    cmu->ADMA_CH10_14_REQ   = sav->ADMA_CH10_14_REQ;
    cmu->GDMA_CH0_4_REQ     = sav->GDMA_CH0_4_REQ;
    cmu->GDMA_CH5_9_REQ     = sav->GDMA_CH5_9_REQ;
    cmu->GDMA_CH10_14_REQ   = sav->GDMA_CH10_14_REQ;
    cmu->GDMA_CH15_REQ      = sav->GDMA_CH15_REQ;
    cmu->MISC               = sav->MISC;
    cmu->SIMU_RES           = sav->SIMU_RES;
    cmu->MISC_0F8           = sav->MISC_0F8;
    cmu->RESERVED_0FC       = sav->RESERVED_0FC;
    cmu->DSI_CLK_ENABLE     = sav->DSI_CLK_ENABLE;
    cmu->CP_VTOR            = sav->CP_VTOR;
    cmu->I2S0_CLK           = sav->I2S0_CLK;
    cmu->I2S1_CLK           = sav->I2S1_CLK;
    cmu->REG_RAM_CFG2       = sav->REG_RAM_CFG2;
    cmu->TPORT_IRQ_LEN      = sav->TPORT_IRQ_LEN;
    cmu->TPORT_CUR_ADDR     = sav->TPORT_CUR_ADDR;
    cmu->TPORT_START        = sav->TPORT_START;
    cmu->TPORT_END          = sav->TPORT_END;
    cmu->TPORT_CTRL         = sav->TPORT_CTRL;
    cmu->XCLK_ENABLE        = sav->XCLK_ENABLE;
    cmu->XCLK_MODE          = sav->XCLK_MODE;
    cmu->XRESET_CLR         = sav->XRESET_CLR;
    cmu->LCDC_GPU_CLK       = sav->LCDC_GPU_CLK;
    cmu->OXCLK_ENABLE       = sav->OXCLK_ENABLE;
    cmu->OXCLK_MODE         = sav->OXCLK_MODE;
    cmu->OXRESET_CLR        = sav->OXRESET_CLR;
    cmu->PERIPH_CLK1        = sav->PERIPH_CLK1;
    cmu->PVT_CFG            = sav->PVT_CFG;
    cmu->PPI_CFG            = sav->PPI_CFG;
    cmu->WAKEUP_MASK3       = sav->WAKEUP_MASK3;
    cmu->WAKEUP_MASK4       = sav->WAKEUP_MASK4;
    cmu->CP2MCU_IRQ_SET     = sav->CP2MCU_IRQ_SET;
    cmu->MCU2CP_IRQ_SET     = sav->MCU2CP_IRQ_SET;
}
#endif // !ARM_CMNS

static int SRAM_TEXT_LOC hal_cmu_lpu_sleep_pd(enum HAL_CMU_LPU_SLEEP_MODE_T mode)
{
#ifndef ARM_CMNS
    uint32_t start;
    uint32_t timeout;
    uint32_t saved_hclk;
    uint32_t saved_oclk;
    uint32_t saved_top_clk;
    uint32_t saved_clk_cfg;
    bool wait_pll_locked;
#ifdef RC_CLK_ENABLE
    uint32_t timer_26m;
#endif
    struct SAVED_CMU_REGS_T cmu_regs;
#endif // !ARM_CMNS
    const uint32_t cpu_reg_cnt =
#ifdef ARM_CMSE
        70;
#else
        50;
#endif
    uint32_t cpu_regs[cpu_reg_cnt];

    NVIC_PowerDownSleep(cpu_regs, ARRAY_SIZE(cpu_regs));

#ifndef ARM_CMNS
    save_cmu_regs(&cmu_regs);

    saved_hclk = cmu_regs.HCLK_ENABLE;
    saved_oclk = cmu_regs.OCLK_ENABLE;

    saved_top_clk = aoncmu->TOP_CLK_ENABLE;
    saved_clk_cfg = cmu_regs.SYS_CLK_ENABLE;

    // Disable memory/flash clock
    cmu->OCLK_DISABLE = SYS_OCLK_FLASH | SYS_OCLK_FLASH1 | SYS_OCLK_DISPIX;
    cmu->HCLK_DISABLE = SYS_HCLK_FLASH | SYS_HCLK_FLASH1 | SYS_HCLK_LCDC;

    // Shutdown PLLs
    if (saved_top_clk & AON_CMU_PU_PLLAUD_ENABLE) {
        aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_PLLAUD_DISABLE;
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_PLLAUD_DISABLE;
    }
    if (saved_top_clk & AON_CMU_PU_PLLBB_ENABLE) {
        aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_PLLBB_DISABLE;
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_PLLBB_DISABLE;
    }
    if (saved_top_clk & AON_CMU_PU_PLLUSB_ENABLE) {
        aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_PLLUSB_DISABLE;
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_PLLUSB_DISABLE;
    }
    if (saved_top_clk & AON_CMU_PU_PLLDSI_ENABLE) {
        aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_PLLDSI_DISABLE;
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_PLLDSI_DISABLE;
    }

    // Switch system freq to 26M
    cmu->SYS_CLK_ENABLE = CMU_SEL_SLOW_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE;
    cmu->SYS_CLK_DISABLE = CMU_SEL_OSC_2_SYS_DISABLE | CMU_SEL_FAST_SYS_DISABLE | CMU_SEL_PLL_SYS_DISABLE;
    cmu->SYS_CLK_DISABLE = CMU_BYPASS_DIV_SYS_DISABLE;
    cmu->SYS_CLK_DISABLE = CMU_RSTN_DIV_SYS_DISABLE;
    // Shutdown system PLL
    if (saved_clk_cfg & CMU_PU_PLL_ENABLE) {
        cmu->SYS_CLK_DISABLE = CMU_EN_PLL_DISABLE;
        cmu->SYS_CLK_DISABLE = CMU_PU_PLL_DISABLE;
    }

#ifdef RC_CLK_ENABLE
    if (rc_enabled) {
        timer_26m = 1;
#ifdef RC_FAST_WAKEUP
        // Setup fast wakeup mask
        aoncmu->WAKEUP_FAST_INTR_MAK0 = AON_CMU_WAKEUP_FAST_INTR_MSK_31_00(0xFFFFFFFF);
        aoncmu->WAKEUP_FAST_INTR_MAK1 = AON_CMU_WAKEUP_FAST_INTR_MSK_63_32(0xFFFFFFFF);
        aoncmu->WAKEUP_FAST_INTR_MAK2 = SET_BITFIELD(aoncmu->WAKEUP_FAST_INTR_MAK2, AON_CMU_WAKEUP_FAST_INTR_MSK_88_64, 0x1FFFF);
#endif
    } else {
        timer_26m = LPU_TIMER_US(HAL_CMU_26M_READY_TIMEOUT_US);
    }
    aoncmu->CLK_SELECT = SET_BITFIELD(aoncmu->CLK_SELECT, AON_CMU_TIMER_WT24, timer_26m);
    cmu->WAKEUP_CLK_CFG = SET_BITFIELD(cmu->WAKEUP_CLK_CFG, CMU_TIMER_WT26, timer_26m);
    while ((cmu->WAKEUP_CLK_CFG & CMU_LPU_STATUS_26M) == 0);
#endif

    // Set power down wakeup bootmode
    aoncmu->BOOTMODE = (aoncmu->BOOTMODE | HAL_SW_BOOTMODE_POWER_DOWN_WAKEUP) & HAL_SW_BOOTMODE_MASK;
#endif // !ARM_CMNS

    hal_sleep_core_power_down(false);

    NVIC_PowerDownWakeup(cpu_regs, ARRAY_SIZE(cpu_regs));

#ifndef ARM_CMNS
    while ((cmu->WAKEUP_CLK_CFG & CMU_LPU_STATUS_26M) == 0);

    // Switch system freq to 26M
    cmu->SYS_CLK_ENABLE = CMU_SEL_SLOW_SYS_ENABLE |
        (saved_clk_cfg & (CMU_PU_OSCX2_ENABLE | CMU_PU_OSCX4_ENABLE));
    cmu->SYS_CLK_DISABLE = CMU_SEL_OSC_2_SYS_DISABLE;
    // System freq is 26M now and will be restored later

    hal_sys_timer_wakeup();

    if (saved_clk_cfg & CMU_PU_PLL_ENABLE) {
        cmu->SYS_CLK_ENABLE = CMU_PU_PLL_ENABLE;
        start = hal_sys_timer_get();
        timeout = HAL_CMU_PLL_LOCKED_TIMEOUT;
        while ((hal_sys_timer_get() - start) < timeout);
    } else if (saved_clk_cfg & (CMU_PU_OSCX2_ENABLE | CMU_PU_OSCX4_ENABLE)) {
        hal_sys_timer_delay_us(HAL_CMU_X4_LOCKED_TIMEOUT_US);
    }
    cmu->SYS_CLK_ENABLE = CMU_EN_PLL_ENABLE;

    // Clear power down wakeup bootmode
    aoncmu->BOOTMODE = (aoncmu->BOOTMODE & ~HAL_SW_BOOTMODE_POWER_DOWN_WAKEUP) & HAL_SW_BOOTMODE_MASK;

    // Disable memory/flash clock
    cmu->OCLK_DISABLE = SYS_OCLK_FLASH | SYS_OCLK_FLASH1 | SYS_OCLK_DISPIX;
    cmu->HCLK_DISABLE = SYS_HCLK_FLASH | SYS_HCLK_FLASH1 | SYS_HCLK_LCDC;

    // Restore PLLs
    if (saved_top_clk & (AON_CMU_PU_PLLAUD_ENABLE | AON_CMU_PU_PLLUSB_ENABLE | AON_CMU_PU_PLLBB_ENABLE | AON_CMU_PU_PLLDSI_ENABLE)) {
        wait_pll_locked = false;
        if (saved_top_clk & AON_CMU_PU_PLLAUD_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLAUD_ENABLE;
            wait_pll_locked = true;
        }
        if (saved_top_clk & AON_CMU_PU_PLLBB_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLBB_ENABLE;
            wait_pll_locked = true;
        }
        if (saved_top_clk & AON_CMU_PU_PLLUSB_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLUSB_ENABLE;
            wait_pll_locked = true;
        }
        if (saved_top_clk & AON_CMU_PU_PLLDSI_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLDSI_ENABLE;
            wait_pll_locked = true;
        }
        if (wait_pll_locked) {
            start = hal_sys_timer_get();
            timeout = HAL_CMU_PLL_LOCKED_TIMEOUT;
            while ((hal_sys_timer_get() - start) < timeout);
        }
        if (saved_top_clk & AON_CMU_EN_CLK_TOP_PLLAUD_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_PLLAUD_ENABLE;
        }
        if (saved_top_clk & AON_CMU_EN_CLK_TOP_PLLBB_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_PLLBB_ENABLE;
        }
        if (saved_top_clk & AON_CMU_EN_CLK_TOP_PLLUSB_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_PLLUSB_ENABLE;
        }
        if (saved_top_clk & AON_CMU_EN_CLK_TOP_PLLDSI_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_PLLDSI_ENABLE;
        }
    }

    // Restore system freq
    cmu->SYS_CLK_ENABLE = saved_clk_cfg &
        (CMU_RSTN_DIV_FLS0_ENABLE | CMU_RSTN_DIV_FLS1_ENABLE | CMU_RSTN_DIV_PSRAM_ENABLE |
        CMU_RSTN_DIV_DSI_ENABLE | CMU_RSTN_DIV_SYS_ENABLE);
    cmu->SYS_CLK_ENABLE = saved_clk_cfg &
        (CMU_BYPASS_DIV_FLS0_ENABLE | CMU_BYPASS_DIV_FLS1_ENABLE | CMU_BYPASS_DIV_PSRAM_ENABLE |
        CMU_BYPASS_DIV_DSI_ENABLE | CMU_BYPASS_DIV_SYS_ENABLE);
    cmu->SYS_CLK_ENABLE = saved_clk_cfg;
    cmu->SYS_CLK_DISABLE = ~saved_clk_cfg;

    if (saved_oclk & (SYS_OCLK_FLASH | SYS_OCLK_FLASH1 | SYS_OCLK_DISPIX)) {
        // Enable memory/flash clock
        cmu->HCLK_ENABLE = saved_hclk;
        cmu->OCLK_ENABLE = saved_oclk;
        // Wait until memory/flash clock ready
        hal_sys_timer_delay_us(2);
    }

#ifdef RC_FAST_WAKEUP
    if (rc_enabled) {
        // disable fast wakeup mask
        aoncmu->WAKEUP_FAST_INTR_MAK0 = AON_CMU_WAKEUP_FAST_INTR_MSK_31_00(0);
        aoncmu->WAKEUP_FAST_INTR_MAK1 = AON_CMU_WAKEUP_FAST_INTR_MSK_63_32(0);
        aoncmu->WAKEUP_FAST_INTR_MAK2 = SET_BITFIELD(aoncmu->WAKEUP_FAST_INTR_MAK2, AON_CMU_WAKEUP_FAST_INTR_MSK_88_64, 0);
     }
#endif

    restore_cmu_regs(&cmu_regs);
#endif // !ARM_CMNS

    // TODO:
    // 1) Register pm notif handler for all hardware modules, e.g., sdmmc
    // 2) Recover system timer in rt_suspend() and rt_resume()
    // 3) Dynamically select 32K sleep or power down sleep

    return 0;
}
#endif

static int SRAM_TEXT_LOC hal_cmu_lpu_sleep_normal(enum HAL_CMU_LPU_SLEEP_MODE_T mode)
{
#ifdef ARM_CMNS
    TZ_hal_sleep_deep_sleep_S();
    return 0;
#else // !ARM_CMNS
    uint32_t start;
    uint32_t timeout;
    uint32_t saved_hclk;
    uint32_t saved_oclk;
    uint32_t saved_top_clk;
    uint32_t saved_clk_cfg;
    uint32_t saved_aon_clk;
    uint32_t wakeup_cfg;
    bool pd_aud_pll;
    bool pd_bb_pll;
    bool wait_pll_locked;
#ifdef RC_CLK_ENABLE
    uint32_t timer_26m;
#endif

    pd_aud_pll = true;
    pd_bb_pll = true;

    saved_hclk = cmu->HCLK_ENABLE;
    saved_oclk = cmu->OCLK_ENABLE;
    saved_aon_clk = aoncmu->AON_CLK;
    saved_top_clk = aoncmu->TOP_CLK_ENABLE;
    saved_clk_cfg = cmu->SYS_CLK_ENABLE;

    if (mode == HAL_CMU_LPU_SLEEP_MODE_CHIP) {
        wakeup_cfg = cmu->WAKEUP_CLK_CFG;
    } else {
        wakeup_cfg = 0;
        if (pll_user_map[HAL_CMU_PLL_AUD] & (1 << HAL_CMU_PLL_USER_AUD)) {
            pd_aud_pll = false;
#ifndef ROM_BUILD
            if (sys_pll_sel == HAL_CMU_PLL_AUD) {
                aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLAUD_ENABLE | AON_CMU_EN_CLK_TOP_PLLAUD_ENABLE;
            }
#endif
        }
        if (pll_user_map[HAL_CMU_PLL_BB] & (1 << HAL_CMU_PLL_USER_AUD)) {
            pd_bb_pll = false;
#ifndef ROM_BUILD
            if (sys_pll_sel == HAL_CMU_PLL_BB) {
                aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLBB_ENABLE | AON_CMU_EN_CLK_TOP_PLLBB_ENABLE;
            }
#endif
        }
        // Avoid auto-gating OSC and OSCX2
        aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_OSCX2_ENABLE | AON_CMU_EN_CLK_TOP_OSC_ENABLE;
    }

    // Disable memory/flash clock
    cmu->OCLK_DISABLE = SYS_OCLK_FLASH | SYS_OCLK_FLASH1 | SYS_OCLK_DISPIX;
    cmu->HCLK_DISABLE = SYS_HCLK_FLASH | SYS_HCLK_FLASH1 | SYS_HCLK_LCDC;

    // Setup wakeup mask
    cmu->WAKEUP_MASK0 = NVIC->ISER[0];
    cmu->WAKEUP_MASK1 = NVIC->ISER[1];

#ifdef RC_CLK_ENABLE
    if (rc_enabled) {
        timer_26m = 1;
#ifdef RC_FAST_WAKEUP
        hal_psc_mcu_rcmode_manual_pu();
        // Setup fast wakeup mask
        aoncmu->WAKEUP_FAST_INTR_MAK0 = AON_CMU_WAKEUP_FAST_INTR_MSK_31_00(0xFFFFFFFF);
        aoncmu->WAKEUP_FAST_INTR_MAK1 = AON_CMU_WAKEUP_FAST_INTR_MSK_63_32(0xFFFFFFFF);
        aoncmu->WAKEUP_FAST_INTR_MAK2 = SET_BITFIELD(aoncmu->WAKEUP_FAST_INTR_MAK2, AON_CMU_WAKEUP_FAST_INTR_MSK_88_64, 0x1FFFF);
#endif
    } else {
        timer_26m = LPU_TIMER_US(HAL_CMU_26M_READY_TIMEOUT_US);
    }
    aoncmu->CLK_SELECT = SET_BITFIELD(aoncmu->CLK_SELECT, AON_CMU_TIMER_WT24, timer_26m);
    cmu->WAKEUP_CLK_CFG = SET_BITFIELD(cmu->WAKEUP_CLK_CFG, CMU_TIMER_WT26, timer_26m);
    while ((cmu->WAKEUP_CLK_CFG & CMU_LPU_STATUS_26M) == 0);
#endif

    if (wakeup_cfg & CMU_LPU_AUTO_SWITCH26) {
        // Enable auto memory retention
        cmu->SLEEP = (cmu->SLEEP & ~CMU_MANUAL_RAM_RETN) |
            CMU_DEEPSLEEP_EN | CMU_DEEPSLEEP_ROMRAM_EN | CMU_DEEPSLEEP_START;
    } else {
        // Disable auto memory retention
        cmu->SLEEP = (cmu->SLEEP & ~CMU_DEEPSLEEP_ROMRAM_EN) |
            CMU_DEEPSLEEP_EN | CMU_MANUAL_RAM_RETN | CMU_DEEPSLEEP_START;
    }

    // Shutdown PLLs
    if (pd_aud_pll && (saved_top_clk & AON_CMU_PU_PLLAUD_ENABLE)) {
        aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_PLLAUD_DISABLE;
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_PLLAUD_DISABLE;
    }
    if (pd_bb_pll && (saved_top_clk & AON_CMU_PU_PLLBB_ENABLE)) {
        aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_PLLBB_DISABLE;
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_PLLBB_DISABLE;
    }
    if (saved_top_clk & AON_CMU_PU_PLLUSB_ENABLE) {
        aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_PLLUSB_DISABLE;
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_PLLUSB_DISABLE;
    }
    if (saved_top_clk & AON_CMU_PU_PLLDSI_ENABLE) {
        aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_TOP_PLLDSI_DISABLE;
        aoncmu->TOP_CLK_DISABLE = AON_CMU_PU_PLLDSI_DISABLE;
    }

    if (wakeup_cfg & CMU_LPU_AUTO_SWITCHPLL) {
        // Do nothing
        // Hardware will switch system freq to 32K and shutdown PLLs automatically
    } else {
        // Switch system freq to 26M
        cmu->SYS_CLK_ENABLE = CMU_SEL_SLOW_SYS_ENABLE | CMU_SEL_OSCX2_SYS_ENABLE;
        cmu->SYS_CLK_DISABLE = CMU_SEL_OSC_2_SYS_DISABLE | CMU_SEL_FAST_SYS_DISABLE | CMU_SEL_PLL_SYS_DISABLE;
        cmu->SYS_CLK_DISABLE = CMU_BYPASS_DIV_SYS_DISABLE;
        cmu->SYS_CLK_DISABLE = CMU_RSTN_DIV_SYS_DISABLE;
        // Shutdown system PLL
        if (saved_clk_cfg & CMU_PU_PLL_ENABLE) {
            cmu->SYS_CLK_DISABLE = CMU_EN_PLL_DISABLE;
            cmu->SYS_CLK_DISABLE = CMU_PU_PLL_DISABLE;
        }
        if (wakeup_cfg & CMU_LPU_AUTO_SWITCH26) {
            // Do nothing
            // Hardware will switch system freq to 32K automatically
        } else {
            if (mode == HAL_CMU_LPU_SLEEP_MODE_CHIP) {
#ifdef ANA_26M_X4_ENABLE
                cmu->SYS_CLK_DISABLE = CMU_EN_OSCX4_DISABLE;
                cmu->SYS_CLK_DISABLE = CMU_PU_OSCX4_DISABLE;
#endif
                cmu->SYS_CLK_DISABLE = CMU_EN_OSCX2_DISABLE;
                cmu->SYS_CLK_DISABLE = CMU_PU_OSCX2_DISABLE;
            }
            // Manually switch AON_CMU clock to 32K
            aoncmu->AON_CLK = saved_aon_clk & ~AON_CMU_SEL_CLK_OSC;
            // Switch system freq to 32K
            cmu->SYS_CLK_DISABLE = CMU_SEL_OSC_4_SYS_DISABLE | CMU_SEL_SLOW_SYS_DISABLE;
        }
    }

    if (mode == HAL_CMU_LPU_SLEEP_MODE_CHIP) {
        SCB->SCR = SCB_SCR_SLEEPDEEP_Msk;
    } else {
        SCB->SCR = 0;
    }
    __DSB();
    __WFI();

    if (wakeup_cfg & CMU_LPU_AUTO_SWITCHPLL) {
        start = hal_sys_timer_get();
        timeout = HAL_CMU_26M_READY_TIMEOUT + HAL_CMU_PLL_LOCKED_TIMEOUT + HAL_CMU_LPU_EXTRA_TIMEOUT;
        while ((cmu->WAKEUP_CLK_CFG & CMU_LPU_STATUS_PLL) == 0 &&
            (hal_sys_timer_get() - start) < timeout);
        // !!! CAUTION !!!
        // Hardware will switch system freq to PLL divider and enable PLLs automatically
    } else {
        // Wait for 26M ready
        if (wakeup_cfg & CMU_LPU_AUTO_SWITCH26) {
            start = hal_sys_timer_get();
            timeout = HAL_CMU_26M_READY_TIMEOUT + HAL_CMU_LPU_EXTRA_TIMEOUT;
            while ((cmu->WAKEUP_CLK_CFG & CMU_LPU_STATUS_26M) == 0 &&
                (hal_sys_timer_get() - start) < timeout);
            // Hardware will switch system freq to 26M automatically
        } else {
            if (mode == HAL_CMU_LPU_SLEEP_MODE_CHIP) {
                timeout = HAL_CMU_26M_READY_TIMEOUT;
                hal_sys_timer_delay(timeout);
            }
            // Switch system freq to 26M
            cmu->SYS_CLK_ENABLE = CMU_SEL_SLOW_SYS_ENABLE;
            cmu->SYS_CLK_DISABLE = CMU_SEL_OSC_2_SYS_DISABLE;
            // Restore AON_CMU clock
            aoncmu->AON_CLK = saved_aon_clk;
        }
        // System freq is 26M now and will be restored later
        if (saved_clk_cfg & (CMU_PU_OSCX2_ENABLE | CMU_PU_OSCX4_ENABLE)) {
            cmu->SYS_CLK_ENABLE = (saved_clk_cfg & (CMU_PU_OSCX2_ENABLE | CMU_PU_OSCX4_ENABLE));
        }
        if (saved_clk_cfg & CMU_PU_PLL_ENABLE) {
            cmu->SYS_CLK_ENABLE = CMU_PU_PLL_ENABLE;
            start = hal_sys_timer_get();
            timeout = HAL_CMU_PLL_LOCKED_TIMEOUT;
            while ((hal_sys_timer_get() - start) < timeout);
            cmu->SYS_CLK_ENABLE = CMU_EN_PLL_ENABLE;
        } else if (saved_clk_cfg & (CMU_PU_OSCX2_ENABLE | CMU_PU_OSCX4_ENABLE)) {
            hal_sys_timer_delay_us(HAL_CMU_X4_LOCKED_TIMEOUT_US);
        }
    }

    // Restore PLLs
    if (saved_top_clk & (AON_CMU_PU_PLLAUD_ENABLE | AON_CMU_PU_PLLUSB_ENABLE | AON_CMU_PU_PLLBB_ENABLE | AON_CMU_PU_PLLDSI_ENABLE)) {
        wait_pll_locked = false;
        if (pd_aud_pll && (saved_top_clk & AON_CMU_PU_PLLAUD_ENABLE)) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLAUD_ENABLE;
            wait_pll_locked = true;
        }
        if (pd_bb_pll && (saved_top_clk & AON_CMU_PU_PLLBB_ENABLE)) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLBB_ENABLE;
            wait_pll_locked = true;
        }
        if (saved_top_clk & AON_CMU_PU_PLLUSB_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLUSB_ENABLE;
            wait_pll_locked = true;
        }
        if (saved_top_clk & AON_CMU_PU_PLLDSI_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_PU_PLLDSI_ENABLE;
            wait_pll_locked = true;
        }
        if (wait_pll_locked) {
            start = hal_sys_timer_get();
            timeout = HAL_CMU_PLL_LOCKED_TIMEOUT;
            while ((hal_sys_timer_get() - start) < timeout);
        }
        if (pd_aud_pll && (saved_top_clk & AON_CMU_EN_CLK_TOP_PLLAUD_ENABLE)) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_PLLAUD_ENABLE;
        }
        if (pd_bb_pll && (saved_top_clk & AON_CMU_EN_CLK_TOP_PLLBB_ENABLE)) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_PLLBB_ENABLE;
        }
        if (saved_top_clk & AON_CMU_EN_CLK_TOP_PLLUSB_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_PLLUSB_ENABLE;
        }
        if (saved_top_clk & AON_CMU_EN_CLK_TOP_PLLDSI_ENABLE) {
            aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_TOP_PLLDSI_ENABLE;
        }
    }

    // Restore system freq
    cmu->SYS_CLK_ENABLE = saved_clk_cfg & CMU_RSTN_DIV_SYS_ENABLE;
    cmu->SYS_CLK_ENABLE = saved_clk_cfg & CMU_BYPASS_DIV_SYS_ENABLE;
    cmu->SYS_CLK_ENABLE = saved_clk_cfg;
    cmu->SYS_CLK_DISABLE = ~saved_clk_cfg;

    if (mode != HAL_CMU_LPU_SLEEP_MODE_CHIP) {
        // Restore the original top clock settings
        aoncmu->TOP_CLK_DISABLE = ~saved_top_clk;
    }

#ifdef RC_FAST_WAKEUP
    if (rc_enabled) {
        hal_psc_mcu_rcmode_manual_pu_resume();
        // disable fast wakeup mask
        aoncmu->WAKEUP_FAST_INTR_MAK0 = AON_CMU_WAKEUP_FAST_INTR_MSK_31_00(0);
        aoncmu->WAKEUP_FAST_INTR_MAK1 = AON_CMU_WAKEUP_FAST_INTR_MSK_63_32(0);
        aoncmu->WAKEUP_FAST_INTR_MAK2 = SET_BITFIELD(aoncmu->WAKEUP_FAST_INTR_MAK2, AON_CMU_WAKEUP_FAST_INTR_MSK_88_64, 0);
    }
#endif

    if (saved_oclk & (SYS_OCLK_FLASH | SYS_OCLK_FLASH1 | SYS_OCLK_DISPIX)) {
        // Enable memory/flash clock
        cmu->HCLK_ENABLE = saved_hclk;
        cmu->OCLK_ENABLE = saved_oclk;
        // Wait until memory/flash clock ready
        hal_sys_timer_delay_us(2);
    }

    return 0;
#endif // !ARM_CMNS
}

#endif // !CHIP_ROLE_CP

int SRAM_TEXT_LOC hal_cmu_lpu_sleep(enum HAL_CMU_LPU_SLEEP_MODE_T mode)
{
#ifdef CP_INTR_RELAY
#ifdef CHIP_ROLE_CP
    return hal_cmu_lpu_sleep_cp(mode);
#else
    enum HAL_CMU_LPU_SLEEP_MODE_T cp_mode;

    cp_mode = sleep_req_slot->core & ~CP_CORE_SLEEP_VALID_FLAG;

#ifdef CORE_SLEEP_POWER_DOWN
    if (cp_mode == HAL_CMU_LPU_SLEEP_MODE_BUS_32K ||
            cp_mode == HAL_CMU_LPU_SLEEP_MODE_CPU_PD_BUS_32K) {
        {
            mode = HAL_CMU_LPU_SLEEP_MODE_BUS_32K;
        }
    } else if (cp_mode == HAL_CMU_LPU_SLEEP_MODE_SUBSYS_32K ||
            cp_mode == HAL_CMU_LPU_SLEEP_MODE_CPU_PD_SUBSYS_32K) {
        {
            mode = HAL_CMU_LPU_SLEEP_MODE_SUBSYS_32K;
        }
    }

    if (mode == HAL_CMU_LPU_SLEEP_MODE_SUBSYS_PD) {
        return hal_cmu_lpu_sleep_pd(mode);
    }
#else // !CORE_SLEEP_POWER_DOWN
    if (cp_mode == HAL_CMU_LPU_SLEEP_MODE_BUS_32K) {
        mode = HAL_CMU_LPU_SLEEP_MODE_BUS_32K;
    }
#endif // !CORE_SLEEP_POWER_DOWN
    return hal_cmu_lpu_sleep_normal(mode);
#endif
#else // !CP_INTR_RELAY
#ifdef CHIP_ROLE_CP
    return hal_cmu_lpu_sleep_cp(mode);
#else
#ifdef CORE_SLEEP_POWER_DOWN
    if (mode == HAL_CMU_LPU_SLEEP_MODE_POWER_DOWN) {
        return hal_cmu_lpu_sleep_pd(mode);
        }
#endif
    return hal_cmu_lpu_sleep_normal(mode);
#endif
#endif
}

uint32_t hal_cmu_get_aon_chip_id(void)
{
    return aoncmu->CHIP_ID;
}

uint32_t BOOT_TEXT_FLASH_LOC hal_cmu_get_aon_revision_id(void)
{
    return GET_BITFIELD(aoncmu->CHIP_ID, AON_CMU_REVISION_ID);
}

void hal_cmu_cp_subsys_enable(uint32_t sp)
{
#ifdef CP_INTR_RELAY
    sleep_req_slot->core = 0;
    sleep_req_slot->irq_mask[0] = 0;
    sleep_req_slot->irq_mask[1] = 0;
    sleep_req_slot->irq_mask[2] = 0;
    sleep_req_slot->irq_mask[3] = 0;
    sleep_req_slot->rsv[0] = 0;
    sleep_req_slot->rsv[1] = 0;
    sleep_req_slot->vector = 0;

    sleep_status_slot->core = 0;
    sleep_status_slot->irq_mask[0] = 0;
    sleep_status_slot->irq_mask[1] = 0;
    sleep_status_slot->irq_mask[2] = 0;
    sleep_status_slot->irq_mask[3] = 0;
    sleep_status_slot->rsv[0] = 0;
    sleep_status_slot->rsv[1] = 0;
    sleep_status_slot->vector = 0;

    hal_cmu_cp_wakeup_signal_clear();
    hal_cmu_cp_sleep_register();
#endif
}

void hal_cmu_cp_start_cpu(uint32_t sp, uint32_t entry)
{
    struct CORE_STARTUP_CFG_T * cp_cfg;
    uint32_t cfg_addr;

    // Use (sp - 128) as the default vector. The Address must aligned to 128-byte boundary.
    cfg_addr = (sp - (1 << 7)) & ~((1 << 7) - 1);

    aoncmu->CP_VTOR = (aoncmu->CP_VTOR & ~AON_CMU_VTOR_CORE1_MCU_MASK) | (cfg_addr & AON_CMU_VTOR_CORE1_MCU_MASK);
    aocmu_reg_update_wait();
    cp_cfg = (struct CORE_STARTUP_CFG_T *)cfg_addr;

    cp_cfg->stack = sp;
    cp_cfg->reset_hdlr = entry | 1;

#if (defined(CP_SUBSYS_TIMER0_BASE) && CP_SUBSYS_TIMER0_BASE == MCU_TIMER2_BASE) || \
        (defined(CP_SUBSYS_TIMER1_BASE) && CP_SUBSYS_TIMER1_BASE == MCU_TIMER2_BASE)
    hal_cmu_clock_enable(HAL_CMU_MOD_O_TIMER2);
    hal_cmu_clock_enable(HAL_CMU_MOD_P_TIMER2);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_TIMER2);
    hal_cmu_reset_clear(HAL_CMU_MOD_P_TIMER2);
#endif

    __DMB();
    hal_cmu_clock_enable(HAL_CMU_MOD_H_CP);
    hal_cmu_reset_clear(HAL_CMU_MOD_H_CP);
}

void hal_cmu_cp_subsys_disable(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_H_CP);
    hal_cmu_clock_disable(HAL_CMU_MOD_H_CP);

#if (defined(CP_SUBSYS_TIMER0_BASE) && CP_SUBSYS_TIMER0_BASE == MCU_TIMER2_BASE) || \
        (defined(CP_SUBSYS_TIMER1_BASE) && CP_SUBSYS_TIMER1_BASE == MCU_TIMER2_BASE)
    hal_cmu_reset_set(HAL_CMU_MOD_P_TIMER2);
    hal_cmu_reset_set(HAL_CMU_MOD_O_TIMER2);
    hal_cmu_clock_disable(HAL_CMU_MOD_P_TIMER2);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_TIMER2);
#endif
#ifdef CP_INTR_RELAY
    // Clear IPC signals
    cmu->CP2MCU_IRQ_CLR = CMU_MCU2CP_DATA_DONE_CLR | CMU_CP2MCU_DATA_IND_CLR |
                          CMU_MCU2CP_DATA1_DONE_CLR | CMU_CP2MCU_DATA1_IND_CLR |
                          CMU_MCU2CP_DATA2_DONE_CLR | CMU_CP2MCU_DATA2_IND_CLR |
                          CMU_MCU2CP_DATA3_DONE_CLR | CMU_CP2MCU_DATA3_IND_CLR;
    hal_cmu_cp_sleep_deregister();
#endif
}

void hal_cmu_cp_enable(uint32_t sp, uint32_t entry)
{
    cp_entry = entry;
    hal_cmu_cp_start_cpu(sp, (uint32_t)system_cp_reset_handler);
}

void hal_cmu_cp_disable(void)
{
    hal_cmu_cp_subsys_disable();
}

uint32_t hal_cmu_cp_get_entry_addr(void)
{
    return cp_entry;
}

uint32_t hal_cmu_get_ram_boot_addr(void)
{
    return aoncmu->WAKEUP_PC;
}

void hal_cmu_ram_cfg_sel_update(uint32_t map, enum HAL_CMU_RAM_CFG_SEL_T sel)
{
    uint32_t val;
    int i;

    val = aoncmu->RAM_CFG_SEL;
    for (i = 0; i < 9; i++) {
        if (map & (1 << i)) {
            val = (val & ~(AON_CMU_SRAM0_CFG_SEL_MASK << (2 * i))) |
                (AON_CMU_SRAM0_CFG_SEL(sel) << (2 * i));
        }
    }
    aoncmu->RAM_CFG_SEL = val;
    aocmu_reg_update_wait();
    aocmu_reg_update_wait();
}

void hal_cmu_beco_enable(void)
{
    cmu->HCLK_ENABLE = SYS_HRST_CP0;
    cmu->HRESET_CLR  = SYS_HRST_CP0;
    aocmu_reg_update_wait();
}

void hal_cmu_beco_disable(void)
{
    cmu->HRESET_SET   = SYS_HRST_CP0;
    cmu->HCLK_DISABLE = SYS_HRST_CP0;
}

void hal_cmu_cp_beco_enable(void)
{
    cmu->XCLK_ENABLE = SYS_XRST_CP1;
    cmu->XRESET_CLR  = SYS_XRST_CP1;
    aocmu_reg_update_wait();
}

void hal_cmu_cp_beco_disable(void)
{
    cmu->XRESET_SET   = SYS_XRST_CP1;
    cmu->XCLK_DISABLE = SYS_XRST_CP1;
}

#ifdef DCDC_CLOCK_CONTROL
void hal_cmu_dcdc_clock_enable(enum HAL_CMU_DCDC_CLOCK_USER_T user)
{
    if (user >= HAL_CMU_DCDC_CLOCK_USER_QTY) {
        return;
    }

    if (user == HAL_CMU_DCDC_CLOCK_USER_GPADC) {
#ifdef RC_CLK_ENABLE
        hal_cmu_pu_osc_enable(HAL_CMU_PU_OSC_USER_GPADC);
        hal_sys_timer_delay_us(HAL_CMU_OSC_STABLE_TIME);
#endif
        pmu_big_bandgap_enable(PMU_BIG_BANDGAP_USER_GPADC, true);
    }

    if (dcdc_user_map == 0) {
        aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_DCDC0_ENABLE;
    }
    dcdc_user_map |= (1 << user);
}

void hal_cmu_dcdc_clock_disable(enum HAL_CMU_DCDC_CLOCK_USER_T user)
{
    if (user >= HAL_CMU_DCDC_CLOCK_USER_QTY) {
        return;
    }

    if (dcdc_user_map) {
        dcdc_user_map &= ~(1 << user);
        if (dcdc_user_map == 0) {
            aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_DCDC0_DISABLE;
        }
    }

    if (user == HAL_CMU_DCDC_CLOCK_USER_GPADC) {
#ifdef RC_CLK_ENABLE
        hal_cmu_pu_osc_disable(HAL_CMU_PU_OSC_USER_GPADC);
#endif
        pmu_big_bandgap_enable(PMU_BIG_BANDGAP_USER_GPADC, false);
    }
}

void BOOT_TEXT_FLASH_LOC hal_cmu_boot_dcdc_clock_enable(void)
{
    aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_DCDC0_ENABLE;
}

void BOOT_TEXT_FLASH_LOC hal_cmu_boot_dcdc_clock_disable(void)
{
    aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_DCDC0_DISABLE;
}
#endif

int hal_cmu_bt_trigger_set_handler(enum HAL_CMU_BT_TRIGGER_SRC_T src, HAL_CMU_BT_TRIGGER_HANDLER_T hdlr)
{
    if (src >= HAL_CMU_BT_TRIGGER_SRC_QTY) {
        return 1;
    }

    bt_trig_hdlr[src] = hdlr;
    return 0;
}

static void hal_cmu_bt_trigger_irq_handler(void)
{
    for (uint32_t i = 0; i < HAL_CMU_BT_TRIGGER_SRC_QTY; i++) {
        if (cmu->ISIRQ_SET & (CMU_BT_PLAYTIME_STAMP_INTR_MSK << i)) {
            cmu->ISIRQ_CLR = (CMU_BT_PLAYTIME_STAMP_INTR_CLR << i);
            if (bt_trig_hdlr[i]) {
                bt_trig_hdlr[i]((enum HAL_CMU_BT_TRIGGER_SRC_T)i);
            }
        }
    }
}

int hal_cmu_bt_trigger_enable(enum HAL_CMU_BT_TRIGGER_SRC_T src)
{
    uint32_t lock;
    uint32_t val;
    uint32_t i;

    if (src >= HAL_CMU_BT_TRIGGER_SRC_QTY) {
        return 1;
    }

    lock = int_lock();
    cmu->ISIRQ_CLR = (CMU_BT_PLAYTIME_STAMP_INTR_CLR << src);
    val = cmu->PERIPH_CLK;
    cmu->PERIPH_CLK = val | (CMU_BT_PLAYTIME_STAMP_MASK << src);
    for (i = 0; i < HAL_CMU_BT_TRIGGER_SRC_QTY; i++) {
        if (val & (CMU_BT_PLAYTIME_STAMP_MASK << i)) {
            break;
        }
    }
    if (i >= HAL_CMU_BT_TRIGGER_SRC_QTY) {
        NVIC_SetVector(BT_STAMP_IRQn, (uint32_t)hal_cmu_bt_trigger_irq_handler);
        NVIC_SetPriority(BT_STAMP_IRQn, IRQ_PRIORITY_NORMAL);
        NVIC_ClearPendingIRQ(BT_STAMP_IRQn);
        NVIC_EnableIRQ(BT_STAMP_IRQn);
    }
    int_unlock(lock);

    return 0;
}

int hal_cmu_bt_trigger_disable(enum HAL_CMU_BT_TRIGGER_SRC_T src)
{
    uint32_t lock;
    uint32_t val;
    uint32_t i;

    if (src >= HAL_CMU_BT_TRIGGER_SRC_QTY) {
        return 1;
    }

    lock = int_lock();
    val = cmu->PERIPH_CLK;
    val &= ~(CMU_BT_PLAYTIME_STAMP_MASK << src);
    cmu->PERIPH_CLK = val;
    for (i = 0; i < HAL_CMU_BT_TRIGGER_SRC_QTY; i++) {
        if (val & (CMU_BT_PLAYTIME_STAMP_MASK << i)) {
            break;
        }
    }
    if (i >= HAL_CMU_BT_TRIGGER_SRC_QTY) {
        NVIC_DisableIRQ(BT_STAMP_IRQn);
    }
    int_unlock(lock);

    return 0;
}

void BOOT_TEXT_FLASH_LOC hal_cmu_ispi_access_init(void)
{
    aoncmu->AON_CLK |= AON_CMU_EN_CLK_SPI_ARB;
}

uint32_t hal_cmu_cpudump_get_last_pc_addr(void)
{
    uint32_t addr = DUMPPC_TOTAL_NUM;
    aocmu_reg_update_wait();
    if(aoncmu->MCU_STROE_INFO & AON_CMU_MCU_STORE_READY)
        addr = GET_BITFIELD(aoncmu->MCU_STROE_INFO, AON_CMU_MCU_STORE_PC_ADDR);
    return addr;
}

static void hal_cmu_disppre_hclk_enable(bool ena)
{
    return;
    static int hcount = 0;
    uint32_t lock;
    lock = int_lock();
    if (ena) {
        hcount += 1;
        if (hcount == 1) {
            hal_cmu_clock_enable(HAL_CMU_MOD_H_DISPPRE);
        }
    } else {
        hcount = hcount > 0 ? hcount - 1: 0;
    }
    if (hcount == 0) {
        hal_cmu_clock_disable(HAL_CMU_MOD_H_DISPPRE);
    }
    int_unlock(lock);
}

void hal_cmu_gpu_set_mhz(uint32_t freqmhz)
{
    if (freqmhz == 24) {
        cmu->LCDC_GPU_CLK &= ~(CMU_SEL_FAST_GPU | CMU_SEL_OSCX2_GPU | CMU_SEL_PLL_GPU);
        cmu->LCDC_GPU_CLK |= CMU_SEL_SLOW_GPU;
    } else if (freqmhz == 48) {
        cmu->LCDC_GPU_CLK &= ~(CMU_SEL_SLOW_GPU | CMU_SEL_PLL_GPU);
        cmu->LCDC_GPU_CLK |= CMU_SEL_FAST_GPU | CMU_SEL_OSCX2_GPU;
    } else if (freqmhz == 96) {
        cmu->LCDC_GPU_CLK &= ~(CMU_SEL_SLOW_GPU | CMU_SEL_OSCX2_GPU | CMU_SEL_PLL_GPU);
        cmu->LCDC_GPU_CLK |= CMU_SEL_FAST_GPU;
    } else if (freqmhz > 0) {
        uint8_t div = (200 + freqmhz - 1) / freqmhz;

        hal_cmu_pll_enable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_GPU);

        cmu->LCDC_GPU_CLK &= ~(CMU_SEL_SLOW_GPU | CMU_SEL_FAST_GPU | CMU_SEL_OSCX2_GPU);

        if (div < 2) {
            cmu->LCDC_GPU_CLK &= ~(CMU_RSTN_DIV_GPU);
            cmu->LCDC_GPU_CLK |= (CMU_SEL_PLL_GPU | CMU_BYPASS_DIV_GPU);
        } else {
            div -= 2;
            if (div > 3)
                div = 3;
            cmu->LCDC_GPU_CLK &= ~(CMU_BYPASS_DIV_GPU | CMU_CFG_DIV_GPU_MASK);
            cmu->LCDC_GPU_CLK |= (CMU_SEL_PLL_GPU | CMU_CFG_DIV_GPU(div) | CMU_RSTN_DIV_GPU);
        }
    }

    if (!(cmu->LCDC_GPU_CLK & CMU_SEL_PLL_GPU))
        hal_cmu_pll_disable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_GPU);
}

void hal_cmu_gpu_clock_enable(void)
{
    uint32_t freqmhz = 0;
    hal_cmu_gpu_set_mhz(freqmhz);

    hal_cmu_disppre_hclk_enable(true);

    hal_cmu_clock_enable(HAL_CMU_MOD_H_GPU);
    hal_cmu_clock_enable(HAL_CMU_MOD_X_GPU);
    hal_cmu_clock_enable(HAL_CMU_MOD_O_GPU);

    hal_cmu_reset_set(HAL_CMU_MOD_H_GPU);
    hal_sys_timer_delay(1);
    hal_cmu_reset_clear(HAL_CMU_MOD_H_GPU);

    hal_cmu_reset_set(HAL_CMU_MOD_X_GPU);
    hal_sys_timer_delay(1);
    hal_cmu_reset_clear(HAL_CMU_MOD_X_GPU);

    hal_cmu_reset_set(HAL_CMU_MOD_O_GPU);
    hal_sys_timer_delay(2);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_GPU);
}

void hal_cmu_gpu_clock_disable(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_H_GPU);
    hal_cmu_reset_set(HAL_CMU_MOD_X_GPU);
    hal_cmu_reset_set(HAL_CMU_MOD_O_GPU);

    hal_cmu_disppre_hclk_enable(false);
    hal_cmu_clock_disable(HAL_CMU_MOD_H_GPU);
    hal_cmu_clock_disable(HAL_CMU_MOD_X_GPU);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_GPU);
    hal_cmu_pll_disable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_GPU);
}

void hal_cmu_gpu_wakeup(void)
{
    hal_cmu_disppre_hclk_enable(true);
    hal_cmu_clock_enable(HAL_CMU_MOD_H_GPU);
    hal_cmu_clock_enable(HAL_CMU_MOD_X_GPU);
    hal_cmu_clock_enable(HAL_CMU_MOD_O_GPU);
}

void hal_cmu_gpu_sleep(void)
{
    hal_cmu_disppre_hclk_enable(false);
    hal_cmu_clock_disable(HAL_CMU_MOD_H_GPU);
    hal_cmu_clock_disable(HAL_CMU_MOD_X_GPU);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_GPU);
}

#define LCDC_QSPI_PLL_MHZ        200
#define LCDC_QSPI_PLL_DIV(freq) \
        ((freq == 0) ? 0xff : ((LCDC_QSPI_PLL_MHZ + freq - 1) / freq - 2))

uint32_t hal_cmu_lcdc_get_pixmhz(void)
{
    uint32_t enable = cmu->DSI_CLK_ENABLE;

    if (enable & CMU_SEL_PLL_PIX_ENABLE) {
        if (enable & CMU_BYPASS_DIV_PIX_ENABLE)
            return LCDC_QSPI_PLL_MHZ;

        uint32_t div = GET_BITFIELD(cmu->I2S1_CLK, CMU_CFG_DIV_PIX) + 2;
        uint32_t freq = LCDC_QSPI_PLL_MHZ / div;
        if (LCDC_QSPI_PLL_MHZ % div)
            freq++;
        return freq;
    } else if (enable & CMU_SEL_OSCX4_PIX_ENABLE) {
        return 96;
    } else if (enable & CMU_SEL_OSCX2_PIX_ENABLE) {
        return 48;
    } else {
        return 24;
    }
}

int hal_cmu_lcdc_set_pixmhz(uint32_t freqmhz)
{
    uint32_t enable = cmu->DSI_CLK_ENABLE;
    uint32_t disable = cmu->DSI_CLK_DISABLE;

    enable &= ~(CMU_SEL_PLL_PIX_ENABLE | CMU_RSTN_DIV_PIX_ENABLE |
               CMU_BYPASS_DIV_PIX_ENABLE | CMU_SEL_OSCX4_PIX_ENABLE |
               CMU_SEL_OSCX2_PIX_ENABLE);
    disable |= (CMU_SEL_PLL_PIX_DISABLE | CMU_RSTN_DIV_PIX_DISABLE |
               CMU_BYPASS_DIV_PIX_DISABLE | CMU_SEL_OSCX4_PIX_DISABLE |
               CMU_SEL_OSCX2_PIX_DISABLE);

    if (freqmhz >= 24 && freqmhz <= 25) {
        /* OSCX1 */
    } else if (freqmhz >= 48 && freqmhz <= 50) {
        /* OSCX2 */
        disable &= ~CMU_SEL_OSCX2_PIX_DISABLE;
        enable |= CMU_SEL_OSCX2_PIX_ENABLE;
    } else if (freqmhz >= 96 && freqmhz <= 104) {
        /* OSCX4 */
        disable &= ~CMU_SEL_OSCX4_PIX_DISABLE;
        enable |= CMU_SEL_OSCX4_PIX_ENABLE;
    } else {
        /* PLL */
        hal_cmu_pll_enable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_LCDC);

        if (freqmhz >= LCDC_QSPI_PLL_MHZ) { /* bypass */
            disable &= ~(CMU_SEL_PLL_PIX_DISABLE | CMU_BYPASS_DIV_PIX_DISABLE);
            enable |= CMU_SEL_PLL_PIX_ENABLE | CMU_BYPASS_DIV_PIX_ENABLE;
        } else { /* with divider */
            uint32_t lock;
            uint32_t div = LCDC_QSPI_PLL_DIV(freqmhz);

            if (div > 15)
                goto error;

            lock = int_lock();
            cmu->I2S1_CLK = SET_BITFIELD(cmu->I2S1_CLK, CMU_CFG_DIV_PIX, div);
            int_unlock(lock);

            disable &= ~(CMU_SEL_PLL_PIX_DISABLE | CMU_RSTN_DIV_PIX_DISABLE);
            enable |= CMU_SEL_PLL_PIX_ENABLE | CMU_RSTN_DIV_PIX_ENABLE;
        }
    }

    cmu->DSI_CLK_DISABLE = disable;
    cmu->DSI_CLK_ENABLE = enable;

    if (disable & CMU_SEL_PLL_PIX_DISABLE)
        hal_cmu_pll_disable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_LCDC);

    g_pixmhz = hal_cmu_lcdc_get_pixmhz();
    return 0;

error:
    cmu->DSI_CLK_DISABLE = (CMU_SEL_PLL_PIX_DISABLE | CMU_RSTN_DIV_PIX_DISABLE |
                            CMU_BYPASS_DIV_PIX_DISABLE | CMU_SEL_OSCX4_PIX_DISABLE |
                            CMU_SEL_OSCX2_PIX_DISABLE);
    return -1;
}

uint32_t hal_cmu_lcdc_get_qspimhz(void)
{
    uint32_t enable = cmu->DSI_CLK_ENABLE;

    if (enable & CMU_SEL_PLL_DISQSPI_ENABLE) {
        if (enable & CMU_BYPASS_DIV_DISQSPI_ENABLE)
            return LCDC_QSPI_PLL_MHZ;

        uint32_t div = GET_BITFIELD(cmu->PERIPH_CLK1, CMU_CFG_DIV_DISQSPI) + 2;
        uint32_t freq = LCDC_QSPI_PLL_MHZ / div;
        if (LCDC_QSPI_PLL_MHZ % div)
            freq++;
        return freq;
    } else if (enable & CMU_SEL_OSCX4_DISQSPI_ENABLE) {
        return 96;
    } else if (enable & CMU_SEL_OSCX2_DISQSPI_ENABLE) {
        return 48;
    } else {
        return 24;
    }
}

int hal_cmu_lcdc_set_qspimhz(uint32_t freqmhz)
{
    uint32_t enable = cmu->DSI_CLK_ENABLE;
    uint32_t disable = cmu->DSI_CLK_DISABLE;

    enable &= ~(CMU_BYPASS_DIV_DISQSPI_ENABLE | CMU_SEL_PLL_DISQSPI_ENABLE |
                CMU_RSTN_DIV_DISQSPI_ENABLE | CMU_SEL_OSCX2_DISQSPI_ENABLE |
                CMU_SEL_OSCX4_DISQSPI_ENABLE);
    disable |= (CMU_BYPASS_DIV_DISQSPI_DISABLE | CMU_SEL_PLL_DISQSPI_DISABLE |
                CMU_RSTN_DIV_DISQSPI_DISABLE | CMU_SEL_OSCX2_DISQSPI_DISABLE |
                CMU_SEL_OSCX4_DISQSPI_DISABLE);

    if (freqmhz >= 24 && freqmhz <= 25) {
        /* OSCX1 */
    } else if (freqmhz >= 48 && freqmhz <= 50) {
        /* OSCX2 */
        disable &= ~CMU_SEL_OSCX2_DISQSPI_DISABLE;
        enable |= CMU_SEL_OSCX2_DISQSPI_ENABLE;
    } else if (freqmhz >= 96 && freqmhz <= 104) {
        /* OSCX4 */
        disable &= ~CMU_SEL_OSCX4_DISQSPI_DISABLE;
        enable |= CMU_SEL_OSCX4_DISQSPI_ENABLE;
    } else {
        /* PLL */
        hal_cmu_pll_enable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_QSPI);

        if (freqmhz >= LCDC_QSPI_PLL_MHZ) { /* bypass */
            disable &= ~(CMU_SEL_PLL_DISQSPI_DISABLE | CMU_BYPASS_DIV_DISQSPI_DISABLE);
            enable |= CMU_SEL_PLL_DISQSPI_ENABLE | CMU_BYPASS_DIV_DISQSPI_ENABLE;
        } else { /* with divider */
            uint32_t lock;
            uint32_t div = LCDC_QSPI_PLL_DIV(freqmhz);

            if (div > 15)
                goto error;

            lock = int_lock();
            cmu->PERIPH_CLK1 = SET_BITFIELD(cmu->PERIPH_CLK1, CMU_CFG_DIV_DISQSPI, div);
            int_unlock(lock);

            disable &= ~(CMU_SEL_PLL_DISQSPI_DISABLE | CMU_RSTN_DIV_DISQSPI_DISABLE);
            enable |= CMU_SEL_PLL_DISQSPI_ENABLE | CMU_RSTN_DIV_DISQSPI_ENABLE;
        }
    }

    cmu->DSI_CLK_DISABLE = disable;
    cmu->DSI_CLK_ENABLE = enable;

    if (disable & CMU_SEL_PLL_DISQSPI_DISABLE)
        hal_cmu_pll_disable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_QSPI);

    g_qspimhz = hal_cmu_lcdc_get_qspimhz();
    return 0;

error:
    cmu->DSI_CLK_DISABLE = (CMU_BYPASS_DIV_DISQSPI_DISABLE | CMU_SEL_PLL_DISQSPI_DISABLE |
                            CMU_RSTN_DIV_DISQSPI_DISABLE | CMU_SEL_OSCX2_DISQSPI_DISABLE |
                            CMU_SEL_OSCX4_DISQSPI_DISABLE);
    return -1;
}

static void hal_cmu_lcdc_clksrc_enable(uint16_t pixmhz)
{
    hal_cmu_lcdc_set_pixmhz(pixmhz);
}

static void hal_cmu_lcdc_clksrc_disable(void)
{
    uint32_t enable = cmu->DSI_CLK_ENABLE;

    cmu->DSI_CLK_DISABLE = CMU_SEL_PLL_PIX_DISABLE | CMU_RSTN_DIV_PIX_DISABLE |
                           CMU_BYPASS_DIV_PIX_DISABLE | CMU_SEL_OSCX4_PIX_DISABLE |
                           CMU_SEL_OSCX2_PIX_DISABLE;

    if (enable & CMU_SEL_PLL_PIX_ENABLE)
        hal_cmu_pll_disable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_LCDC);
}

static void hal_cmu_lcdc_qspi_clksrc_enable(uint16_t qspimhz)
{
    hal_cmu_lcdc_set_qspimhz(qspimhz);
}

static void hal_cmu_lcdc_qspi_clksrc_disable(void)
{
    uint32_t enable = cmu->DSI_CLK_ENABLE;

    cmu->DSI_CLK_DISABLE = CMU_BYPASS_DIV_DISQSPI_DISABLE | CMU_SEL_PLL_DISQSPI_DISABLE |
                           CMU_RSTN_DIV_DISQSPI_DISABLE | CMU_SEL_OSCX2_DISQSPI_DISABLE |
                           CMU_SEL_OSCX4_DISQSPI_DISABLE;

    if (enable & CMU_SEL_PLL_DISQSPI_ENABLE)
        hal_cmu_pll_disable(HAL_CMU_PLL_BB, HAL_CMU_PLL_USER_QSPI);
}

void hal_cmu_lcdc_sleep(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_X_DISPB);
    hal_cmu_reset_set(HAL_CMU_MOD_Q_DIS_PN);
    hal_cmu_reset_set(HAL_CMU_MOD_Q_DIS_TV);
    hal_cmu_disppre_hclk_enable(false);
    hal_cmu_clock_disable(HAL_CMU_MOD_H_DISP);
    hal_cmu_clock_disable(HAL_CMU_MOD_X_DISP);
    hal_cmu_clock_disable(HAL_CMU_MOD_Q_LCDC_P);
    hal_cmu_clock_disable(HAL_CMU_MOD_Q_DIS_PN);
    hal_cmu_clock_disable(HAL_CMU_MOD_Q_DIS_TV);
    hal_cmu_clock_disable(HAL_CMU_MOD_Q_DIS_PIX);
    hal_cmu_lcdc_clksrc_disable();
}

void hal_cmu_lcdc_wakeup(void)
{
    hal_cmu_lcdc_clksrc_enable(g_pixmhz);
    hal_cmu_disppre_hclk_enable(true);
    hal_cmu_clock_enable(HAL_CMU_MOD_H_DISP);
    hal_cmu_clock_enable(HAL_CMU_MOD_X_DISP);
    hal_cmu_clock_enable(HAL_CMU_MOD_Q_LCDC_P);
    hal_cmu_clock_enable(HAL_CMU_MOD_Q_DIS_PN);
    hal_cmu_clock_enable(HAL_CMU_MOD_Q_DIS_TV);
    hal_cmu_clock_enable(HAL_CMU_MOD_Q_DIS_PIX);
    hal_cmu_clock_enable(HAL_CMU_MOD_X_DISPB);
    hal_cmu_reset_clear(HAL_CMU_MOD_X_DISPB);
    hal_cmu_reset_clear(HAL_CMU_MOD_Q_DIS_PN);
    hal_cmu_reset_clear(HAL_CMU_MOD_Q_DIS_TV);
}

void hal_cmu_lcdc_clock_enable(uint32_t pixmhz)
{
    hal_cmu_lcdc_clksrc_enable(pixmhz);
    hal_psc_display_enable(HAL_PSC_DISPLAY_MOD_LCDC);
    hal_cmu_disppre_hclk_enable(true);

    hal_cmu_clock_enable(HAL_CMU_MOD_O_LCDC_P);
    hal_cmu_clock_enable(HAL_CMU_MOD_X_LCDC);
    hal_cmu_clock_enable(HAL_CMU_MOD_H_LCDC);
    hal_cmu_clock_enable(HAL_CMU_MOD_X_MISC);
    hal_cmu_clock_enable(HAL_CMU_MOD_O_2DPNTV);
    hal_cmu_clock_enable(HAL_CMU_MOD_O_DISPN);
    hal_cmu_clock_enable(HAL_CMU_MOD_O_DISTV);
    hal_cmu_clock_enable(HAL_CMU_MOD_O_DISPIX);
    //hal_cmu_clock_enable(HAL_CMU_MOD_P_DIS);

    hal_cmu_reset_set(HAL_CMU_MOD_O_2DPNTV);
    hal_sys_timer_delay(1);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_2DPNTV);

    hal_cmu_reset_set(HAL_CMU_MOD_X_MISC);
    hal_sys_timer_delay(1);
    hal_cmu_reset_clear(HAL_CMU_MOD_X_MISC);

    hal_cmu_reset_set(HAL_CMU_MOD_X_AHB2);
    hal_sys_timer_delay(1);
    hal_cmu_reset_clear(HAL_CMU_MOD_X_AHB2);

    hal_cmu_reset_set(HAL_CMU_MOD_H_LCDC);
    hal_sys_timer_delay(1);
    hal_cmu_reset_clear(HAL_CMU_MOD_H_LCDC);

    hal_cmu_reset_set(HAL_CMU_MOD_X_LCDC);
    hal_sys_timer_delay(1);
    hal_cmu_reset_clear(HAL_CMU_MOD_X_LCDC);

    //hal_cmu_reset_set(HAL_CMU_MOD_P_DIS);
    //hal_sys_timer_delay(1);
    //hal_cmu_reset_clear(HAL_CMU_MOD_P_DIS);

    hal_cmu_reset_set(HAL_CMU_MOD_O_DISPN);
    hal_cmu_reset_set(HAL_CMU_MOD_O_DISTV);
    hal_sys_timer_delay(1);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_DISPN);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_DISTV);
}

void hal_cmu_lcdc_clock_disable(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_O_2DPNTV);
    hal_cmu_reset_set(HAL_CMU_MOD_X_MISC);
    hal_cmu_reset_set(HAL_CMU_MOD_H_LCDC);
    hal_cmu_reset_set(HAL_CMU_MOD_X_LCDC);
    //hal_cmu_reset_set(HAL_CMU_MOD_P_DIS);
    hal_cmu_reset_set(HAL_CMU_MOD_O_DISPN);
    hal_cmu_reset_set(HAL_CMU_MOD_O_DISTV);

    hal_cmu_disppre_hclk_enable(false);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_LCDC_P);
    hal_cmu_clock_disable(HAL_CMU_MOD_X_LCDC);
    hal_cmu_clock_disable(HAL_CMU_MOD_H_LCDC);
    hal_cmu_clock_disable(HAL_CMU_MOD_X_MISC);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_2DPNTV);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_DISPN);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_DISTV);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_DISPIX);
    //hal_cmu_clock_disable(HAL_CMU_MOD_P_DIS);
    hal_cmu_lcdc_clksrc_disable();
    hal_psc_display_disable(HAL_PSC_DISPLAY_MOD_LCDC);
}

void hal_cmu_lcdc_qspi_clock_enable(uint32_t freqmhz)
{
    hal_cmu_lcdc_qspi_clksrc_enable(freqmhz);
    hal_psc_display_enable(HAL_PSC_DISPLAY_MOD_QSPI);

    hal_cmu_clock_enable(HAL_CMU_MOD_OX_DISQSPI);

    hal_cmu_reset_clear(HAL_CMU_MOD_O_LCDC_P);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_DISPIX);
    hal_cmu_reset_clear(HAL_CMU_MOD_OX_DISQSPI);
}

void hal_cmu_lcdc_qspi_clock_disable(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_O_LCDC_P);
    hal_cmu_reset_set(HAL_CMU_MOD_O_DISPIX);
    hal_cmu_reset_set(HAL_CMU_MOD_OX_DISQSPI);

    hal_cmu_clock_disable(HAL_CMU_MOD_OX_DISQSPI);
    hal_cmu_lcdc_qspi_clksrc_disable();
    hal_psc_display_disable(HAL_PSC_DISPLAY_MOD_QSPI);
}

void hal_cmu_lcdc_qspi_sleep(void)
{
    hal_cmu_clock_disable(HAL_CMU_MOD_OX_DISQSPI);
    hal_cmu_lcdc_qspi_clksrc_disable();
}

void hal_cmu_lcdc_qspi_wakeup(void)
{
    hal_cmu_lcdc_qspi_clksrc_enable(g_qspimhz);
    hal_cmu_clock_enable(HAL_CMU_MOD_OX_DISQSPI);
}

uint16_t BOOT_TEXT_FLASH_LOC hal_cmu_get_oscx4_locked_time_us(void)
{
    return HAL_CMU_X4_LOCKED_TIMEOUT_US;
}

void hal_cmu_bt_sys_set_freq(enum HAL_CMU_FREQ_T freq)
{
}

void hal_cmu_bt_sys_clock_force_on(void)
{
    uint32_t lock;

    lock = int_lock();
    aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_BT_CLK_SYS_ENABLE;
    int_unlock(lock);
    aocmu_reg_update_wait();
}

void hal_cmu_bt_sys_clock_auto(void)
{
    uint32_t lock;

    lock = int_lock();
    aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_BT_CLK_SYS_DISABLE;
    int_unlock(lock);
}

BOOT_TEXT_FLASH_LOC
void hal_cmu_btc_ram_cfg(void)
{
#if (BTC_ROM_RAM_SIZE > 0)
    uint32_t ram_map, shr_map;
    uint32_t cnt;
    uint32_t start, end;

    start = BTC_ROM_RAM_BASE - BTC_MIN_ROM_RAM_BASE;
    end = start + BTC_ROM_RAM_SIZE;
    cnt = (end - start) / SHR_RAM_BLK_SIZE;
    shr_map = 8 - (1 << (3 - cnt));
    ram_map = 0x70 & (shr_map << 4);

    hal_cmu_ram_cfg_sel_update(ram_map, HAL_CMU_RAM_CFG_SEL_BT);
    hal_psc_shr_ram_config(shr_map, HAL_PSC_SHR_RAM_SLEEP_PU);
#endif
    hal_cmu_bt_sys_clock_auto();
}

void hal_cmu_bt_clock_enable(void)
{
    aoncmu->CLK_OUT |= AON_CMU_PU_OSC_BT_EN;
    aocmu_reg_update_wait();
    aoncmu->OCLK_ENABLE = AON_CMU_MANUAL_OCLK_ENABLE(AON_OCLK_BTAON);
    aocmu_reg_update_wait();
    aoncmu->TOP_CLK_ENABLE = AON_CMU_EN_CLK_32K_BT_ENABLE;
    aocmu_reg_update_wait();
}

void hal_cmu_bt_clock_disable(void)
{
    aoncmu->CLK_OUT &= ~AON_CMU_PU_OSC_BT_EN;
    aoncmu->OCLK_DISABLE = AON_CMU_MANUAL_OCLK_DISABLE(AON_OCLK_BTAON);
    aoncmu->TOP_CLK_DISABLE = AON_CMU_EN_CLK_32K_BT_DISABLE;
}

void hal_cmu_bt_reset_set(void)
{
    uint32_t lock;

    lock = int_lock();
    aoncmu->ORESET_SET = AON_CMU_ORESETN_SET(AON_ORST_BTAON);
    aoncmu->GBL_RESET_SET = AON_CMU_SOFT_RSTN_BT_SET | AON_CMU_SOFT_RSTN_BTCPU_SET;
#ifdef __BT_RAMRUN_NEW__
    aoncmu->RESERVED_03C |= AON_CMU_BT_RAMRUN_RAM_PG_AUTO;
#endif
    int_unlock(lock);
}

void hal_cmu_bt_reset_clear(void)
{
    uint32_t lock;

    lock = int_lock();
#ifdef NO_BT_RAM_BLK_RETENTION
    // Disable btc auto ram retention
    aoncmu->RAM_LP_TIMER &= ~(AON_CMU_PG_AUTO_EN_BT_REG);
    aoncmu->RESERVED_03C &= ~(AON_CMU_BT_RAM_BLK_PG_AUTO_SHIFT|AON_CMU_BT_EM_BLK_PG_AUTO_SHIFT);

    //btc ram osc pu = 1/0, ret1 = 1, ret2 = 1, pgen = 0
    aoncmu->RAM3_CFG0 |= AON_CMU_BT_RAM_RET1N0 | AON_CMU_BT_RAM_RET2N0;
    aoncmu->RAM3_CFG0 &= ~AON_CMU_BT_RAM_PGEN0;
    aoncmu->RAM3_CFG1 |= AON_CMU_BT_RAM_RET1N0 | AON_CMU_BT_RAM_RET2N0;
    aoncmu->RAM3_CFG1 &= ~AON_CMU_BT_RAM_PGEN0;

    //btc em osc pu = 1/0, ret1 = 1, ret2 = 1, pgen = 0
    aoncmu->RAM4_CFG |= AON_CMU_BT_EM_RET1N0 | AON_CMU_BT_EM_RET2N0 | AON_CMU_BT_EM_RET1N1;
    aoncmu->RAM3_CFG1 |= AON_CMU_BT_EM_RET2N1;
    aoncmu->RAM4_CFG  &= ~(AON_CMU_BT_EM_PGEN0 | AON_CMU_BT_EM_PGEN1);

    //btc phy ram osc pu = 1/0, ret1 = 1, ret2 = 1, pgen = 0
    aoncmu->BTPHY_CFG |= AON_CMU_BTPHY_RET1N0 | AON_CMU_BTPHY_RET2N0 | AON_CMU_BTPHY_RET1N1 | AON_CMU_BTPHY_RET2N1;
    aoncmu->BTPHY_CFG  &= ~ (AON_CMU_BTPHY_PGEN0 | AON_CMU_BTPHY_PGEN1);
#else
    // Enable btc auto ram retention
    aoncmu->RAM_LP_TIMER |= AON_CMU_PG_AUTO_EN_BT_REG;
    aoncmu->RESERVED_03C |= (AON_CMU_BT_RAM_BLK_PG_AUTO_SHIFT|AON_CMU_BT_EM_BLK_PG_AUTO_SHIFT);
#endif
    aoncmu->BTPHY_CFG |= AON_CMU_SRAM_BTPHY_AUTO_EN_MODES;

#ifdef __BT_RAMRUN_NEW__
    aoncmu->RESERVED_03C &= ~AON_CMU_BT_RAMRUN_RAM_PG_AUTO;
    aoncmu->RAM2_CFG0 = (aoncmu->RAM2_CFG0 & ~ AON_CMU_RAM2_PGEN0(0xF << 5)) | AON_CMU_RAM2_RET1N0(0xF << 5);
#endif
    int_unlock(lock);

    aoncmu->ORESET_CLR = AON_CMU_ORESETN_CLR(AON_ORST_BTAON);
    aocmu_reg_update_wait();
    aoncmu->GBL_RESET_CLR = AON_CMU_SOFT_RSTN_BT_CLR | AON_CMU_SOFT_RSTN_BTCPU_CLR;
    aocmu_reg_update_wait();
}

void hal_cmu_bt_module_init(void)
{
#ifdef BT_LOG_POWEROFF
    if ((LPU_TIMER_US(BT_CMU_OSC_READY_TIMEOUT_US) - BT_RESERVED_LPO_CNT) < BT_ADDITIONAL_LPO_CNT) {
        aoncmu->BTPHY_CFG = SET_BITFIELD(aoncmu->BTPHY_CFG, AON_CMU_TIMER_WT24_BT, BT_ADDITIONAL_LPO_CNT);
    } else {
        aoncmu->BTPHY_CFG = SET_BITFIELD(aoncmu->BTPHY_CFG, AON_CMU_TIMER_WT24_BT, (LPU_TIMER_US(BT_CMU_OSC_READY_TIMEOUT_US) - BT_RESERVED_LPO_CNT));
    }
    aoncmu->CLK_OUT |= AON_CMU_OSC_READY_MODE_BT|AON_CMU_TIMER_WT24_EN_BT;
#endif
}

void BOOT_TEXT_SRAM_LOC hal_cmu_rc_2m_clock_enable(void)
{
    aoncmu->BTPHY_CFG |= AON_CMU_REG_2M_TURN_ON_EN;
    aocmu_reg_update_wait();
    aoncmu->BTPHY_CFG |= AON_CMU_REG_SEL_RC_DIV_32K;
    aocmu_reg_update_wait();
}

void BOOT_TEXT_SRAM_LOC hal_cmu_rc_2m_clock_disable(void)
{
    aoncmu->BTPHY_CFG &= ~AON_CMU_REG_SEL_RC_DIV_32K;
    aocmu_reg_update_wait();
    aoncmu->BTPHY_CFG &= ~AON_CMU_REG_2M_TURN_ON_EN;
    aocmu_reg_update_wait();
}

void hal_cmu_bt_sys_reset_clear(void)
{
    aoncmu->RESET_CLR = AON_CMU_ORESETN_CLR(AON_ORST_BTAON);
    aocmu_reg_update_wait();
    aoncmu->GBL_RESET_CLR = AON_CMU_SOFT_RSTN_BT_CLR;
    aocmu_reg_update_wait();
}

void hal_cmu_bt_cpu_reset_clear(void)
{
    aoncmu->GBL_RESET_CLR = AON_CMU_SOFT_RSTN_BTCPU_CLR;
    aocmu_reg_update_wait();
}

void hal_cmu_btc_start_cpu(uint32_t sp, uint32_t entry)
{
    volatile struct CORE_STARTUP_CFG_T *core_cfg;
    uint32_t cfg_addr;

    // Use (sp - 128) as the default vector. The Address must aligned to 128-byte boundary.
    cfg_addr = (sp - (1 << 7)) & ~((1 << 7) - 1);

    aoncmu->BTC_VTOR = (aoncmu->BTC_VTOR & ~AON_CMU_VTOR_CORE_BTC_MASK) | (cfg_addr & AON_CMU_VTOR_CORE_BTC_MASK);
    core_cfg = (volatile struct CORE_STARTUP_CFG_T *)cfg_addr;
    core_cfg->stack = sp;
    core_cfg->reset_hdlr = entry;
    HAL_TRACE(0,"cfg=%x, corecfg=%p, stack=%x, hdl=%x", cfg_addr, core_cfg, core_cfg->stack, core_cfg->reset_hdlr);

    // Flush previous write operation
    __DSB();
    hal_cmu_bt_cpu_reset_clear();
}

void hal_cmu_crc_clock_enable(void)
{
    hal_cmu_clock_enable(HAL_CMU_MOD_X_CRC);
    hal_cmu_reset_clear(HAL_CMU_MOD_X_CRC);
}

void hal_cmu_crc_clock_disable(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_X_CRC);
    hal_cmu_clock_disable(HAL_CMU_MOD_X_CRC);
}

void hal_cmu_jpeg_clock_enable(void)
{
    hal_cmu_clock_enable(HAL_CMU_MOD_X_JPEG);
    hal_cmu_reset_clear(HAL_CMU_MOD_X_JPEG);
}

void hal_cmu_jpeg_clock_disable(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_X_JPEG);
    hal_cmu_clock_disable(HAL_CMU_MOD_X_JPEG);
}

#ifdef OSC_WAKEUP_TEST
int hal_cmu_osc_wakeup_test_reload_wt24m_us(uint32_t us)
{
    uint32_t timer_26m;
    uint32_t overhead_26m;

#ifdef NO_SLEEP_POWER_DOWN
    // None of MCU/BT/SENS enables sleep power down
    overhead_26m = hal_cmu_get_osc_switch_overhead();
#else
    // Any SUBSYS enables sleep power down
    overhead_26m = 0;
#endif

    timer_26m = LPU_TIMER_US(us);

    if (timer_26m && timer_26m > overhead_26m) {
        timer_26m -= overhead_26m;
    } else {
        timer_26m = 1;
    }

    if ((timer_26m & (CMU_TIMER_WT26_MASK >> CMU_TIMER_WT26_SHIFT)) != timer_26m) {
        return 1;
    }
    if (hal_cmu_lpu_busy()) {
        return 2;
    }

    HAL_TRACE(0, "[%s]: old_cfg, us=%u, aon_wt24m_cnt=0x%X, mcu_wt24m_cnt=0x%X",
            __func__, HAL_CMU_OSC_STABLE_TIME, GET_BITFIELD(aoncmu->CLK_SELECT, AON_CMU_TIMER_WT24), GET_BITFIELD(cmu->WAKEUP_CLK_CFG, CMU_TIMER_WT26));

    aoncmu->CLK_SELECT = SET_BITFIELD(aoncmu->CLK_SELECT, AON_CMU_TIMER_WT24, timer_26m);
    cmu->WAKEUP_CLK_CFG = SET_BITFIELD(cmu->WAKEUP_CLK_CFG, CMU_TIMER_WT26, timer_26m);

    HAL_TRACE(0, "[%s]: new_cfg, us=%u, aon_wt24m_cnt=0x%X, mcu_wt24m_cnt=0x%X",
            __func__, us, GET_BITFIELD(aoncmu->CLK_SELECT, AON_CMU_TIMER_WT24), GET_BITFIELD(cmu->WAKEUP_CLK_CFG, CMU_TIMER_WT26));

    return 0;
}
#endif

void hal_cmu_rom_start_wdt(uint32_t time)
{
    hal_wdt_set_timeout(HAL_WDT_ID_0, time);
    hal_wdt_start(HAL_WDT_ID_0);
}

void hal_cmu_rom_stop_wdt(void)
{
    hal_wdt_stop(HAL_WDT_ID_0);
}

void hal_cmu_rom_startup_global_reset(void)
{
    union HAL_HW_BOOTMODE_T hw;

    hw = hal_rom_hw_bootmode_get();
    if (hw.global == 0) {
        hal_cmu_reset_set(HAL_CMU_MOD_GLOBAL);
    } else {
        hal_cmu_rom_start_wdt(1);
    }
}
void rom_entry_hook(void) __attribute__((alias("hal_cmu_rom_startup_global_reset")));

void hal_cmu_psram_clock_enable(void)
{
    hal_cmu_clock_enable(HAL_CMU_MOD_O_PSRAM);
    hal_cmu_clock_enable(HAL_CMU_MOD_H_PSRAM);
    hal_cmu_reset_clear(HAL_CMU_MOD_O_PSRAM);
    hal_cmu_reset_clear(HAL_CMU_MOD_H_PSRAM);
}

void hal_cmu_psram_clock_disable(void)
{
    hal_cmu_reset_set(HAL_CMU_MOD_H_PSRAM);
    hal_cmu_reset_set(HAL_CMU_MOD_O_PSRAM);
    hal_cmu_clock_disable(HAL_CMU_MOD_O_PSRAM);
    hal_cmu_clock_disable(HAL_CMU_MOD_H_PSRAM);
}
