# 22S.CPE487.PBui.Assignment2_VHDL_Test_Bench
Added VHDL model of a Moore Machine with testbench using examples provided by California State University Northridge's ASIC Design Lab.
![GTKWave Screenshot](main/Assignment2/mooretb.JPG)
