From 1b07f053c6db57fb1035e99475f0751e8e6f7e29 Mon Sep 17 00:00:00 2001
From: Andreas Galauner <andreas@galauner.de>
Date: Fri, 13 Dec 2019 18:50:14 +0100
Subject: [PATCH 2/4] Use FIT image for main u-boot and load FPGA in SPL for
 microzed and picozed

---
 Makefile                           |  2 +-
 board/xilinx/zynq/fit_spl_fpga.its | 42 ++++++++++++++++++++++++++++++
 configs/zynq_microzed_defconfig    |  3 +++
 configs/zynq_picozed_defconfig     |  5 ++++
 include/configs/zynq-common.h      |  2 +-
 5 files changed, 52 insertions(+), 2 deletions(-)
 create mode 100644 board/xilinx/zynq/fit_spl_fpga.its

diff --git a/Makefile b/Makefile
index ab0c42c133..5885fc4d82 100755
--- a/Makefile
+++ b/Makefile
@@ -1156,7 +1156,7 @@ endif
 # Boards with more complex image requirments can provide an .its source file
 # or a generator script
 ifneq ($(CONFIG_SPL_FIT_SOURCE),"")
-U_BOOT_ITS = $(subst ",,$(CONFIG_SPL_FIT_SOURCE))
+U_BOOT_ITS = $(srctree)/$(subst ",,$(CONFIG_SPL_FIT_SOURCE))
 else
 ifneq ($(CONFIG_SPL_FIT_GENERATOR),"")
 U_BOOT_ITS := u-boot.its
diff --git a/board/xilinx/zynq/fit_spl_fpga.its b/board/xilinx/zynq/fit_spl_fpga.its
new file mode 100644
index 0000000000..9f392da917
--- /dev/null
+++ b/board/xilinx/zynq/fit_spl_fpga.its
@@ -0,0 +1,42 @@
+/dts-v1/;
+
+/ {
+	description = "Configuration to load fpga before main u-boot";
+	#address-cells = <1>;
+
+	images {
+		uboot {
+			description = "U-Boot";
+			data = /incbin/("../../../u-boot-nodtb.bin");
+			type = "standalone";
+			os = "U-Boot";
+			arch = "arm";
+			compression = "none";
+			load = <0x04000000>;
+		};
+		fdt {
+			description = "Device tree";
+			data = /incbin/("../../../dts/dt.dtb");
+			type = "flat_dt";
+			compression = "none";
+		};
+		fpga {
+			description = "FPGA";
+			data = /incbin/("../../../fpga.bin");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+			load = <0x30000000>;
+		};
+	};
+
+	configurations {
+		default = "conf";
+		conf {
+			description = "Main u-boot with FPGA";
+			loadables = "uboot";
+			fdt = "fdt";
+			fpga = "fpga";
+		};
+	};
+};
diff --git a/configs/zynq_microzed_defconfig b/configs/zynq_microzed_defconfig
index f3c27086cb..409d6ab178 100644
--- a/configs/zynq_microzed_defconfig
+++ b/configs/zynq_microzed_defconfig
@@ -7,8 +7,11 @@ CONFIG_DISTRO_DEFAULTS=y
 CONFIG_FIT=y
 CONFIG_FIT_SIGNATURE=y
 CONFIG_FIT_VERBOSE=y
+CONFIG_SPL_LOAD_FIT=y
+CONFIG_SPL_FIT_SOURCE="board/xilinx/zynq/fit_spl_fpga.its"
 CONFIG_IMAGE_FORMAT_LEGACY=y
 CONFIG_SPL_STACK_R=y
+CONFIG_SPL_FPGA_SUPPORT=y
 CONFIG_SPL_OS_BOOT=y
 CONFIG_SPL_SPI_LOAD=y
 CONFIG_SYS_PROMPT="Zynq> "
diff --git a/configs/zynq_picozed_defconfig b/configs/zynq_picozed_defconfig
index 3766e4930a..f48638190f 100644
--- a/configs/zynq_picozed_defconfig
+++ b/configs/zynq_picozed_defconfig
@@ -4,7 +4,12 @@ CONFIG_SYS_TEXT_BASE=0x4000000
 CONFIG_SPL=y
 CONFIG_SPL_STACK_R_ADDR=0x200000
 CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_FIT_VERBOSE=y
+CONFIG_SPL_LOAD_FIT=y
+CONFIG_SPL_FIT_SOURCE="board/xilinx/zynq/fit_spl_fpga.its"
 CONFIG_SPL_STACK_R=y
+CONFIG_SPL_FPGA_SUPPORT=y
 CONFIG_SPL_OS_BOOT=y
 CONFIG_SYS_PROMPT="Zynq> "
 CONFIG_CMD_THOR_DOWNLOAD=y
diff --git a/include/configs/zynq-common.h b/include/configs/zynq-common.h
index 94942672c8..101ceb59ec 100644
--- a/include/configs/zynq-common.h
+++ b/include/configs/zynq-common.h
@@ -371,7 +371,7 @@
 /* MMC support */
 #ifdef CONFIG_MMC_SDHCI_ZYNQ
 #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION     1
-#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME     "u-boot.img"
+#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME     "u-boot.itb"
 #endif
 
 /* Disable dcache for SPL just for sure */
-- 
2.24.1

