module mux8_1(input D0,D1,D2,D3,D4,D5,D6,D7, input [1:0]S,S1,output Y);
wire inv0, inv1, inv2,inv3; 
wire a0, a1, a2, a3, a4, a5, a6, a7,Y1,Y2 ; 
not not_0 (inv0, S[0]);
not not_1 (inv1, S[1]);

  not not_3(inv3,S1);
  and and_0 (a0, inv1, inv0,D0,inv_3); 
  and and_1 (a1,  inv1, S[0],D1,inv_3);
  and and_2 (a2,  S[1], inv0,D2,inv_3);
  and and_3 (a3, S[0], S[1],D3,inv_3);
  and and_4 (a4,  inv1, inv0,D4,S1);
  and and_5 (a5, inv1, S[0],D5,S1);
  and and_6 (a6,  S[1], inv0,D6,S1);
  and and_7 (a7,  S[1], S[0],D7,S1);
or or_0(Y1, a0, a1, a2, a3);
or or_0(Y2, a4, a5, a6, a7);
or (Y,Y1,Y2);

endmodule
