// Seed: 3704149281
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2
);
  supply1 id_4 = 1'b0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    output wand  id_2,
    output tri0  id_3,
    output wand  id_4,
    output tri0  id_5,
    output uwire id_6,
    input  tri0  id_7
);
  supply1 id_9, id_10, id_11, id_12;
  always begin
    assert (1) begin
      id_12 = id_12;
    end
  end
  module_0(
      id_7, id_0, id_7
  );
  assign id_10 = 1 - id_12;
  and (id_3, id_12, id_10, id_0, id_11, id_1);
  assign id_6 = 1'd0;
  assign id_9 = 1;
endmodule
