<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer.v</a>
defines: 
time_elapsed: 0.095s
ram usage: 11000 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer.v</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer.v</a>
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer.v:26</a>:32: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s RTOIROUNDS generates 32 bits.
                                                                                                    : ... In instance test
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer.v:27</a>:32: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s RTOIROUNDS generates 32 bits.
                                                                                                    : ... In instance test
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer.v:29</a>:32: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s RTOIROUNDS generates 32 bits.
                                                                                                    : ... In instance test
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer.v:33</a>:14: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 8 bits.
                                                                                                    : ... In instance test
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/sv_cast_integer.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/sv_cast_integer.v:34</a>:29: Operator ADD expects 32 or 16 bits on the LHS, but LHS&#39;s EXTENDS generates 8 bits.
                                                                                                    : ... In instance test

</pre>
</body>