@INPROCEEDINGS{PLIM20,
    author={S. Roozkhosh, R. Mancuso},
    booktitle={26th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2020)},
    title={The Potential of Programmable Logic in the Middle: Cache Bleaching},
    year={2020},
    address = {Sydney, Australia},
    type={conference},
    month={April},
    durl={files/papers/PLIM_rtas20.pdf},
}

@techreport{Xilinx-MPSoC,
    author    = {Xilinx},
    title     = "Zynq UltraScale+ MPSoC - All Programmable Heterogeneous MPSoC",
    year      = "2016",
    url       = "https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html"
}

@techreport{ARM-cortex-A53,
    author    = {ARM},
    title     = "ARM Cortex-A53 MPCore Processor Technical Reference Manual",
    year      = "2014",
    url       = "http://infocenter.arm.com/help/topic/com.arm.doc.ddi0500d/DDI0500D_cortex_a53_r0p2_trm.pdf"
}

@techreport{ARM-AXI,
    author    = {ARM},
    title     = "AMBA AXI and ACE Protocol Specification",
    year      = "2019",
    url       = "https://static.docs.arm.com/ihi0022/g/IHI0022G_amba_axi_protocol_spec.pdf"
}
