#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 16 23:28:39 2023
# Process ID: 5092
# Current directory: C:/Users/Administrator/Desktop/CPU_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5792 C:\Users\Administrator\Desktop\CPU_1\CPU_1.xpr
# Log file: C:/Users/Administrator/Desktop/CPU_1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/CPU_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/CPU_1/CPU_1.xpr
update_compile_order -fileset sources_1
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
catch { config_ip_cache -export [get_ips -all uart_bmpg_0] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
launch_runs -jobs 8 uart_bmpg_0_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
catch { [ delete_ip_run [get_ips -all RAM] ] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci]
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {50}] [get_ips prgrom]
generate_target all [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 8 prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/new/programrom.v w ]
add_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/new/programrom.v
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips prgrom]
generate_target all [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 8 prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips prgrom]
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
