/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 11:31:37 CST 2026
 * 
 */

/* Generation options: */
#ifndef __mkTTPoE_Top_h__
#define __mkTTPoE_Top_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkEventArbiter.h"
#include "mkTimerArray.h"
#include "mkTMU.h"


/* Class declaration for the mkTTPoE_Top module */
class MOD_mkTTPoE_Top : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkEventArbiter INST_arbiter;
  MOD_Reg<tUInt32> INST_dbg_cycle;
  MOD_Reg<tUInt8> INST_dbg_fsm_state;
  MOD_Fifo<tUWide> INST_fsm_q;
  MOD_Reg<tUInt64> INST_pending_kid;
  MOD_Reg<tUInt8> INST_pending_quiesced;
  MOD_Reg<tUInt32> INST_rx_parser_dbg_cycle;
  MOD_Fifo<tUWide> INST_rx_parser_mac_in_q;
  MOD_Fifo<tUWide> INST_rx_parser_noc_out_q;
  MOD_Fifo<tUWide> INST_rx_parser_rx_event_q;
  MOD_mkTimerArray INST_timer_array;
  MOD_mkTMU INST_tmu;
  MOD_Fifo<tUWide> INST_tx_builder_cmd_q;
  MOD_Reg<tUInt32> INST_tx_builder_dbg_cycle;
  MOD_Fifo<tUWide> INST_tx_builder_mac_out_q;
  MOD_Fifo<tUWide> INST_tx_builder_noc_in_q;
 
 /* Constructor */
 public:
  MOD_mkTTPoE_Top(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_host_ctrl_request;
  tUWide PORT_mac_rx_in_put;
  tUWide PORT_noc_tx_in_put;
  tUWide PORT_host_ctrl_request_req;
  tUWide PORT_mac_tx_out_get;
  tUWide PORT_noc_rx_out_get;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_host_ctrl_request;
  tUInt8 DEF_fsm_q_i_notFull____d125;
  tUWide DEF_tx_builder_cmd_q_first____d52;
  tUInt8 DEF_tx_builder_cmd_q_notEmpty____d46;
  tUInt8 DEF_rx_parser_mac_in_q_notEmpty____d5;
  tUInt8 DEF_fsm_q_notEmpty____d119;
  tUInt8 DEF_fsm_q_notFull____d118;
  tUInt8 DEF_tx_builder_cmd_q_first__2_BITS_4_TO_0___d53;
 
 /* Local definitions */
 private:
  tUWide DEF_timer_array_timeout_event_out_get___d133;
  tUWide DEF_tx_builder_noc_in_q_first____d109;
  tUWide DEF_rx_parser_mac_in_q_first____d14;
  tUWide DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5_50___d152;
  tUWide DEF_rx_parser_rx_event_q_first____d127;
  tUWide DEF_fsm_q_first____d149;
  tUWide DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d303;
  tUInt8 DEF__theResult___fst_ttp_vci__h1877;
  tUInt8 DEF_NOT_fsm_q_notFull__18___d130;
  tUWide DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d101;
  tUWide DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d98;
  tUWide DEF_IF_tx_builder_cmd_q_first__2_BITS_4_TO_0_3_EQ__ETC___d100;
  tUWide DEF__0x0_CONCAT_tx_builder_cmd_q_first__2_BITS_28_T_ETC___d115;
  tUWide DEF__0x6_CONCAT_tx_builder_cmd_q_first__2_BITS_30_T_ETC___d114;
  tUWide DEF_tmu_read_context_fsm_q_first__49_BITS_68_TO_5__ETC___d305;
  tUWide DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d304;
  tUWide DEF__0x0_CONCAT_tx_builder_noc_in_q_first__09_BITS__ETC___d113;
  tUWide DEF_tmu_get_and_inc_tx_seq_11_CONCAT_0___d112;
  tUInt64 DEF_x__h1911;
  tUWide DEF_fsm_q_first__49_BITS_68_TO_5_50_CONCAT_IF_tmu__ETC___d369;
  tUWide DEF_pending_kid_39_CONCAT_30___d140;
  tUWide DEF_rx_parser_mac_in_q_first__4_BITS_168_TO_145_8__ETC___d37;
  tUWide DEF_mac_tx_out_get__avValue1;
  tUWide DEF_noc_rx_out_get__avValue2;
 
 /* Rules */
 public:
  void RL_rx_parser_rl_dbg_queues();
  void RL_rx_parser_rl_parse_packet();
  void RL_tx_builder_rl_dbg_queues();
  void RL_tx_builder_rl_build_ctrl_packet();
  void RL_tx_builder_rl_build_data_packet();
  void RL_rl_dbg_fsm_state();
  void RL_rl_dbg_top();
  void RL_rl_route_rx_events();
  void RL_rl_route_timer_events();
  void RL_rl_inject_quiesced();
  void RL_rl_main_fsm_pipeline();
 
 /* Methods */
 public:
  void METH_mac_rx_in_put(tUWide ARG_mac_rx_in_put);
  tUInt8 METH_RDY_mac_rx_in_put();
  tUWide METH_mac_tx_out_get();
  tUInt8 METH_RDY_mac_tx_out_get();
  tUWide METH_noc_rx_out_get();
  tUInt8 METH_RDY_noc_rx_out_get();
  void METH_noc_tx_in_put(tUWide ARG_noc_tx_in_put);
  tUInt8 METH_RDY_noc_tx_in_put();
  void METH_host_ctrl_request(tUWide ARG_host_ctrl_request_req);
  tUInt8 METH_RDY_host_ctrl_request();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTTPoE_Top &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTTPoE_Top &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTTPoE_Top &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkTTPoE_Top &backing);
};

#endif /* ifndef __mkTTPoE_Top_h__ */
