Partition Merge report for DE10_NANO_SoC_GHRD
Thu Jun  4 16:46:57 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Thu Jun  4 16:46:57 2020           ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Standard Edition ;
; Revision Name                   ; DE10_NANO_SoC_GHRD                              ;
; Top-level Entity Name           ; DE10_NANO_SoC_GHRD                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 4,428 / 41,910 ( 11 % )                         ;
; Total registers                 ; 6963                                            ;
; Total pins                      ; 204 / 314 ( 65 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,835,712 / 5,662,720 ( 50 % )                  ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                     ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File              ; Source File            ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                         ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+------------------------------------------------------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+------------------------------------------------------+
; Top                            ; Disengaged             ; 86.91% (4860 / 5592)           ; 0.00% (0 / 5592)              ; Rapid Recompile disengaged: unable to isolate change ;
; sld_hub:auto_hub               ; Engaged                ; 98.08% (511 / 521)             ; 53.93% (281 / 521)            ;                                                      ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 85.57% (7764 / 9073)           ; 72.15% (6546 / 9073)          ;                                                      ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |DE10_NANO_SoC_GHRD|soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo                                                                                                                                                                                                                  ; 286                     ;
; |DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                                                                  ; 286                     ;
; |DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_microphone_system_0_avalon_master_translator                                                                                                                                                  ; 70                      ;
; |DE10_NANO_SoC_GHRD                                                                                                                                                                                                                                                                                                   ; 49                      ;
; |DE10_NANO_SoC_GHRD|soc_system:u0|avalon_microphone_system:avalon_microphone_system_0                                                                                                                                                                                                                                 ; 37                      ;
; |DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_microphone_system_0_avalon_master_agent                                                                                                                                                            ; 4                       ;
; |DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                             ; 3                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub              ; 22                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cl84:auto_generated                                                                                                                                            ; 643                     ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                        ; 343                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; 196                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; 149                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; 134                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; 53                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sai:auto_generated                                                        ; 40                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; 11                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1 ; 3                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This list only includes the top 50 out of 57 changed logic entities


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                                                             ; Previous Value ; Current Value      ;
+---------------------------------+------------------------------------------------------------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WAITREQUEST   ; --             ; acq_trigger_in[32] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WAITREQUEST   ; --             ; acq_data_in[32]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITE         ; --             ; acq_trigger_in[33] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITE         ; --             ; acq_data_in[33]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[0]  ; --             ; acq_trigger_in[34] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[0]  ; --             ; acq_data_in[34]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[10] ; --             ; acq_trigger_in[35] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[10] ; --             ; acq_data_in[35]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[11] ; --             ; acq_trigger_in[36] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[11] ; --             ; acq_data_in[36]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[12] ; --             ; acq_trigger_in[37] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[12] ; --             ; acq_data_in[37]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[13] ; --             ; acq_trigger_in[38] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[13] ; --             ; acq_data_in[38]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[14] ; --             ; acq_trigger_in[39] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[14] ; --             ; acq_data_in[39]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[15] ; --             ; acq_trigger_in[40] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[15] ; --             ; acq_data_in[40]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[16] ; --             ; acq_trigger_in[41] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[16] ; --             ; acq_data_in[41]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[17] ; --             ; acq_trigger_in[42] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[17] ; --             ; acq_data_in[42]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[18] ; --             ; acq_trigger_in[43] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[18] ; --             ; acq_data_in[43]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[19] ; --             ; acq_trigger_in[44] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[19] ; --             ; acq_data_in[44]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[1]  ; --             ; acq_trigger_in[45] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[1]  ; --             ; acq_data_in[45]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[20] ; --             ; acq_trigger_in[46] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[20] ; --             ; acq_data_in[46]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[21] ; --             ; acq_trigger_in[47] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[21] ; --             ; acq_data_in[47]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[22] ; --             ; acq_trigger_in[48] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[22] ; --             ; acq_data_in[48]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[23] ; --             ; acq_trigger_in[49] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[23] ; --             ; acq_data_in[49]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[24] ; --             ; acq_trigger_in[50] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[24] ; --             ; acq_data_in[50]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[25] ; --             ; acq_trigger_in[51] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[25] ; --             ; acq_data_in[51]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[26] ; --             ; acq_trigger_in[52] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[26] ; --             ; acq_data_in[52]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[27] ; --             ; acq_trigger_in[53] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[27] ; --             ; acq_data_in[53]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[28] ; --             ; acq_trigger_in[54] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[28] ; --             ; acq_data_in[54]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[29] ; --             ; acq_trigger_in[55] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[29] ; --             ; acq_data_in[55]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[2]  ; --             ; acq_trigger_in[56] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[2]  ; --             ; acq_data_in[56]    ;
+---------------------------------+------------------------------------------------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 1208 changed assignments


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                 ; Details ;
+---------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FPGA_CLK1_50                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector71~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector71~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector61~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector61~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector60~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector60~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector59~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector59~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector58~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector58~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector57~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector57~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector56~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector56~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector55~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector55~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector54~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector54~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector53~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector53~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector52~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector52~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector70~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector70~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector51~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector51~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector50~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector50~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector49~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector49~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector48~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector48~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector47~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector47~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector46~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector46~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector45~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector45~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[27]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector44~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[27]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector44~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[28]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector43~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[28]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector43~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[29]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector42~3                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[29]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector42~3                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector69~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector69~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[30]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector41~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[30]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector41~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[31]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector40~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[31]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector40~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector68~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector68~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector67~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector67~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector66~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector66~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector65~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector65~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector64~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector64~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector63~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector63~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector62~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_ADDR[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector62~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WAITREQUEST                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_microphone_system_0_avalon_master_agent|av_waitrequest~2           ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WAITREQUEST                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_microphone_system_0_avalon_master_agent|av_waitrequest~2           ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITE                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector72~3                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITE                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|Selector72~3                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[0]~4                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[0]~4                                                                          ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[10]~7                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[10]~7                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[11]~10                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[11]~10                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[12]~13                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[12]~13                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[13]~16                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[13]~16                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[14]~19                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[14]~19                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[15]~22                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[15]~22                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[16]~25                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[16]~25                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[17]~28                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[17]~28                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[18]~31                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[18]~31                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[19]~34                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[19]~34                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[1]~37                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[1]~37                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[20]~40                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[20]~40                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[21]~43                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[21]~43                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[22]~46                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[22]~46                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[23]~49                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[23]~49                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[24]~52                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[24]~52                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[25]~55                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[25]~55                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[26]~58                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[26]~58                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[27]~61                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[27]~61                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[28]~64                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[28]~64                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[29]~67                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[29]~67                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[2]~70                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[2]~70                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[30]~73                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[30]~73                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[31]~76                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[31]~76                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[3]~79                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[3]~79                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[4]~82                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[4]~82                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[5]~85                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[5]~85                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[6]~88                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[6]~88                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[7]~91                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[7]~91                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[8]~94                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[8]~94                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[9]~97                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AM_WRITEDATA[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_data_choice[9]~97                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_ADDR[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[2]                                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_ADDR[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[2]                                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_ADDR[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[3]                                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_ADDR[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[3]                                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_ADDR[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]                                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_ADDR[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[4]                                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_CS                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:avalon_microphone_system_0_avalon_slave_translator|av_begintransfer~1 ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_CS                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:avalon_microphone_system_0_avalon_slave_translator|av_begintransfer~1 ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READ                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:avalon_microphone_system_0_avalon_slave_agent|m0_read~0                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READ                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:avalon_microphone_system_0_avalon_slave_agent|m0_read~0                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[0]~2                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[0]~2                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[10]~4                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[10]~4                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[11]~5                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[11]~5                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[12]~6                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[12]~6                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[13]~7                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[13]~7                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[14]~8                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[14]~8                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[15]~9                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[15]~9                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[16]~10                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[16]~10                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[17]~11                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[17]~11                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[18]~12                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[18]~12                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[19]~13                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[19]~13                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[1]~15                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[1]~15                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[20]~16                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[20]~16                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[21]~17                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[21]~17                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[22]~18                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[22]~18                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[23]~19                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[23]~19                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[24]~20                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[24]~20                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[25]~21                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[25]~21                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[26]~22                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[26]~22                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[27]~23                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[27]~23                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[28]~24                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[28]~24                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[29]~25                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[29]~25                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[2]~26                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[2]~26                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[30]~27                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[30]~27                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[31]~28                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[31]~28                                                                             ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[3]~29                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[3]~29                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[4]~30                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[4]~30                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[5]~31                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[5]~31                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[6]~32                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[6]~32                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[7]~33                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[7]~33                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[8]~34                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[8]~34                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[9]~35                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_READDATA[9]~35                                                                              ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITE                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:avalon_microphone_system_0_avalon_slave_translator|av_write~0         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITE                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:avalon_microphone_system_0_avalon_slave_translator|av_write~0         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[0]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[0]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[10]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[10]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[11]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[11]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[11]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[11]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[12]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[12]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[12]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[12]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[13]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[13]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[13]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[13]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[14]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[14]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[14]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[14]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[15]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[15]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[15]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[15]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[16]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[16]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[16]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[16]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[17]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[17]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[17]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[17]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[18]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[18]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[18]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[18]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[19]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[19]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[19]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[19]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[1]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[1]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[20]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[20]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[20]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[20]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[21]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[21]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[21]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[21]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[22]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[22]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[22]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[22]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[23]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[23]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[23]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[23]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[24]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[24]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[24]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[24]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[25]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[25]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[25]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[25]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[26]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[26]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[26]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[26]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[27]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[27]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[27]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[27]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[28]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[28]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[28]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[28]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[29]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[29]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[29]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[29]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[2]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[2]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[30]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[30]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[30]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[30]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[31]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[31]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[31]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[31]                                                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[3]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[3]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[4]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[4]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[5]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[5]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[6]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[6]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[7]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[7]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[8]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[8]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[9]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|AVL_WRITEDATA[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_writedata[9]                                                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_ack                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|end_ack                                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_ack                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|end_ack                                                                                         ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_latch                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_latch                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_latch                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_latch                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_latch~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_latch                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_latch~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|end_latch                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_ack                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|half_way_ack                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_ack                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|half_way_ack                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_latch               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_latch                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_latch               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_latch                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_latch~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_latch                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_latch~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|half_way_latch                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|next_state.WAITDATA          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|next_state.WAITDATA~0                                                            ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|next_state.WAITDATA          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|next_state.WAITDATA~0                                                            ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[0]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[0]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[10]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[10]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[11]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[11]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[12]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[12]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[13]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[13]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[14]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[14]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[15]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[15]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[16]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[16]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[17]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[17]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[18]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[18]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[19]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[19]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[1]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[1]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[20]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[20]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[21]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[21]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[22]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[22]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[23]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[23]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[24]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[24]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[25]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[25]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[26]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[26]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[27]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[27]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[28]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[28]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[29]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[29]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[2]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[2]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[30]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[30]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[31]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[31]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[3]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[3]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[4]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[4]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[5]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[5]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[6]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[6]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[7]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[7]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[8]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[8]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[9]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|number_samples[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|num_samps[9]                                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_AM_WRITE                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_AM_WRITE                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_AM_WRITE                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_AM_WRITE                                                                    ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_done                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_done                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_done                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_done                                                                        ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_finish_signal           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_finish_signal                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_finish_signal           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_finish_signal                                                               ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][0]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][0]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][10]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][10]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][11]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][11]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][12]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][12]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][13]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][13]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][14]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][14]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][15]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][15]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][16]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][16]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][17]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][17]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][18]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][18]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][19]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][19]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][1]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][1]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][20]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][20]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][21]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][21]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][22]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][22]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][23]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][23]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][24]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][24]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][25]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][25]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][26]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][26]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][27]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][27]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][28]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][28]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][29]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][29]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][2]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][2]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][30]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][30]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][31]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][31]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][3]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][3]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][4]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][4]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][5]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][5]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][6]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][6]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][7]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][7]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][8]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][8]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][9]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[0][9]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][0]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][0]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][10]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][10]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][11]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][11]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][12]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][12]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][13]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][13]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][14]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][14]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][15]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][15]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][16]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][16]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][17]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][17]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][18]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][18]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][19]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][19]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][1]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][1]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][20]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][20]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][21]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][21]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][22]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][22]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][23]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][23]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][24]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][24]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][25]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][25]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][26]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][26]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][27]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][27]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][28]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][28]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][29]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][29]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][2]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][2]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][30]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][30]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][31]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][31]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][3]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][3]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][4]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][4]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][5]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][5]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][6]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][6]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][7]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][7]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][8]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][8]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][9]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[1][9]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][0]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][0]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][10]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][10]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][11]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][11]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][12]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][12]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][13]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][13]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][14]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][14]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][15]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][15]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][16]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][16]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][17]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][17]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][18]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][18]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][19]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][19]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][1]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][1]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][20]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][20]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][21]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][21]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][22]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][22]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][23]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][23]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][24]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][24]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][25]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][25]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][26]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][26]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][27]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][27]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][28]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][28]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][29]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][29]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][2]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][2]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][30]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][30]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][31]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][31]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][3]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][3]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][4]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][4]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][5]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][5]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][6]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][6]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][7]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][7]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][8]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][8]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][9]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[2][9]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][0]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][0]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][10]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][10]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][11]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][11]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][12]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][12]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][13]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][13]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][14]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][14]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][15]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][15]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][16]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][16]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][17]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][17]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][18]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][18]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][19]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][19]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][1]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][1]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][20]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][20]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][21]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][21]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][22]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][22]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][23]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][23]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][24]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][24]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][25]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][25]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][26]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][26]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][27]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][27]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][28]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][28]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][29]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][29]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][2]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][2]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][30]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][30]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][31]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][31]                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][3]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][3]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][4]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][4]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][5]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][5]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][6]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][6]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][7]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][7]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][8]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][8]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][9]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|prev_starting_address[3][9]                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|read_ready                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_read_now                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|read_ready                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|ready_read_now                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start                                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start                                                                                           ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[0]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[0]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[10]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[10]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[11]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[11]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[12]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[12]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[13]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[13]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[14]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[14]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[15]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[15]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[16]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[16]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[17]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[17]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[18]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[18]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[19]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[19]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[1]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[1]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[20]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[20]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[21]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[21]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[22]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[22]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[23]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[23]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[24]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[24]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[25]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[25]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[26]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[26]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[27]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[27]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[28]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[28]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[29]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[29]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[2]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[2]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[30]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[30]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[31]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[31]                                                                                  ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[3]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[3]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[4]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[4]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[5]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[5]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[6]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[6]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[7]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[7]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[8]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[8]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[9]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|start_address[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|start_addr[9]                                                                                   ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.FIN                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.FIN~0                                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.FIN                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.FIN~0                                                                      ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.IDLE                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.IDLE~0_wirecell                                                            ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.IDLE                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.IDLE~0_wirecell                                                            ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.LD_X                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.LD_X~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.LD_X                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.LD_X~0                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WAITDATA               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WAITDATA~0                                                                 ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WAITDATA               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WAITDATA~0                                                                 ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WAITDATA2              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WAITDATA2~0                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WAITDATA2              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WAITDATA2~0                                                                ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WD_X                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WD_X~1                                                                     ; N/A     ;
; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WD_X                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|avalon_microphone_system:avalon_microphone_system_0|mic_dma:dma_yo|state.WD_X~1                                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                               ; N/A     ;
+---------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK2_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK3_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_I2C_SCL~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_I2C_SDA~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_I2S                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_I2S                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_I2S~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_LRCLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_LRCLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_LRCLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_MCLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_MCLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_MCLK~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_SCLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_SCLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_SCLK~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_CLK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_CLK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_CLK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_DE                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_DE                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_DE~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[0]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[10]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[10]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[10]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[11]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[11]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[11]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[12]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[12]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[12]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[13]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[13]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[13]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[14]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[14]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[14]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[15]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[15]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[15]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[16]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[16]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[16]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[17]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[17]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[17]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[18]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[18]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[18]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[19]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[19]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[19]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[1]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[20]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[20]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[20]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[21]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[21]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[21]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[22]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[22]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[22]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[23]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[23]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[23]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[2]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[3]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[4]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[4]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[5]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[5]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[6]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[6]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[7]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[7]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[8]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[8]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[9]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[9]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_HS                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_HS                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_HS~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_INT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_VS                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_VS                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_VS~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_clr                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ena                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_0_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_1_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_2_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_3_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdi                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdo                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_usr1                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_clr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ena                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_in_0_                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_out_0_                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_rti                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_raw_tck                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdi                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdo                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_usr1                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_0_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_10_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_11_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_12_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_13_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_14_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_15_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_16_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_17_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_18_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_19_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_1_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_20_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_21_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_22_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_23_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_24_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_25_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_26_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_27_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_28_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_29_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_2_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_30_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_31_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_3_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_4_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_5_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_6_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_7_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_8_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_ADDR_9_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WAITREQUEST                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITE                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_0_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_10_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_11_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_12_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_13_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_14_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_15_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_16_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_17_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_18_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_19_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_1_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_20_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_21_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_22_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_23_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_24_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_25_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_26_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_27_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_28_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_29_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_2_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_30_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_31_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_3_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_4_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_5_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_6_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_7_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_8_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AM_WRITEDATA_9_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_ADDR_0_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_ADDR_1_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_ADDR_2_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_CS                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READ                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_0_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_10_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_11_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_12_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_13_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_14_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_15_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_16_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_17_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_18_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_19_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_1_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_20_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_21_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_22_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_23_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_24_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_25_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_26_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_27_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_28_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_29_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_2_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_30_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_31_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_3_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_4_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_5_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_6_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_7_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_8_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_READDATA_9_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITE                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_0_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_10_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_11_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_12_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_13_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_14_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_15_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_16_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_17_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_18_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_19_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_1_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_20_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_21_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_22_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_23_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_24_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_25_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_26_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_27_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_28_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_29_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_2_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_30_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_31_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_3_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_4_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_5_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_6_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_7_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_8_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_AVL_WRITEDATA_9_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_end_ack                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_end_latch                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_end_latch~reg0                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_half_way_ack                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_half_way_latch                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_half_way_latch~reg0                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_next_state.WAITDATA                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_0_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_10_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_11_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_12_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_13_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_14_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_15_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_16_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_17_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_18_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_19_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_1_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_20_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_21_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_22_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_23_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_24_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_25_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_26_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_27_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_28_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_29_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_2_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_30_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_31_                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_3_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_4_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_5_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_6_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_7_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_8_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_number_samples_9_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_AM_WRITE                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_done                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_finish_signal                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__0_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__10_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__11_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__12_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__13_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__14_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__15_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__16_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__17_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__18_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__19_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__1_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__20_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__21_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__22_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__23_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__24_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__25_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__26_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__27_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__28_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__29_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__2_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__30_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__31_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__3_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__4_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__5_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__6_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__7_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__8_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_0__9_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__0_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__10_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__11_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__12_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__13_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__14_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__15_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__16_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__17_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__18_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__19_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__1_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__20_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__21_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__22_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__23_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__24_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__25_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__26_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__27_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__28_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__29_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__2_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__30_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__31_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__3_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__4_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__5_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__6_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__7_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__8_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_1__9_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__0_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__10_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__11_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__12_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__13_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__14_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__15_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__16_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__17_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__18_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__19_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__1_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__20_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__21_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__22_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__23_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__24_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__25_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__26_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__27_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__28_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__29_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__2_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__30_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__31_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__3_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__4_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__5_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__6_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__7_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__8_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_2__9_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__0_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__10_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__11_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__12_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__13_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__14_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__15_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__16_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__17_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__18_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__19_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__1_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__20_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__21_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__22_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__23_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__24_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__25_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__26_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__27_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__28_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__29_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__2_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__30_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__31_                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__3_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__4_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__5_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__6_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__7_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__8_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_prev_starting_address_3__9_                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_read_ready                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_0_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_10_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_11_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_12_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_13_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_14_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_15_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_16_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_17_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_18_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_19_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_1_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_20_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_21_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_22_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_23_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_24_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_25_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_26_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_27_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_28_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_29_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_2_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_30_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_31_                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_3_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_4_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_5_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_6_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_7_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_8_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_start_address_9_                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_state.FIN                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_state.IDLE                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_state.LD_X                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_state.WAITDATA                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_state.WAITDATA2                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_avalon_microphone_system_0_dma_yo_state.WD_X                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                           ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 4322               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 3711               ;
;     -- 7 input functions                    ; 44                 ;
;     -- 6 input functions                    ; 827                ;
;     -- 5 input functions                    ; 1162               ;
;     -- 4 input functions                    ; 532                ;
;     -- <=3 input functions                  ; 1146               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 6777               ;
;                                             ;                    ;
; I/O pins                                    ; 204                ;
; I/O registers                               ; 186                ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 2835712            ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Total PLLs                                  ; 1                  ;
;     -- PLLs                                 ; 1                  ;
;                                             ;                    ;
; Total DLLs                                  ; 1                  ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 5132               ;
; Total fan-out                               ; 53252              ;
; Average fan-out                             ; 3.89               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cl84:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 8192         ; 346          ; 8192         ; 346          ; 2834432 ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition
    Info: Processing started: Thu Jun  4 16:46:41 2020
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (20013): Ignored 24 assignments for entity "DE10_NANO_SOC_FB" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 725 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 31 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 10
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 11
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 24
    Warning (15610): No output dependent on input pin "GPIO_0[0]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[1]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[6]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[7]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[8]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[9]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[10]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[11]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[12]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[13]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[14]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[15]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[16]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[17]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[18]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[19]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[20]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[21]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[22]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[23]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[24]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[25]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[26]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[27]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[28]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[29]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[30]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
    Warning (15610): No output dependent on input pin "GPIO_0[31]" File: /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v Line: 78
Info (21057): Implemented 10589 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 80 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 9340 logic cells
    Info (21064): Implemented 394 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
Warning (20013): Ignored 24 assignments for entity "DE10_NANO_SOC_FB" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_NANO_SOC_FB -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_NANO_SOC_FB -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "altera_jtag_src_crosser" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[0] -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[0]~reg0 -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[1] -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[1]~reg0 -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[2] -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[2]~reg0 -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[3] -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[3]~reg0 -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[4] -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[4]~reg0 -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[5] -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[5]~reg0 -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[6] -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[6]~reg0 -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[7] -entity altera_jtag_src_crosser -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from * -to src_data[7]~reg0 -entity altera_jtag_src_crosser -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_8l84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_8l84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_ml84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_ml84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_se84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_se84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 1532 megabytes
    Info: Processing ended: Thu Jun  4 16:46:58 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:16


