*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  1 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203424 heartbeat IPC: 3.12166 cumulative IPC: 3.12166 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5712250 heartbeat IPC: 3.98593 cumulative IPC: 3.50125 (Simulation time: 0 hr 0 min 53 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 6963682 (Simulation time: 0 hr 1 min 5 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 43543842 heartbeat IPC: 0.264329 cumulative IPC: 0.136686 (Simulation time: 0 hr 1 min 50 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 118339854 heartbeat IPC: 0.133697 cumulative IPC: 0.134679 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 193065587 heartbeat IPC: 0.133823 cumulative IPC: 0.134335 (Simulation time: 0 hr 4 min 4 sec) 
Finished CPU 0 instructions: 25000004 cycles: 186101906 cumulative IPC: 0.134335 (Simulation time: 0 hr 4 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.134335 instructions: 25000004 cycles: 186101906
cpu0_DTLB TOTAL     ACCESS:    5782123  HIT:    5048341  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4554575  HIT:    4076587  MISS:     477988
cpu0_DTLB RFO       ACCESS:    1227548  HIT:     971754  MISS:     255794
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8884 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477988  HIT:     310200  MISS:     167788
cpu0_STLB RFO       ACCESS:     255794  HIT:      86924  MISS:     168870
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4697 cycles
cpu0_L1D TOTAL     ACCESS:    6848611  HIT:    4761911  MISS:    2086700
cpu0_L1D LOAD      ACCESS:    5222455  HIT:    3148181  MISS:    2074274
cpu0_L1D RFO       ACCESS:    1299070  HIT:    1288038  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327086  HIT:     325692  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 167.968 cycles
cpu0_L2C TOTAL     ACCESS:    3220187  HIT:    1240160  MISS:    1980027
cpu0_L2C LOAD      ACCESS:    2074274  HIT:     216204  MISS:    1858070
cpu0_L2C RFO       ACCESS:      11032  HIT:        120  MISS:      10912
cpu0_L2C PREFETCH  ACCESS:     484666  HIT:     373679  MISS:     110987
cpu0_L2C WRITEBACK ACCESS:     648821  HIT:     648807  MISS:         14
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1350  MISS:         44
cpu0_L2C PREFETCH  REQUESTED:     653656  ISSUED:     495457  USEFUL:      71444  USELESS:      39558
cpu0_L2C AVERAGE MISS LATENCY: 171.663 cycles
LLC TOTAL     ACCESS:    2614939  HIT:    1335048  MISS:    1279891
LLC LOAD      ACCESS:    1858070  HIT:     625178  MISS:    1232892
LLC RFO       ACCESS:      10912  HIT:        503  MISS:      10409
LLC PREFETCH  ACCESS:     110995  HIT:      74515  MISS:      36480
LLC WRITEBACK ACCESS:     634918  HIT:     634841  MISS:         77
LLC TRANSLATION ACCESS:         44  HIT:         11  MISS:         33
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 233.086 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      56094  ROW_BUFFER_MISS:    1223045
 DBUS AVG_CONGESTED_CYCLE:     3.9568
 WQ ROW_BUFFER_HIT:       1031  ROW_BUFFER_MISS:     540759  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 22.2769
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
