INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Unable to find
ERROR:sim -   
   C:\Users\Admin\Desktop\VERILOG\Lab_Work\B\Lab5\Q1\Synth\sample.coe
ERROR:sim -    Coregen is looking for
ERROR:sim -   
   C:\Users\Admin\Desktop\VERILOG\Lab_Work\B\Lab5\Q1\Synth\sample.coe
ERROR:sim - Unable to find
ERROR:sim -   
   C:\Users\Admin\Desktop\VERILOG\Lab_Work\B\Lab5\Q1\Synth\sample.coe
ERROR:sim -    Coregen is looking for
ERROR:sim -   
   C:\Users\Admin\Desktop\VERILOG\Lab_Work\B\Lab5\Q1\Synth\sample.coe
ERROR:sim - An invalid core configuration has been detected during
ERROR:sim -    Customization. Core parameters will be reset to their default
   values.
Cancelled executing Tcl generator.
Wrote CGP file for project 'l5q1e'.
