ram_next.v,verilog,xil_defaultlib,../../../../../ip/ram_next/sim/ram_next.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
