
*** Running vivado
    with args -log circuit_tr_signal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit_tr_signal.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source circuit_tr_signal.tcl -notrace
Command: synth_design -top circuit_tr_signal -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 704.695 ; gain = 177.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit_tr_signal' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:91]
	Parameter mode_simulation bound to: 1'b0 
	Parameter cst_CLK_syst_Hz bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'synchro_codec_v1' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_codec_v1.vhd:43' bound to instance 'inst_synchro' of component 'synchro_codec_v1' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:252]
INFO: [Synth 8-638] synthesizing module 'synchro_codec_v1' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_codec_v1.vhd:66]
	Parameter cst_CLK_syst_Hz bound to: 125000000 - type: integer 
	Parameter const_CLK_syst_Hz bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'synchro_zybo_v1' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_zybo_v1.vhd:44' bound to instance 'inst_synchro' of component 'synchro_zybo_v1' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_codec_v1.vhd:111]
INFO: [Synth 8-638] synthesizing module 'synchro_zybo_v1' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_zybo_v1.vhd:57]
	Parameter const_CLK_syst_Hz bound to: 125000000 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 56 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 28 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 113 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_BASE_inst' to cell 'PLLE2_BASE' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_zybo_v1.vhd:138]
INFO: [Synth 8-113] binding component instance 'ClockBuf0' to cell 'BUFG' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_zybo_v1.vhd:190]
INFO: [Synth 8-113] binding component instance 'ClockBufer1' to cell 'BUFG' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_zybo_v1.vhd:197]
INFO: [Synth 8-3491] module 'strb_gen' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/strb_gen_v3.vhd:30' bound to instance 'inst_strb_1000Hz' of component 'strb_gen' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_zybo_v1.vhd:235]
INFO: [Synth 8-638] synthesizing module 'strb_gen' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/strb_gen_v3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'strb_gen' (1#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/strb_gen_v3.vhd:40]
INFO: [Synth 8-3491] module 'strb_gen' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/strb_gen_v3.vhd:30' bound to instance 'inst_strb_1Hz' of component 'strb_gen' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_zybo_v1.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'synchro_zybo_v1' (2#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_zybo_v1.vhd:57]
INFO: [Synth 8-3491] module 'gen_clk_codec' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/gen_clk_codec.vhd:39' bound to instance 'inst_gen_clk_codec' of component 'gen_clk_codec' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_codec_v1.vhd:123]
INFO: [Synth 8-638] synthesizing module 'gen_clk_codec' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/gen_clk_codec.vhd:48]
INFO: [Synth 8-113] binding component instance 'ClockBufer1' to cell 'BUFG' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/gen_clk_codec.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'gen_clk_codec' (3#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/gen_clk_codec.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'synchro_codec_v1' (4#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/synchro_codec_v1.vhd:66]
INFO: [Synth 8-3491] module 'init_codec_v2' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/init_codec_v2.vhd:60' bound to instance 'inst_init_codec' of component 'init_codec_v2' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:266]
INFO: [Synth 8-638] synthesizing module 'init_codec_v2' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/init_codec_v2.vhd:82]
	Parameter c_clk_freq_Hz bound to: 50000000 - type: integer 
	Parameter c_bus_i2c_bps bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'ctrl_i2c_V4_ssm2603' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/ctrl_i2c_V4_codec_ssm2603.vhd:53' bound to instance 'inst_ctrl_i2c' of component 'ctrl_i2c_v4_ssm2603' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/init_codec_v2.vhd:218]
INFO: [Synth 8-638] synthesizing module 'ctrl_i2c_V4_ssm2603' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/ctrl_i2c_V4_codec_ssm2603.vhd:77]
	Parameter c_clk_freq_Hz bound to: 50000000 - type: integer 
	Parameter c_bus_i2c_bps bound to: 100000 - type: integer 
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/i2c_master.vhd:36' bound to instance 'inst_i2c_master' of component 'i2c_master' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/ctrl_i2c_V4_codec_ssm2603.vhd:147]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/i2c_master.vhd:54]
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (5#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/i2c_master.vhd:54]
WARNING: [Synth 8-614] signal 'i_stb_read' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/ctrl_i2c_V4_codec_ssm2603.vhd:167]
WARNING: [Synth 8-614] signal 'i_stb_write' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/ctrl_i2c_V4_codec_ssm2603.vhd:167]
WARNING: [Synth 8-614] signal 'd_delai_synch' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/ctrl_i2c_V4_codec_ssm2603.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'ctrl_i2c_V4_ssm2603' (6#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/ctrl_i2c_V4_codec_ssm2603.vhd:77]
WARNING: [Synth 8-614] signal 'd_strobe_1000Hz' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/init_codec_v2.vhd:241]
WARNING: [Synth 8-614] signal 'd_cfg_busy' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/init_codec_v2.vhd:296]
WARNING: [Synth 8-614] signal 'd_strobe_trame_I2C' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/init_codec_v2.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'init_codec_v2' (7#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/init_codec_v2.vhd:82]
	Parameter nbtn bound to: 4 - type: integer 
	Parameter mode_seq_bouton bound to: 1'b0 
	Parameter mode_simulation bound to: 1'b0 
INFO: [Synth 8-3491] module 'module_commande' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_commande.vhd:9' bound to instance 'inst_module_commande' of component 'module_commande' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:286]
INFO: [Synth 8-638] synthesizing module 'module_commande' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_commande.vhd:22]
	Parameter nbtn bound to: 4 - type: integer 
	Parameter mode_seq_bouton bound to: 1'b0 
	Parameter mode_simulation bound to: 1'b0 
	Parameter nbtn bound to: 4 - type: integer 
	Parameter mode_simul bound to: 1'b0 
INFO: [Synth 8-3491] module 'conditionne_btn_v7' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/conditionne_btn_v7.vhd:28' bound to instance 'inst_cond_btn' of component 'conditionne_btn_v7' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_commande.vhd:46]
INFO: [Synth 8-638] synthesizing module 'conditionne_btn_v7' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/conditionne_btn_v7.vhd:42]
	Parameter nbtn bound to: 4 - type: integer 
	Parameter mode_simul bound to: 1'b0 
INFO: [Synth 8-3491] module 'strb_gen' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/strb_gen_v3.vhd:30' bound to instance 'inst_strb_bit' of component 'strb_gen' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/conditionne_btn_v7.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'conditionne_btn_v7' (8#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/conditionne_btn_v7.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'module_commande' (9#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_commande.vhd:22]
	Parameter const_CLK_Hz bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'affhexPmodSSD_v3' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/affhex_pmodssd_v3.vhd:49' bound to instance 'inst_afficheur' of component 'affhexPmodSSD_v3' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:301]
INFO: [Synth 8-638] synthesizing module 'affhexPmodSSD_v3' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/affhex_pmodssd_v3.vhd:59]
	Parameter const_CLK_Hz bound to: 50000000 - type: integer 
WARNING: [Synth 8-614] signal 'q_DA' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/affhex_pmodssd_v3.vhd:102]
WARNING: [Synth 8-614] signal 'i_aff_mem' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/affhex_pmodssd_v3.vhd:111]
WARNING: [Synth 8-614] signal 'q_aff_mem' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/affhex_pmodssd_v3.vhd:111]
INFO: [Synth 8-226] default block is never used [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/affhex_pmodssd_v3.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'affhexPmodSSD_v3' (10#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/affhex_pmodssd_v3.vhd:59]
INFO: [Synth 8-3491] module 'module_sig' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:41' bound to instance 'inst_module_sig' of component 'module_sig' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:312]
INFO: [Synth 8-638] synthesizing module 'module_sig' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:61]
INFO: [Synth 8-3491] module 'sig_fct_1' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/sig_fct_1.vhd:36' bound to instance 'inst_fct1' of component 'sig_fct_1' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:206]
INFO: [Synth 8-638] synthesizing module 'sig_fct_1' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/sig_fct_1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sig_fct_1' (11#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/sig_fct_1.vhd:45]
INFO: [Synth 8-3491] module 'sig_fct_2' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/sig_fct_2.vhd:36' bound to instance 'inst_fct2' of component 'sig_fct_2' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:212]
INFO: [Synth 8-638] synthesizing module 'sig_fct_2' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/sig_fct_2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sig_fct_2' (12#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/sig_fct_2.vhd:45]
INFO: [Synth 8-3491] module 'sig_fct_3' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/sig_fct_3.vhd:36' bound to instance 'inst_fct3' of component 'sig_fct_3' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:218]
INFO: [Synth 8-638] synthesizing module 'sig_fct_3' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/sig_fct_3.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sig_fct_3' (13#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/sig_fct_3.vhd:45]
INFO: [Synth 8-3491] module 'calcul_param_1' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/calcul_param_1.vhd:36' bound to instance 'inst_cal_param1' of component 'calcul_param_1' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:225]
INFO: [Synth 8-638] synthesizing module 'calcul_param_1' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/calcul_param_1.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'calcul_param_1' (14#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/calcul_param_1.vhd:49]
INFO: [Synth 8-3491] module 'calcul_param_2' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/calcul_param_2.vhd:36' bound to instance 'inst_cal_param2' of component 'calcul_param_2' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:235]
INFO: [Synth 8-638] synthesizing module 'calcul_param_2' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/calcul_param_2.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'calcul_param_2' (15#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/calcul_param_2.vhd:49]
INFO: [Synth 8-3491] module 'calcul_param_3' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/calcul_param_3.vhd:36' bound to instance 'inst_cal_param3' of component 'calcul_param_3' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:246]
INFO: [Synth 8-638] synthesizing module 'calcul_param_3' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/calcul_param_3.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'calcul_param_3' (16#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/calcul_param_3.vhd:49]
INFO: [Synth 8-3491] module 'decodeur_i2s_v1b' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/decodeur_i2s_v1b.vhd:36' bound to instance 'inst_decod_i2s' of component 'decodeur_i2s_v1b' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:272]
INFO: [Synth 8-638] synthesizing module 'decodeur_i2s_v1b' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/decodeur_i2s_v1b.vhd:48]
INFO: [Synth 8-3491] module 'mef_decod_i2s_v1b' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/mef_decod_i2s_v1b.vhd:36' bound to instance 'inst_MEF_decod1b' of component 'mef_decod_i2s_v1b' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/decodeur_i2s_v1b.vhd:117]
INFO: [Synth 8-638] synthesizing module 'mef_decod_i2s_v1b' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/mef_decod_i2s_v1b.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'mef_decod_i2s_v1b' (17#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/mef_decod_i2s_v1b.vhd:52]
	Parameter nbits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'compteur_nbits' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/compteur_nbits.vhd:25' bound to instance 'inst_cpt_bits' of component 'compteur_nbits' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/decodeur_i2s_v1b.vhd:135]
INFO: [Synth 8-638] synthesizing module 'compteur_nbits' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/compteur_nbits.vhd:34]
	Parameter nbits bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur_nbits' (18#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/compteur_nbits.vhd:34]
INFO: [Synth 8-3491] module 'reg_dec_24b' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_dec_24b.vhd:27' bound to instance 'reg_shift_I2S' of component 'reg_dec_24b' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/decodeur_i2s_v1b.vhd:145]
INFO: [Synth 8-638] synthesizing module 'reg_dec_24b' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_dec_24b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'reg_dec_24b' (19#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_dec_24b.vhd:39]
INFO: [Synth 8-3491] module 'reg_24b' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_24b.vhd:27' bound to instance 'reg_L' of component 'reg_24b' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/decodeur_i2s_v1b.vhd:157]
INFO: [Synth 8-638] synthesizing module 'reg_24b' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_24b.vhd:37]
WARNING: [Synth 8-614] signal 'i_en' is read in the process but is not in the sensitivity list [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_24b.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_24b' (20#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_24b.vhd:37]
INFO: [Synth 8-3491] module 'reg_24b' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_24b.vhd:27' bound to instance 'reg_R' of component 'reg_24b' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/decodeur_i2s_v1b.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'decodeur_i2s_v1b' (21#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/decodeur_i2s_v1b.vhd:48]
INFO: [Synth 8-3491] module 'codeur_i2s_vsb' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/codeur_i2s_vsb.vhd:34' bound to instance 'inst_cod_i2s' of component 'codeur_i2s_vsb' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:287]
INFO: [Synth 8-638] synthesizing module 'codeur_i2s_vsb' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/codeur_i2s_vsb.vhd:46]
INFO: [Synth 8-3491] module 'mef_cod_i2s_vsb' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/mef_cod_i2s_vsb.vhd:35' bound to instance 'inst_MEF_cod' of component 'mef_cod_i2s_vsb' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/codeur_i2s_vsb.vhd:118]
INFO: [Synth 8-638] synthesizing module 'mef_cod_i2s_vsb' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/mef_cod_i2s_vsb.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'mef_cod_i2s_vsb' (22#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/mef_cod_i2s_vsb.vhd:51]
	Parameter nbits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'compteur_nbits' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/compteur_nbits.vhd:25' bound to instance 'inst_cpt_bits_cod' of component 'compteur_nbits' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/codeur_i2s_vsb.vhd:135]
INFO: [Synth 8-3491] module 'reg_dec_24b_fd' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_dec_24b_fd.vhd:27' bound to instance 'reg_shift_I2S' of component 'reg_dec_24b_fd' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/codeur_i2s_vsb.vhd:159]
INFO: [Synth 8-638] synthesizing module 'reg_dec_24b_fd' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_dec_24b_fd.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'reg_dec_24b_fd' (23#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/reg_dec_24b_fd.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'codeur_i2s_vsb' (24#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/codeur_i2s_vsb.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'module_sig' (25#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/module_sig.vhd:61]
	Parameter c_val_seuil bound to: 8'b00001111 
INFO: [Synth 8-3491] module 'attenuateur_pwm' declared at 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/attenateur_pwm.vhd:35' bound to instance 'inst_att' of component 'attenuateur_pwm' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:337]
INFO: [Synth 8-638] synthesizing module 'attenuateur_pwm' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/attenateur_pwm.vhd:44]
	Parameter c_val_seuil bound to: 8'b00001111 
INFO: [Synth 8-256] done synthesizing module 'attenuateur_pwm' (26#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/attenateur_pwm.vhd:44]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_o_pblrc' to cell 'OBUF' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:354]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_o_reclrc' to cell 'OBUF' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:359]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_o_pbdat' to cell 'OBUF' [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'circuit_tr_signal' (27#1) [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/circuit_tr_signal.vhd:91]
WARNING: [Synth 8-3917] design circuit_tr_signal has port o_ac_muten driven by constant 1
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_bclk
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_reset
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_en
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_lrc
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[23]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[22]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[21]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[20]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[19]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[18]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[17]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[16]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[15]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[14]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[13]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[12]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[11]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[10]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[9]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[8]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[7]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[6]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[5]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[4]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[3]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[2]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[1]
WARNING: [Synth 8-3331] design calcul_param_3 has unconnected port i_ech[0]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_bclk
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_reset
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_en
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_lrc
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[23]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[22]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[21]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[20]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[19]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[18]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[17]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[16]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[15]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[14]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[13]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[12]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[11]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[10]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[9]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[8]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[7]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[6]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[5]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[4]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[3]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[2]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[1]
WARNING: [Synth 8-3331] design calcul_param_2 has unconnected port i_ech[0]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_bclk
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_reset
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_en
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_lrc
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[23]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[22]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[21]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[20]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[19]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[18]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[17]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[16]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[15]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[14]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[13]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[12]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[11]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[10]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[9]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[8]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[7]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[6]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[5]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[4]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[3]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[2]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[1]
WARNING: [Synth 8-3331] design calcul_param_1 has unconnected port i_ech[0]
WARNING: [Synth 8-3331] design init_codec_v2 has unconnected port i_lrc
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 770.809 ; gain = 243.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 770.809 ; gain = 243.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 770.809 ; gain = 243.953
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc]
Finished Parsing XDC File [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/circuit_tr_signal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/circuit_tr_signal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 902.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_i2c_etat_courant_reg' in module 'ctrl_i2c_V4_ssm2603'
INFO: [Synth 8-5546] ROM "cfg_ssm2603" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_EtatCourant_reg' in module 'mef_decod_i2s_v1b'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_EtatCourant_reg' in module 'mef_cod_i2s_vsb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sta_idle |                         00000001 |                             0000
          sta_read_seq_0 |                         00000010 |                             0100
          sta_read_seq_1 |                         00000100 |                             0101
          sta_read_seq_2 |                         00001000 |                             0110
        sta_read_seq_fin |                         00010000 |                             1001
         sta_write_seq_0 |                         00100000 |                             0001
         sta_write_seq_1 |                         01000000 |                             0010
       sta_write_seq_fin |                         10000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_i2c_etat_courant_reg' using encoding 'one-hot' in module 'ctrl_i2c_V4_ssm2603'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sta_init |                          0000001 |                              000
            sta_registre |                          0000010 |                              001
           sta_load_left |                          0000100 |                              010
           sta_wait_left |                          0001000 |                              100
          sta_load_right |                          0010000 |                              011
            sta_str_data |                          0100000 |                              110
          sta_wait_right |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_EtatCourant_reg' using encoding 'one-hot' in module 'mef_decod_i2s_v1b'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sta_init |                      00000000001 |                             0000
                  sta_df |                      00000000010 |                             1010
                  sta_g0 |                      00000000100 |                             0001
                  sta_g1 |                      00000001000 |                             0010
                  sta_g2 |                      00000010000 |                             0011
                  sta_g3 |                      00000100000 |                             0100
                  sta_gf |                      00001000000 |                             0101
                  sta_d0 |                      00010000000 |                             0110
                  sta_d1 |                      00100000000 |                             0111
                  sta_d2 |                      01000000000 |                             1000
                  sta_d3 |                      10000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_EtatCourant_reg' using encoding 'one-hot' in module 'mef_cod_i2s_vsb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   4 Input     24 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 11    
	   9 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module strb_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchro_zybo_v1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gen_clk_codec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 10    
	   9 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ctrl_i2c_V4_ssm2603 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
Module init_codec_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  33 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conditionne_btn_v7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module affhexPmodSSD_v3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mef_decod_i2s_v1b 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
Module compteur_nbits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module reg_dec_24b 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module reg_24b 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module mef_cod_i2s_vsb 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 2     
Module reg_dec_24b_fd 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module codeur_i2s_vsb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module module_sig 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module attenuateur_pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design circuit_tr_signal has port o_ac_muten driven by constant 1
WARNING: [Synth 8-3917] design circuit_tr_signal has port o_pmodled[7] driven by constant 0
WARNING: [Synth 8-3917] design circuit_tr_signal has port o_pmodled[6] driven by constant 0
WARNING: [Synth 8-3917] design circuit_tr_signal has port o_pmodled[5] driven by constant 0
WARNING: [Synth 8-3917] design circuit_tr_signal has port o_pmodled[4] driven by constant 0
WARNING: [Synth 8-3917] design circuit_tr_signal has port o_pmodled[3] driven by constant 0
WARNING: [Synth 8-3917] design circuit_tr_signal has port o_pmodled[2] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_init_codec/inst_ctrl_i2c/d_read_req_reg )
INFO: [Synth 8-3886] merging instance 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[6]' (FDE) to 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[7]' (FDE) to 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[1]' (FDE) to 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[2]' (FDE) to 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[4]' (FDE) to 'inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_init_codec/inst_ctrl_i2c/inst_i2c_master/addr_rw_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst_module_commande/inst_cond_btn/q2_btn_reg[1]' (FD) to 'inst_afficheur/q_aff_mem_reg'
INFO: [Synth 8-3886] merging instance 'inst_afficheur/q_DA_reg[4]' (FDCE) to 'inst_afficheur/q_DA_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_afficheur/q_DA_reg[5]' (FDCE) to 'inst_afficheur/q_DA_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_afficheur/q_DA_reg[6]' (FDCE) to 'inst_afficheur/q_DA_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_afficheur/q_DA_reg[2]' (FDCE) to 'inst_afficheur/q_DA_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_afficheur/q_DA_reg[7]' (FDCE) to 'inst_afficheur/q_DA_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_afficheur/q_DA_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[1]' (FDCE) to 'inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[2]' (FDCE) to 'inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[3]' (FDCE) to 'inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[4] )
WARNING: [Synth 8-3332] Sequential element (inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[4]) is unused and will be removed from module circuit_tr_signal.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    18|
|3     |LUT1       |    14|
|4     |LUT2       |    33|
|5     |LUT3       |    24|
|6     |LUT4       |    52|
|7     |LUT5       |    58|
|8     |LUT6       |    72|
|9     |PLLE2_BASE |     1|
|10    |FDCE       |   183|
|11    |FDPE       |     9|
|12    |FDRE       |   113|
|13    |IBUF       |     8|
|14    |IOBUF      |     1|
|15    |OBUF       |    28|
|16    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |   618|
|2     |  inst_afficheur        |affhexPmodSSD_v3    |    35|
|3     |  inst_att              |attenuateur_pwm     |    21|
|4     |  inst_init_codec       |init_codec_v2       |   212|
|5     |    inst_ctrl_i2c       |ctrl_i2c_V4_ssm2603 |   166|
|6     |      inst_i2c_master   |i2c_master          |   133|
|7     |  inst_module_commande  |module_commande     |    29|
|8     |    inst_cond_btn       |conditionne_btn_v7  |    29|
|9     |      inst_strb_bit     |strb_gen_2          |     2|
|10    |  inst_module_sig       |module_sig          |   187|
|11    |    inst_cod_i2s        |codeur_i2s_vsb      |    85|
|12    |      inst_MEF_cod      |mef_cod_i2s_vsb     |    45|
|13    |      inst_cpt_bits_cod |compteur_nbits_1    |    16|
|14    |      reg_shift_I2S     |reg_dec_24b_fd      |    24|
|15    |    inst_decod_i2s      |decodeur_i2s_v1b    |   102|
|16    |      inst_MEF_decod1b  |mef_decod_i2s_v1b   |    10|
|17    |      inst_cpt_bits     |compteur_nbits      |    19|
|18    |      reg_L             |reg_24b             |    24|
|19    |      reg_R             |reg_24b_0           |    25|
|20    |      reg_shift_I2S     |reg_dec_24b         |    24|
|21    |  inst_synchro          |synchro_codec_v1    |    96|
|22    |    inst_gen_clk_codec  |gen_clk_codec       |    27|
|23    |    inst_synchro        |synchro_zybo_v1     |    69|
|24    |      inst_strb_1000Hz  |strb_gen            |     3|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 902.270 ; gain = 375.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 902.270 ; gain = 243.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 902.270 ; gain = 375.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 917.250 ; gain = 626.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.250 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.runs/synth_1/circuit_tr_signal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file circuit_tr_signal_utilization_synth.rpt -pb circuit_tr_signal_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 14:54:59 2020...
