// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "08/25/2024 04:58:40"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Problema1 (
	A,
	B,
	ALU_Sel,
	Accionador,
	ALU_Out,
	CarryOut,
	result_cents,
	result_decs,
	result_unis,
	disp_cents,
	disp_decs,
	disp_unis);
input 	logic [3:0] A ;
input 	logic [3:0] B ;
input 	logic [3:0] ALU_Sel ;
input 	logic Accionador ;
output 	logic [7:0] ALU_Out ;
output 	logic CarryOut ;
output 	logic [3:0] result_cents ;
output 	logic [3:0] result_decs ;
output 	logic [3:0] result_unis ;
output 	logic [0:6] disp_cents ;
output 	logic [0:6] disp_decs ;
output 	logic [0:6] disp_unis ;

// Design Ports Information
// Accionador	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[0]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[1]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[2]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[3]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[4]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[5]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[6]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[7]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CarryOut	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_cents[0]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_cents[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_cents[2]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_cents[3]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_decs[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_decs[1]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_decs[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_decs[3]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_unis[0]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_unis[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_unis[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_unis[3]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_cents[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_cents[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_cents[4]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_cents[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_cents[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_cents[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_cents[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_decs[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_decs[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_decs[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_decs[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_decs[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_decs[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_decs[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_unis[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_unis[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_unis[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_unis[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_unis[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_unis[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_unis[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Sel[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Sel[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Sel[1]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Sel[3]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Accionador~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \ALU_Sel[1]~input_o ;
wire \B[0]~input_o ;
wire \A[0]~input_o ;
wire \Add0~1_sumout ;
wire \ALU_Sel[2]~input_o ;
wire \ALU_Sel[3]~input_o ;
wire \Mux4~1_combout ;
wire \ALU_Sel[0]~input_o ;
wire \A[1]~input_o ;
wire \Mux4~0_combout ;
wire \Mux4~2_combout ;
wire \Mux3~2_combout ;
wire \B[1]~input_o ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \A[2]~input_o ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Mux3~3_combout ;
wire \B[2]~input_o ;
wire \Mux2~0_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \A[3]~input_o ;
wire \Mux2~1_combout ;
wire \B[3]~input_o ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Mux1~1_combout ;
wire \Mux1~0_combout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Mux0~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~26_cout ;
wire \Div1|auto_generated|divider|divider|op_5~22_cout ;
wire \Div1|auto_generated|divider|divider|op_5~18_cout ;
wire \Div1|auto_generated|divider|divider|op_5~14_cout ;
wire \Div1|auto_generated|divider|divider|op_5~10_cout ;
wire \Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~7 ;
wire \Mod1|auto_generated|divider|divider|op_5~10 ;
wire \Mod1|auto_generated|divider|divider|op_5~11 ;
wire \Mod1|auto_generated|divider|divider|op_5~14 ;
wire \Mod1|auto_generated|divider|divider|op_5~15 ;
wire \Mod1|auto_generated|divider|divider|op_5~18 ;
wire \Mod1|auto_generated|divider|divider|op_5~19 ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~26_cout ;
wire \Mod2|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~6_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~7_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod2|auto_generated|divider|divider|op_5~6 ;
wire \Mod2|auto_generated|divider|divider|op_5~10 ;
wire \Mod2|auto_generated|divider|divider|op_5~14 ;
wire \Mod2|auto_generated|divider|divider|op_5~18 ;
wire \Mod2|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod2|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~17_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ;
wire \WideOr7~0_combout ;
wire \WideOr6~0_combout ;
wire \WideOr5~0_combout ;
wire \WideOr4~0_combout ;
wire \Decoder1~0_combout ;
wire \disp_decs~0_combout ;
wire \disp_decs~1_combout ;
wire \WideOr11~0_combout ;
wire \WideOr10~0_combout ;
wire \WideOr9~0_combout ;
wire \WideOr8~0_combout ;
wire \Decoder2~0_combout ;
wire \disp_unis~0_combout ;
wire \disp_unis~1_combout ;


// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \ALU_Out[0]~output (
	.i(\Mux4~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[0]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[0]~output .bus_hold = "false";
defparam \ALU_Out[0]~output .open_drain_output = "false";
defparam \ALU_Out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \ALU_Out[1]~output (
	.i(\Mux3~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[1]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[1]~output .bus_hold = "false";
defparam \ALU_Out[1]~output .open_drain_output = "false";
defparam \ALU_Out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \ALU_Out[2]~output (
	.i(\Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[2]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[2]~output .bus_hold = "false";
defparam \ALU_Out[2]~output .open_drain_output = "false";
defparam \ALU_Out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \ALU_Out[3]~output (
	.i(\Mux1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[3]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[3]~output .bus_hold = "false";
defparam \ALU_Out[3]~output .open_drain_output = "false";
defparam \ALU_Out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \ALU_Out[4]~output (
	.i(\Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[4]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[4]~output .bus_hold = "false";
defparam \ALU_Out[4]~output .open_drain_output = "false";
defparam \ALU_Out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N2
cyclonev_io_obuf \ALU_Out[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[5]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[5]~output .bus_hold = "false";
defparam \ALU_Out[5]~output .open_drain_output = "false";
defparam \ALU_Out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \ALU_Out[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[6]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[6]~output .bus_hold = "false";
defparam \ALU_Out[6]~output .open_drain_output = "false";
defparam \ALU_Out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \ALU_Out[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[7]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[7]~output .bus_hold = "false";
defparam \ALU_Out[7]~output .open_drain_output = "false";
defparam \ALU_Out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \CarryOut~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CarryOut),
	.obar());
// synopsys translate_off
defparam \CarryOut~output .bus_hold = "false";
defparam \CarryOut~output .open_drain_output = "false";
defparam \CarryOut~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \result_cents[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_cents[0]),
	.obar());
// synopsys translate_off
defparam \result_cents[0]~output .bus_hold = "false";
defparam \result_cents[0]~output .open_drain_output = "false";
defparam \result_cents[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \result_cents[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_cents[1]),
	.obar());
// synopsys translate_off
defparam \result_cents[1]~output .bus_hold = "false";
defparam \result_cents[1]~output .open_drain_output = "false";
defparam \result_cents[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \result_cents[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_cents[2]),
	.obar());
// synopsys translate_off
defparam \result_cents[2]~output .bus_hold = "false";
defparam \result_cents[2]~output .open_drain_output = "false";
defparam \result_cents[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \result_cents[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_cents[3]),
	.obar());
// synopsys translate_off
defparam \result_cents[3]~output .bus_hold = "false";
defparam \result_cents[3]~output .open_drain_output = "false";
defparam \result_cents[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \result_decs[0]~output (
	.i(\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_decs[0]),
	.obar());
// synopsys translate_off
defparam \result_decs[0]~output .bus_hold = "false";
defparam \result_decs[0]~output .open_drain_output = "false";
defparam \result_decs[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \result_decs[1]~output (
	.i(\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_decs[1]),
	.obar());
// synopsys translate_off
defparam \result_decs[1]~output .bus_hold = "false";
defparam \result_decs[1]~output .open_drain_output = "false";
defparam \result_decs[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \result_decs[2]~output (
	.i(\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_decs[2]),
	.obar());
// synopsys translate_off
defparam \result_decs[2]~output .bus_hold = "false";
defparam \result_decs[2]~output .open_drain_output = "false";
defparam \result_decs[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \result_decs[3]~output (
	.i(\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_decs[3]),
	.obar());
// synopsys translate_off
defparam \result_decs[3]~output .bus_hold = "false";
defparam \result_decs[3]~output .open_drain_output = "false";
defparam \result_decs[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \result_unis[0]~output (
	.i(\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_unis[0]),
	.obar());
// synopsys translate_off
defparam \result_unis[0]~output .bus_hold = "false";
defparam \result_unis[0]~output .open_drain_output = "false";
defparam \result_unis[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \result_unis[1]~output (
	.i(\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_unis[1]),
	.obar());
// synopsys translate_off
defparam \result_unis[1]~output .bus_hold = "false";
defparam \result_unis[1]~output .open_drain_output = "false";
defparam \result_unis[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \result_unis[2]~output (
	.i(\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_unis[2]),
	.obar());
// synopsys translate_off
defparam \result_unis[2]~output .bus_hold = "false";
defparam \result_unis[2]~output .open_drain_output = "false";
defparam \result_unis[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \result_unis[3]~output (
	.i(\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_unis[3]),
	.obar());
// synopsys translate_off
defparam \result_unis[3]~output .bus_hold = "false";
defparam \result_unis[3]~output .open_drain_output = "false";
defparam \result_unis[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \disp_cents[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_cents[6]),
	.obar());
// synopsys translate_off
defparam \disp_cents[6]~output .bus_hold = "false";
defparam \disp_cents[6]~output .open_drain_output = "false";
defparam \disp_cents[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \disp_cents[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_cents[5]),
	.obar());
// synopsys translate_off
defparam \disp_cents[5]~output .bus_hold = "false";
defparam \disp_cents[5]~output .open_drain_output = "false";
defparam \disp_cents[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \disp_cents[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_cents[4]),
	.obar());
// synopsys translate_off
defparam \disp_cents[4]~output .bus_hold = "false";
defparam \disp_cents[4]~output .open_drain_output = "false";
defparam \disp_cents[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \disp_cents[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_cents[3]),
	.obar());
// synopsys translate_off
defparam \disp_cents[3]~output .bus_hold = "false";
defparam \disp_cents[3]~output .open_drain_output = "false";
defparam \disp_cents[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \disp_cents[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_cents[2]),
	.obar());
// synopsys translate_off
defparam \disp_cents[2]~output .bus_hold = "false";
defparam \disp_cents[2]~output .open_drain_output = "false";
defparam \disp_cents[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \disp_cents[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_cents[1]),
	.obar());
// synopsys translate_off
defparam \disp_cents[1]~output .bus_hold = "false";
defparam \disp_cents[1]~output .open_drain_output = "false";
defparam \disp_cents[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \disp_cents[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_cents[0]),
	.obar());
// synopsys translate_off
defparam \disp_cents[0]~output .bus_hold = "false";
defparam \disp_cents[0]~output .open_drain_output = "false";
defparam \disp_cents[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \disp_decs[6]~output (
	.i(\WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_decs[6]),
	.obar());
// synopsys translate_off
defparam \disp_decs[6]~output .bus_hold = "false";
defparam \disp_decs[6]~output .open_drain_output = "false";
defparam \disp_decs[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \disp_decs[5]~output (
	.i(\WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_decs[5]),
	.obar());
// synopsys translate_off
defparam \disp_decs[5]~output .bus_hold = "false";
defparam \disp_decs[5]~output .open_drain_output = "false";
defparam \disp_decs[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \disp_decs[4]~output (
	.i(\WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_decs[4]),
	.obar());
// synopsys translate_off
defparam \disp_decs[4]~output .bus_hold = "false";
defparam \disp_decs[4]~output .open_drain_output = "false";
defparam \disp_decs[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \disp_decs[3]~output (
	.i(\WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_decs[3]),
	.obar());
// synopsys translate_off
defparam \disp_decs[3]~output .bus_hold = "false";
defparam \disp_decs[3]~output .open_drain_output = "false";
defparam \disp_decs[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \disp_decs[2]~output (
	.i(\Decoder1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_decs[2]),
	.obar());
// synopsys translate_off
defparam \disp_decs[2]~output .bus_hold = "false";
defparam \disp_decs[2]~output .open_drain_output = "false";
defparam \disp_decs[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \disp_decs[1]~output (
	.i(\disp_decs~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_decs[1]),
	.obar());
// synopsys translate_off
defparam \disp_decs[1]~output .bus_hold = "false";
defparam \disp_decs[1]~output .open_drain_output = "false";
defparam \disp_decs[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \disp_decs[0]~output (
	.i(\disp_decs~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_decs[0]),
	.obar());
// synopsys translate_off
defparam \disp_decs[0]~output .bus_hold = "false";
defparam \disp_decs[0]~output .open_drain_output = "false";
defparam \disp_decs[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \disp_unis[6]~output (
	.i(\WideOr11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_unis[6]),
	.obar());
// synopsys translate_off
defparam \disp_unis[6]~output .bus_hold = "false";
defparam \disp_unis[6]~output .open_drain_output = "false";
defparam \disp_unis[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \disp_unis[5]~output (
	.i(\WideOr10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_unis[5]),
	.obar());
// synopsys translate_off
defparam \disp_unis[5]~output .bus_hold = "false";
defparam \disp_unis[5]~output .open_drain_output = "false";
defparam \disp_unis[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \disp_unis[4]~output (
	.i(\WideOr9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_unis[4]),
	.obar());
// synopsys translate_off
defparam \disp_unis[4]~output .bus_hold = "false";
defparam \disp_unis[4]~output .open_drain_output = "false";
defparam \disp_unis[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \disp_unis[3]~output (
	.i(\WideOr8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_unis[3]),
	.obar());
// synopsys translate_off
defparam \disp_unis[3]~output .bus_hold = "false";
defparam \disp_unis[3]~output .open_drain_output = "false";
defparam \disp_unis[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \disp_unis[2]~output (
	.i(\Decoder2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_unis[2]),
	.obar());
// synopsys translate_off
defparam \disp_unis[2]~output .bus_hold = "false";
defparam \disp_unis[2]~output .open_drain_output = "false";
defparam \disp_unis[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \disp_unis[1]~output (
	.i(\disp_unis~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_unis[1]),
	.obar());
// synopsys translate_off
defparam \disp_unis[1]~output .bus_hold = "false";
defparam \disp_unis[1]~output .open_drain_output = "false";
defparam \disp_unis[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \disp_unis[0]~output (
	.i(\disp_unis~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp_unis[0]),
	.obar());
// synopsys translate_off
defparam \disp_unis[0]~output .bus_hold = "false";
defparam \disp_unis[0]~output .open_drain_output = "false";
defparam \disp_unis[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \ALU_Sel[1]~input (
	.i(ALU_Sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_Sel[1]~input_o ));
// synopsys translate_off
defparam \ALU_Sel[1]~input .bus_hold = "false";
defparam \ALU_Sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \B[0]~input_o  ) + ( \A[0]~input_o  ) + ( !VCC ))
// \Add0~2  = CARRY(( \B[0]~input_o  ) + ( \A[0]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\B[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FF0000003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \ALU_Sel[2]~input (
	.i(ALU_Sel[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_Sel[2]~input_o ));
// synopsys translate_off
defparam \ALU_Sel[2]~input .bus_hold = "false";
defparam \ALU_Sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \ALU_Sel[3]~input (
	.i(ALU_Sel[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_Sel[3]~input_o ));
// synopsys translate_off
defparam \ALU_Sel[3]~input .bus_hold = "false";
defparam \ALU_Sel[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N9
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \ALU_Sel[3]~input_o  & ( !\ALU_Sel[2]~input_o  ) ) # ( !\ALU_Sel[3]~input_o  & ( \ALU_Sel[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Sel[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \ALU_Sel[0]~input (
	.i(ALU_Sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_Sel[0]~input_o ));
// synopsys translate_off
defparam \ALU_Sel[0]~input .bus_hold = "false";
defparam \ALU_Sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N0
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \A[1]~input_o  & ( \ALU_Sel[2]~input_o  & ( \ALU_Sel[0]~input_o  ) ) ) # ( \A[1]~input_o  & ( !\ALU_Sel[2]~input_o  & ( (!\B[0]~input_o  & (\ALU_Sel[0]~input_o  & \A[0]~input_o )) # (\B[0]~input_o  & ((\A[0]~input_o ) # 
// (\ALU_Sel[0]~input_o ))) ) ) ) # ( !\A[1]~input_o  & ( !\ALU_Sel[2]~input_o  & ( (!\B[0]~input_o  & (\ALU_Sel[0]~input_o  & \A[0]~input_o )) # (\B[0]~input_o  & ((\A[0]~input_o ) # (\ALU_Sel[0]~input_o ))) ) ) )

	.dataa(gnd),
	.datab(!\B[0]~input_o ),
	.datac(!\ALU_Sel[0]~input_o ),
	.datad(!\A[0]~input_o ),
	.datae(!\A[1]~input_o ),
	.dataf(!\ALU_Sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h033F033F00000F0F;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N18
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \Mux4~0_combout  & ( ((!\ALU_Sel[1]~input_o  & \Mux4~1_combout )) # (\Add0~1_sumout ) ) ) # ( !\Mux4~0_combout  & ( (\Add0~1_sumout  & ((!\Mux4~1_combout ) # (\ALU_Sel[1]~input_o ))) ) )

	.dataa(!\ALU_Sel[1]~input_o ),
	.datab(!\Add0~1_sumout ),
	.datac(!\Mux4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h313131313B3B3B3B;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N51
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( !\ALU_Sel[3]~input_o  & ( (\ALU_Sel[2]~input_o  & !\ALU_Sel[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Sel[2]~input_o ),
	.datad(!\ALU_Sel[1]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h0F000F0000000000;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N45
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (!\ALU_Sel[1]~input_o  & ((!\ALU_Sel[0]~input_o  & (\B[1]~input_o  & \A[1]~input_o )) # (\ALU_Sel[0]~input_o  & ((\A[1]~input_o ) # (\B[1]~input_o ))))) # (\ALU_Sel[1]~input_o  & ((!\B[1]~input_o  $ (!\A[1]~input_o ))))

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(!\ALU_Sel[1]~input_o ),
	.datac(!\B[1]~input_o ),
	.datad(!\A[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h077C077C077C077C;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N48
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \ALU_Sel[3]~input_o  & ( (!\ALU_Sel[2]~input_o  & ((!\ALU_Sel[0]~input_o ) # (!\ALU_Sel[1]~input_o ))) ) ) # ( !\ALU_Sel[3]~input_o  & ( (\ALU_Sel[2]~input_o  & (\ALU_Sel[0]~input_o  & !\ALU_Sel[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\ALU_Sel[2]~input_o ),
	.datac(!\ALU_Sel[0]~input_o ),
	.datad(!\ALU_Sel[1]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h03000300CCC0CCC0;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \B[1]~input_o  ) + ( \A[1]~input_o  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \B[1]~input_o  ) + ( \A[1]~input_o  ) + ( \Add0~2  ))

	.dataa(!\B[1]~input_o ),
	.datab(gnd),
	.datac(!\A[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N24
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \A[2]~input_o  & ( \Add0~5_sumout  & ( (!\Mux3~2_combout  & (((!\Mux3~1_combout )) # (\Mux3~0_combout ))) # (\Mux3~2_combout  & (((\A[0]~input_o ) # (\Mux3~1_combout )))) ) ) ) # ( !\A[2]~input_o  & ( \Add0~5_sumout  & ( 
// (!\Mux3~2_combout  & (((!\Mux3~1_combout )) # (\Mux3~0_combout ))) # (\Mux3~2_combout  & (((!\Mux3~1_combout  & \A[0]~input_o )))) ) ) ) # ( \A[2]~input_o  & ( !\Add0~5_sumout  & ( (!\Mux3~2_combout  & (\Mux3~0_combout  & (\Mux3~1_combout ))) # 
// (\Mux3~2_combout  & (((\A[0]~input_o ) # (\Mux3~1_combout )))) ) ) ) # ( !\A[2]~input_o  & ( !\Add0~5_sumout  & ( (!\Mux3~2_combout  & (\Mux3~0_combout  & (\Mux3~1_combout ))) # (\Mux3~2_combout  & (((!\Mux3~1_combout  & \A[0]~input_o )))) ) ) )

	.dataa(!\Mux3~2_combout ),
	.datab(!\Mux3~0_combout ),
	.datac(!\Mux3~1_combout ),
	.datad(!\A[0]~input_o ),
	.datae(!\A[2]~input_o ),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N42
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (!\ALU_Sel[1]~input_o  & ((!\ALU_Sel[0]~input_o  & (\B[2]~input_o  & \A[2]~input_o )) # (\ALU_Sel[0]~input_o  & ((\A[2]~input_o ) # (\B[2]~input_o ))))) # (\ALU_Sel[1]~input_o  & ((!\B[2]~input_o  $ (!\A[2]~input_o ))))

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(!\ALU_Sel[1]~input_o ),
	.datac(!\B[2]~input_o ),
	.datad(!\A[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h077C077C077C077C;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \B[2]~input_o  ) + ( \A[2]~input_o  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \B[2]~input_o  ) + ( \A[2]~input_o  ) + ( \Add0~6  ))

	.dataa(!\A[2]~input_o ),
	.datab(gnd),
	.datac(!\B[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N30
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \A[3]~input_o  & ( \Mux3~1_combout  & ( (\Mux2~0_combout ) # (\Mux3~2_combout ) ) ) ) # ( !\A[3]~input_o  & ( \Mux3~1_combout  & ( (!\Mux3~2_combout  & \Mux2~0_combout ) ) ) ) # ( \A[3]~input_o  & ( !\Mux3~1_combout  & ( 
// (!\Mux3~2_combout  & (\Add0~9_sumout )) # (\Mux3~2_combout  & ((\A[1]~input_o ))) ) ) ) # ( !\A[3]~input_o  & ( !\Mux3~1_combout  & ( (!\Mux3~2_combout  & (\Add0~9_sumout )) # (\Mux3~2_combout  & ((\A[1]~input_o ))) ) ) )

	.dataa(!\Mux3~2_combout ),
	.datab(!\Mux2~0_combout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\A[1]~input_o ),
	.datae(!\A[3]~input_o ),
	.dataf(!\Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \A[3]~input_o  ) + ( \B[3]~input_o  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \A[3]~input_o  ) + ( \B[3]~input_o  ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[3]~input_o ),
	.datae(gnd),
	.dataf(!\B[3]~input_o ),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N12
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \A[3]~input_o  & ( \ALU_Sel[2]~input_o  & ( (\A[2]~input_o  & (!\ALU_Sel[1]~input_o  & !\ALU_Sel[3]~input_o )) ) ) ) # ( !\A[3]~input_o  & ( \ALU_Sel[2]~input_o  & ( (\A[2]~input_o  & (!\ALU_Sel[1]~input_o  & !\ALU_Sel[3]~input_o )) ) 
// ) ) # ( \A[3]~input_o  & ( !\ALU_Sel[2]~input_o  & ( (\ALU_Sel[1]~input_o  & (!\B[3]~input_o  & \ALU_Sel[3]~input_o )) ) ) ) # ( !\A[3]~input_o  & ( !\ALU_Sel[2]~input_o  & ( (\ALU_Sel[1]~input_o  & (\B[3]~input_o  & \ALU_Sel[3]~input_o )) ) ) )

	.dataa(!\A[2]~input_o ),
	.datab(!\ALU_Sel[1]~input_o ),
	.datac(!\B[3]~input_o ),
	.datad(!\ALU_Sel[3]~input_o ),
	.datae(!\A[3]~input_o ),
	.dataf(!\ALU_Sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h0003003044004400;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N36
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \ALU_Sel[3]~input_o  & ( (!\ALU_Sel[2]~input_o  & ((!\ALU_Sel[0]~input_o ) # (!\ALU_Sel[1]~input_o ))) ) ) # ( !\ALU_Sel[3]~input_o  & ( (\ALU_Sel[2]~input_o  & !\ALU_Sel[1]~input_o ) ) )

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(gnd),
	.datac(!\ALU_Sel[2]~input_o ),
	.datad(!\ALU_Sel[1]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0F000F00F0A0F0A0;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N18
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \A[3]~input_o  & ( !\ALU_Sel[2]~input_o  & ( (!\ALU_Sel[1]~input_o  & (\ALU_Sel[3]~input_o  & ((\ALU_Sel[0]~input_o ) # (\B[3]~input_o )))) ) ) ) # ( !\A[3]~input_o  & ( !\ALU_Sel[2]~input_o  & ( (\B[3]~input_o  & 
// (!\ALU_Sel[1]~input_o  & (\ALU_Sel[0]~input_o  & \ALU_Sel[3]~input_o ))) ) ) )

	.dataa(!\B[3]~input_o ),
	.datab(!\ALU_Sel[1]~input_o ),
	.datac(!\ALU_Sel[0]~input_o ),
	.datad(!\ALU_Sel[3]~input_o ),
	.datae(!\A[3]~input_o ),
	.dataf(!\ALU_Sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h0004004C00000000;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N39
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \Mux1~2_combout  ) # ( !\Mux1~2_combout  & ( (!\ALU_Sel[0]~input_o  & (((\Add0~13_sumout  & !\Mux1~0_combout )) # (\Mux1~1_combout ))) # (\ALU_Sel[0]~input_o  & (\Add0~13_sumout  & ((!\Mux1~0_combout )))) ) )

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Mux1~1_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h3B0A3B0AFFFFFFFF;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N54
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \A[3]~input_o  & ( \ALU_Sel[2]~input_o  & ( (!\ALU_Sel[1]~input_o  & ((!\ALU_Sel[3]~input_o  & (!\ALU_Sel[0]~input_o )) # (\ALU_Sel[3]~input_o  & ((\Add0~17_sumout ))))) # (\ALU_Sel[1]~input_o  & (((\Add0~17_sumout )))) ) ) ) # ( 
// !\A[3]~input_o  & ( \ALU_Sel[2]~input_o  & ( (\Add0~17_sumout  & ((\ALU_Sel[3]~input_o ) # (\ALU_Sel[1]~input_o ))) ) ) ) # ( \A[3]~input_o  & ( !\ALU_Sel[2]~input_o  & ( (\Add0~17_sumout  & ((!\ALU_Sel[3]~input_o ) # ((\ALU_Sel[0]~input_o  & 
// \ALU_Sel[1]~input_o )))) ) ) ) # ( !\A[3]~input_o  & ( !\ALU_Sel[2]~input_o  & ( (\Add0~17_sumout  & ((!\ALU_Sel[3]~input_o ) # ((\ALU_Sel[0]~input_o  & \ALU_Sel[1]~input_o )))) ) ) )

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(!\ALU_Sel[1]~input_o ),
	.datac(!\Add0~17_sumout ),
	.datad(!\ALU_Sel[3]~input_o ),
	.datae(!\A[3]~input_o ),
	.dataf(!\ALU_Sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h0F010F01030F8B0F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \Mux3~3_combout  ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \Mux3~3_combout  ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux3~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \Mux2~1_combout  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \Mux2~1_combout  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(!\Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !\Mux1~3_combout  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !\Mux1~3_combout  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(\Mux1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( \Mux0~0_combout  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( \Mux0~0_combout  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(!\Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~0_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~1_combout  = ( \Mux0~0_combout  & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~2_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~3_combout  = ( \Mux2~1_combout  & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( (!\ALU_Sel[1]~input_o  & ((!\Mux4~1_combout  & ((\Add0~1_sumout ))) # (\Mux4~1_combout  & (\Mux4~0_combout )))) # (\ALU_Sel[1]~input_o  & (((\Add0~1_sumout )))) ) + ( 
// \Div1|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\ALU_Sel[1]~input_o ),
	.datab(!\Mux4~1_combout ),
	.datac(!\Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000FD200000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~18_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Mux3~3_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mux3~3_combout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\Div1|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18_cout  
// ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h00000000000055FF;
defparam \Div1|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~10_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Mux1~3_combout )) ) + ( \Div1|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mux1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ) # (\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ) ) + ( \Div1|auto_generated|divider|divider|op_5~10_cout  
// ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000AA000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|op_5~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \Mod1|auto_generated|divider|divider|op_5~7  ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \Mod1|auto_generated|divider|divider|op_5~7  ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000F0F0;
defparam \Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~11  ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~11  ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~15  ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))
// \Mod1|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~15  ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))
// \Mod1|auto_generated|divider|divider|op_5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000000000000000;
defparam \Mod1|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~19  ) + ( \Mod1|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_5~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_5~5_sumout  & ( (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~0 .lut_mask = 64'h30303030FCFCFCFC;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_5~9_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout ) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) 
// # ( !\Mod1|auto_generated|divider|divider|op_5~9_sumout  & ( (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h30303030FCFCFCFC;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  = (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[23]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_5~17_sumout  & ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N36
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod2|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N39
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~5_sumout  = SUM(( VCC ) + ( (!\Mux4~1_combout  & (((\Add0~1_sumout )))) # (\Mux4~1_combout  & ((!\ALU_Sel[1]~input_o  & (\Mux4~0_combout )) # (\ALU_Sel[1]~input_o  & ((\Add0~1_sumout ))))) ) + ( 
// \Mod2|auto_generated|divider|divider|op_5~26_cout  ))
// \Mod2|auto_generated|divider|divider|op_5~6  = CARRY(( VCC ) + ( (!\Mux4~1_combout  & (((\Add0~1_sumout )))) # (\Mux4~1_combout  & ((!\ALU_Sel[1]~input_o  & (\Mux4~0_combout )) # (\ALU_Sel[1]~input_o  & ((\Add0~1_sumout ))))) ) + ( 
// \Mod2|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\Mux4~1_combout ),
	.datab(!\Mux4~0_combout ),
	.datac(!\ALU_Sel[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000EF400000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N0
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \Mux3~3_combout  ) + ( !VCC ) + ( !VCC ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \Mux3~3_combout  ) + ( !VCC ) + ( !VCC ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux3~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N3
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \Mux2~1_combout  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \Mux2~1_combout  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N6
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\Mux1~3_combout  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\Mux1~3_combout  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\Mux1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N9
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \Mux0~0_combout  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \Mux0~0_combout  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000000F0F;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N12
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N27
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[18]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~6_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~6 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~6 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N21
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[18]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~7_combout  = ( \Mux0~0_combout  & ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~7 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N24
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~2_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N30
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~3_combout  = ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mux2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux2~1_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N42
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Mux3~3_combout )) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_5~6  ))
// \Mod2|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Mux3~3_combout )) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mux3~3_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod2|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N45
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( \Mod2|auto_generated|divider|divider|op_5~10  ))
// \Mod2|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( \Mod2|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000AA000000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N48
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Mux1~3_combout )) ) + ( \Mod2|auto_generated|divider|divider|op_5~14  ))
// \Mod2|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Mux1~3_combout )) ) + ( \Mod2|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mux1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FC3000000000;
defparam \Mod2|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N51
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( (\Mod2|auto_generated|divider|divider|StageOut[18]~7_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[18]~6_combout ) ) + ( \Mod2|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod2|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000AA000000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N54
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N30
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[20]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  = ( \Mux4~2_combout  & ( (\Mod2|auto_generated|divider|divider|op_5~1_sumout ) # (\Mod2|auto_generated|divider|divider|op_5~5_sumout ) ) ) # ( !\Mux4~2_combout  & ( 
// (\Mod2|auto_generated|divider|divider|op_5~5_sumout  & !\Mod2|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\Mux4~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~0 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~0 .lut_mask = 64'h50505F5F50505F5F;
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N18
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \Mod2|auto_generated|divider|divider|op_5~9_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout ) # ((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout )) # (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mux3~3_combout )))) ) ) # ( !\Mod2|auto_generated|divider|divider|op_5~9_sumout  & ( 
// (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout )) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mux3~3_combout ))))) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(!\Mux3~3_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h04150415AEBFAEBF;
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N33
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[16]~2_combout  & ( (\Mod2|auto_generated|divider|divider|op_5~13_sumout ) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\Mod2|auto_generated|divider|divider|op_5~13_sumout )) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ))) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~4 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 64'h2727272777777777;
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N21
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[23]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  = ( \Mux1~3_combout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_5~17_sumout )))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout 
//  & (((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout )) # (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ))) ) ) # ( !\Mux1~3_combout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod2|auto_generated|divider|divider|op_5~17_sumout )))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(!\Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~5 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N15
cyclonev_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( 
// \Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  ) ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( 
// \Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout  & !\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ) ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr7~0 .extended_lut = "off";
defparam \WideOr7~0 .lut_mask = 64'h50500F0F0F0F5F5F;
defparam \WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N48
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & (\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout )) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'h0CCC0CCC000C000C;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N24
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( 
// !\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  ) ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( 
// (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & \Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( 
// !\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[20]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'h0F0F0C0CCCCC0C0C;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N51
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout  $ 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & !\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'h4400440088448844;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N18
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h00C000C000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N21
cyclonev_lcell_comb \disp_decs~0 (
// Equation(s):
// \disp_decs~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\disp_decs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \disp_decs~0 .extended_lut = "off";
defparam \disp_decs~0 .lut_mask = 64'h0000000044884488;
defparam \disp_decs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N54
cyclonev_lcell_comb \disp_decs~1 (
// Equation(s):
// \disp_decs~1_combout  = ( !\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & 
// !\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  & ( 
// (!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout  & \Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\disp_decs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \disp_decs~1 .extended_lut = "off";
defparam \disp_decs~1 .lut_mask = 64'h0C0C0000C0C00000;
defparam \disp_decs~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( 
// (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) ) ) ) # ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( 
// !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  $ (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr11~0 .extended_lut = "off";
defparam \WideOr11~0 .lut_mask = 64'h0000C3C33F3F3F3F;
defparam \WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( 
// (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & !\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) ) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr10~0 .extended_lut = "off";
defparam \WideOr10~0 .lut_mask = 64'h5050F5F500000000;
defparam \WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & 
// !\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) ) ) ) # ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  ) ) # ( 
// !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & 
// !\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr9~0 .extended_lut = "off";
defparam \WideOr9~0 .lut_mask = 64'h3030FFFF0000C0C0;
defparam \WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  $ 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( 
// (!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) ) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~0 .extended_lut = "off";
defparam \WideOr8~0 .lut_mask = 64'h0A0AA5A500000000;
defparam \WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & 
// \Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~0 .extended_lut = "off";
defparam \Decoder2~0 .lut_mask = 64'h0C0C000000000000;
defparam \Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \disp_unis~0 (
// Equation(s):
// \disp_unis~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( 
// (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) ) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\disp_unis~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \disp_unis~0 .extended_lut = "off";
defparam \disp_unis~0 .lut_mask = 64'h05050A0A00000000;
defparam \disp_unis~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \disp_unis~1 (
// Equation(s):
// \disp_unis~1_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & 
// !\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & !\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\disp_unis~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \disp_unis~1 .extended_lut = "off";
defparam \disp_unis~1 .lut_mask = 64'h3030C0C000000000;
defparam \disp_unis~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \Accionador~input (
	.i(Accionador),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Accionador~input_o ));
// synopsys translate_off
defparam \Accionador~input .bus_hold = "false";
defparam \Accionador~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
