[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920134 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920134 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920134 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12963152 heartbeat IPC: 0.9957 cumulative IPC: 0.9957 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21755316 heartbeat IPC: 1.137 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29442274 heartbeat IPC: 1.301 cumulative IPC: 1.131 (Simulation time: 00 hr 02 min 53 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35329708 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 40 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35329708 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.132 instructions: 40000002 cycles: 35329708
CPU 0 Branch Prediction Accuracy: 94.67% MPKI: 11.85 Average ROB Occupancy at Mispredict: 41.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.063
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331455 HIT:     329907 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331455 HIT:     329907 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 353 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875313 HIT:     830958 MISS:      44355 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711492 HIT:     678363 MISS:      33129 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43638 HIT:      35531 MISS:       8107 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116964 HIT:     116867 MISS:         97 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        197 MISS:       3022 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.72 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4643379 HIT:    4227535 MISS:     415844 MSHR_MERGE:     109371
cpu0->cpu0_L1I LOAD         ACCESS:    4643379 HIT:    4227535 MISS:     415844 MSHR_MERGE:     109371
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.891 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14216603 HIT:   13602386 MISS:     614217 MSHR_MERGE:     162340
cpu0->cpu0_L1D LOAD         ACCESS:    7880951 HIT:    7386545 MISS:     494406 MSHR_MERGE:      89387
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332184 HIT:    6215600 MISS:     116584 MSHR_MERGE:      72945
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        241 MISS:       3227 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4071847 HIT:    3971381 MISS:     100466 MSHR_MERGE:      63409
cpu0->cpu0_ITLB LOAD         ACCESS:    4071847 HIT:    3971381 MISS:     100466 MSHR_MERGE:      63409
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.849 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13475291 HIT:   13096738 MISS:     378553 MSHR_MERGE:      84155
cpu0->cpu0_DTLB LOAD         ACCESS:   13475291 HIT:   13096738 MISS:     378553 MSHR_MERGE:      84155
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.756 cycles
cpu0->LLC TOTAL        ACCESS:      58431 HIT:      46289 MISS:      12142 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33129 HIT:      25477 MISS:       7652 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8107 HIT:       5288 MISS:       2819 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14173 HIT:      14141 MISS:         32 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3022 HIT:       1383 MISS:       1639 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 169.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        676
  ROW_BUFFER_MISS:      11434
  AVG DBUS CONGESTED CYCLE: 19.16
Channel 0 WQ ROW_BUFFER_HIT:        290
  ROW_BUFFER_MISS:        922
  FULL:          0
Channel 0 REFRESHES ISSUED:       2944
