

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Thu May  9 15:22:24 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_4 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.450 us|  0.450 us|   46|   46|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165  |fiat_25519_carry_square_Pipeline_ARRAY_1_READ  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182   |fiat_25519_carry_square_Pipeline_ARRAY_WRITE   |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4495|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   152|    1371|    2017|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     819|    -|
|Register         |        -|     -|    2674|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   152|    4045|    7331|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     6|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                           |control_s_axi                                  |        0|   0|  176|  296|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165  |fiat_25519_carry_square_Pipeline_ARRAY_1_READ  |        0|   0|  331|   73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182   |fiat_25519_carry_square_Pipeline_ARRAY_WRITE   |        0|   0|   34|  127|    0|
    |mem_m_axi_U                                               |mem_m_axi                                      |        4|   0|  830|  694|    0|
    |mul_32ns_32ns_63_1_1_U27                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U28                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U29                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U30                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U31                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U32                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U33                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U34                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U35                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U36                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U37                                  |mul_32ns_32ns_63_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U38                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U39                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U40                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U41                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U42                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U43                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U44                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U45                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U46                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U47                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U48                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U49                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U50                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U51                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U52                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U53                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U54                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U55                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U56                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U57                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U58                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U59                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U60                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U61                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U63                                    |mul_32s_6ns_32_1_1                             |        0|   2|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U65                                    |mul_32s_6ns_32_1_1                             |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U62                                    |mul_32s_7ns_32_1_1                             |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U64                                    |mul_32s_7ns_32_1_1                             |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U66                                    |mul_32s_7ns_32_1_1                             |        0|   2|    0|   20|    0|
    |mul_39ns_6ns_44_1_1_U67                                   |mul_39ns_6ns_44_1_1                            |        0|   2|    0|   27|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                               |        4| 152| 1371| 2017|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_1446_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln41_2_fu_1452_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln41_fu_1440_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln42_fu_651_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln53_1_fu_1388_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln53_2_fu_1394_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln53_fu_1382_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln54_1_fu_1354_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln54_2_fu_1533_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln54_3_fu_1544_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln54_fu_1348_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_1_fu_1292_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln55_2_fu_1278_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln55_3_fu_1310_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln55_fu_1272_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln59_1_fu_1414_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln59_2_fu_1420_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln59_3_fu_1426_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln59_fu_1408_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln63_1_fu_890_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln63_2_fu_896_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln63_fu_884_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln65_1_fu_846_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln65_fu_852_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln72_1_fu_788_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln72_2_fu_794_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln72_fu_782_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln77_1_fu_715_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln77_2_fu_721_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln77_fu_709_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln80_1_fu_910_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln80_2_fu_916_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln80_fu_930_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln81_fu_936_p2      |         +|   0|  0|  33|          26|          26|
    |add_ln84_10_fu_762_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_11_fu_750_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_12_fu_756_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_13_fu_824_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln84_14_fu_1137_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_15_fu_1142_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_16_fu_1148_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_17_fu_1188_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln84_18_fu_1241_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_19_fu_1246_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln84_1_fu_1154_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_20_fu_1326_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln84_21_fu_1548_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln84_22_fu_1588_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln84_23_fu_1626_p2  |         +|   0|  0|  26|          26|          26|
    |add_ln84_24_fu_1664_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln84_2_fu_1192_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_3_fu_1252_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_4_fu_1332_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_5_fu_1554_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_6_fu_1592_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_7_fu_1630_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_8_fu_1668_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_9_fu_744_p2    |         +|   0|  0|  26|          26|          26|
    |add_ln84_fu_830_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln85_1_fu_946_p2    |         +|   0|  0|  25|          25|          25|
    |add_ln85_fu_1740_p2     |         +|   0|  0|  51|          44|          44|
    |add_ln86_1_fu_1482_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_2_fu_1466_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_3_fu_1471_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_4_fu_1476_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_fu_1773_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln88_1_fu_1499_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln88_fu_1494_p2     |         +|   0|  0|  26|          26|          26|
    |add_ln89_fu_1511_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln90_fu_1684_p2     |         +|   0|  0|  33|          26|          26|
    |arr_5_fu_727_p2         |         +|   0|  0|  64|          64|          64|
    |arr_6_fu_1574_p2        |         +|   0|  0|  64|          64|          64|
    |arr_7_fu_1612_p2        |         +|   0|  0|  64|          64|          64|
    |arr_8_fu_1174_p2        |         +|   0|  0|  64|          64|          64|
    |arr_9_fu_808_p2         |         +|   0|  0|  64|          64|          64|
    |arr_fu_1650_p2          |         +|   0|  0|  64|          64|          64|
    |out1_w_1_fu_1764_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1794_p2     |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1488_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_4_fu_1505_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_5_fu_1517_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_6_fu_1689_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_7_fu_1695_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_8_fu_1701_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_9_fu_1707_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_fu_1731_p2       |         +|   0|  0|  33|          26|          26|
    |tmp15_fu_1100_p2        |         +|   0|  0|  70|          63|          63|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|4495|        4320|        4320|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  116|         23|    1|         23|
    |grp_fu_199_p0  |   14|          3|   32|         96|
    |grp_fu_199_p1  |   14|          3|   32|         96|
    |grp_fu_203_p0  |   14|          3|   32|         96|
    |grp_fu_203_p1  |   14|          3|   32|         96|
    |grp_fu_207_p0  |   14|          3|   32|         96|
    |grp_fu_207_p1  |   14|          3|   32|         96|
    |grp_fu_211_p0  |   14|          3|   32|         96|
    |grp_fu_211_p1  |   14|          3|   32|         96|
    |grp_fu_243_p0  |   14|          3|   32|         96|
    |grp_fu_243_p1  |   14|          3|   32|         96|
    |grp_fu_247_p0  |   14|          3|   32|         96|
    |grp_fu_247_p1  |   14|          3|   32|         96|
    |grp_fu_251_p0  |   14|          3|   32|         96|
    |grp_fu_251_p1  |   14|          3|   32|         96|
    |grp_fu_255_p0  |   14|          3|   32|         96|
    |grp_fu_255_p1  |   14|          3|   32|         96|
    |grp_fu_259_p0  |   14|          3|   32|         96|
    |grp_fu_259_p1  |   14|          3|   32|         96|
    |grp_fu_263_p0  |   14|          3|   32|         96|
    |grp_fu_263_p1  |   14|          3|   32|         96|
    |grp_fu_267_p0  |   14|          3|   32|         96|
    |grp_fu_267_p1  |   14|          3|   32|         96|
    |grp_fu_271_p0  |   14|          3|   32|         96|
    |grp_fu_271_p1  |   14|          3|   32|         96|
    |grp_fu_275_p0  |   14|          3|   32|         96|
    |grp_fu_275_p1  |   14|          3|   32|         96|
    |grp_fu_279_p0  |   14|          3|   32|         96|
    |grp_fu_279_p1  |   14|          3|   32|         96|
    |grp_fu_283_p0  |   14|          3|   32|         96|
    |grp_fu_283_p1  |   14|          3|   32|         96|
    |grp_fu_287_p0  |   14|          3|   32|         96|
    |grp_fu_287_p1  |   14|          3|   32|         96|
    |grp_fu_291_p0  |   14|          3|   32|         96|
    |grp_fu_291_p1  |   14|          3|   32|         96|
    |grp_fu_295_p0  |   14|          3|   32|         96|
    |grp_fu_295_p1  |   14|          3|   32|         96|
    |grp_fu_299_p0  |   14|          3|   32|         96|
    |grp_fu_299_p1  |   14|          3|   32|         96|
    |grp_fu_303_p0  |   14|          3|   32|         96|
    |grp_fu_303_p1  |   14|          3|   32|         96|
    |mem_ARADDR     |   14|          3|   64|        192|
    |mem_ARLEN      |   14|          3|   32|         96|
    |mem_ARVALID    |   14|          3|    1|          3|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |    9|          2|    1|          2|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  819|        174| 1481|       4458|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln41_2_reg_2186                                                    |  64|   0|   64|          0|
    |add_ln41_reg_2181                                                      |  64|   0|   64|          0|
    |add_ln53_2_reg_2146                                                    |  64|   0|   64|          0|
    |add_ln53_reg_2141                                                      |  64|   0|   64|          0|
    |add_ln54_1_reg_2116                                                    |  64|   0|   64|          0|
    |add_ln54_reg_2111                                                      |  64|   0|   64|          0|
    |add_ln59_1_reg_2161                                                    |  64|   0|   64|          0|
    |add_ln59_3_reg_2166                                                    |  64|   0|   64|          0|
    |add_ln63_2_reg_2065                                                    |  64|   0|   64|          0|
    |add_ln63_reg_2060                                                      |  64|   0|   64|          0|
    |add_ln65_reg_2030                                                      |  64|   0|   64|          0|
    |add_ln80_reg_2080                                                      |  64|   0|   64|          0|
    |add_ln81_reg_2085                                                      |  26|   0|   26|          0|
    |add_ln84_10_reg_2019                                                   |  26|   0|   26|          0|
    |add_ln85_1_reg_2095                                                    |  25|   0|   25|          0|
    |add_ln86_1_reg_2201                                                    |  26|   0|   26|          0|
    |ap_CS_fsm                                                              |  22|   0|   22|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg   |   1|   0|    1|          0|
    |lshr_ln84_1_reg_2025                                                   |  39|   0|   39|          0|
    |lshr_ln84_5_reg_2106                                                   |  39|   0|   39|          0|
    |mul_ln27_reg_1893                                                      |  32|   0|   32|          0|
    |mul_ln31_reg_1899                                                      |  32|   0|   32|          0|
    |mul_ln40_3_reg_1979                                                    |  63|   0|   63|          0|
    |mul_ln40_5_reg_1998                                                    |  63|   0|   63|          0|
    |mul_ln42_3_reg_2003                                                    |  63|   0|   63|          0|
    |mul_ln61_reg_1905                                                      |  32|   0|   32|          0|
    |mul_ln65_reg_1911                                                      |  32|   0|   32|          0|
    |mul_ln68_reg_2014                                                      |  63|   0|   63|          0|
    |mul_ln75_reg_1917                                                      |  32|   0|   32|          0|
    |out1_w_1_reg_2256                                                      |  25|   0|   25|          0|
    |out1_w_2_reg_2261                                                      |  27|   0|   27|          0|
    |out1_w_3_reg_2206                                                      |  25|   0|   25|          0|
    |out1_w_4_reg_2211                                                      |  26|   0|   26|          0|
    |out1_w_5_reg_2216                                                      |  25|   0|   25|          0|
    |out1_w_6_reg_2226                                                      |  26|   0|   26|          0|
    |out1_w_7_reg_2231                                                      |  25|   0|   25|          0|
    |out1_w_8_reg_2236                                                      |  26|   0|   26|          0|
    |out1_w_9_reg_2241                                                      |  25|   0|   25|          0|
    |out1_w_reg_2251                                                        |  26|   0|   26|          0|
    |tmp15_reg_2101                                                         |  63|   0|   63|          0|
    |trunc_ln22_1_reg_1861                                                  |  62|   0|   62|          0|
    |trunc_ln41_1_reg_2196                                                  |  25|   0|   25|          0|
    |trunc_ln41_reg_2191                                                    |  25|   0|   25|          0|
    |trunc_ln53_1_reg_2156                                                  |  25|   0|   25|          0|
    |trunc_ln53_reg_2151                                                    |  25|   0|   25|          0|
    |trunc_ln54_1_reg_2126                                                  |  26|   0|   26|          0|
    |trunc_ln54_2_reg_2131                                                  |  25|   0|   25|          0|
    |trunc_ln54_reg_2121                                                    |  26|   0|   26|          0|
    |trunc_ln59_1_reg_2176                                                  |  26|   0|   26|          0|
    |trunc_ln59_reg_2171                                                    |  26|   0|   26|          0|
    |trunc_ln63_1_reg_2075                                                  |  25|   0|   25|          0|
    |trunc_ln63_reg_2070                                                    |  25|   0|   25|          0|
    |trunc_ln66_1_reg_2040                                                  |  26|   0|   26|          0|
    |trunc_ln66_reg_2035                                                    |  25|   0|   25|          0|
    |trunc_ln67_reg_2045                                                    |  25|   0|   25|          0|
    |trunc_ln68_reg_2050                                                    |  25|   0|   25|          0|
    |trunc_ln82_reg_2090                                                    |  25|   0|   25|          0|
    |trunc_ln84_2_reg_2055                                                  |  26|   0|   26|          0|
    |trunc_ln84_6_reg_2136                                                  |  26|   0|   26|          0|
    |trunc_ln84_s_reg_2221                                                  |  39|   0|   39|          0|
    |trunc_ln97_1_reg_1867                                                  |  62|   0|   62|          0|
    |zext_ln27_1_reg_1925                                                   |  32|   0|   64|         32|
    |zext_ln27_2_reg_1932                                                   |  32|   0|   63|         31|
    |zext_ln30_reg_1937                                                     |  32|   0|   64|         32|
    |zext_ln40_1_reg_1968                                                   |  32|   0|   64|         32|
    |zext_ln41_11_reg_1954                                                  |  32|   0|   63|         31|
    |zext_ln41_2_reg_1959                                                   |  32|   0|   64|         32|
    |zext_ln41_6_reg_1984                                                   |  32|   0|   64|         32|
    |zext_ln41_8_reg_1991                                                   |  31|   0|   64|         33|
    |zext_ln41_reg_1946                                                     |  32|   0|   64|         32|
    |zext_ln42_reg_1973                                                     |  32|   0|   63|         31|
    |zext_ln55_reg_2008                                                     |  31|   0|   64|         33|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |2674|   0| 3025|        351|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

