---
layout: default
title: My Goals
---

### My primary goals for my designs for F4PGA
* Create 15 working designs for F4PGA
* Have one of these designs be a fully-working RISC-V processor
* Document every significant design by adding it to the F4PGA repository

### Current Things I am working on
*Last updated on 6/2/2022*
* Setting up surelog and yosys to do comparisons between the netlists generated by both.
* Begin performing comparisons on the two. 
