
---------- Begin Simulation Statistics ----------
final_tick                                23274280000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    286                       # Simulator instruction rate (inst/s)
host_mem_usage                                9660496                       # Number of bytes of host memory used
host_op_rate                                      294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 49714.60                       # Real time elapsed on the host
host_tick_rate                                 245049                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14236277                       # Number of instructions simulated
sim_ops                                      14594917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012183                       # Number of seconds simulated
sim_ticks                                 12182530000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.759763                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   66552                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                84500                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                766                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6728                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87354                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9091                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10800                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1709                       # Number of indirect misses.
system.cpu.branchPred.lookups                  149065                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23137                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1357                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      883795                       # Number of instructions committed
system.cpu.committedOps                        945313                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.525972                       # CPI: cycles per instruction
system.cpu.discardedOps                         18321                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             611554                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            154048                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69740                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1147473                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.395887                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      628                       # number of quiesce instructions executed
system.cpu.numCycles                          2232441                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       628                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  679479     71.88%     71.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2095      0.22%     72.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162573     17.20%     89.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite                101166     10.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   945313                       # Class of committed instruction
system.cpu.quiesceCycles                     17259607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1084968                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254865                       # Transaction distribution
system.membus.trans_dist::ReadResp             255915                       # Transaction distribution
system.membus.trans_dist::WriteReq              97337                       # Transaction distribution
system.membus.trans_dist::WriteResp             97337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          591                       # Transaction distribution
system.membus.trans_dist::CleanEvict              511                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            380                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           670                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       691236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       691236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 708254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14063                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       120615                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22264227                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            353828                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000181                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013448                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  353764     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      64      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              353828                       # Request fanout histogram
system.membus.reqLayer6.occupancy           814494270                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13416000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              912765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2547125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12899110                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1510667969                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1933000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5379507                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1344877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6724383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1344877                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5379507                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6724383                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6724383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6724383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13448766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       206848                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       206848                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       537820                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       537820                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1380354                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1400834                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1489336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14063                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22085636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22413316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23673451                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2544873250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1610034                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          723                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2110155670                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1159132000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10759013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4034630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5379507                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20173150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5379507                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4034630                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9414136                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10759013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9414136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9414136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29587286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4034630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9414136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13448766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4034630                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1387232                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5421862                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4034630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13448766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1387232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18870629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254226                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254226                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679938                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       691236                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       405133                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       405133    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       405133                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    868746395                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1362511000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12571552                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3013864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    983517217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21518026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26897533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1031932776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26897533                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26928068                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53825601                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1010414750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48446095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26897533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1085758377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37158916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16580612                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34537476                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8028161                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       518145                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5007361                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     16138520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2576783969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    451878551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5379507                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3050180545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1473984796                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1361015487                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2835000283                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     16138520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4050768765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1812894038                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5379507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5885180829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        25984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          380                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          406                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1996301                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       136589                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2132890                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1996301                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1996301                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1996301                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       136589                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2132890                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16332156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5886912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        30536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1334117954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1387232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5085315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1340621037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3104774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21518026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    451878551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5379507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1344877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            483225734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3104774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21548562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1785996505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5379507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1344877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1387232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5085315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1823846771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003315840250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          267                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          267                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              460313                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91983                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8281805625                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1274790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14974453125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32483.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58733.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       246                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237640                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85336                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91983                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  223724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    659                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.200567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.295951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.254699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          838      3.50%      3.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          666      2.78%      6.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          367      1.53%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          363      1.51%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          528      2.20%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          306      1.28%     12.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          323      1.35%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          389      1.62%     15.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20192     84.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23972                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     954.940075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1716.308308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           186     69.66%     69.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.37%     70.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      7.49%     77.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.37%     77.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.37%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.37%     78.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.37%     79.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.12%     80.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     10.86%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.37%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.37%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      3.00%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.62%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     344.531835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     75.935614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.725671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            166     62.17%     62.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.37%     65.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.37%     65.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.37%     66.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.37%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.37%     67.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.75%     67.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.37%     68.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.37%     68.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.37%     68.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.12%     70.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     29.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           267                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16317312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5887360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16332156                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5886912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1339.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       483.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1340.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    483.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12182312500                       # Total gap between requests
system.mem_ctrls.avgGap                      35089.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16238020                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30535.529155273987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1332893906.273984193802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1387232.372914328938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5069554.517821831629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3220349.139300292823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21518026.222796086222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 451878550.678717792034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5379506.555699021555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1266075.273362757871                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       449465                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14916831805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16576250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40595605                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20391293210                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27095189530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 173490181625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4220002700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     63663125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56183.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58738.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62551.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41937.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34503034.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6615036.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2016952.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4121096.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    248684.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11830357.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8255956.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        463717593.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       127843102.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116619690.600006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     133972201.537495                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     137018326.799999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       999257229.787508                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         82.023786                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7130073030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    658980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4394078345                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1256                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17177566.878981                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    102780644.114857                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          628    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       233625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545289250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12486768000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10787512000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       297983                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           297983                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       297983                       # number of overall hits
system.cpu.icache.overall_hits::total          297983                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          380                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          380                       # number of overall misses
system.cpu.icache.overall_misses::total           380                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16559375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16559375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16559375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16559375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       298363                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       298363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       298363                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       298363                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001274                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001274                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001274                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001274                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43577.302632                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43577.302632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43577.302632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43577.302632                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          380                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          380                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15964250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15964250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15964250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15964250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001274                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001274                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001274                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001274                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42011.184211                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42011.184211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42011.184211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42011.184211                       # average overall mshr miss latency
system.cpu.icache.replacements                    190                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       297983                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          297983                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          380                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           380                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16559375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16559375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       298363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       298363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43577.302632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43577.302632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15964250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15964250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42011.184211                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42011.184211                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           471.902501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1151090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               190                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6058.368421                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   471.902501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.921685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            597106                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           597106                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       257287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           257287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       257287                       # number of overall hits
system.cpu.dcache.overall_hits::total          257287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1295                       # number of overall misses
system.cpu.dcache.overall_misses::total          1295                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98618750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98618750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98618750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98618750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       258582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       258582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       258582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       258582                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005008                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76153.474903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76153.474903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76153.474903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76153.474903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          591                       # number of writebacks
system.cpu.dcache.writebacks::total               591                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73154625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73154625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73154625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73154625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13915000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13915000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73596.202213                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73596.202213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73596.202213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73596.202213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.456865                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.456865                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    912                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49425250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49425250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       164122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73659.090909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73659.090909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48343500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48343500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13915000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13915000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72154.477612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72154.477612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21776.212833                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21776.212833                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     49193500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     49193500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78835.737179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78835.737179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24811125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24811125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76577.546296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76577.546296                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.018024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              306343                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            335.902412                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.018024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1035322                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1035322                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23274280000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23274366250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    286                       # Simulator instruction rate (inst/s)
host_mem_usage                                9660496                       # Number of bytes of host memory used
host_op_rate                                      294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 49714.68                       # Real time elapsed on the host
host_tick_rate                                 245051                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14236286                       # Number of instructions simulated
sim_ops                                      14594932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012183                       # Number of seconds simulated
sim_ticks                                 12182616250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.758402                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   66554                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                84504                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                767                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6730                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87354                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9091                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10800                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1709                       # Number of indirect misses.
system.cpu.branchPred.lookups                  149071                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23139                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1357                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      883804                       # Number of instructions committed
system.cpu.committedOps                        945328                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.526102                       # CPI: cycles per instruction
system.cpu.discardedOps                         18328                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             611571                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            154048                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69743                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1147567                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.395867                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      628                       # number of quiesce instructions executed
system.cpu.numCycles                          2232579                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       628                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  679487     71.88%     71.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2095      0.22%     72.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162579     17.20%     89.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite                101166     10.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   945328                       # Class of committed instruction
system.cpu.quiesceCycles                     17259607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1085012                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254865                       # Transaction distribution
system.membus.trans_dist::ReadResp             255916                       # Transaction distribution
system.membus.trans_dist::WriteReq              97337                       # Transaction distribution
system.membus.trans_dist::WriteResp             97337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          591                       # Transaction distribution
system.membus.trans_dist::CleanEvict              512                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            380                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           671                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       691236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       691236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 708257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14063                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       120679                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22264291                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            353829                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000181                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013448                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  353765     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      64      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              353829                       # Request fanout histogram
system.membus.reqLayer6.occupancy           814497645                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13416000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              912765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2547125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12904860                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1510667969                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1933000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5379468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1344867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6724336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1344867                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5379468                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6724336                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6724336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6724336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13448671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       206848                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       206848                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       537820                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       537820                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1380354                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1400834                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1489336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14063                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22085636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22413316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23673451                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2544873250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1610034                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          723                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2110155670                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1159132000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10758937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4034601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5379468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20173007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5379468                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4034601                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9414070                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10758937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9414070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9414070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29587077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4034601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9414070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13448671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4034601                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1387223                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5421824                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4034601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13448671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1387223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18870495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254226                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254226                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679938                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       691236                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       405133                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       405133    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       405133                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    868746395                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1362511000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12571552                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3013864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    983510254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21517874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26897342                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1031925470                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26897342                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26927878                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53825220                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1010407596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48445752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26897342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1085750690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37158916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16580612                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34537476                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8028161                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       518145                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5007361                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     16138405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2576765726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    451875351                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5379468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3050158951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1473974361                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1361005851                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2834980212                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     16138405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4050740086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1812881203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5379468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5885139163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        25984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          380                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          406                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1996287                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       136588                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2132875                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1996287                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1996287                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1996287                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       136588                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2132875                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16332220                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5886912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        30535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1334108509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1387223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5090532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1340616799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3104752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21517874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    451875351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5379468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1344867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            483222313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3104752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21548409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1785983860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5379468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1344867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1387223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5090532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1823839112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003315840250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          267                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          267                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              460315                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255195                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91983                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255195                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8281805625                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1274795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14974479375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32482.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58732.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       246                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237641                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85336                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255193                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91983                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  223724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    659                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.200567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.295951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.254699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          838      3.50%      3.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          666      2.78%      6.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          367      1.53%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          363      1.51%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          528      2.20%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          306      1.28%     12.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          323      1.35%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          389      1.62%     15.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20192     84.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23972                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     954.940075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1716.308308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           186     69.66%     69.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.37%     70.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      7.49%     77.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.37%     77.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.37%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.37%     78.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.37%     79.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.12%     80.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     10.86%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.37%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.37%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      3.00%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.62%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     344.531835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     75.935614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.725671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            166     62.17%     62.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.37%     65.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.37%     65.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.37%     66.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.37%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.37%     67.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.75%     67.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.37%     68.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.37%     68.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.37%     68.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.12%     70.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     29.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           267                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16317376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5887360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16332220                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5886912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1339.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       483.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1340.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    483.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12182592500                       # Total gap between requests
system.mem_ctrls.avgGap                      35090.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16238020                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30535.312971054143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1332884469.704937219620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1387222.551641975995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5074772.013770030811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3220326.340001064818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21517873.880333378911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 451875351.487001001835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5379468.470083344728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1266066.309853599872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       449465                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14916831805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16576250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40621855                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20391293210                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27095189530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 173490181625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4220002700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     63663125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56183.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58738.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62551.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41921.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34503034.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6615036.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2016952.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4121096.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    248684.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11830357.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8255956.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        463719412.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       127843102.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116619690.600006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     133974532.874995                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     137018326.799999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       999261379.875008                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         82.023546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7130073030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    658980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4394164595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1256                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17177566.878981                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    102780644.114857                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          628    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       233625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545289250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12486854250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10787512000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       297995                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           297995                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       297995                       # number of overall hits
system.cpu.icache.overall_hits::total          297995                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          380                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          380                       # number of overall misses
system.cpu.icache.overall_misses::total           380                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16559375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16559375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16559375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16559375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       298375                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       298375                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       298375                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       298375                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001274                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001274                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001274                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001274                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43577.302632                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43577.302632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43577.302632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43577.302632                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          380                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          380                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15964250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15964250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15964250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15964250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001274                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001274                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001274                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001274                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42011.184211                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42011.184211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42011.184211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42011.184211                       # average overall mshr miss latency
system.cpu.icache.replacements                    190                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       297995                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          297995                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          380                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           380                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16559375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16559375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       298375                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       298375                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43577.302632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43577.302632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15964250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15964250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42011.184211                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42011.184211                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           471.902530                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4308810                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6469.684685                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   471.902530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.921685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            597130                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           597130                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       257291                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           257291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       257291                       # number of overall hits
system.cpu.dcache.overall_hits::total          257291                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1296                       # number of overall misses
system.cpu.dcache.overall_misses::total          1296                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98679375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98679375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98679375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98679375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       258587                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       258587                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       258587                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       258587                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005012                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76141.493056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76141.493056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76141.493056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76141.493056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          591                       # number of writebacks
system.cpu.dcache.writebacks::total               591                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73213750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73213750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73213750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73213750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13915000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13915000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003848                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73581.658291                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73581.658291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73581.658291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73581.658291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.456865                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.456865                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    913                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49485875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49485875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       164127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73639.694940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73639.694940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48402625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48402625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13915000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13915000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72135.059613                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72135.059613                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21776.212833                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21776.212833                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     49193500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     49193500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78835.737179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78835.737179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24811125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24811125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76577.546296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76577.546296                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.018088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              540310                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.697822                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.018088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1035343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1035343                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23274366250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
