# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/Clock_divider.v
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:11:01 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/Clock_divider.v 
# -- Compiling module Clock_divider
# 
# Top level modules:
# 	Clock_divider
# End time: 16:11:02 on Dec 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:11:04 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv 
# -- Compiling module Serializer_FROM
# 
# Top level modules:
# 	--none--
# End time: 16:11:04 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:11:06 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 16:11:06 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/toplevel.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:11:10 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/toplevel.sv 
# -- Compiling module toplevel_from
# 
# Top level modules:
# 	toplevel_from
# End time: 16:11:10 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.serializer_tb -voptargs=+acc
# vsim work.serializer_tb -voptargs="+acc" 
# Start time: 16:11:33 on Dec 13,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
# ** Warning: (vsim-3015) /home/msc18h28/ma/RTL/serializer_from.sv(45): [PCDPC] - Port size (1) does not match connection size (3) for port 'io_clk'. The port definition is at: /home/msc18h28/ma/RTL/serializer_from.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /serializer_tb/dut/Serializer_FROM/genblk1/Serializer_FROM File: /home/msc18h28/ma/RTL/serializer_from.sv
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:12:29 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv 
# -- Compiling module Serializer_FROM
# 
# Top level modules:
# 	--none--
# End time: 16:12:29 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.serializer_tb -voptargs=+acc
# End time: 16:12:33 on Dec 13,2018, Elapsed time: 0:01:00
# Errors: 0, Warnings: 1
# vsim work.serializer_tb -voptargs="+acc" 
# Start time: 16:12:33 on Dec 13,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
do wave2.do
restart -f;run -all;
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 65280
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     0 Checks
#                           0 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb_FROM.sv(100)
#    Time: 2825 ns  Iteration: 3  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:15:57 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 16:15:57 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.serializer_tb
# End time: 16:16:05 on Dec 13,2018, Elapsed time: 0:03:32
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.serializer_tb 
# Start time: 16:16:05 on Dec 13,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
do wave2.do
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
run -all
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 65280
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     0 Checks
#                           0 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb_FROM.sv(100)
#    Time: 2745 ns  Iteration: 3  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:23:33 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv 
# -- Compiling module Serializer_FROM
# 
# Top level modules:
# 	--none--
# End time: 16:23:34 on Dec 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:23:40 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 16:23:40 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.serializer_tb
# End time: 16:23:49 on Dec 13,2018, Elapsed time: 0:07:44
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.serializer_tb 
# Start time: 16:23:49 on Dec 13,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
# ** Warning: (vsim-3015) /home/msc18h28/ma/RTL/toplevel.sv(23): [PCDPC] - Port size (4) does not match connection size (3) for port 'io_clk'. The port definition is at: /home/msc18h28/ma/RTL/serializer_from.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /serializer_tb/dut/Serializer_FROM File: /home/msc18h28/ma/RTL/serializer_from.sv
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:24:15 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv 
# -- Compiling module Serializer_FROM
# 
# Top level modules:
# 	--none--
# End time: 16:24:15 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.serializer_tb
# End time: 16:24:19 on Dec 13,2018, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.serializer_tb 
# Start time: 16:24:19 on Dec 13,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
# ** Warning: (vsim-3015) /home/msc18h28/ma/RTL/toplevel.sv(23): [PCDPC] - Port size (4) does not match connection size (3) for port 'io_clk'. The port definition is at: /home/msc18h28/ma/RTL/serializer_from.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /serializer_tb/dut/Serializer_FROM File: /home/msc18h28/ma/RTL/serializer_from.sv
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:24:35 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv 
# -- Compiling module Serializer_FROM
# ** Error: /home/msc18h28/ma/RTL/serializer_from.sv(45): An expression for a parameter actual for the module instance ('Serializer_FROM') is not constant.  Parameter expressions must be constant.
# End time: 16:24:35 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/pack/modelsim-10.6b-kgf/questasim/linux_x86_64/vlog failed.
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:24:52 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv 
# -- Compiling module Serializer_FROM
# 
# Top level modules:
# 	--none--
# End time: 16:24:52 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.serializer_tb
# End time: 16:24:55 on Dec 13,2018, Elapsed time: 0:00:36
# Errors: 2, Warnings: 1
# vsim -voptargs="+acc" work.serializer_tb 
# Start time: 16:24:55 on Dec 13,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
# ** Warning: (vsim-3015) /home/msc18h28/ma/RTL/toplevel.sv(23): [PCDPC] - Port size (4) does not match connection size (3) for port 'io_clk'. The port definition is at: /home/msc18h28/ma/RTL/serializer_from.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /serializer_tb/dut/Serializer_FROM File: /home/msc18h28/ma/RTL/serializer_from.sv
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:25:39 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv 
# -- Compiling module Serializer_FROM
# 
# Top level modules:
# 	--none--
# End time: 16:25:39 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.serializer_tb
# End time: 16:25:41 on Dec 13,2018, Elapsed time: 0:00:46
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.serializer_tb 
# Start time: 16:25:41 on Dec 13,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
# ** Warning: (vsim-3015) /home/msc18h28/ma/RTL/toplevel.sv(23): [PCDPC] - Port size (4) does not match connection size (3) for port 'io_clk'. The port definition is at: /home/msc18h28/ma/RTL/serializer_from.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /serializer_tb/dut/Serializer_FROM File: /home/msc18h28/ma/RTL/serializer_from.sv
# ** Warning: (vsim-3015) /home/msc18h28/ma/RTL/serializer_from.sv(45): [PCDPC] - Port size (5) does not match connection size (4) for port 'io_clk'. The port definition is at: /home/msc18h28/ma/RTL/serializer_from.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /serializer_tb/dut/Serializer_FROM/genblk1/Serializer_FROM File: /home/msc18h28/ma/RTL/serializer_from.sv
# ** Warning: (vsim-3015) /home/msc18h28/ma/RTL/serializer_from.sv(45): [PCDPC] - Port size (6) does not match connection size (5) for port 'io_clk'. The port definition is at: /home/msc18h28/ma/RTL/serializer_from.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /serializer_tb/dut/Serializer_FROM/genblk1/Serializer_FROM/genblk1/Serializer_FROM File: /home/msc18h28/ma/RTL/serializer_from.sv
# ** Warning: (vsim-3015) /home/msc18h28/ma/RTL/serializer_from.sv(45): [PCDPC] - Port size (7) does not match connection size (6) for port 'io_clk'. The port definition is at: /home/msc18h28/ma/RTL/serializer_from.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /serializer_tb/dut/Serializer_FROM/genblk1/Serializer_FROM/genblk1/Serializer_FROM/genblk1/Serializer_FROM File: /home/msc18h28/ma/RTL/serializer_from.sv
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:27:13 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv 
# -- Compiling module Serializer_FROM
# 
# Top level modules:
# 	--none--
# End time: 16:27:14 on Dec 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:27:34 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 16:27:34 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.serializer_tb
# End time: 16:27:38 on Dec 13,2018, Elapsed time: 0:01:57
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.serializer_tb 
# Start time: 16:27:38 on Dec 13,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
# ** Warning: (vsim-3015) /home/msc18h28/ma/RTL/toplevel.sv(23): [PCDPC] - Port size (4) does not match connection size (3) for port 'io_clk'. The port definition is at: /home/msc18h28/ma/RTL/serializer_from.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /serializer_tb/dut/Serializer_FROM File: /home/msc18h28/ma/RTL/serializer_from.sv
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/toplevel.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:28:35 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/toplevel.sv 
# -- Compiling module toplevel_from
# 
# Top level modules:
# 	toplevel_from
# End time: 16:28:35 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:28:48 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_from.sv 
# -- Compiling module Serializer_FROM
# 
# Top level modules:
# 	--none--
# End time: 16:28:48 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 16:29:01 on Dec 13,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb_FROM.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 16:29:01 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.serializer_tb
# End time: 16:29:05 on Dec 13,2018, Elapsed time: 0:01:27
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.serializer_tb 
# Start time: 16:29:05 on Dec 13,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
do wave2.do
restart -f; run -all;
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.toplevel_from(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer_FROM(fast__3)
# Loading work.Serializer_FROM(fast__2)
# Loading work.Serializer_FROM(fast__1)
# Loading work.Serializer_FROM(fast)
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 65280
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     0 Checks
#                           0 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb_FROM.sv(100)
#    Time: 2745 ns  Iteration: 3  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
# End time: 16:33:32 on Dec 13,2018, Elapsed time: 0:04:27
# Errors: 0, Warnings: 0
