{"vcs1":{"timestamp_begin":1742289243.767242813, "rt":3.99, "ut":3.75, "st":0.20}}
{"vcselab":{"timestamp_begin":1742289247.842129743, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1742289248.183244587, "rt":0.26, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742289243.455690302}
{"VCS_COMP_START_TIME": 1742289243.455690302}
{"VCS_COMP_END_TIME": 1742289248.514022143}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 359668}}
{"vcselab": {"peak_mem": 158276}}
