
= Tritium-9 Instruction Set Architecture

== Basic information
[options="header"]
|===
|Feature         |Description
|word size       |9 trits  
|data bus size   |9 trits  
|address bus size|9 trits  
|===

== Instruction types
[options="header"]
|===
|Type                      |0|1         |2|3        |4|5        |6|7     |8   
|R - Register/Register 2+^.^|opcode 2+^.^|rdest 2+^.^|rsrc  2+^.^| rsrc2 |fn   
|I - Immediate         2+^.^|opcode 2+^.^|rdest 5+^.^|imm
|J - Jump              2+^.^|opcode 2+^.^|rdest 2+^.^|rcond 2+^.^|[empty]|fn   
|===

== Ternary values and representation

[options="header"]
|===
|value |representation
|-1    |i
| 0    |0
| 1    |1
|===

== Registers
[options="header"]
|===
|name |address
|r0   |ii
|r1   |i0
|r2   |i1
|r3   |0i
|r4   |00
|r5   |01
|r6   |1i
|r7   |10
|r8   |11
|===

== Control registers
[options="header"]
|===
|Name    |Address |Description
|carry   |iii     |contains the carry trit from the alu
|alumode |ii0     |contains the top trit for the alu function
|page    |ii1     |contains the page address for the page section of memory (see link:memory.adoc[memory.adoc] fore more detail)
|error   |i0i     |contains an error state, negative if error, zero if clear, positive if warning
|===

== Instructions
[options="header"]
|===
|Instruction |Opcode |Type |Description
|nop         |00     |no   |does nothing
|crr         |0i     |R    |reads control register (`rsrc2`*`fn) to `rdest`
|crw         |01     |R    |writes `rsrc` to control register (`rsrc2`*`fn`)
|ldi         |1i     |I    |loads immediate to `rdest`
|sti         |10     |I    |stores immediate to memory address `rdest`
|ld          |i0     |R    |copies value at memory address `rsrc` to `rdest`
|st          |i1     |R    |stores value from `rsrc` to memory address `rdest`
|[alu]       |ii     |R    |runs an alu function setting `rdest` with the result of `fn(rsrc,rsrc2)`
|[jump]      |11     |J    |runs a jump function to jump to `rdest` if `fn(rsrc)` is true
|===

=== ALU instructions
[NOTE]
The top trit in parenthesis is from the control register

[options="header"]
|===
|Instruction |Alu Fn |description
|add         |(i)i   |adds `rsrc` to `rsrc2`
|addc        |(i)0   |adds `rsrc` from `rsrc2` with carry
|cmp         |(i)1   |tritwise compares `rsrc2` to `rsrc2`, i if less than, 0 if equal, 1 if greater
|min         |(0)i   |ternary min `rsrc` and `rsrc2`
|max         |(0)0   |ternary max `rsrc` and `rsrc2`
|inv         |(0)1   |ternary inverts only `rsrc`
|cons        |(1)i   |ternary consensus `rsrc` and `rsrc2`
|any         |(1)0   |ternary any `rsrc` and `rsrc2`
|sign        |(1)1   |returns the sign of only `rsrc`, i if negative, 0 if 0, 1 if positive
|===

=== Jump instructions
[options="header"]
|===
|Instruction |Jump Fn |Description
|jlz         |ii      |jumps if `rcond` is less than zero
|jz          |i0      |jumps if `rcond` is zero
|jgz         |i1      |jumps if `rcond` is greater than zero
|===