#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16f9640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16c6320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16cda90 .functor NOT 1, L_0x1725c90, C4<0>, C4<0>, C4<0>;
L_0x1725a70 .functor XOR 2, L_0x1725910, L_0x17259d0, C4<00>, C4<00>;
L_0x1725b80 .functor XOR 2, L_0x1725a70, L_0x1725ae0, C4<00>, C4<00>;
v0x1721f00_0 .net *"_ivl_10", 1 0, L_0x1725ae0;  1 drivers
v0x1722000_0 .net *"_ivl_12", 1 0, L_0x1725b80;  1 drivers
v0x17220e0_0 .net *"_ivl_2", 1 0, L_0x1725850;  1 drivers
v0x17221a0_0 .net *"_ivl_4", 1 0, L_0x1725910;  1 drivers
v0x1722280_0 .net *"_ivl_6", 1 0, L_0x17259d0;  1 drivers
v0x17223b0_0 .net *"_ivl_8", 1 0, L_0x1725a70;  1 drivers
v0x1722490_0 .net "a", 0 0, v0x171f9e0_0;  1 drivers
v0x1722530_0 .net "b", 0 0, v0x171fa80_0;  1 drivers
v0x17225d0_0 .net "c", 0 0, v0x171fb20_0;  1 drivers
v0x1722670_0 .var "clk", 0 0;
v0x1722710_0 .net "d", 0 0, v0x171fc60_0;  1 drivers
v0x17227b0_0 .net "out_pos_dut", 0 0, L_0x1725330;  1 drivers
v0x1722850_0 .net "out_pos_ref", 0 0, L_0x1723e90;  1 drivers
v0x17228f0_0 .net "out_sop_dut", 0 0, L_0x1724700;  1 drivers
v0x1722990_0 .net "out_sop_ref", 0 0, L_0x16fab50;  1 drivers
v0x1722a30_0 .var/2u "stats1", 223 0;
v0x1722ad0_0 .var/2u "strobe", 0 0;
v0x1722c80_0 .net "tb_match", 0 0, L_0x1725c90;  1 drivers
v0x1722d50_0 .net "tb_mismatch", 0 0, L_0x16cda90;  1 drivers
v0x1722df0_0 .net "wavedrom_enable", 0 0, v0x171ff30_0;  1 drivers
v0x1722ec0_0 .net "wavedrom_title", 511 0, v0x171ffd0_0;  1 drivers
L_0x1725850 .concat [ 1 1 0 0], L_0x1723e90, L_0x16fab50;
L_0x1725910 .concat [ 1 1 0 0], L_0x1723e90, L_0x16fab50;
L_0x17259d0 .concat [ 1 1 0 0], L_0x1725330, L_0x1724700;
L_0x1725ae0 .concat [ 1 1 0 0], L_0x1723e90, L_0x16fab50;
L_0x1725c90 .cmp/eeq 2, L_0x1725850, L_0x1725b80;
S_0x16ca7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16c6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16cde70 .functor AND 1, v0x171fb20_0, v0x171fc60_0, C4<1>, C4<1>;
L_0x16ce250 .functor NOT 1, v0x171f9e0_0, C4<0>, C4<0>, C4<0>;
L_0x16ce630 .functor NOT 1, v0x171fa80_0, C4<0>, C4<0>, C4<0>;
L_0x16ce8b0 .functor AND 1, L_0x16ce250, L_0x16ce630, C4<1>, C4<1>;
L_0x16e5de0 .functor AND 1, L_0x16ce8b0, v0x171fb20_0, C4<1>, C4<1>;
L_0x16fab50 .functor OR 1, L_0x16cde70, L_0x16e5de0, C4<0>, C4<0>;
L_0x1723310 .functor NOT 1, v0x171fa80_0, C4<0>, C4<0>, C4<0>;
L_0x1723380 .functor OR 1, L_0x1723310, v0x171fc60_0, C4<0>, C4<0>;
L_0x1723490 .functor AND 1, v0x171fb20_0, L_0x1723380, C4<1>, C4<1>;
L_0x1723550 .functor NOT 1, v0x171f9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1723620 .functor OR 1, L_0x1723550, v0x171fa80_0, C4<0>, C4<0>;
L_0x1723690 .functor AND 1, L_0x1723490, L_0x1723620, C4<1>, C4<1>;
L_0x1723810 .functor NOT 1, v0x171fa80_0, C4<0>, C4<0>, C4<0>;
L_0x1723880 .functor OR 1, L_0x1723810, v0x171fc60_0, C4<0>, C4<0>;
L_0x17237a0 .functor AND 1, v0x171fb20_0, L_0x1723880, C4<1>, C4<1>;
L_0x1723a10 .functor NOT 1, v0x171f9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1723b10 .functor OR 1, L_0x1723a10, v0x171fc60_0, C4<0>, C4<0>;
L_0x1723bd0 .functor AND 1, L_0x17237a0, L_0x1723b10, C4<1>, C4<1>;
L_0x1723d80 .functor XNOR 1, L_0x1723690, L_0x1723bd0, C4<0>, C4<0>;
v0x16cd3c0_0 .net *"_ivl_0", 0 0, L_0x16cde70;  1 drivers
v0x16cd7c0_0 .net *"_ivl_12", 0 0, L_0x1723310;  1 drivers
v0x16cdba0_0 .net *"_ivl_14", 0 0, L_0x1723380;  1 drivers
v0x16cdf80_0 .net *"_ivl_16", 0 0, L_0x1723490;  1 drivers
v0x16ce360_0 .net *"_ivl_18", 0 0, L_0x1723550;  1 drivers
v0x16ce740_0 .net *"_ivl_2", 0 0, L_0x16ce250;  1 drivers
v0x16ce9c0_0 .net *"_ivl_20", 0 0, L_0x1723620;  1 drivers
v0x171df50_0 .net *"_ivl_24", 0 0, L_0x1723810;  1 drivers
v0x171e030_0 .net *"_ivl_26", 0 0, L_0x1723880;  1 drivers
v0x171e110_0 .net *"_ivl_28", 0 0, L_0x17237a0;  1 drivers
v0x171e1f0_0 .net *"_ivl_30", 0 0, L_0x1723a10;  1 drivers
v0x171e2d0_0 .net *"_ivl_32", 0 0, L_0x1723b10;  1 drivers
v0x171e3b0_0 .net *"_ivl_36", 0 0, L_0x1723d80;  1 drivers
L_0x7ff98708b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x171e470_0 .net *"_ivl_38", 0 0, L_0x7ff98708b018;  1 drivers
v0x171e550_0 .net *"_ivl_4", 0 0, L_0x16ce630;  1 drivers
v0x171e630_0 .net *"_ivl_6", 0 0, L_0x16ce8b0;  1 drivers
v0x171e710_0 .net *"_ivl_8", 0 0, L_0x16e5de0;  1 drivers
v0x171e7f0_0 .net "a", 0 0, v0x171f9e0_0;  alias, 1 drivers
v0x171e8b0_0 .net "b", 0 0, v0x171fa80_0;  alias, 1 drivers
v0x171e970_0 .net "c", 0 0, v0x171fb20_0;  alias, 1 drivers
v0x171ea30_0 .net "d", 0 0, v0x171fc60_0;  alias, 1 drivers
v0x171eaf0_0 .net "out_pos", 0 0, L_0x1723e90;  alias, 1 drivers
v0x171ebb0_0 .net "out_sop", 0 0, L_0x16fab50;  alias, 1 drivers
v0x171ec70_0 .net "pos0", 0 0, L_0x1723690;  1 drivers
v0x171ed30_0 .net "pos1", 0 0, L_0x1723bd0;  1 drivers
L_0x1723e90 .functor MUXZ 1, L_0x7ff98708b018, L_0x1723690, L_0x1723d80, C4<>;
S_0x171eeb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16c6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x171f9e0_0 .var "a", 0 0;
v0x171fa80_0 .var "b", 0 0;
v0x171fb20_0 .var "c", 0 0;
v0x171fbc0_0 .net "clk", 0 0, v0x1722670_0;  1 drivers
v0x171fc60_0 .var "d", 0 0;
v0x171fd50_0 .var/2u "fail", 0 0;
v0x171fdf0_0 .var/2u "fail1", 0 0;
v0x171fe90_0 .net "tb_match", 0 0, L_0x1725c90;  alias, 1 drivers
v0x171ff30_0 .var "wavedrom_enable", 0 0;
v0x171ffd0_0 .var "wavedrom_title", 511 0;
E_0x16d9710/0 .event negedge, v0x171fbc0_0;
E_0x16d9710/1 .event posedge, v0x171fbc0_0;
E_0x16d9710 .event/or E_0x16d9710/0, E_0x16d9710/1;
S_0x171f1e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x171eeb0;
 .timescale -12 -12;
v0x171f420_0 .var/2s "i", 31 0;
E_0x16d95b0 .event posedge, v0x171fbc0_0;
S_0x171f520 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x171eeb0;
 .timescale -12 -12;
v0x171f720_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x171f800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x171eeb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17201b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16c6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1724040 .functor AND 1, v0x171fb20_0, v0x171fc60_0, C4<1>, C4<1>;
L_0x17242f0 .functor NOT 1, v0x171f9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1724380 .functor NOT 1, v0x171fa80_0, C4<0>, C4<0>, C4<0>;
L_0x1724500 .functor AND 1, L_0x17242f0, L_0x1724380, C4<1>, C4<1>;
L_0x1724640 .functor AND 1, L_0x1724500, v0x171fb20_0, C4<1>, C4<1>;
L_0x1724700 .functor OR 1, L_0x1724040, L_0x1724640, C4<0>, C4<0>;
L_0x17248a0 .functor NOT 1, v0x171fa80_0, C4<0>, C4<0>, C4<0>;
L_0x1724910 .functor OR 1, L_0x17248a0, v0x171fc60_0, C4<0>, C4<0>;
L_0x1724a20 .functor AND 1, v0x171fb20_0, L_0x1724910, C4<1>, C4<1>;
L_0x1724ae0 .functor NOT 1, v0x171f9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1724cc0 .functor OR 1, L_0x1724ae0, v0x171fa80_0, C4<0>, C4<0>;
L_0x1724d30 .functor AND 1, v0x171fb20_0, L_0x1724cc0, C4<1>, C4<1>;
L_0x1724e60 .functor AND 1, L_0x1724a20, L_0x1724d30, C4<1>, C4<1>;
L_0x1724f70 .functor NOT 1, v0x171fa80_0, C4<0>, C4<0>, C4<0>;
L_0x1724df0 .functor OR 1, L_0x1724f70, v0x171fc60_0, C4<0>, C4<0>;
L_0x17250b0 .functor AND 1, v0x171fb20_0, L_0x1724df0, C4<1>, C4<1>;
L_0x1725200 .functor NOT 1, v0x171f9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1725270 .functor OR 1, L_0x1725200, v0x171fc60_0, C4<0>, C4<0>;
L_0x17253d0 .functor AND 1, v0x171fb20_0, L_0x1725270, C4<1>, C4<1>;
L_0x1725490 .functor AND 1, L_0x17250b0, L_0x17253d0, C4<1>, C4<1>;
L_0x1725650 .functor XNOR 1, L_0x1724e60, L_0x1725490, C4<0>, C4<0>;
v0x1720370_0 .net *"_ivl_12", 0 0, L_0x17248a0;  1 drivers
v0x1720450_0 .net *"_ivl_14", 0 0, L_0x1724910;  1 drivers
v0x1720530_0 .net *"_ivl_16", 0 0, L_0x1724a20;  1 drivers
v0x1720620_0 .net *"_ivl_18", 0 0, L_0x1724ae0;  1 drivers
v0x1720700_0 .net *"_ivl_2", 0 0, L_0x17242f0;  1 drivers
v0x1720830_0 .net *"_ivl_20", 0 0, L_0x1724cc0;  1 drivers
v0x1720910_0 .net *"_ivl_22", 0 0, L_0x1724d30;  1 drivers
v0x17209f0_0 .net *"_ivl_26", 0 0, L_0x1724f70;  1 drivers
v0x1720ad0_0 .net *"_ivl_28", 0 0, L_0x1724df0;  1 drivers
v0x1720c40_0 .net *"_ivl_30", 0 0, L_0x17250b0;  1 drivers
v0x1720d20_0 .net *"_ivl_32", 0 0, L_0x1725200;  1 drivers
v0x1720e00_0 .net *"_ivl_34", 0 0, L_0x1725270;  1 drivers
v0x1720ee0_0 .net *"_ivl_36", 0 0, L_0x17253d0;  1 drivers
v0x1720fc0_0 .net *"_ivl_4", 0 0, L_0x1724380;  1 drivers
v0x17210a0_0 .net *"_ivl_40", 0 0, L_0x1725650;  1 drivers
L_0x7ff98708b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1721160_0 .net *"_ivl_42", 0 0, L_0x7ff98708b060;  1 drivers
v0x1721240_0 .net *"_ivl_6", 0 0, L_0x1724500;  1 drivers
v0x1721430_0 .net "a", 0 0, v0x171f9e0_0;  alias, 1 drivers
v0x17214d0_0 .net "b", 0 0, v0x171fa80_0;  alias, 1 drivers
v0x17215c0_0 .net "c", 0 0, v0x171fb20_0;  alias, 1 drivers
v0x17216b0_0 .net "d", 0 0, v0x171fc60_0;  alias, 1 drivers
v0x17217a0_0 .net "out_pos", 0 0, L_0x1725330;  alias, 1 drivers
v0x1721860_0 .net "out_sop", 0 0, L_0x1724700;  alias, 1 drivers
v0x1721920_0 .net "pos0", 0 0, L_0x1724e60;  1 drivers
v0x17219e0_0 .net "pos1", 0 0, L_0x1725490;  1 drivers
v0x1721aa0_0 .net "sop_term1", 0 0, L_0x1724040;  1 drivers
v0x1721b60_0 .net "sop_term2", 0 0, L_0x1724640;  1 drivers
L_0x1725330 .functor MUXZ 1, L_0x7ff98708b060, L_0x1724e60, L_0x1725650, C4<>;
S_0x1721ce0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16c6320;
 .timescale -12 -12;
E_0x16c29f0 .event anyedge, v0x1722ad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1722ad0_0;
    %nor/r;
    %assign/vec4 v0x1722ad0_0, 0;
    %wait E_0x16c29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x171eeb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x171fd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x171fdf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x171eeb0;
T_4 ;
    %wait E_0x16d9710;
    %load/vec4 v0x171fe90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x171fd50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x171eeb0;
T_5 ;
    %wait E_0x16d95b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %wait E_0x16d95b0;
    %load/vec4 v0x171fd50_0;
    %store/vec4 v0x171fdf0_0, 0, 1;
    %fork t_1, S_0x171f1e0;
    %jmp t_0;
    .scope S_0x171f1e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171f420_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x171f420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16d95b0;
    %load/vec4 v0x171f420_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171f420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x171f420_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x171eeb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16d9710;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x171fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa80_0, 0;
    %assign/vec4 v0x171f9e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x171fd50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x171fdf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16c6320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1722670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1722ad0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16c6320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1722670_0;
    %inv;
    %store/vec4 v0x1722670_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16c6320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x171fbc0_0, v0x1722d50_0, v0x1722490_0, v0x1722530_0, v0x17225d0_0, v0x1722710_0, v0x1722990_0, v0x17228f0_0, v0x1722850_0, v0x17227b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16c6320;
T_9 ;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16c6320;
T_10 ;
    %wait E_0x16d9710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1722a30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1722a30_0, 4, 32;
    %load/vec4 v0x1722c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1722a30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1722a30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1722a30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1722990_0;
    %load/vec4 v0x1722990_0;
    %load/vec4 v0x17228f0_0;
    %xor;
    %load/vec4 v0x1722990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1722a30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1722a30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1722850_0;
    %load/vec4 v0x1722850_0;
    %load/vec4 v0x17227b0_0;
    %xor;
    %load/vec4 v0x1722850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1722a30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1722a30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1722a30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response52/top_module.sv";
