

================================================================
== Vitis HLS Report for 'Linear_layer_ds2'
================================================================
* Date:           Sun Sep  3 07:07:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  37975454|  37975454|  0.380 sec|  0.380 sec|  37975454|  37975454|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168                   |Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1                   |       14|       14|   0.140 us|   0.140 us|       14|       14|       no|
        |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174                   |Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2                   |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180  |Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4  |     9218|     9218|  92.180 us|  92.180 us|     9218|     9218|       no|
        |grp_Linear_layer_ds2_Pipeline_l_j38_fu_186                              |Linear_layer_ds2_Pipeline_l_j38                              |     9219|     9219|  92.190 us|  92.190 us|     9219|     9219|       no|
        |grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196             |Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40             |    36891|    36891|   0.369 ms|   0.369 ms|    36891|    36891|       no|
        |grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204               |Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41               |  2359323|  2359323|  23.593 ms|  23.593 ms|  2359323|  2359323|       no|
        |grp_Linear_layer_ds2_Pipeline_l_j39_fu_212                              |Linear_layer_ds2_Pipeline_l_j39                              |     9219|     9219|  92.190 us|  92.190 us|     9219|     9219|       no|
        |grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222     |Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43     |     9255|     9255|  92.550 us|  92.550 us|     9255|     9255|       no|
        |grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233                         |Linear_layer_ds2_Pipeline_l_S_k_4_k5                         |     3077|     3077|  30.770 us|  30.770 us|     3077|     3077|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_max_inp_i39     |    110676|    110676|      9223|          -|          -|    12|        no|
        |- l_max_W_i40       |   7083264|   7083264|      9223|          -|          -|   768|        no|
        |- l_gemm_i43_l_j42  |  28403712|  28403712|      3082|          -|          -|  9216|        no|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    262|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    2476|   2621|    -|
|Memory           |     3154|    -|      32|      6|    0|
|Multiplexer      |        -|    -|       -|    841|    -|
|Register         |        -|    -|     242|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     3154|    1|    2750|   3730|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |     1126|   ~0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168                   |Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1                   |        0|   0|    6|   49|    0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174                   |Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2                   |        0|   0|   12|   51|    0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180  |Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4  |        0|   0|   45|  182|    0|
    |grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233                         |Linear_layer_ds2_Pipeline_l_S_k_4_k5                         |        0|   1|  211|  208|    0|
    |grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204               |Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41               |        0|   0|  515|  559|    0|
    |grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196             |Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40             |        0|   0|  480|  552|    0|
    |grp_Linear_layer_ds2_Pipeline_l_j38_fu_186                              |Linear_layer_ds2_Pipeline_l_j38                              |        0|   0|  238|  352|    0|
    |grp_Linear_layer_ds2_Pipeline_l_j39_fu_212                              |Linear_layer_ds2_Pipeline_l_j39                              |        0|   0|  282|  358|    0|
    |grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222     |Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43     |        0|   0|  687|  310|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                   |                                                             |        0|   1| 2476| 2621|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |   Memory   |                  Module                 | BRAM_18K| FF | LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |q_W3_V_U    |Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W    |     3072|   0|   0|    0|  2359296|   12|     1|     28311552|
    |q_inp3_V_U  |Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W  |       48|   0|   0|    0|    36864|   12|     1|       442368|
    |max_W3_U    |Linear_layer_qkv_max_W_RAM_AUTO_1R1W     |        2|   0|   0|    0|      768|   32|     1|        24576|
    |max_inp3_U  |Linear_layer_qkv_max_inp_RAM_AUTO_1R1W   |        0|  32|   6|    0|       12|   32|     1|          384|
    |q_outp5_U   |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W    |       32|   0|   0|    0|     9216|   32|     1|       294912|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |Total       |                                         |     3154|  32|   6|    0|  2406156|  120|     5|     29073792|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln805_fu_258_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln830_fu_312_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln875_1_fu_376_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln875_fu_388_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln876_fu_416_p2               |         +|   0|  0|  13|          10|           1|
    |empty_420_fu_481_p2               |         +|   0|  0|  14|          14|          14|
    |empty_419_fu_472_p2               |         -|   0|  0|  14|          14|          14|
    |sub_ln807_fu_297_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln832_fu_361_p2               |         -|   0|  0|  29|          22|          22|
    |sub_ln878_fu_455_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln879_fu_510_p2               |         -|   0|  0|  29|          22|          22|
    |icmp_ln805_fu_252_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln830_fu_306_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln875_fu_370_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln876_fu_394_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln875_1_fu_408_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln875_fu_400_p3            |    select|   0|  0|  10|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 262|         188|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  87|         18|    1|         18|
    |grp_fu_643_ce            |  14|          3|    1|          3|
    |grp_fu_643_opcode        |  14|          3|    5|         15|
    |grp_fu_643_p0            |  14|          3|   32|         96|
    |grp_fu_643_p1            |  14|          3|   32|         96|
    |grp_fu_647_ce            |  14|          3|    1|          3|
    |grp_fu_647_opcode        |  14|          3|    5|         15|
    |grp_fu_647_p0            |  14|          3|   32|         96|
    |grp_fu_647_p1            |  14|          3|   32|         96|
    |grp_fu_651_ce            |  14|          3|    1|          3|
    |grp_fu_651_opcode        |  14|          3|    5|         15|
    |grp_fu_651_p0            |  14|          3|   32|         96|
    |grp_fu_651_p1            |  14|          3|   32|         96|
    |grp_fu_655_ce            |  14|          3|    1|          3|
    |grp_fu_655_p0            |  14|          3|   32|         96|
    |grp_fu_655_p1            |  14|          3|   32|         96|
    |grp_fu_659_ce            |   9|          2|    1|          2|
    |grp_fu_663_ce            |  14|          3|    1|          3|
    |grp_fu_663_p0            |  14|          3|   32|         96|
    |grp_fu_663_p1            |  14|          3|   32|         96|
    |grp_fu_667_ce            |  14|          3|    1|          3|
    |grp_fu_667_p0            |  14|          3|   32|         96|
    |grp_fu_667_p1            |  14|          3|   32|         96|
    |grp_fu_671_ce            |   9|          2|    1|          2|
    |grp_fu_675_ce            |   9|          2|    1|          2|
    |i39_fu_92                |   9|          2|    4|          8|
    |i40_fu_116               |   9|          2|   10|         20|
    |i43_fu_124               |   9|          2|    4|          8|
    |indvar_flatten30_fu_128  |   9|          2|   14|         28|
    |j42_fu_120               |   9|          2|   10|         20|
    |max_W3_address0          |  31|          6|   10|         60|
    |max_W3_ce0               |  31|          6|    1|          6|
    |max_W3_d0                |  14|          3|   32|         96|
    |max_W3_we0               |  14|          3|    1|          3|
    |max_inp3_address0        |  31|          6|    4|         24|
    |max_inp3_ce0             |  31|          6|    1|          6|
    |max_inp3_d0              |  14|          3|   32|         96|
    |max_inp3_we0             |  14|          3|    1|          3|
    |q_W3_V_address0          |  14|          3|   22|         66|
    |q_W3_V_ce0               |  14|          3|    1|          3|
    |q_W3_V_we0               |   9|          2|    1|          2|
    |q_inp3_V_address0        |  14|          3|   16|         48|
    |q_inp3_V_ce0             |  14|          3|    1|          3|
    |q_inp3_V_we0             |   9|          2|    1|          2|
    |q_outp5_address0         |  25|          5|   14|         70|
    |q_outp5_ce0              |  25|          5|    1|          5|
    |q_outp5_d0               |  14|          3|   32|         96|
    |q_outp5_we0              |  14|          3|    1|          3|
    |v475_address0            |  14|          3|   16|         48|
    |v475_ce0                 |  14|          3|    1|          3|
    |v563_address0            |  14|          3|   22|         66|
    |v563_ce0                 |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 841|        177|  663|       2035|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |  17|   0|   17|          0|
    |empty_420_reg_623                                                                    |  14|   0|   14|          0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start_reg               |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start_reg             |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start_reg     |   1|   0|    1|          0|
    |i39_1_reg_523                                                                        |   4|   0|    4|          0|
    |i39_fu_92                                                                            |   4|   0|    4|          0|
    |i40_1_reg_555                                                                        |  10|   0|   10|          0|
    |i40_fu_116                                                                           |  10|   0|   10|          0|
    |i43_fu_124                                                                           |   4|   0|    4|          0|
    |indvar_flatten30_fu_128                                                              |  14|   0|   14|          0|
    |j42_fu_120                                                                           |  10|   0|   10|          0|
    |max_W3_load_reg_596                                                                  |  32|   0|   32|          0|
    |max_inp3_load_reg_550                                                                |  32|   0|   32|          0|
    |q_outp5_load_reg_638                                                                 |  32|   0|   32|          0|
    |select_ln875_1_reg_611                                                               |   4|   0|    4|          0|
    |select_ln875_reg_604                                                                 |  10|   0|   10|          0|
    |sub_ln807_reg_545                                                                    |   6|   0|   16|         10|
    |sub_ln832_reg_591                                                                    |  12|   0|   22|         10|
    |sub_ln878_reg_618                                                                    |   6|   0|   16|         10|
    |sub_ln879_reg_633                                                                    |  12|   0|   22|         10|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 242|   0|  282|         40|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_290_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_290_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_290_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_290_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_298_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_298_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_298_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_298_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_286_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_286_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_286_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_286_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_294_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_294_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_294_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_294_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_opcode  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_302_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_302_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_302_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|v475_address0        |  out|   16|   ap_memory|              v475|         array|
|v475_ce0             |  out|    1|   ap_memory|              v475|         array|
|v475_q0              |   in|   32|   ap_memory|              v475|         array|
|v563_address0        |  out|   22|   ap_memory|              v563|         array|
|v563_ce0             |  out|    1|   ap_memory|              v563|         array|
|v563_q0              |   in|   32|   ap_memory|              v563|         array|
|v564_address0        |  out|   10|   ap_memory|              v564|         array|
|v564_ce0             |  out|    1|   ap_memory|              v564|         array|
|v564_q0              |   in|   32|   ap_memory|              v564|         array|
|v478_address0        |  out|   14|   ap_memory|              v478|         array|
|v478_ce0             |  out|    1|   ap_memory|              v478|         array|
|v478_we0             |  out|    1|   ap_memory|              v478|         array|
|v478_d0              |  out|   32|   ap_memory|              v478|         array|
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 17 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i39 = alloca i32 1"   --->   Operation 18 'alloca' 'i39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%max_inp3 = alloca i64 1" [kernel.cpp:789]   --->   Operation 19 'alloca' 'max_inp3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%max_W3 = alloca i64 1" [kernel.cpp:793]   --->   Operation 20 'alloca' 'max_W3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%q_inp3_V = alloca i64 1" [kernel.cpp:797]   --->   Operation 21 'alloca' 'q_inp3_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%q_W3_V = alloca i64 1" [kernel.cpp:798]   --->   Operation 22 'alloca' 'q_W3_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%q_outp5 = alloca i64 1" [kernel.cpp:799]   --->   Operation 23 'alloca' 'q_outp5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1, i32 %max_inp3"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2, i32 %max_W3"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4, i32 %q_outp5"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln805 = store i4 0, i4 %i39" [kernel.cpp:805]   --->   Operation 27 'store' 'store_ln805' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v564, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v563, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1, i32 %max_inp3"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2, i32 %max_W3"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4, i32 %q_outp5"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln805 = br void %l_j38" [kernel.cpp:805]   --->   Operation 33 'br' 'br_ln805' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i39_1 = load i4 %i39" [kernel.cpp:805]   --->   Operation 34 'load' 'i39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.30ns)   --->   "%icmp_ln805 = icmp_eq  i4 %i39_1, i4 12" [kernel.cpp:805]   --->   Operation 35 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln805 = add i4 %i39_1, i4 1" [kernel.cpp:805]   --->   Operation 37 'add' 'add_ln805' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln805 = br i1 %icmp_ln805, void %l_j38.split, void %l_j39.preheader" [kernel.cpp:805]   --->   Operation 38 'br' 'br_ln805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln805 = zext i4 %i39_1" [kernel.cpp:805]   --->   Operation 39 'zext' 'zext_ln805' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%max_inp3_addr = getelementptr i32 %max_inp3, i64 0, i64 %zext_ln805" [kernel.cpp:805]   --->   Operation 40 'getelementptr' 'max_inp3_addr' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%max_inp3_load = load i4 %max_inp3_addr" [kernel.cpp:825]   --->   Operation 41 'load' 'max_inp3_load' <Predicate = (!icmp_ln805)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln805 = store i4 %add_ln805, i4 %i39" [kernel.cpp:805]   --->   Operation 42 'store' 'store_ln805' <Predicate = (!icmp_ln805)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i40 = alloca i32 1"   --->   Operation 43 'alloca' 'i40' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln830 = store i10 0, i10 %i40" [kernel.cpp:830]   --->   Operation 44 'store' 'store_ln830' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln830 = br void %l_j39" [kernel.cpp:830]   --->   Operation 45 'br' 'br_ln830' <Predicate = (icmp_ln805)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %i39_1, i12 0" [kernel.cpp:807]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i39_1, i10 0" [kernel.cpp:807]   --->   Operation 47 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln807 = zext i14 %tmp_30" [kernel.cpp:807]   --->   Operation 48 'zext' 'zext_ln807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.07ns)   --->   "%sub_ln807 = sub i16 %tmp_s, i16 %zext_ln807" [kernel.cpp:807]   --->   Operation 49 'sub' 'sub_ln807' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (2.32ns)   --->   "%max_inp3_load = load i4 %max_inp3_addr" [kernel.cpp:825]   --->   Operation 50 'load' 'max_inp3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 5.33>
ST_5 : Operation 51 [2/2] (5.33ns)   --->   "%call_ln825 = call void @Linear_layer_ds2_Pipeline_l_j38, i32 %max_inp3_load, i32 %max_inp3, i4 %i39_1, i16 %sub_ln807, i32 %v475" [kernel.cpp:825]   --->   Operation 51 'call' 'call_ln825' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln805 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:805]   --->   Operation 52 'specloopname' 'specloopname_ln805' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln825 = call void @Linear_layer_ds2_Pipeline_l_j38, i32 %max_inp3_load, i32 %max_inp3, i4 %i39_1, i16 %sub_ln807, i32 %v475" [kernel.cpp:825]   --->   Operation 53 'call' 'call_ln825' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln805 = br void %l_j38" [kernel.cpp:805]   --->   Operation 54 'br' 'br_ln805' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.35>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%i40_1 = load i10 %i40" [kernel.cpp:830]   --->   Operation 55 'load' 'i40_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.77ns)   --->   "%icmp_ln830 = icmp_eq  i10 %i40_1, i10 768" [kernel.cpp:830]   --->   Operation 56 'icmp' 'icmp_ln830' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_417 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 57 'speclooptripcount' 'empty_417' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln830 = add i10 %i40_1, i10 1" [kernel.cpp:830]   --->   Operation 58 'add' 'add_ln830' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln830 = br i1 %icmp_ln830, void %l_j39.split, void %for.inc182.preheader" [kernel.cpp:830]   --->   Operation 59 'br' 'br_ln830' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln830 = zext i10 %i40_1" [kernel.cpp:830]   --->   Operation 60 'zext' 'zext_ln830' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%max_W3_addr = getelementptr i32 %max_W3, i64 0, i64 %zext_ln830" [kernel.cpp:830]   --->   Operation 61 'getelementptr' 'max_W3_addr' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (3.25ns)   --->   "%max_W3_load = load i10 %max_W3_addr" [kernel.cpp:850]   --->   Operation 62 'load' 'max_W3_load' <Predicate = (!icmp_ln830)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln830 = store i10 %add_ln830, i10 %i40" [kernel.cpp:830]   --->   Operation 63 'store' 'store_ln830' <Predicate = (!icmp_ln830)> <Delay = 1.58>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%j42 = alloca i32 1"   --->   Operation 64 'alloca' 'j42' <Predicate = (icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%i43 = alloca i32 1"   --->   Operation 65 'alloca' 'i43' <Predicate = (icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 66 'alloca' 'indvar_flatten30' <Predicate = (icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40, i32 %max_inp3, i32 %v475, i12 %q_inp3_V"   --->   Operation 67 'call' 'call_ln0' <Predicate = (icmp_ln830)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41, i32 %max_W3, i32 %v563, i12 %q_W3_V"   --->   Operation 68 'call' 'call_ln0' <Predicate = (icmp_ln830)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln875 = store i14 0, i14 %indvar_flatten30" [kernel.cpp:875]   --->   Operation 69 'store' 'store_ln875' <Predicate = (icmp_ln830)> <Delay = 1.58>
ST_7 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln875 = store i4 0, i4 %i43" [kernel.cpp:875]   --->   Operation 70 'store' 'store_ln875' <Predicate = (icmp_ln830)> <Delay = 1.58>
ST_7 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln875 = store i10 0, i10 %j42" [kernel.cpp:875]   --->   Operation 71 'store' 'store_ln875' <Predicate = (icmp_ln830)> <Delay = 1.58>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %i40_1, i12 0" [kernel.cpp:832]   --->   Operation 72 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %i40_1, i10 0" [kernel.cpp:832]   --->   Operation 73 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln832 = zext i20 %tmp_32" [kernel.cpp:832]   --->   Operation 74 'zext' 'zext_ln832' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (2.25ns)   --->   "%sub_ln832 = sub i22 %tmp_31, i22 %zext_ln832" [kernel.cpp:832]   --->   Operation 75 'sub' 'sub_ln832' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/2] (3.25ns)   --->   "%max_W3_load = load i10 %max_W3_addr" [kernel.cpp:850]   --->   Operation 76 'load' 'max_W3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 5> <Delay = 5.50>
ST_9 : Operation 77 [2/2] (5.50ns)   --->   "%call_ln850 = call void @Linear_layer_ds2_Pipeline_l_j39, i32 %max_W3_load, i32 %max_W3, i10 %i40_1, i22 %sub_ln832, i32 %v563" [kernel.cpp:850]   --->   Operation 77 'call' 'call_ln850' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln830 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:830]   --->   Operation 78 'specloopname' 'specloopname_ln830' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln850 = call void @Linear_layer_ds2_Pipeline_l_j39, i32 %max_W3_load, i32 %max_W3, i10 %i40_1, i22 %sub_ln832, i32 %v563" [kernel.cpp:850]   --->   Operation 79 'call' 'call_ln850' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln830 = br void %l_j39" [kernel.cpp:830]   --->   Operation 80 'br' 'br_ln830' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40, i32 %max_inp3, i32 %v475, i12 %q_inp3_V"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41, i32 %max_W3, i32 %v563, i12 %q_W3_V"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln875 = br void %l_S_k_4_k5" [kernel.cpp:875]   --->   Operation 83 'br' 'br_ln875' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.77>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i14 %indvar_flatten30" [kernel.cpp:875]   --->   Operation 84 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (2.20ns)   --->   "%icmp_ln875 = icmp_eq  i14 %indvar_flatten30_load, i14 9216" [kernel.cpp:875]   --->   Operation 85 'icmp' 'icmp_ln875' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln875_1 = add i14 %indvar_flatten30_load, i14 1" [kernel.cpp:875]   --->   Operation 86 'add' 'add_ln875_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln875 = br i1 %icmp_ln875, void %for.inc251, void %for.inc283.preheader" [kernel.cpp:875]   --->   Operation 87 'br' 'br_ln875' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%j42_load = load i10 %j42" [kernel.cpp:876]   --->   Operation 88 'load' 'j42_load' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%i43_load = load i4 %i43" [kernel.cpp:875]   --->   Operation 89 'load' 'i43_load' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln875 = add i4 %i43_load, i4 1" [kernel.cpp:875]   --->   Operation 90 'add' 'add_ln875' <Predicate = (!icmp_ln875)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (1.77ns)   --->   "%icmp_ln876 = icmp_eq  i10 %j42_load, i10 768" [kernel.cpp:876]   --->   Operation 91 'icmp' 'icmp_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.68ns)   --->   "%select_ln875 = select i1 %icmp_ln876, i10 0, i10 %j42_load" [kernel.cpp:875]   --->   Operation 92 'select' 'select_ln875' <Predicate = (!icmp_ln875)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (1.02ns)   --->   "%select_ln875_1 = select i1 %icmp_ln876, i4 %add_ln875, i4 %i43_load" [kernel.cpp:875]   --->   Operation 93 'select' 'select_ln875_1' <Predicate = (!icmp_ln875)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln876 = add i10 %select_ln875, i10 1" [kernel.cpp:876]   --->   Operation 94 'add' 'add_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln876 = store i14 %add_ln875_1, i14 %indvar_flatten30" [kernel.cpp:876]   --->   Operation 95 'store' 'store_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.58>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln876 = store i4 %select_ln875_1, i4 %i43" [kernel.cpp:876]   --->   Operation 96 'store' 'store_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln876 = store i10 %add_ln876, i10 %j42" [kernel.cpp:876]   --->   Operation 97 'store' 'store_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.58>
ST_12 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43, i32 %max_inp3, i32 %v478, i32 %q_outp5, i32 %max_W3, i32 %v564"   --->   Operation 98 'call' 'call_ln0' <Predicate = (icmp_ln875)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 7.09>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln875_1, i12 0" [kernel.cpp:878]   --->   Operation 99 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln875_1, i10 0" [kernel.cpp:878]   --->   Operation 100 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i14 %tmp_34" [kernel.cpp:878]   --->   Operation 101 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (2.07ns)   --->   "%sub_ln878 = sub i16 %tmp_33, i16 %zext_ln878" [kernel.cpp:878]   --->   Operation 102 'sub' 'sub_ln878' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln875_1, i8 0" [kernel.cpp:875]   --->   Operation 103 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i12 %tmp_35" [kernel.cpp:875]   --->   Operation 104 'zext' 'tmp_76_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_419 = sub i14 %tmp_34, i14 %tmp_76_cast" [kernel.cpp:878]   --->   Operation 105 'sub' 'empty_419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i10 %select_ln875" [kernel.cpp:879]   --->   Operation 106 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%empty_420 = add i14 %empty_419, i14 %zext_ln879" [kernel.cpp:878]   --->   Operation 107 'add' 'empty_420' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_420" [kernel.cpp:878]   --->   Operation 108 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%q_outp5_addr = getelementptr i32 %q_outp5, i64 0, i64 %p_cast" [kernel.cpp:878]   --->   Operation 109 'getelementptr' 'q_outp5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [2/2] (3.25ns)   --->   "%q_outp5_load = load i14 %q_outp5_addr" [kernel.cpp:883]   --->   Operation 110 'load' 'q_outp5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln875, i12 0" [kernel.cpp:879]   --->   Operation 111 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln875, i10 0" [kernel.cpp:879]   --->   Operation 112 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln879_1 = zext i20 %tmp_37" [kernel.cpp:879]   --->   Operation 113 'zext' 'zext_ln879_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (2.25ns)   --->   "%sub_ln879 = sub i22 %tmp_36, i22 %zext_ln879_1" [kernel.cpp:879]   --->   Operation 114 'sub' 'sub_ln879' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/2] (3.25ns)   --->   "%q_outp5_load = load i14 %q_outp5_addr" [kernel.cpp:883]   --->   Operation 115 'load' 'q_outp5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 8> <Delay = 5.50>
ST_15 : Operation 116 [2/2] (5.50ns)   --->   "%call_ln883 = call void @Linear_layer_ds2_Pipeline_l_S_k_4_k5, i32 %q_outp5_load, i32 %q_outp5, i14 %empty_420, i16 %sub_ln878, i12 %q_inp3_V, i22 %sub_ln879, i12 %q_W3_V" [kernel.cpp:883]   --->   Operation 116 'call' 'call_ln883' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i43_l_j42_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%empty_418 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 118 'speclooptripcount' 'empty_418' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln876 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [kernel.cpp:876]   --->   Operation 119 'specloopname' 'specloopname_ln876' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln883 = call void @Linear_layer_ds2_Pipeline_l_S_k_4_k5, i32 %q_outp5_load, i32 %q_outp5, i14 %empty_420, i16 %sub_ln878, i12 %q_inp3_V, i22 %sub_ln879, i12 %q_W3_V" [kernel.cpp:883]   --->   Operation 120 'call' 'call_ln883' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln876 = br void %l_S_k_4_k5" [kernel.cpp:876]   --->   Operation 121 'br' 'br_ln876' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43, i32 %max_inp3, i32 %v478, i32 %q_outp5, i32 %max_W3, i32 %v564"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln904 = ret" [kernel.cpp:904]   --->   Operation 123 'ret' 'ret_ln904' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v475]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v563]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v564]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v478]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i39                   (alloca           ) [ 011111100000000000]
max_inp3              (alloca           ) [ 001111111111111111]
max_W3                (alloca           ) [ 001111111111111111]
q_inp3_V              (alloca           ) [ 001111111111111110]
q_W3_V                (alloca           ) [ 001111111111111110]
q_outp5               (alloca           ) [ 001111111111111111]
store_ln805           (store            ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
br_ln805              (br               ) [ 000000000000000000]
i39_1                 (load             ) [ 000011100000000000]
icmp_ln805            (icmp             ) [ 000111100000000000]
empty                 (speclooptripcount) [ 000000000000000000]
add_ln805             (add              ) [ 000000000000000000]
br_ln805              (br               ) [ 000000000000000000]
zext_ln805            (zext             ) [ 000000000000000000]
max_inp3_addr         (getelementptr    ) [ 000010000000000000]
store_ln805           (store            ) [ 000000000000000000]
i40                   (alloca           ) [ 000111111110000000]
store_ln830           (store            ) [ 000000000000000000]
br_ln830              (br               ) [ 000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000]
tmp_30                (bitconcatenate   ) [ 000000000000000000]
zext_ln807            (zext             ) [ 000000000000000000]
sub_ln807             (sub              ) [ 000001100000000000]
max_inp3_load         (load             ) [ 000001100000000000]
specloopname_ln805    (specloopname     ) [ 000000000000000000]
call_ln825            (call             ) [ 000000000000000000]
br_ln805              (br               ) [ 000000000000000000]
i40_1                 (load             ) [ 000000001110000000]
icmp_ln830            (icmp             ) [ 000000011110000000]
empty_417             (speclooptripcount) [ 000000000000000000]
add_ln830             (add              ) [ 000000000000000000]
br_ln830              (br               ) [ 000000000000000000]
zext_ln830            (zext             ) [ 000000000000000000]
max_W3_addr           (getelementptr    ) [ 000000001000000000]
store_ln830           (store            ) [ 000000000000000000]
j42                   (alloca           ) [ 000000011111111110]
i43                   (alloca           ) [ 000000011111111110]
indvar_flatten30      (alloca           ) [ 000000011111111110]
store_ln875           (store            ) [ 000000000000000000]
store_ln875           (store            ) [ 000000000000000000]
store_ln875           (store            ) [ 000000000000000000]
tmp_31                (bitconcatenate   ) [ 000000000000000000]
tmp_32                (bitconcatenate   ) [ 000000000000000000]
zext_ln832            (zext             ) [ 000000000000000000]
sub_ln832             (sub              ) [ 000000000110000000]
max_W3_load           (load             ) [ 000000000110000000]
specloopname_ln830    (specloopname     ) [ 000000000000000000]
call_ln850            (call             ) [ 000000000000000000]
br_ln830              (br               ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
br_ln875              (br               ) [ 000000000000000000]
indvar_flatten30_load (load             ) [ 000000000000000000]
icmp_ln875            (icmp             ) [ 000000000000111110]
add_ln875_1           (add              ) [ 000000000000000000]
br_ln875              (br               ) [ 000000000000000000]
j42_load              (load             ) [ 000000000000000000]
i43_load              (load             ) [ 000000000000000000]
add_ln875             (add              ) [ 000000000000000000]
icmp_ln876            (icmp             ) [ 000000000000000000]
select_ln875          (select           ) [ 000000000000011000]
select_ln875_1        (select           ) [ 000000000000010000]
add_ln876             (add              ) [ 000000000000000000]
store_ln876           (store            ) [ 000000000000000000]
store_ln876           (store            ) [ 000000000000000000]
store_ln876           (store            ) [ 000000000000000000]
tmp_33                (bitconcatenate   ) [ 000000000000000000]
tmp_34                (bitconcatenate   ) [ 000000000000000000]
zext_ln878            (zext             ) [ 000000000000000000]
sub_ln878             (sub              ) [ 000000000000001110]
tmp_35                (bitconcatenate   ) [ 000000000000000000]
tmp_76_cast           (zext             ) [ 000000000000000000]
empty_419             (sub              ) [ 000000000000000000]
zext_ln879            (zext             ) [ 000000000000000000]
empty_420             (add              ) [ 000000000000001110]
p_cast                (zext             ) [ 000000000000000000]
q_outp5_addr          (getelementptr    ) [ 000000000000001000]
tmp_36                (bitconcatenate   ) [ 000000000000000000]
tmp_37                (bitconcatenate   ) [ 000000000000000000]
zext_ln879_1          (zext             ) [ 000000000000000000]
sub_ln879             (sub              ) [ 000000000000000110]
q_outp5_load          (load             ) [ 000000000000000110]
specloopname_ln0      (specloopname     ) [ 000000000000000000]
empty_418             (speclooptripcount) [ 000000000000000000]
specloopname_ln876    (specloopname     ) [ 000000000000000000]
call_ln883            (call             ) [ 000000000000000000]
br_ln876              (br               ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
ret_ln904             (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v475">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v475"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v563">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v563"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v564">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v564"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v478">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v478"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2_Pipeline_l_j38"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i10.i12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2_Pipeline_l_j39"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2_Pipeline_l_S_k_4_k5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i43_l_j42_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i39_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i39/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="max_inp3_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_inp3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="max_W3_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_W3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="q_inp3_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_inp3_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="q_W3_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_W3_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="q_outp5_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_outp5/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i40_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i40/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="j42_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j42/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i43_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i43/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten30_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten30/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="max_inp3_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_inp3_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_inp3_load/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="max_W3_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_W3_addr/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_W3_load/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="q_outp5_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="14" slack="0"/>
<pin id="160" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_outp5_addr/13 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_outp5_load/13 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_Linear_layer_ds2_Pipeline_l_j38_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="4" slack="2"/>
<pin id="191" dir="0" index="4" bw="16" slack="1"/>
<pin id="192" dir="0" index="5" bw="32" slack="0"/>
<pin id="193" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln825/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_Linear_layer_ds2_Pipeline_l_j39_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="3" bw="10" slack="2"/>
<pin id="217" dir="0" index="4" bw="22" slack="1"/>
<pin id="218" dir="0" index="5" bw="32" slack="0"/>
<pin id="219" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln850/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="32" slack="0"/>
<pin id="229" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="3" bw="14" slack="2"/>
<pin id="238" dir="0" index="4" bw="16" slack="2"/>
<pin id="239" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="22" slack="1"/>
<pin id="241" dir="0" index="7" bw="12" slack="2147483647"/>
<pin id="242" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln883/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln805_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln805/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i39_1_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="2"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i39_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln805_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln805_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln805/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln805_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln805/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln805_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="2"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln805/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln830_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln830/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="1"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_30_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="1"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln807_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="14" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln807/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_ln807_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="14" slack="0"/>
<pin id="300" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln807/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i40_1_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="1"/>
<pin id="305" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i40_1/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln830_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln830/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln830_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln830/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln830_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln830/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln830_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="1"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln830/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln875_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="14" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln875/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln875_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln875/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln875_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln875/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_31_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="22" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="1"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_32_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="20" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="1"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln832_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="20" slack="0"/>
<pin id="359" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln832/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sub_ln832_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="22" slack="0"/>
<pin id="363" dir="0" index="1" bw="20" slack="0"/>
<pin id="364" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln832/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="indvar_flatten30_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="2"/>
<pin id="369" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten30_load/12 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln875_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="14" slack="0"/>
<pin id="372" dir="0" index="1" bw="14" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln875/12 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln875_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="14" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln875_1/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="j42_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="2"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j42_load/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="i43_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="2"/>
<pin id="387" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i43_load/12 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln875_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln875/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln876_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln876/12 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln875_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="10" slack="0"/>
<pin id="403" dir="0" index="2" bw="10" slack="0"/>
<pin id="404" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln875/12 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln875_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln875_1/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln876_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln876/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln876_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="0" index="1" bw="14" slack="2"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln876/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln876_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="2"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln876/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln876_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="2"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln876/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_33_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="1"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_34_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="14" slack="0"/>
<pin id="446" dir="0" index="1" bw="4" slack="1"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/13 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln878_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="14" slack="0"/>
<pin id="453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/13 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sub_ln878_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="14" slack="0"/>
<pin id="458" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln878/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_35_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="1"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/13 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_76_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_cast/13 "/>
</bind>
</comp>

<comp id="472" class="1004" name="empty_419_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="0"/>
<pin id="474" dir="0" index="1" bw="12" slack="0"/>
<pin id="475" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_419/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln879_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="1"/>
<pin id="480" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/13 "/>
</bind>
</comp>

<comp id="481" class="1004" name="empty_420_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="14" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_420/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="14" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/13 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_36_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="22" slack="0"/>
<pin id="494" dir="0" index="1" bw="10" slack="2"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/14 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_37_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="20" slack="0"/>
<pin id="501" dir="0" index="1" bw="10" slack="2"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/14 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln879_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="20" slack="0"/>
<pin id="508" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879_1/14 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln879_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="22" slack="0"/>
<pin id="512" dir="0" index="1" bw="20" slack="0"/>
<pin id="513" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln879/14 "/>
</bind>
</comp>

<comp id="516" class="1005" name="i39_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i39 "/>
</bind>
</comp>

<comp id="523" class="1005" name="i39_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="1"/>
<pin id="525" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i39_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="max_inp3_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="1"/>
<pin id="535" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_inp3_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="i40_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i40 "/>
</bind>
</comp>

<comp id="545" class="1005" name="sub_ln807_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="1"/>
<pin id="547" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln807 "/>
</bind>
</comp>

<comp id="550" class="1005" name="max_inp3_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_inp3_load "/>
</bind>
</comp>

<comp id="555" class="1005" name="i40_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="1"/>
<pin id="557" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i40_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="max_W3_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="1"/>
<pin id="567" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_W3_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="j42_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="0"/>
<pin id="572" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j42 "/>
</bind>
</comp>

<comp id="577" class="1005" name="i43_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i43 "/>
</bind>
</comp>

<comp id="584" class="1005" name="indvar_flatten30_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="14" slack="0"/>
<pin id="586" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten30 "/>
</bind>
</comp>

<comp id="591" class="1005" name="sub_ln832_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="22" slack="1"/>
<pin id="593" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln832 "/>
</bind>
</comp>

<comp id="596" class="1005" name="max_W3_load_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_W3_load "/>
</bind>
</comp>

<comp id="604" class="1005" name="select_ln875_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="1"/>
<pin id="606" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln875 "/>
</bind>
</comp>

<comp id="611" class="1005" name="select_ln875_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="1"/>
<pin id="613" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln875_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="sub_ln878_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="2"/>
<pin id="620" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln878 "/>
</bind>
</comp>

<comp id="623" class="1005" name="empty_420_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="14" slack="2"/>
<pin id="625" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="empty_420 "/>
</bind>
</comp>

<comp id="628" class="1005" name="q_outp5_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="14" slack="1"/>
<pin id="630" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="q_outp5_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="sub_ln879_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="22" slack="1"/>
<pin id="635" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln879 "/>
</bind>
</comp>

<comp id="638" class="1005" name="q_outp5_load_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_outp5_load "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="645" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="646" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/3 tmp_21/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="649" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="650" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_18/3 tmp_24/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="653" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="654" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/3 tmp_25/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="grp_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="657" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="658" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v519/4 v548/14 "/>
</bind>
</comp>

<comp id="659" class="1004" name="grp_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="661" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="662" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v521/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="665" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="666" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v526/5 v546/10 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="669" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="670" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v528/9 v549/18 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="673" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="674" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v551/34 "/>
</bind>
</comp>

<comp id="675" class="1004" name="grp_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="677" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="v545/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="96" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="100" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="112" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="243"><net_src comp="84" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="249" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="249" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="273"><net_src comp="258" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="279" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="303" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="303" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="327"><net_src comp="312" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="66" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="343" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="74" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="367" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="36" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="382" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="54" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="40" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="382" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="394" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="388" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="385" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="400" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="376" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="408" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="416" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="40" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="437" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="80" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="82" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="471"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="444" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="485"><net_src comp="472" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="44" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="68" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="40" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="509"><net_src comp="499" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="492" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="92" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="526"><net_src comp="249" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="536"><net_src comp="132" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="541"><net_src comp="116" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="548"><net_src comp="297" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="553"><net_src comp="138" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="558"><net_src comp="303" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="212" pin=3"/></net>

<net id="568"><net_src comp="144" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="573"><net_src comp="120" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="580"><net_src comp="124" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="587"><net_src comp="128" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="594"><net_src comp="361" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="599"><net_src comp="150" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="607"><net_src comp="400" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="614"><net_src comp="408" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="621"><net_src comp="455" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="626"><net_src comp="481" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="233" pin=3"/></net>

<net id="631"><net_src comp="156" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="636"><net_src comp="510" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="233" pin=6"/></net>

<net id="641"><net_src comp="162" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="233" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v563 | {}
	Port: v564 | {}
	Port: v478 | {12 17 }
 - Input state : 
	Port: Linear_layer_ds2 : v475 | {5 6 7 11 }
	Port: Linear_layer_ds2 : v563 | {7 9 10 11 }
	Port: Linear_layer_ds2 : v564 | {12 17 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln805 : 1
	State 2
	State 3
		icmp_ln805 : 1
		add_ln805 : 1
		br_ln805 : 2
		zext_ln805 : 1
		max_inp3_addr : 2
		max_inp3_load : 3
		store_ln805 : 2
		store_ln830 : 1
	State 4
		zext_ln807 : 1
		sub_ln807 : 2
	State 5
	State 6
	State 7
		icmp_ln830 : 1
		add_ln830 : 1
		br_ln830 : 2
		zext_ln830 : 1
		max_W3_addr : 2
		max_W3_load : 3
		store_ln830 : 2
		store_ln875 : 1
		store_ln875 : 1
		store_ln875 : 1
	State 8
		zext_ln832 : 1
		sub_ln832 : 2
	State 9
	State 10
	State 11
	State 12
		icmp_ln875 : 1
		add_ln875_1 : 1
		br_ln875 : 2
		add_ln875 : 1
		icmp_ln876 : 1
		select_ln875 : 2
		select_ln875_1 : 2
		add_ln876 : 3
		store_ln876 : 2
		store_ln876 : 3
		store_ln876 : 4
	State 13
		zext_ln878 : 1
		sub_ln878 : 2
		tmp_76_cast : 1
		empty_419 : 2
		empty_420 : 3
		p_cast : 4
		q_outp5_addr : 5
		q_outp5_load : 6
	State 14
		zext_ln879_1 : 1
		sub_ln879 : 2
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168         |    0    |    0    |    4    |    22   |
|          |          grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174         |    0    |    0    |    10   |    24   |
|          | grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180 |    0    |    0    |    42   |   108   |
|          |               grp_Linear_layer_ds2_Pipeline_l_j38_fu_186               |    0    |  6.352  |   243   |   302   |
|   call   |       grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196      |    3    |  3.176  |   496   |   720   |
|          |        grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204       |    3    |  4.764  |   568   |   754   |
|          |               grp_Linear_layer_ds2_Pipeline_l_j39_fu_212               |    0    |  9.528  |   287   |   326   |
|          |   grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222  |    8    |   7.94  |   1020  |   1185  |
|          |             grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233            |    1    |  6.4713 |   242   |   129   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                               grp_fu_655                               |    3    |    0    |   143   |   321   |
|          |                               grp_fu_663                               |    3    |    0    |   143   |   321   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                               grp_fu_671                               |    2    |    0    |   205   |   390   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_ln807_fu_297                            |    0    |    0    |    0    |    23   |
|          |                            sub_ln832_fu_361                            |    0    |    0    |    0    |    29   |
|    sub   |                            sub_ln878_fu_455                            |    0    |    0    |    0    |    23   |
|          |                            empty_419_fu_472                            |    0    |    0    |    0    |    14   |
|          |                            sub_ln879_fu_510                            |    0    |    0    |    0    |    29   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            add_ln805_fu_258                            |    0    |    0    |    0    |    13   |
|          |                            add_ln830_fu_312                            |    0    |    0    |    0    |    13   |
|    add   |                           add_ln875_1_fu_376                           |    0    |    0    |    0    |    17   |
|          |                            add_ln875_fu_388                            |    0    |    0    |    0    |    13   |
|          |                            add_ln876_fu_416                            |    0    |    0    |    0    |    13   |
|          |                            empty_420_fu_481                            |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            icmp_ln805_fu_252                           |    0    |    0    |    0    |    9    |
|   icmp   |                            icmp_ln830_fu_306                           |    0    |    0    |    0    |    11   |
|          |                            icmp_ln875_fu_370                           |    0    |    0    |    0    |    12   |
|          |                            icmp_ln876_fu_394                           |    0    |    0    |    0    |    11   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           select_ln875_fu_400                          |    0    |    0    |    0    |    10   |
|          |                          select_ln875_1_fu_408                         |    0    |    0    |    0    |    4    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            zext_ln805_fu_264                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln807_fu_293                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln830_fu_318                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln832_fu_357                           |    0    |    0    |    0    |    0    |
|   zext   |                            zext_ln878_fu_451                           |    0    |    0    |    0    |    0    |
|          |                           tmp_76_cast_fu_468                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln879_fu_478                           |    0    |    0    |    0    |    0    |
|          |                              p_cast_fu_487                             |    0    |    0    |    0    |    0    |
|          |                           zext_ln879_1_fu_506                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              tmp_s_fu_279                              |    0    |    0    |    0    |    0    |
|          |                              tmp_30_fu_286                             |    0    |    0    |    0    |    0    |
|          |                              tmp_31_fu_343                             |    0    |    0    |    0    |    0    |
|          |                              tmp_32_fu_350                             |    0    |    0    |    0    |    0    |
|bitconcatenate|                              tmp_33_fu_437                             |    0    |    0    |    0    |    0    |
|          |                              tmp_34_fu_444                             |    0    |    0    |    0    |    0    |
|          |                              tmp_35_fu_461                             |    0    |    0    |    0    |    0    |
|          |                              tmp_36_fu_492                             |    0    |    0    |    0    |    0    |
|          |                              tmp_37_fu_499                             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               grp_fu_643                               |    0    |    0    |    0    |    0    |
|   fcmp   |                               grp_fu_647                               |    0    |    0    |    0    |    0    |
|          |                               grp_fu_651                               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                               grp_fu_659                               |    0    |    0    |    0    |    0    |
|          |                               grp_fu_667                               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                               grp_fu_675                               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                        |    23   | 38.2313 |   3403  |   4860  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| max_W3 |    2   |    0   |    0   |    0   |
|max_inp3|    0   |   32   |    6   |    0   |
| q_W3_V |  3072  |    0   |    0   |    0   |
|q_inp3_V|   48   |    0   |    0   |    0   |
| q_outp5|   32   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |  3154  |   32   |    6   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    empty_420_reg_623   |   14   |
|      i39_1_reg_523     |    4   |
|       i39_reg_516      |    4   |
|      i40_1_reg_555     |   10   |
|       i40_reg_538      |   10   |
|       i43_reg_577      |    4   |
|indvar_flatten30_reg_584|   14   |
|       j42_reg_570      |   10   |
|   max_W3_addr_reg_565  |   10   |
|   max_W3_load_reg_596  |   32   |
|  max_inp3_addr_reg_533 |    4   |
|  max_inp3_load_reg_550 |   32   |
|  q_outp5_addr_reg_628  |   14   |
|  q_outp5_load_reg_638  |   32   |
| select_ln875_1_reg_611 |    4   |
|  select_ln875_reg_604  |   10   |
|    sub_ln807_reg_545   |   16   |
|    sub_ln832_reg_591   |   22   |
|    sub_ln878_reg_618   |   16   |
|    sub_ln879_reg_633   |   22   |
+------------------------+--------+
|          Total         |   284  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_150 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   23   |   38   |  3403  |  4860  |    -   |
|   Memory  |  3154  |    -   |    -   |   32   |    6   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   284  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  3154  |   23   |   42   |  3719  |  4893  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
