
*** Running vivado
    with args -log wave_gen.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source wave_gen.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source wave_gen.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/xilinxtrng_ip_repo/uart_tx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/chris/Vivado/2021.2/data/ip'.
Command: link_design -top wave_gen -part xcku035-fbva900-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku035-fbva900-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/char_fifo/char_fifo.dcp' for cell 'char_fifo_i0'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/uart_tx_0/uart_tx_0.dcp' for cell 'uart_tx_i0'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core.dcp' for cell 'clk_gen_i0/clk_core_i0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.121 ; gain = 0.000 ; free physical = 5363 ; free virtual = 8552
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core.xdc:57]
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/char_fifo/char_fifo.xdc] for cell 'char_fifo_i0/U0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/char_fifo/char_fifo.xdc] for cell 'char_fifo_i0/U0'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'uart_tx_i0/uart_tx_ctl_i0/*'. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'uart_tx_i0/uart_tx_ctl_i0/*'. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:28]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_cells uart_tx_i0/uart_tx_ctl_i0/* -filter IS_SEQUENTIAL]'. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:28]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'uart_tx_i0/uart_tx_ctl_i0/*'. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'uart_tx_i0/uart_tx_ctl_i0/*'. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:29]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_cells uart_tx_i0/uart_tx_ctl_i0/* -filter IS_SEQUENTIAL]'. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:29]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc]
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_pins.xdc]
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_pins.xdc]
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/char_fifo/char_fifo_clocks.xdc] for cell 'char_fifo_i0/U0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/char_fifo/char_fifo_clocks.xdc] for cell 'char_fifo_i0/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.848 ; gain = 0.000 ; free physical = 5157 ; free virtual = 8346
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

17 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2985.879 ; gain = 64.031 ; free physical = 5147 ; free virtual = 8337

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13f667ce6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2985.879 ; gain = 0.000 ; free physical = 5147 ; free virtual = 8336

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21f3c10f6

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3148.973 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8105
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21f3c10f6

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3148.973 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8105
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25926eb79

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3148.973 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8105
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 203156f96

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3148.973 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8105
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 203156f96

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3148.973 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8105
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c3f166f0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3148.973 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8105
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               6  |                                             11  |
|  Constant propagation         |               0  |               0  |                                              7  |
|  Sweep                        |               0  |               1  |                                             30  |
|  BUFG optimization            |               0  |               1  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              9  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.973 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8105
Ending Logic Optimization Task | Checksum: 1fa7c158a

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3148.973 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8105

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1c526c9eb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3494.570 ; gain = 0.000 ; free physical = 4783 ; free virtual = 7975
Ending Power Optimization Task | Checksum: 1c526c9eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3494.570 ; gain = 345.598 ; free physical = 4790 ; free virtual = 7982

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c526c9eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3494.570 ; gain = 0.000 ; free physical = 4790 ; free virtual = 7982

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3494.570 ; gain = 0.000 ; free physical = 4790 ; free virtual = 7982
Ending Netlist Obfuscation Task | Checksum: 1e43d1efa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3494.570 ; gain = 0.000 ; free physical = 4790 ; free virtual = 7982
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3494.570 ; gain = 572.723 ; free physical = 4790 ; free virtual = 7982
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3494.570 ; gain = 0.000 ; free physical = 4784 ; free virtual = 7979
INFO: [Common 17-1381] The checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/impl_1/wave_gen_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wave_gen_drc_opted.rpt -pb wave_gen_drc_opted.pb -rpx wave_gen_drc_opted.rpx
Command: report_drc -file wave_gen_drc_opted.rpt -pb wave_gen_drc_opted.pb -rpx wave_gen_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/impl_1/wave_gen_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4268.457 ; gain = 773.887 ; free physical = 4194 ; free virtual = 7528
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4190 ; free virtual = 7524
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14dc82610

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4190 ; free virtual = 7524
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4190 ; free virtual = 7524

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1873548df

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4213 ; free virtual = 7548

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 250b25ebb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4216 ; free virtual = 7550

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 250b25ebb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4216 ; free virtual = 7550
Phase 1 Placer Initialization | Checksum: 250b25ebb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4214 ; free virtual = 7549

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19b53936c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4202 ; free virtual = 7537

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 27ee92372

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4202 ; free virtual = 7537

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27ee92372

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4202 ; free virtual = 7537

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 35 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 16 nets or LUTs. Breaked 0 LUT, combined 16 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4120 ; free virtual = 7461

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 16e07a719

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4120 ; free virtual = 7461
Phase 2.4 Global Placement Core | Checksum: d7dd6f0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4117 ; free virtual = 7458
Phase 2 Global Placement | Checksum: d7dd6f0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4120 ; free virtual = 7461

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12977b985

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4119 ; free virtual = 7460

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11588e515

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4116 ; free virtual = 7457

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1a6e0ecc4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4109 ; free virtual = 7450

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: 174b5057e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4110 ; free virtual = 7451

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 1436c09eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4108 ; free virtual = 7449

Phase 3.3.4 Slice Area Swap
Phase 3.3.4 Slice Area Swap | Checksum: f5b13828

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4097 ; free virtual = 7438
Phase 3.3 Small Shape DP | Checksum: 1ad1b9566

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4114 ; free virtual = 7455

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 205fb3c06

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4114 ; free virtual = 7455

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 249c1823d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4114 ; free virtual = 7455

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18ce53d45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4114 ; free virtual = 7455
Phase 3 Detail Placement | Checksum: 18ce53d45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4114 ; free virtual = 7455

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22a49f782

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.809 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e4fa7f50

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4111 ; free virtual = 7452
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 248f3a842

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4111 ; free virtual = 7452
Phase 4.1.1.1 BUFG Insertion | Checksum: 22a49f782

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4113 ; free virtual = 7454

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.809. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2688ae368

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4113 ; free virtual = 7454

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4113 ; free virtual = 7454
Phase 4.1 Post Commit Optimization | Checksum: 2688ae368

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4113 ; free virtual = 7454
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4119 ; free virtual = 7461

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 35d9e2da9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4128 ; free virtual = 7469

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 35d9e2da9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4128 ; free virtual = 7469
Phase 4.3 Placer Reporting | Checksum: 35d9e2da9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4128 ; free virtual = 7469

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4128 ; free virtual = 7469

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4128 ; free virtual = 7469
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 375201daf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4128 ; free virtual = 7469
Ending Placer Task | Checksum: 2bf13e99f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4128 ; free virtual = 7469
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4215 ; free virtual = 7556
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4212 ; free virtual = 7557
INFO: [Common 17-1381] The checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/impl_1/wave_gen_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file wave_gen_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4187 ; free virtual = 7529
INFO: [runtcl-4] Executing : report_utilization -file wave_gen_utilization_placed.rpt -pb wave_gen_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file wave_gen_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4212 ; free virtual = 7554
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 4178 ; free virtual = 7524
INFO: [Common 17-1381] The checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/impl_1/wave_gen_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dbc4711c ConstDB: 0 ShapeSum: ee3c2e42 RouteDB: f5134a41
Post Restoration Checksum: NetGraph: 3825a739 NumContArr: 9a002cce Constraints: 68689cbd Timing: 0
Phase 1 Build RT Design | Checksum: 13a8e70c4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3957 ; free virtual = 7301

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13a8e70c4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3908 ; free virtual = 7251

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13a8e70c4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3908 ; free virtual = 7251

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 130c9a028

Time (s): cpu = 00:01:06 ; elapsed = 00:00:55 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3910 ; free virtual = 7253

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e862fe38

Time (s): cpu = 00:01:06 ; elapsed = 00:00:55 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3909 ; free virtual = 7253
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.799  | TNS=0.000  | WHS=-0.271 | THS=-8.898 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1c9992542

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3902 ; free virtual = 7245
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.799  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1d706b50e

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3902 ; free virtual = 7245

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1252
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 930
  Number of Partially Routed Nets     = 322
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13bf160a4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:56 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3900 ; free virtual = 7243

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13bf160a4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:56 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3900 ; free virtual = 7243
Phase 3 Initial Routing | Checksum: f3be86fe

Time (s): cpu = 00:01:10 ; elapsed = 00:00:57 . Memory (MB): peak = 4268.457 ; gain = 0.000 ; free physical = 3878 ; free virtual = 7221

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.763  | TNS=0.000  | WHS=-0.066 | THS=-0.155 |

Phase 4.1 Global Iteration 0 | Checksum: 2da122fd2

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3777 ; free virtual = 7120

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2a7c77dfc

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3777 ; free virtual = 7120
Phase 4 Rip-up And Reroute | Checksum: 2a7c77dfc

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3777 ; free virtual = 7120

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20fe2b807

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3777 ; free virtual = 7120
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.763  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2049ef46e

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3777 ; free virtual = 7120

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2049ef46e

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3777 ; free virtual = 7120
Phase 5 Delay and Skew Optimization | Checksum: 2049ef46e

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3777 ; free virtual = 7120

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 286fec642

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3776 ; free virtual = 7119
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.763  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2147e80c3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3776 ; free virtual = 7119
Phase 6 Post Hold Fix | Checksum: 2147e80c3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3776 ; free virtual = 7119

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0350568 %
  Global Horizontal Routing Utilization  = 0.0490268 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2476a5459

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3775 ; free virtual = 7118

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2476a5459

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4538.461 ; gain = 270.004 ; free physical = 3773 ; free virtual = 7116

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2476a5459

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4554.469 ; gain = 286.012 ; free physical = 3775 ; free virtual = 7118

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.763  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2476a5459

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4554.469 ; gain = 286.012 ; free physical = 3777 ; free virtual = 7121
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4554.469 ; gain = 286.012 ; free physical = 3935 ; free virtual = 7279

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 4554.469 ; gain = 286.012 ; free physical = 3935 ; free virtual = 7279
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4554.469 ; gain = 0.000 ; free physical = 3931 ; free virtual = 7279
INFO: [Common 17-1381] The checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/impl_1/wave_gen_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wave_gen_drc_routed.rpt -pb wave_gen_drc_routed.pb -rpx wave_gen_drc_routed.rpx
Command: report_drc -file wave_gen_drc_routed.rpt -pb wave_gen_drc_routed.pb -rpx wave_gen_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/impl_1/wave_gen_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file wave_gen_methodology_drc_routed.rpt -pb wave_gen_methodology_drc_routed.pb -rpx wave_gen_methodology_drc_routed.rpx
Command: report_methodology -file wave_gen_methodology_drc_routed.rpt -pb wave_gen_methodology_drc_routed.pb -rpx wave_gen_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/impl_1/wave_gen_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file wave_gen_power_routed.rpt -pb wave_gen_power_summary_routed.pb -rpx wave_gen_power_routed.rpx
Command: report_power -file wave_gen_power_routed.rpt -pb wave_gen_power_summary_routed.pb -rpx wave_gen_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
129 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file wave_gen_route_status.rpt -pb wave_gen_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file wave_gen_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file wave_gen_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file wave_gen_bus_skew_routed.rpt -pb wave_gen_bus_skew_routed.pb -rpx wave_gen_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 16:05:29 2022...
