

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Wed Dec  5 01:55:46 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  163|  69427|  163|  69427|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- loop_height  |  162|  69426| 18 ~ 266 |          -|          -|  9 ~ 261 |    no    |
        | + loop_width  |   15|    263|         5|          1|          1| 12 ~ 260 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond393_i)
3 --> 
	8  / (exitcond392_i)
	4  / (!exitcond392_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = alloca i8"   --->   Operation 16 'alloca' 'src_kernel_win_0_va_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_8 = alloca i8"   --->   Operation 17 'alloca' 'src_kernel_win_0_va_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = alloca i8"   --->   Operation 18 'alloca' 'src_kernel_win_0_va_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = alloca i8"   --->   Operation 19 'alloca' 'src_kernel_win_0_va_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = alloca i8"   --->   Operation 20 'alloca' 'src_kernel_win_0_va_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = alloca i8"   --->   Operation 21 'alloca' 'src_kernel_win_0_va_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = alloca i8"   --->   Operation 22 'alloca' 'src_kernel_win_0_va_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = alloca i8"   --->   Operation 23 'alloca' 'src_kernel_win_0_va_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = alloca i8"   --->   Operation 24 'alloca' 'src_kernel_win_0_va_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = alloca i8"   --->   Operation 25 'alloca' 'src_kernel_win_0_va_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = alloca i8"   --->   Operation 26 'alloca' 'src_kernel_win_0_va_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 27 'alloca' 'src_kernel_win_0_va_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 28 'alloca' 'src_kernel_win_0_va_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 29 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 30 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 31 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 32 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 33 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i15* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_kernel_val_4_V_3_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_3_read)"   --->   Operation 36 'read' 'p_kernel_val_4_V_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_kernel_val_4_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_2_read)"   --->   Operation 37 'read' 'p_kernel_val_4_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_kernel_val_4_V_1_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_1_read)"   --->   Operation 38 'read' 'p_kernel_val_4_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_kernel_val_4_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_4_V_0_read)"   --->   Operation 39 'read' 'p_kernel_val_4_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_kernel_val_3_V_4_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_3_V_4_read)"   --->   Operation 40 'read' 'p_kernel_val_3_V_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_kernel_val_3_V_2_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_3_V_2_read)"   --->   Operation 41 'read' 'p_kernel_val_3_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_kernel_val_3_V_1_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_3_V_1_read)"   --->   Operation 42 'read' 'p_kernel_val_3_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_kernel_val_3_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_3_V_0_read)"   --->   Operation 43 'read' 'p_kernel_val_3_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_4_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_2_V_4_read)"   --->   Operation 44 'read' 'p_kernel_val_2_V_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_3_s = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_kernel_val_2_V_3_read)"   --->   Operation 45 'read' 'p_kernel_val_2_V_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_kernel_val_2_V_1_read)"   --->   Operation 46 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_2_V_0_read)"   --->   Operation 47 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_4_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_4_read)"   --->   Operation 48 'read' 'p_kernel_val_1_V_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_3_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_1_V_3_read)"   --->   Operation 49 'read' 'p_kernel_val_1_V_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_1_V_2_read)"   --->   Operation 50 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 51 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_4_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_4_read)"   --->   Operation 52 'read' 'p_kernel_val_0_V_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_3_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_3_read)"   --->   Operation 53 'read' 'p_kernel_val_0_V_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_0_V_2_read)"   --->   Operation 54 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_1_read)"   --->   Operation 55 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_src_cols_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_cols_V_read)"   --->   Operation 56 'read' 'p_src_cols_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_src_rows_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_rows_V_read)"   --->   Operation 57 'read' 'p_src_rows_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.99ns)   --->   "%k_buf_0_val_5 = alloca [256 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 58 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 59 [1/1] (1.99ns)   --->   "%k_buf_0_val_6 = alloca [256 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 59 'alloca' 'k_buf_0_val_6' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 60 [1/1] (1.99ns)   --->   "%k_buf_0_val_7 = alloca [256 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 60 'alloca' 'k_buf_0_val_7' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 61 [1/1] (1.99ns)   --->   "%k_buf_0_val_8 = alloca [256 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 61 'alloca' 'k_buf_0_val_8' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 62 [1/1] (1.99ns)   --->   "%k_buf_0_val_9 = alloca [256 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 62 'alloca' 'k_buf_0_val_9' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe_4) nounwind"   --->   Operation 63 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe_4, i32 %rbegin_i_i) nounwind"   --->   Operation 64 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.57ns)   --->   "%tmp_s = add i32 %p_src_cols_V_read_3, 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 65 'add' 'tmp_s' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.57ns)   --->   "%tmp_1 = add i32 %p_src_rows_V_read_3, 3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 66 'add' 'tmp_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.57ns)   --->   "%tmp_2 = add i32 %p_src_cols_V_read_3, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 67 'add' 'tmp_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.57ns)   --->   "%p_neg397_i = add i32 %p_src_rows_V_read_3, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 68 'add' 'p_neg397_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%OP2_V_0_1_cast = sext i3 %p_kernel_val_0_V_1_s to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 69 'sext' 'OP2_V_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%OP2_V_0_2_cast = sext i4 %p_kernel_val_0_V_2_s to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 70 'sext' 'OP2_V_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%OP2_V_0_3_cast = sext i3 %p_kernel_val_0_V_3_s to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 71 'sext' 'OP2_V_0_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%OP2_V_0_4_cast = sext i2 %p_kernel_val_0_V_4_s to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 72 'sext' 'OP2_V_0_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 73 'sext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%OP2_V_1_2_cast = sext i5 %p_kernel_val_1_V_2_s to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 74 'sext' 'OP2_V_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%OP2_V_1_3_cast = sext i5 %p_kernel_val_1_V_3_s to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 75 'sext' 'OP2_V_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%OP2_V_1_4_cast = sext i4 %p_kernel_val_1_V_4_s to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 76 'sext' 'OP2_V_1_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i5 %p_kernel_val_2_V_0_s to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 77 'sext' 'OP2_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%OP2_V_2_1_cast = sext i6 %p_kernel_val_2_V_1_s to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 78 'sext' 'OP2_V_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%OP2_V_2_3_cast = zext i6 %p_kernel_val_2_V_3_s to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 79 'zext' 'OP2_V_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%OP2_V_2_4_cast = zext i5 %p_kernel_val_2_V_4_s to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 80 'zext' 'OP2_V_2_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i3 %p_kernel_val_3_V_0_s to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 81 'sext' 'OP2_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%OP2_V_3_1_cast = sext i5 %p_kernel_val_3_V_1_s to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 82 'sext' 'OP2_V_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%OP2_V_3_2_cast = zext i5 %p_kernel_val_3_V_2_s to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 83 'zext' 'OP2_V_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%OP2_V_3_4_cast = zext i4 %p_kernel_val_3_V_4_s to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 84 'zext' 'OP2_V_3_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = sext i2 %p_kernel_val_4_V_0_s to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 85 'sext' 'OP2_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%OP2_V_4_1_cast = sext i4 %p_kernel_val_4_V_1_s to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 86 'sext' 'OP2_V_4_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%OP2_V_4_2_cast = zext i4 %p_kernel_val_4_V_2_s to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 87 'zext' 'OP2_V_4_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%OP2_V_4_3_cast = zext i4 %p_kernel_val_4_V_3_s to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 88 'zext' 'OP2_V_4_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 4.46>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 90 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.31ns)   --->   "%exitcond393_i = icmp eq i32 %t_V, %tmp_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 91 'icmp' 'exitcond393_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 261, i64 0)"   --->   Operation 92 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 93 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond393_i, label %"filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>.exit", label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 95 'specloopname' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 96 'specregionbegin' 'tmp' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.31ns)   --->   "%tmp_3 = icmp ult i32 %t_V, %p_src_rows_V_read_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 97 'icmp' 'tmp_3' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.46ns)   --->   "%tmp_274_not = xor i1 %tmp_3, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 98 'xor' 'tmp_274_not' <Predicate = (!exitcond393_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.31ns)   --->   "%tmp_4 = icmp ugt i32 %t_V, 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 99 'icmp' 'tmp_4' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.31ns)   --->   "%tmp_7 = icmp eq i32 %t_V, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 100 'icmp' 'tmp_7' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.31ns)   --->   "%tmp_304_3 = icmp eq i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 101 'icmp' 'tmp_304_3' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.31ns)   --->   "%tmp_304_4 = icmp eq i32 %t_V, 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 102 'icmp' 'tmp_304_4' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.31ns)   --->   "%tmp_8 = icmp ugt i32 %t_V, %p_src_rows_V_read_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 103 'icmp' 'tmp_8' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.57ns)   --->   "%tmp_9 = add i32 -1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 104 'add' 'tmp_9' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_9, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 105 'bitselect' 'tmp_75' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%rev = xor i1 %tmp_75, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 106 'xor' 'rev' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.31ns)   --->   "%tmp_11 = icmp slt i32 %tmp_9, %p_src_rows_V_read_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 107 'icmp' 'tmp_11' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%or_cond_i427_i = and i1 %tmp_11, %rev" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 108 'and' 'or_cond_i427_i' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_9, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 109 'bitselect' 'tmp_76' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%p_assign_9 = select i1 %tmp_76, i32 0, i32 %p_neg397_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 110 'select' 'p_assign_9' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.57ns)   --->   "%p_assign_8_1 = add i32 -2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 111 'add' 'p_assign_8_1' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_1)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 112 'bitselect' 'tmp_77' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_1)   --->   "%rev8 = xor i1 %tmp_77, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 113 'xor' 'rev8' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.31ns)   --->   "%tmp_331_1 = icmp slt i32 %p_assign_8_1, %p_src_rows_V_read_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 114 'icmp' 'tmp_331_1' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_1)   --->   "%or_cond_i427_i_1 = and i1 %tmp_331_1, %rev8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 115 'and' 'or_cond_i427_i_1' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_1)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 116 'bitselect' 'tmp_78' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_1)   --->   "%p_assign_9_1 = select i1 %tmp_78, i32 0, i32 %p_neg397_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 117 'select' 'p_assign_9_1' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.57ns)   --->   "%p_assign_8_2 = add i32 -3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 118 'add' 'p_assign_8_2' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_2)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_2, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 119 'bitselect' 'tmp_79' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_2)   --->   "%rev9 = xor i1 %tmp_79, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 120 'xor' 'rev9' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.31ns)   --->   "%tmp_331_2 = icmp slt i32 %p_assign_8_2, %p_src_rows_V_read_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 121 'icmp' 'tmp_331_2' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_2)   --->   "%or_cond_i427_i_2 = and i1 %tmp_331_2, %rev9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 122 'and' 'or_cond_i427_i_2' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_2)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_2, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 123 'bitselect' 'tmp_80' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_2)   --->   "%p_assign_9_2 = select i1 %tmp_80, i32 0, i32 %p_neg397_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 124 'select' 'p_assign_9_2' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (1.57ns)   --->   "%p_assign_8_3 = add i32 -4, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 125 'add' 'p_assign_8_3' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_3)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_3, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 126 'bitselect' 'tmp_81' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_3)   --->   "%rev10 = xor i1 %tmp_81, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 127 'xor' 'rev10' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.31ns)   --->   "%tmp_331_3 = icmp slt i32 %p_assign_8_3, %p_src_rows_V_read_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 128 'icmp' 'tmp_331_3' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_3)   --->   "%or_cond_i427_i_3 = and i1 %tmp_331_3, %rev10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 129 'and' 'or_cond_i427_i_3' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_3)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_3, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 130 'bitselect' 'tmp_82' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_3)   --->   "%p_assign_9_3 = select i1 %tmp_82, i32 0, i32 %p_neg397_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 131 'select' 'p_assign_9_3' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.57ns)   --->   "%p_assign_8_4 = add i32 -5, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 132 'add' 'p_assign_8_4' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_4)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_4, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 133 'bitselect' 'tmp_83' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_4)   --->   "%rev11 = xor i1 %tmp_83, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 134 'xor' 'rev11' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.31ns)   --->   "%tmp_331_4 = icmp slt i32 %p_assign_8_4, %p_src_rows_V_read_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 135 'icmp' 'tmp_331_4' <Predicate = (!exitcond393_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_4)   --->   "%or_cond_i427_i_4 = and i1 %tmp_331_4, %rev11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 136 'and' 'or_cond_i427_i_4' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_4)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_4, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 137 'bitselect' 'tmp_84' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_4)   --->   "%p_assign_9_4 = select i1 %tmp_84, i32 0, i32 %p_neg397_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 138 'select' 'p_assign_9_4' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%y_2 = select i1 %or_cond_i427_i, i32 %tmp_9, i32 %p_assign_9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 139 'select' 'y_2' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_s = sub i32 %p_neg397_i, %y_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 140 'sub' 'row_assign_s' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i32 %row_assign_s to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 141 'trunc' 'tmp_85' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_1)   --->   "%y_2_1 = select i1 %or_cond_i427_i_1, i32 %p_assign_8_1, i32 %p_assign_9_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 142 'select' 'y_2_1' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_14_1 = sub i32 %p_neg397_i, %y_2_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 143 'sub' 'row_assign_14_1' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i32 %row_assign_14_1 to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 144 'trunc' 'tmp_86' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_2)   --->   "%y_2_2 = select i1 %or_cond_i427_i_2, i32 %p_assign_8_2, i32 %p_assign_9_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 145 'select' 'y_2_2' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_14_2 = sub i32 %p_neg397_i, %y_2_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 146 'sub' 'row_assign_14_2' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i32 %row_assign_14_2 to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 147 'trunc' 'tmp_87' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_3)   --->   "%y_2_3 = select i1 %or_cond_i427_i_3, i32 %p_assign_8_3, i32 %p_assign_9_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 148 'select' 'y_2_3' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_14_3 = sub i32 %p_neg397_i, %y_2_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 149 'sub' 'row_assign_14_3' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i32 %row_assign_14_3 to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 150 'trunc' 'tmp_88' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_4)   --->   "%y_2_4 = select i1 %or_cond_i427_i_4, i32 %p_assign_8_4, i32 %p_assign_9_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 151 'select' 'y_2_4' <Predicate = (!exitcond393_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_14_4 = sub i32 %p_neg397_i, %y_2_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 152 'sub' 'row_assign_14_4' <Predicate = (!exitcond393_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i32 %row_assign_14_4 to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 153 'trunc' 'tmp_89' <Predicate = (!exitcond393_i)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 154 'br' <Predicate = (!exitcond393_i)> <Delay = 0.97>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "ret void" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1278]   --->   Operation 155 'ret' <Predicate = (exitcond393_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%t_V_7 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge417.i ]"   --->   Operation 156 'phi' 't_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.31ns)   --->   "%exitcond392_i = icmp eq i32 %t_V_7, %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 157 'icmp' 'exitcond392_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 260, i64 0)"   --->   Operation 158 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_7, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 159 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %exitcond392_i, label %5, label %.critedge.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_90 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %t_V_7, i32 2, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 161 'partselect' 'tmp_90' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.30ns)   --->   "%icmp = icmp ne i30 %tmp_90, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 162 'icmp' 'icmp' <Predicate = (!exitcond392_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (1.57ns)   --->   "%ImagLoc_x = add i32 -2, %t_V_7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 163 'add' 'ImagLoc_x' <Predicate = (!exitcond392_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 164 'bitselect' 'tmp_91' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev12 = xor i1 %tmp_91, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 165 'xor' 'rev12' <Predicate = (!exitcond392_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.31ns)   --->   "%tmp_16 = icmp slt i32 %ImagLoc_x, %p_src_cols_V_read_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 166 'icmp' 'tmp_16' <Predicate = (!exitcond392_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_16, %rev12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 167 'and' 'or_cond_i_i' <Predicate = (!exitcond392_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 168 'bitselect' 'tmp_92' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_1 = select i1 %tmp_92, i32 0, i32 %tmp_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 169 'select' 'p_assign_1' <Predicate = (!exitcond392_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.45ns) (out node of the LUT)   --->   "%x = select i1 %or_cond_i_i, i32 %ImagLoc_x, i32 %p_assign_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 170 'select' 'x' <Predicate = (!exitcond392_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (1.57ns)   --->   "%col_assign_2 = sub i32 %tmp_2, %x" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 171 'sub' 'col_assign_2' <Predicate = (!exitcond392_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.46ns)   --->   "%brmerge = or i1 %tmp_16, %tmp_274_not" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 172 'or' 'brmerge' <Predicate = (!exitcond392_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_18 = zext i32 %x to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 173 'zext' 'tmp_18' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [256 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 174 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 175 [2/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 175 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond392_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i32 %col_assign_2 to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 176 'trunc' 'tmp_93' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%k_buf_0_val_6_addr = getelementptr [256 x i8]* %k_buf_0_val_6, i64 0, i64 %tmp_18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 177 'getelementptr' 'k_buf_0_val_6_addr' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (1.99ns)   --->   "%k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 178 'load' 'k_buf_0_val_6_load' <Predicate = (!exitcond392_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%k_buf_0_val_7_addr = getelementptr [256 x i8]* %k_buf_0_val_7, i64 0, i64 %tmp_18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 179 'getelementptr' 'k_buf_0_val_7_addr' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (1.99ns)   --->   "%k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 180 'load' 'k_buf_0_val_7_load' <Predicate = (!exitcond392_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%k_buf_0_val_8_addr = getelementptr [256 x i8]* %k_buf_0_val_8, i64 0, i64 %tmp_18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 181 'getelementptr' 'k_buf_0_val_8_addr' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (1.99ns)   --->   "%k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 182 'load' 'k_buf_0_val_8_load' <Predicate = (!exitcond392_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%k_buf_0_val_9_addr = getelementptr [256 x i8]* %k_buf_0_val_9, i64 0, i64 %tmp_18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 183 'getelementptr' 'k_buf_0_val_9_addr' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (1.99ns)   --->   "%k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 184 'load' 'k_buf_0_val_9_load' <Predicate = (!exitcond392_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge410.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 185 'br' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %4, label %borderInterpolate.exit426.i.0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 186 'br' <Predicate = (!exitcond392_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %"operator().exit468.i.0", label %._crit_edge412.i.2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 187 'br' <Predicate = (!exitcond392_i & or_cond_i_i & !tmp_4)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %tmp_304_3, label %"operator().exit468.i.3", label %._crit_edge412.i.3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 188 'br' <Predicate = (!exitcond392_i & or_cond_i_i & !tmp_4)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %tmp_304_4, label %"operator().exit468.i.4", label %._crit_edge412.i.4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 189 'br' <Predicate = (!exitcond392_i & or_cond_i_i & !tmp_4)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "br label %._crit_edge410.i_ifconv"   --->   Operation 190 'br' <Predicate = (!exitcond392_i & or_cond_i_i & !tmp_4)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader394.i.preheader.0, label %._crit_edge410.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 191 'br' <Predicate = (!exitcond392_i & or_cond_i_i & tmp_4)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.46ns)   --->   "%or_cond_i = and i1 %tmp_4, %icmp" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 192 'and' 'or_cond_i' <Predicate = (!exitcond392_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv", label %._crit_edge417.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 193 'br' <Predicate = (!exitcond392_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.92>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = load i8* %right_border_buf_0_s"   --->   Operation 194 'load' 'right_border_buf_0_5' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_1"   --->   Operation 195 'load' 'right_border_buf_0_6' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_2"   --->   Operation 196 'load' 'right_border_buf_0_7' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_3"   --->   Operation 197 'load' 'right_border_buf_0_8' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_4"   --->   Operation 198 'load' 'right_border_buf_0_9' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 199 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 200 'specregionbegin' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 201 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str29) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 202 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 203 'load' 'k_buf_0_val_5_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_0_0)   --->   "%tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_5, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 204 'mux' 'tmp_50' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (1.05ns) (out node of the LUT)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_50" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 205 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (1.99ns)   --->   "%k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 206 'load' 'k_buf_0_val_6_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_1_0)   --->   "%tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_9, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 207 'mux' 'tmp_51' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (1.05ns) (out node of the LUT)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_6_load, i8 %tmp_51" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 208 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 209 [1/2] (1.99ns)   --->   "%k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 209 'load' 'k_buf_0_val_7_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_2_0)   --->   "%tmp_52 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_8, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 210 'mux' 'tmp_52' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (1.05ns) (out node of the LUT)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_7_load, i8 %tmp_52" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 211 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 212 [1/2] (1.99ns)   --->   "%k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 212 'load' 'k_buf_0_val_8_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_3_0)   --->   "%tmp_53 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_7, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 213 'mux' 'tmp_53' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (1.05ns) (out node of the LUT)   --->   "%col_buf_0_val_3_0 = select i1 %brmerge, i8 %k_buf_0_val_8_load, i8 %tmp_53" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 214 'select' 'col_buf_0_val_3_0' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 215 [1/2] (1.99ns)   --->   "%k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 215 'load' 'k_buf_0_val_9_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_4_0)   --->   "%tmp_54 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_6, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 216 'mux' 'tmp_54' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (1.05ns) (out node of the LUT)   --->   "%col_buf_0_val_4_0 = select i1 %brmerge, i8 %k_buf_0_val_9_load, i8 %tmp_54" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 217 'select' 'col_buf_0_val_4_0' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (2.26ns)   --->   "%tmp_98 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 218 'read' 'tmp_98' <Predicate = (or_cond_i_i & !tmp_4)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_4 : Operation 219 [1/1] (1.99ns)   --->   "store i8 %tmp_98, i8* %k_buf_0_val_9_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 219 'store' <Predicate = (or_cond_i_i & !tmp_4 & tmp_7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 220 [1/1] (1.99ns)   --->   "store i8 %tmp_98, i8* %k_buf_0_val_8_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 220 'store' <Predicate = (or_cond_i_i & !tmp_4 & tmp_7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 221 [1/1] (1.99ns)   --->   "store i8 %tmp_98, i8* %k_buf_0_val_7_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 221 'store' <Predicate = (or_cond_i_i & !tmp_4 & tmp_7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "br label %._crit_edge412.i.2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 222 'br' <Predicate = (or_cond_i_i & !tmp_4 & tmp_7)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (1.99ns)   --->   "store i8 %tmp_98, i8* %k_buf_0_val_6_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 223 'store' <Predicate = (or_cond_i_i & !tmp_4 & tmp_304_3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "br label %._crit_edge412.i.3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 224 'br' <Predicate = (or_cond_i_i & !tmp_4 & tmp_304_3)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (1.99ns)   --->   "store i8 %tmp_98, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 225 'store' <Predicate = (or_cond_i_i & !tmp_4 & tmp_304_4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "br label %._crit_edge412.i.4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 226 'br' <Predicate = (or_cond_i_i & !tmp_4 & tmp_304_4)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_8_load, i8* %k_buf_0_val_9_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 227 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 228 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_7_load, i8* %k_buf_0_val_8_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 228 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 229 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_6_load, i8* %k_buf_0_val_7_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 229 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 230 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_5_load, i8* %k_buf_0_val_6_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 230 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 231 [1/1] (2.26ns)   --->   "%tmp_95 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 231 'read' 'tmp_95' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_4 : Operation 232 [1/1] (1.99ns)   --->   "store i8 %tmp_95, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 232 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 233 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 234 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_3_0, i8* %right_border_buf_0_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 235 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_4_0, i8* %right_border_buf_0_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 236 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 237 'store' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "br label %._crit_edge410.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 238 'br' <Predicate = (or_cond_i_i & tmp_4 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (1.05ns)   --->   "%tmp_55 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_85)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 239 'mux' 'tmp_55' <Predicate = (tmp_8)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_20 = select i1 %tmp_8, i8 %tmp_55, i8 %col_buf_0_val_0_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 240 'select' 'src_kernel_win_0_va_20' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (1.05ns)   --->   "%tmp_56 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_86)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 241 'mux' 'tmp_56' <Predicate = (tmp_8)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_21 = select i1 %tmp_8, i8 %tmp_56, i8 %col_buf_0_val_1_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 242 'select' 'src_kernel_win_0_va_21' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (1.05ns)   --->   "%tmp_57 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_87)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 243 'mux' 'tmp_57' <Predicate = (tmp_8)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_22 = select i1 %tmp_8, i8 %tmp_57, i8 %col_buf_0_val_2_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 244 'select' 'src_kernel_win_0_va_22' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (1.05ns)   --->   "%tmp_58 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_88)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 245 'mux' 'tmp_58' <Predicate = (tmp_8)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_23 = select i1 %tmp_8, i8 %tmp_58, i8 %col_buf_0_val_3_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 246 'select' 'src_kernel_win_0_va_23' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (1.05ns)   --->   "%tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_89)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 247 'mux' 'tmp_59' <Predicate = (tmp_8)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_24 = select i1 %tmp_8, i8 %tmp_59, i8 %col_buf_0_val_4_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 248 'select' 'src_kernel_win_0_va_24' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_36 = load i8* %src_kernel_win_0_va_12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 249 'load' 'src_kernel_win_0_va_36' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_37 = load i8* %src_kernel_win_0_va_13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 250 'load' 'src_kernel_win_0_va_37' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_38 = load i8* %src_kernel_win_0_va_14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 251 'load' 'src_kernel_win_0_va_38' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_39 = load i8* %src_kernel_win_0_va_15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 252 'load' 'src_kernel_win_0_va_39' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = zext i8 %src_kernel_win_0_va_39 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 253 'zext' 'OP1_V_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (2.59ns)   --->   "%r_V_8_1 = mul i11 %OP2_V_1_cast, %OP1_V_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 254 'mul' 'r_V_8_1' <Predicate = (or_cond_i)> <Delay = 2.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%OP1_V_1_2_cast = zext i8 %src_kernel_win_0_va_37 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 255 'zext' 'OP1_V_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (2.08ns)   --->   "%r_V_8_1_2 = mul i13 %OP2_V_1_2_cast, %OP1_V_1_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 256 'mul' 'r_V_8_1_2' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_350_1_2_cast_cas = sext i13 %r_V_8_1_2 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 257 'sext' 'tmp_350_1_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%OP1_V_1_3_cast = zext i8 %src_kernel_win_0_va_36 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 258 'zext' 'OP1_V_1_3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (2.59ns)   --->   "%r_V_8_1_3 = mul i13 %OP2_V_1_3_cast, %OP1_V_1_3_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 259 'mul' 'r_V_8_1_3' <Predicate = (or_cond_i)> <Delay = 2.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_350_1_3_cast_cas = sext i13 %r_V_8_1_3 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 260 'sext' 'tmp_350_1_3_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (2.33ns)   --->   "%tmp9 = add i14 %tmp_350_1_3_cast_cas, %tmp_350_1_2_cast_cas" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 261 'add' 'tmp9' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_53 = load i8* %src_kernel_win_0_va_12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 262 'load' 'src_kernel_win_0_va_53' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_54 = load i8* %src_kernel_win_0_va_13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 263 'load' 'src_kernel_win_0_va_54' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_55 = load i8* %src_kernel_win_0_va_14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 264 'load' 'src_kernel_win_0_va_55' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_55, i8* %src_kernel_win_0_va_15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 265 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_54, i8* %src_kernel_win_0_va_14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 266 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_53, i8* %src_kernel_win_0_va_13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 267 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va_12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 268 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.63>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_25 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 269 'load' 'src_kernel_win_0_va_25' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 270 'load' 'src_kernel_win_0_va_26' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 271 'load' 'src_kernel_win_0_va_27' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 272 'load' 'src_kernel_win_0_va_28' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 273 'load' 'src_kernel_win_0_va_29' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 274 'load' 'src_kernel_win_0_va_30' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 275 'load' 'src_kernel_win_0_va_31' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 276 'load' 'src_kernel_win_0_va_32' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_40 = load i8* %src_kernel_win_0_va_16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 277 'load' 'src_kernel_win_0_va_40' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_41 = load i8* %src_kernel_win_0_va_17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 278 'load' 'src_kernel_win_0_va_41' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_42 = load i8* %src_kernel_win_0_va_18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 279 'load' 'src_kernel_win_0_va_42' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_43 = load i8* %src_kernel_win_0_va_19" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 280 'load' 'src_kernel_win_0_va_43' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%OP1_V_0_cast = zext i8 %src_kernel_win_0_va_43 to i9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 281 'zext' 'OP1_V_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (1.28ns)   --->   "%r_V_8 = sub i9 0, %OP1_V_0_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 282 'sub' 'r_V_8' <Predicate = (or_cond_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_350_0_cast = sext i9 %r_V_8 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 283 'sext' 'tmp_350_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%OP1_V_0_1_cast = zext i8 %src_kernel_win_0_va_42 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 284 'zext' 'OP1_V_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (2.08ns)   --->   "%r_V_8_0_1 = mul i11 %OP2_V_0_1_cast, %OP1_V_0_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 285 'mul' 'r_V_8_0_1' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_350_0_1_cast = sext i11 %r_V_8_0_1 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 286 'sext' 'tmp_350_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (2.33ns)   --->   "%p_Val2_19_0_1 = add i12 %tmp_350_0_cast, %tmp_350_0_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 287 'add' 'p_Val2_19_0_1' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%p_Val2_19_0_1_cast = sext i12 %p_Val2_19_0_1 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 288 'sext' 'p_Val2_19_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_41 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 289 'zext' 'OP1_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (2.08ns)   --->   "%r_V_8_0_2 = mul i12 %OP2_V_0_2_cast, %OP1_V_0_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 290 'mul' 'r_V_8_0_2' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_350_0_2_cast = sext i12 %r_V_8_0_2 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 291 'sext' 'tmp_350_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (2.33ns)   --->   "%p_Val2_19_0_2 = add i13 %p_Val2_19_0_1_cast, %tmp_350_0_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 292 'add' 'p_Val2_19_0_2' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%p_Val2_19_0_2_cast = sext i13 %p_Val2_19_0_2 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 293 'sext' 'p_Val2_19_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%OP1_V_0_3_cast = zext i8 %src_kernel_win_0_va_40 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 294 'zext' 'OP1_V_0_3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (2.08ns)   --->   "%r_V_8_0_3 = mul i11 %OP2_V_0_3_cast, %OP1_V_0_3_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 295 'mul' 'r_V_8_0_3' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_350_0_3_cast_cas = sext i11 %r_V_8_0_3 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 296 'sext' 'tmp_350_0_3_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%OP1_V_0_4_cast = zext i8 %src_kernel_win_0_va_24 to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 297 'zext' 'OP1_V_0_4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (2.08ns)   --->   "%r_V_8_0_4 = mul i10 %OP2_V_0_4_cast, %OP1_V_0_4_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 298 'mul' 'r_V_8_0_4' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_350_0_4_cast_cas = sext i10 %r_V_8_0_4 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 299 'sext' 'tmp_350_0_4_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_350_1_cast_cast_s = sext i11 %r_V_8_1 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 300 'sext' 'tmp_350_1_cast_cast_s' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %src_kernel_win_0_va_38, i3 0)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 301 'bitconcatenate' 'p_shl' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i11 %p_shl to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 302 'zext' 'p_shl_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (1.26ns)   --->   "%r_V_8_1_1 = sub i12 0, %p_shl_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 303 'sub' 'r_V_8_1_1' <Predicate = (or_cond_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_350_1_1_cast_cas = sext i12 %r_V_8_1_1 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 304 'sext' 'tmp_350_1_1_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i14 %tmp_350_1_1_cast_cas, %p_Val2_19_0_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 305 'add' 'tmp6' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 306 [1/1] (2.33ns)   --->   "%tmp8 = add i12 %tmp_350_0_4_cast_cas, %tmp_350_1_cast_cast_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 306 'add' 'tmp8' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i12 %tmp8 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 307 'sext' 'tmp8_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (2.33ns)   --->   "%tmp7 = add i13 %tmp_350_0_3_cast_cas, %tmp8_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 308 'add' 'tmp7' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i13 %tmp7 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 309 'sext' 'tmp7_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (1.89ns) (root node of TernaryAdder)   --->   "%p_Val2_19_1_1 = add i14 %tmp6, %tmp7_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 310 'add' 'p_Val2_19_1_1' <Predicate = (or_cond_i)> <Delay = 1.89> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%OP1_V_2_4_cast = zext i8 %src_kernel_win_0_va_22 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 311 'zext' 'OP1_V_2_4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (2.08ns)   --->   "%r_V_8_2_4 = mul i13 %OP2_V_2_4_cast, %OP1_V_2_4_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 312 'mul' 'r_V_8_2_4' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_350_2_4_cast_cas = zext i13 %r_V_8_2_4 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 313 'zext' 'tmp_350_2_4_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = zext i8 %src_kernel_win_0_va_32 to i11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 314 'zext' 'OP1_V_3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (2.08ns)   --->   "%r_V_8_3 = mul i11 %OP2_V_3_cast, %OP1_V_3_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 315 'mul' 'r_V_8_3' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_350_3_cast_cast_s = sext i11 %r_V_8_3 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 316 'sext' 'tmp_350_3_cast_cast_s' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%OP1_V_3_2_cast = zext i8 %src_kernel_win_0_va_30 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 317 'zext' 'OP1_V_3_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (2.59ns)   --->   "%r_V_8_3_2 = mul i13 %OP2_V_3_2_cast, %OP1_V_3_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 318 'mul' 'r_V_8_3_2' <Predicate = (or_cond_i)> <Delay = 2.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%r_V_8_3_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %src_kernel_win_0_va_29, i3 0)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 319 'bitconcatenate' 'r_V_8_3_3' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_350_3_cast_cast = zext i11 %r_V_8_3_3 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 320 'zext' 'tmp_350_3_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%OP1_V_3_4_cast = zext i8 %src_kernel_win_0_va_21 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 321 'zext' 'OP1_V_3_4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (2.08ns)   --->   "%r_V_8_3_4 = mul i12 %OP2_V_3_4_cast, %OP1_V_3_4_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 322 'mul' 'r_V_8_3_4' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = zext i8 %src_kernel_win_0_va_28 to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 323 'zext' 'OP1_V_4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (2.08ns)   --->   "%r_V_8_4 = mul i10 %OP2_V_4_cast, %OP1_V_4_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 324 'mul' 'r_V_8_4' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%OP1_V_4_1_cast = zext i8 %src_kernel_win_0_va_27 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 325 'zext' 'OP1_V_4_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (2.08ns)   --->   "%r_V_8_4_1 = mul i12 %OP2_V_4_1_cast, %OP1_V_4_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 326 'mul' 'r_V_8_4_1' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_350_4_1_cast_cas = sext i12 %r_V_8_4_1 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 327 'sext' 'tmp_350_4_1_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%OP1_V_4_2_cast = zext i8 %src_kernel_win_0_va_26 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 328 'zext' 'OP1_V_4_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (2.59ns)   --->   "%r_V_8_4_2 = mul i12 %OP2_V_4_2_cast, %OP1_V_4_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 329 'mul' 'r_V_8_4_2' <Predicate = (or_cond_i)> <Delay = 2.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%OP1_V_4_3_cast = zext i8 %src_kernel_win_0_va_25 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 330 'zext' 'OP1_V_4_3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (2.08ns)   --->   "%r_V_8_4_3 = mul i12 %OP2_V_4_3_cast, %OP1_V_4_3_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 331 'mul' 'r_V_8_4_3' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_350_4_4_cast_cas = zext i8 %src_kernel_win_0_va_20 to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 332 'zext' 'tmp_350_4_4_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (2.33ns)   --->   "%tmp15 = add i13 %tmp_350_4_1_cast_cas, %r_V_8_3_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 333 'add' 'tmp15' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%tmp37_cast = sext i13 %tmp15 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 334 'sext' 'tmp37_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (2.33ns)   --->   "%tmp16 = add i14 %tmp_350_2_4_cast_cas, %tmp37_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 335 'add' 'tmp16' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 336 [1/1] (2.33ns)   --->   "%tmp18 = add i12 %r_V_8_4_2, %r_V_8_4_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 336 'add' 'tmp18' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 337 [1/1] (2.33ns)   --->   "%tmp19 = add i12 %r_V_8_3_4, %tmp18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 337 'add' 'tmp19' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%tmp39_cast = zext i12 %tmp19 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 338 'zext' 'tmp39_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (2.33ns)   --->   "%tmp20 = add i13 %tmp_350_3_cast_cast, %tmp_350_3_cast_cast_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 339 'add' 'tmp20' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 340 [1/1] (2.33ns)   --->   "%tmp21 = add i10 %tmp_350_4_4_cast_cas, %r_V_8_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 340 'add' 'tmp21' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%tmp43_cast = sext i10 %tmp21 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 341 'sext' 'tmp43_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (1.26ns)   --->   "%tmp22 = add i13 %tmp20, %tmp43_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 342 'add' 'tmp22' <Predicate = (or_cond_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%tmp41_cast = sext i13 %tmp22 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 343 'sext' 'tmp41_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (1.26ns)   --->   "%tmp23 = add i14 %tmp39_cast, %tmp41_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 344 'add' 'tmp23' <Predicate = (or_cond_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_44 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 345 'load' 'src_kernel_win_0_va_44' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_45 = load i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 346 'load' 'src_kernel_win_0_va_45' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_46 = load i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 347 'load' 'src_kernel_win_0_va_46' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_47 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 348 'load' 'src_kernel_win_0_va_47' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_48 = load i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 349 'load' 'src_kernel_win_0_va_48' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_49 = load i8* %src_kernel_win_0_va_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 350 'load' 'src_kernel_win_0_va_49' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_56 = load i8* %src_kernel_win_0_va_16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 351 'load' 'src_kernel_win_0_va_56' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_57 = load i8* %src_kernel_win_0_va_17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 352 'load' 'src_kernel_win_0_va_57' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_58 = load i8* %src_kernel_win_0_va_18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 353 'load' 'src_kernel_win_0_va_58' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_58, i8* %src_kernel_win_0_va_19" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 354 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_57, i8* %src_kernel_win_0_va_18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 355 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_56, i8* %src_kernel_win_0_va_17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 356 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 357 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_49, i8* %src_kernel_win_0_va_7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 358 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_48, i8* %src_kernel_win_0_va_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 359 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_47, i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 360 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_21, i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 361 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_46, i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 362 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_45, i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 363 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_44, i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 364 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_20, i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 365 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 366 'load' 'src_kernel_win_0_va_33' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_34 = load i8* %src_kernel_win_0_va_10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 367 'load' 'src_kernel_win_0_va_34' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_35 = load i8* %src_kernel_win_0_va_11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 368 'load' 'src_kernel_win_0_va_35' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%p_Val2_19_1_1_cast = sext i14 %p_Val2_19_1_1 to i15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 369 'sext' 'p_Val2_19_1_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i14 %tmp9 to i15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 370 'sext' 'tmp9_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (1.25ns)   --->   "%p_Val2_19_1_3 = add i15 %p_Val2_19_1_1_cast, %tmp9_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 371 'add' 'p_Val2_19_1_3' <Predicate = (or_cond_i)> <Delay = 1.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%OP1_V_1_4_cast = zext i8 %src_kernel_win_0_va_23 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 372 'zext' 'OP1_V_1_4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (2.59ns)   --->   "%r_V_8_1_4 = mul i12 %OP2_V_1_4_cast, %OP1_V_1_4_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 373 'mul' 'r_V_8_1_4' <Predicate = (or_cond_i)> <Delay = 2.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i8 %src_kernel_win_0_va_35 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 374 'zext' 'OP1_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (2.08ns)   --->   "%r_V_8_2 = mul i12 %OP2_V_2_cast, %OP1_V_2_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 375 'mul' 'r_V_8_2' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%OP1_V_2_1_cast = zext i8 %src_kernel_win_0_va_34 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 376 'zext' 'OP1_V_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (2.08ns)   --->   "%r_V_8_2_1 = mul i14 %OP2_V_2_1_cast, %OP1_V_2_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 377 'mul' 'r_V_8_2_1' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%r_V_8_2_1_cast_cast = sext i14 %r_V_8_2_1 to i15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 378 'sext' 'r_V_8_2_1_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (2.33ns)   --->   "%tmp11 = add i15 %r_V_8_2_1_cast_cast, %p_Val2_19_1_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 379 'add' 'tmp11' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i15 %tmp11 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 380 'sext' 'tmp11_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (2.33ns)   --->   "%tmp12 = add i12 %r_V_8_1_4, %r_V_8_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 381 'add' 'tmp12' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i12 %tmp12 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 382 'sext' 'tmp12_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_60 = sext i12 %tmp12 to i15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 383 'sext' 'tmp_60' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_19_2_2 = add i16 %tmp11_cast, %tmp12_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 384 'add' 'p_Val2_19_2_2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%OP1_V_2_3_cast = zext i8 %src_kernel_win_0_va_33 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 385 'zext' 'OP1_V_2_3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (2.59ns)   --->   "%r_V_8_2_3 = mul i14 %OP2_V_2_3_cast, %OP1_V_2_3_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 386 'mul' 'r_V_8_2_3' <Predicate = (or_cond_i)> <Delay = 2.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_61 = add i15 %tmp_60, %tmp11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 387 'add' 'tmp_61' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%OP1_V_3_1_cast = zext i8 %src_kernel_win_0_va_31 to i13" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 388 'zext' 'OP1_V_3_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (2.08ns)   --->   "%r_V_8_3_1 = mul i13 %OP2_V_3_1_cast, %OP1_V_3_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 389 'mul' 'r_V_8_3_1' <Predicate = (or_cond_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_350_3_1_cast_cas = sext i13 %r_V_8_3_1 to i14" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 390 'sext' 'tmp_350_3_1_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (2.33ns)   --->   "%tmp13 = add i14 %tmp_350_3_1_cast_cas, %r_V_8_2_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 391 'add' 'tmp13' <Predicate = (or_cond_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%tmp35_cast = sext i14 %tmp13 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 392 'sext' 'tmp35_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (1.91ns) (root node of TernaryAdder)   --->   "%tmp14 = add i16 %p_Val2_19_2_2, %tmp35_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 393 'add' 'tmp14' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%tmp36_cast = sext i14 %tmp16 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 394 'sext' 'tmp36_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i16 %tmp14, %tmp36_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 395 'add' 'tmp17' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%tmp38_cast = sext i14 %tmp23 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 396 'sext' 'tmp38_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (1.91ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i16 %tmp17, %tmp38_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 397 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 398 'bitselect' 'isneg' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%tmp46_cast = sext i14 %tmp13 to i15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 399 'sext' 'tmp46_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (1.90ns) (root node of TernaryAdder)   --->   "%tmp24 = add i15 %tmp_61, %tmp46_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 400 'add' 'tmp24' <Predicate = (or_cond_i)> <Delay = 1.90> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%tmp47_cast = sext i14 %tmp16 to i15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 401 'sext' 'tmp47_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i15 %tmp24, %tmp47_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 402 'add' 'tmp25' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%tmp49_cast = sext i14 %tmp23 to i15" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 403 'sext' 'tmp49_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (1.90ns) (root node of TernaryAdder)   --->   "%p_Val2_6 = add i15 %tmp25, %tmp49_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 404 'add' 'p_Val2_6' <Predicate = (or_cond_i)> <Delay = 1.90> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 14)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 405 'bitselect' 'newsignbit' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_50 = load i8* %src_kernel_win_0_va_8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 406 'load' 'src_kernel_win_0_va_50' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_51 = load i8* %src_kernel_win_0_va_9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 407 'load' 'src_kernel_win_0_va_51' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_52 = load i8* %src_kernel_win_0_va_10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 408 'load' 'src_kernel_win_0_va_52' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_13)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 409 'specregionend' 'empty' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_52, i8* %src_kernel_win_0_va_11" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 410 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_51, i8* %src_kernel_win_0_va_10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 411 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_50, i8* %src_kernel_win_0_va_9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 412 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_22, i8* %src_kernel_win_0_va_8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 413 'store' <Predicate = (!exitcond392_i)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 414 'br' <Predicate = (!exitcond392_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.31>
ST_7 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%tmp_2_i_i = xor i1 %isneg, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 415 'xor' 'tmp_2_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_i_i)   --->   "%tmp_26 = xor i1 %newsignbit, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 416 'xor' 'tmp_26' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_i_i)   --->   "%underflow = and i1 %isneg, %tmp_26" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 417 'and' 'underflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%brmerge_i_i_i_i = xor i1 %isneg, %newsignbit" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 418 'xor' 'brmerge_i_i_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%underflow_not_i_i = or i1 %newsignbit, %tmp_2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 419 'or' 'underflow_not_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%p_Val2_9 = select i1 %brmerge_i_i_i_i, i15 16383, i15 %p_Val2_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 420 'select' 'p_Val2_9' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (0.52ns) (out node of the LUT)   --->   "%p_Val2_7_i_i = select i1 %underflow, i15 -16384, i15 %p_Val2_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:349->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 421 'select' 'p_Val2_7_i_i' <Predicate = (or_cond_i)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 422 [1/1] (0.52ns) (out node of the LUT)   --->   "%tmp_V = select i1 %underflow_not_i_i, i15 %p_Val2_9, i15 %p_Val2_7_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 422 'select' 'tmp_V' <Predicate = (or_cond_i)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 423 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i15P(i15* %p_dst_data_stream_V_V, i15 %tmp_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 423 'write' <Predicate = (or_cond_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "br label %._crit_edge417.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 424 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 425 'specregionend' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 426 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_3_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_3_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_3_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_3_V_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_4_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_4_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_4_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_4_V_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 001111111]
src_kernel_win_0_va_1  (alloca           ) [ 001111111]
src_kernel_win_0_va_2  (alloca           ) [ 001111111]
src_kernel_win_0_va_3  (alloca           ) [ 001111111]
src_kernel_win_0_va_4  (alloca           ) [ 001111111]
src_kernel_win_0_va_5  (alloca           ) [ 001111111]
src_kernel_win_0_va_6  (alloca           ) [ 001111111]
src_kernel_win_0_va_7  (alloca           ) [ 001111111]
src_kernel_win_0_va_8  (alloca           ) [ 001111111]
src_kernel_win_0_va_9  (alloca           ) [ 001111111]
src_kernel_win_0_va_10 (alloca           ) [ 001111111]
src_kernel_win_0_va_11 (alloca           ) [ 001111111]
src_kernel_win_0_va_12 (alloca           ) [ 001111111]
src_kernel_win_0_va_13 (alloca           ) [ 001111111]
src_kernel_win_0_va_14 (alloca           ) [ 001111111]
src_kernel_win_0_va_15 (alloca           ) [ 001111111]
src_kernel_win_0_va_16 (alloca           ) [ 001111111]
src_kernel_win_0_va_17 (alloca           ) [ 001111111]
src_kernel_win_0_va_18 (alloca           ) [ 001111111]
src_kernel_win_0_va_19 (alloca           ) [ 001111111]
right_border_buf_0_s   (alloca           ) [ 001111111]
right_border_buf_0_1   (alloca           ) [ 001111111]
right_border_buf_0_2   (alloca           ) [ 001111111]
right_border_buf_0_3   (alloca           ) [ 001111111]
right_border_buf_0_4   (alloca           ) [ 001111111]
StgValue_34            (specinterface    ) [ 000000000]
StgValue_35            (specinterface    ) [ 000000000]
p_kernel_val_4_V_3_s   (read             ) [ 000000000]
p_kernel_val_4_V_2_s   (read             ) [ 000000000]
p_kernel_val_4_V_1_s   (read             ) [ 000000000]
p_kernel_val_4_V_0_s   (read             ) [ 000000000]
p_kernel_val_3_V_4_s   (read             ) [ 000000000]
p_kernel_val_3_V_2_s   (read             ) [ 000000000]
p_kernel_val_3_V_1_s   (read             ) [ 000000000]
p_kernel_val_3_V_0_s   (read             ) [ 000000000]
p_kernel_val_2_V_4_s   (read             ) [ 000000000]
p_kernel_val_2_V_3_s   (read             ) [ 000000000]
p_kernel_val_2_V_1_s   (read             ) [ 000000000]
p_kernel_val_2_V_0_s   (read             ) [ 000000000]
p_kernel_val_1_V_4_s   (read             ) [ 000000000]
p_kernel_val_1_V_3_s   (read             ) [ 000000000]
p_kernel_val_1_V_2_s   (read             ) [ 000000000]
p_kernel_val_1_V_0_s   (read             ) [ 000000000]
p_kernel_val_0_V_4_s   (read             ) [ 000000000]
p_kernel_val_0_V_3_s   (read             ) [ 000000000]
p_kernel_val_0_V_2_s   (read             ) [ 000000000]
p_kernel_val_0_V_1_s   (read             ) [ 000000000]
p_src_cols_V_read_3    (read             ) [ 001111111]
p_src_rows_V_read_3    (read             ) [ 001111111]
k_buf_0_val_5          (alloca           ) [ 001111111]
k_buf_0_val_6          (alloca           ) [ 001111111]
k_buf_0_val_7          (alloca           ) [ 001111111]
k_buf_0_val_8          (alloca           ) [ 001111111]
k_buf_0_val_9          (alloca           ) [ 001111111]
rbegin_i_i             (specregionbegin  ) [ 000000000]
rend_i_i_0             (specregionend    ) [ 000000000]
tmp_s                  (add              ) [ 001111111]
tmp_1                  (add              ) [ 001111111]
tmp_2                  (add              ) [ 001111111]
p_neg397_i             (add              ) [ 001111111]
OP2_V_0_1_cast         (sext             ) [ 001111111]
OP2_V_0_2_cast         (sext             ) [ 001111111]
OP2_V_0_3_cast         (sext             ) [ 001111111]
OP2_V_0_4_cast         (sext             ) [ 001111111]
OP2_V_1_cast           (sext             ) [ 001111111]
OP2_V_1_2_cast         (sext             ) [ 001111111]
OP2_V_1_3_cast         (sext             ) [ 001111111]
OP2_V_1_4_cast         (sext             ) [ 001111111]
OP2_V_2_cast           (sext             ) [ 001111111]
OP2_V_2_1_cast         (sext             ) [ 001111111]
OP2_V_2_3_cast         (zext             ) [ 001111111]
OP2_V_2_4_cast         (zext             ) [ 001111111]
OP2_V_3_cast           (sext             ) [ 001111111]
OP2_V_3_1_cast         (sext             ) [ 001111111]
OP2_V_3_2_cast         (zext             ) [ 001111111]
OP2_V_3_4_cast         (zext             ) [ 001111111]
OP2_V_4_cast           (sext             ) [ 001111111]
OP2_V_4_1_cast         (sext             ) [ 001111111]
OP2_V_4_2_cast         (zext             ) [ 001111111]
OP2_V_4_3_cast         (zext             ) [ 001111111]
StgValue_89            (br               ) [ 011111111]
t_V                    (phi              ) [ 001000000]
exitcond393_i          (icmp             ) [ 001111111]
StgValue_92            (speclooptripcount) [ 000000000]
i_V                    (add              ) [ 011111111]
StgValue_94            (br               ) [ 000000000]
StgValue_95            (specloopname     ) [ 000000000]
tmp                    (specregionbegin  ) [ 000111111]
tmp_3                  (icmp             ) [ 000111110]
tmp_274_not            (xor              ) [ 000111110]
tmp_4                  (icmp             ) [ 000111110]
tmp_7                  (icmp             ) [ 000111110]
tmp_304_3              (icmp             ) [ 000111110]
tmp_304_4              (icmp             ) [ 000111110]
tmp_8                  (icmp             ) [ 000111110]
tmp_9                  (add              ) [ 000000000]
tmp_75                 (bitselect        ) [ 000000000]
rev                    (xor              ) [ 000000000]
tmp_11                 (icmp             ) [ 000000000]
or_cond_i427_i         (and              ) [ 000000000]
tmp_76                 (bitselect        ) [ 000000000]
p_assign_9             (select           ) [ 000000000]
p_assign_8_1           (add              ) [ 000000000]
tmp_77                 (bitselect        ) [ 000000000]
rev8                   (xor              ) [ 000000000]
tmp_331_1              (icmp             ) [ 000000000]
or_cond_i427_i_1       (and              ) [ 000000000]
tmp_78                 (bitselect        ) [ 000000000]
p_assign_9_1           (select           ) [ 000000000]
p_assign_8_2           (add              ) [ 000000000]
tmp_79                 (bitselect        ) [ 000000000]
rev9                   (xor              ) [ 000000000]
tmp_331_2              (icmp             ) [ 000000000]
or_cond_i427_i_2       (and              ) [ 000000000]
tmp_80                 (bitselect        ) [ 000000000]
p_assign_9_2           (select           ) [ 000000000]
p_assign_8_3           (add              ) [ 000000000]
tmp_81                 (bitselect        ) [ 000000000]
rev10                  (xor              ) [ 000000000]
tmp_331_3              (icmp             ) [ 000000000]
or_cond_i427_i_3       (and              ) [ 000000000]
tmp_82                 (bitselect        ) [ 000000000]
p_assign_9_3           (select           ) [ 000000000]
p_assign_8_4           (add              ) [ 000000000]
tmp_83                 (bitselect        ) [ 000000000]
rev11                  (xor              ) [ 000000000]
tmp_331_4              (icmp             ) [ 000000000]
or_cond_i427_i_4       (and              ) [ 000000000]
tmp_84                 (bitselect        ) [ 000000000]
p_assign_9_4           (select           ) [ 000000000]
y_2                    (select           ) [ 000000000]
row_assign_s           (sub              ) [ 000000000]
tmp_85                 (trunc            ) [ 000111110]
y_2_1                  (select           ) [ 000000000]
row_assign_14_1        (sub              ) [ 000000000]
tmp_86                 (trunc            ) [ 000111110]
y_2_2                  (select           ) [ 000000000]
row_assign_14_2        (sub              ) [ 000000000]
tmp_87                 (trunc            ) [ 000111110]
y_2_3                  (select           ) [ 000000000]
row_assign_14_3        (sub              ) [ 000000000]
tmp_88                 (trunc            ) [ 000111110]
y_2_4                  (select           ) [ 000000000]
row_assign_14_4        (sub              ) [ 000000000]
tmp_89                 (trunc            ) [ 000111110]
StgValue_154           (br               ) [ 001111111]
StgValue_155           (ret              ) [ 000000000]
t_V_7                  (phi              ) [ 000100010]
exitcond392_i          (icmp             ) [ 001111111]
StgValue_158           (speclooptripcount) [ 000000000]
j_V                    (add              ) [ 001111111]
StgValue_160           (br               ) [ 000000000]
tmp_90                 (partselect       ) [ 000000000]
icmp                   (icmp             ) [ 000000000]
ImagLoc_x              (add              ) [ 000000000]
tmp_91                 (bitselect        ) [ 000000000]
rev12                  (xor              ) [ 000000000]
tmp_16                 (icmp             ) [ 000000000]
or_cond_i_i            (and              ) [ 001111111]
tmp_92                 (bitselect        ) [ 000000000]
p_assign_1             (select           ) [ 000000000]
x                      (select           ) [ 000000000]
col_assign_2           (sub              ) [ 000000000]
brmerge                (or               ) [ 000110000]
tmp_18                 (zext             ) [ 000000000]
k_buf_0_val_5_addr     (getelementptr    ) [ 000110000]
tmp_93                 (trunc            ) [ 000110000]
k_buf_0_val_6_addr     (getelementptr    ) [ 000110000]
k_buf_0_val_7_addr     (getelementptr    ) [ 000110000]
k_buf_0_val_8_addr     (getelementptr    ) [ 000110000]
k_buf_0_val_9_addr     (getelementptr    ) [ 000110000]
StgValue_185           (br               ) [ 000000000]
StgValue_186           (br               ) [ 000000000]
StgValue_187           (br               ) [ 000000000]
StgValue_188           (br               ) [ 000000000]
StgValue_189           (br               ) [ 000000000]
StgValue_190           (br               ) [ 000000000]
StgValue_191           (br               ) [ 000000000]
or_cond_i              (and              ) [ 000111110]
StgValue_193           (br               ) [ 000000000]
right_border_buf_0_5   (load             ) [ 000000000]
right_border_buf_0_6   (load             ) [ 000000000]
right_border_buf_0_7   (load             ) [ 000000000]
right_border_buf_0_8   (load             ) [ 000000000]
right_border_buf_0_9   (load             ) [ 000000000]
StgValue_199           (specloopname     ) [ 000000000]
tmp_13                 (specregionbegin  ) [ 000101100]
StgValue_201           (specpipeline     ) [ 000000000]
StgValue_202           (specloopname     ) [ 000000000]
k_buf_0_val_5_load     (load             ) [ 000000000]
tmp_50                 (mux              ) [ 000000000]
col_buf_0_val_0_0      (select           ) [ 000000000]
k_buf_0_val_6_load     (load             ) [ 000000000]
tmp_51                 (mux              ) [ 000000000]
col_buf_0_val_1_0      (select           ) [ 000000000]
k_buf_0_val_7_load     (load             ) [ 000000000]
tmp_52                 (mux              ) [ 000000000]
col_buf_0_val_2_0      (select           ) [ 000000000]
k_buf_0_val_8_load     (load             ) [ 000000000]
tmp_53                 (mux              ) [ 000000000]
col_buf_0_val_3_0      (select           ) [ 000000000]
k_buf_0_val_9_load     (load             ) [ 000000000]
tmp_54                 (mux              ) [ 000000000]
col_buf_0_val_4_0      (select           ) [ 000000000]
tmp_98                 (read             ) [ 000000000]
StgValue_219           (store            ) [ 000000000]
StgValue_220           (store            ) [ 000000000]
StgValue_221           (store            ) [ 000000000]
StgValue_222           (br               ) [ 000000000]
StgValue_223           (store            ) [ 000000000]
StgValue_224           (br               ) [ 000000000]
StgValue_225           (store            ) [ 000000000]
StgValue_226           (br               ) [ 000000000]
StgValue_227           (store            ) [ 000000000]
StgValue_228           (store            ) [ 000000000]
StgValue_229           (store            ) [ 000000000]
StgValue_230           (store            ) [ 000000000]
tmp_95                 (read             ) [ 000000000]
StgValue_232           (store            ) [ 000000000]
StgValue_233           (store            ) [ 000000000]
StgValue_234           (store            ) [ 000000000]
StgValue_235           (store            ) [ 000000000]
StgValue_236           (store            ) [ 000000000]
StgValue_237           (store            ) [ 000000000]
StgValue_238           (br               ) [ 000000000]
tmp_55                 (mux              ) [ 000000000]
src_kernel_win_0_va_20 (select           ) [ 000101000]
tmp_56                 (mux              ) [ 000000000]
src_kernel_win_0_va_21 (select           ) [ 000101000]
tmp_57                 (mux              ) [ 000000000]
src_kernel_win_0_va_22 (select           ) [ 000101100]
tmp_58                 (mux              ) [ 000000000]
src_kernel_win_0_va_23 (select           ) [ 000101100]
tmp_59                 (mux              ) [ 000000000]
src_kernel_win_0_va_24 (select           ) [ 000101000]
src_kernel_win_0_va_36 (load             ) [ 000000000]
src_kernel_win_0_va_37 (load             ) [ 000000000]
src_kernel_win_0_va_38 (load             ) [ 000101000]
src_kernel_win_0_va_39 (load             ) [ 000000000]
OP1_V_1_cast           (zext             ) [ 000000000]
r_V_8_1                (mul              ) [ 000101000]
OP1_V_1_2_cast         (zext             ) [ 000000000]
r_V_8_1_2              (mul              ) [ 000000000]
tmp_350_1_2_cast_cas   (sext             ) [ 000000000]
OP1_V_1_3_cast         (zext             ) [ 000000000]
r_V_8_1_3              (mul              ) [ 000000000]
tmp_350_1_3_cast_cas   (sext             ) [ 000000000]
tmp9                   (add              ) [ 000101100]
src_kernel_win_0_va_53 (load             ) [ 000000000]
src_kernel_win_0_va_54 (load             ) [ 000000000]
src_kernel_win_0_va_55 (load             ) [ 000000000]
StgValue_265           (store            ) [ 000000000]
StgValue_266           (store            ) [ 000000000]
StgValue_267           (store            ) [ 000000000]
StgValue_268           (store            ) [ 000000000]
src_kernel_win_0_va_25 (load             ) [ 000000000]
src_kernel_win_0_va_26 (load             ) [ 000000000]
src_kernel_win_0_va_27 (load             ) [ 000000000]
src_kernel_win_0_va_28 (load             ) [ 000000000]
src_kernel_win_0_va_29 (load             ) [ 000000000]
src_kernel_win_0_va_30 (load             ) [ 000000000]
src_kernel_win_0_va_31 (load             ) [ 000100100]
src_kernel_win_0_va_32 (load             ) [ 000000000]
src_kernel_win_0_va_40 (load             ) [ 000000000]
src_kernel_win_0_va_41 (load             ) [ 000000000]
src_kernel_win_0_va_42 (load             ) [ 000000000]
src_kernel_win_0_va_43 (load             ) [ 000000000]
OP1_V_0_cast           (zext             ) [ 000000000]
r_V_8                  (sub              ) [ 000000000]
tmp_350_0_cast         (sext             ) [ 000000000]
OP1_V_0_1_cast         (zext             ) [ 000000000]
r_V_8_0_1              (mul              ) [ 000000000]
tmp_350_0_1_cast       (sext             ) [ 000000000]
p_Val2_19_0_1          (add              ) [ 000000000]
p_Val2_19_0_1_cast     (sext             ) [ 000000000]
OP1_V_0_2_cast         (zext             ) [ 000000000]
r_V_8_0_2              (mul              ) [ 000000000]
tmp_350_0_2_cast       (sext             ) [ 000000000]
p_Val2_19_0_2          (add              ) [ 000000000]
p_Val2_19_0_2_cast     (sext             ) [ 000000000]
OP1_V_0_3_cast         (zext             ) [ 000000000]
r_V_8_0_3              (mul              ) [ 000000000]
tmp_350_0_3_cast_cas   (sext             ) [ 000000000]
OP1_V_0_4_cast         (zext             ) [ 000000000]
r_V_8_0_4              (mul              ) [ 000000000]
tmp_350_0_4_cast_cas   (sext             ) [ 000000000]
tmp_350_1_cast_cast_s  (sext             ) [ 000000000]
p_shl                  (bitconcatenate   ) [ 000000000]
p_shl_cast             (zext             ) [ 000000000]
r_V_8_1_1              (sub              ) [ 000000000]
tmp_350_1_1_cast_cas   (sext             ) [ 000000000]
tmp6                   (add              ) [ 000000000]
tmp8                   (add              ) [ 000000000]
tmp8_cast              (sext             ) [ 000000000]
tmp7                   (add              ) [ 000000000]
tmp7_cast              (sext             ) [ 000000000]
p_Val2_19_1_1          (add              ) [ 000100100]
OP1_V_2_4_cast         (zext             ) [ 000000000]
r_V_8_2_4              (mul              ) [ 000000000]
tmp_350_2_4_cast_cas   (zext             ) [ 000000000]
OP1_V_3_cast           (zext             ) [ 000000000]
r_V_8_3                (mul              ) [ 000000000]
tmp_350_3_cast_cast_s  (sext             ) [ 000000000]
OP1_V_3_2_cast         (zext             ) [ 000000000]
r_V_8_3_2              (mul              ) [ 000000000]
r_V_8_3_3              (bitconcatenate   ) [ 000000000]
tmp_350_3_cast_cast    (zext             ) [ 000000000]
OP1_V_3_4_cast         (zext             ) [ 000000000]
r_V_8_3_4              (mul              ) [ 000000000]
OP1_V_4_cast           (zext             ) [ 000000000]
r_V_8_4                (mul              ) [ 000000000]
OP1_V_4_1_cast         (zext             ) [ 000000000]
r_V_8_4_1              (mul              ) [ 000000000]
tmp_350_4_1_cast_cas   (sext             ) [ 000000000]
OP1_V_4_2_cast         (zext             ) [ 000000000]
r_V_8_4_2              (mul              ) [ 000000000]
OP1_V_4_3_cast         (zext             ) [ 000000000]
r_V_8_4_3              (mul              ) [ 000000000]
tmp_350_4_4_cast_cas   (zext             ) [ 000000000]
tmp15                  (add              ) [ 000000000]
tmp37_cast             (sext             ) [ 000000000]
tmp16                  (add              ) [ 000100100]
tmp18                  (add              ) [ 000000000]
tmp19                  (add              ) [ 000000000]
tmp39_cast             (zext             ) [ 000000000]
tmp20                  (add              ) [ 000000000]
tmp21                  (add              ) [ 000000000]
tmp43_cast             (sext             ) [ 000000000]
tmp22                  (add              ) [ 000000000]
tmp41_cast             (sext             ) [ 000000000]
tmp23                  (add              ) [ 000100100]
src_kernel_win_0_va_44 (load             ) [ 000000000]
src_kernel_win_0_va_45 (load             ) [ 000000000]
src_kernel_win_0_va_46 (load             ) [ 000000000]
src_kernel_win_0_va_47 (load             ) [ 000000000]
src_kernel_win_0_va_48 (load             ) [ 000000000]
src_kernel_win_0_va_49 (load             ) [ 000000000]
src_kernel_win_0_va_56 (load             ) [ 000000000]
src_kernel_win_0_va_57 (load             ) [ 000000000]
src_kernel_win_0_va_58 (load             ) [ 000000000]
StgValue_354           (store            ) [ 000000000]
StgValue_355           (store            ) [ 000000000]
StgValue_356           (store            ) [ 000000000]
StgValue_357           (store            ) [ 000000000]
StgValue_358           (store            ) [ 000000000]
StgValue_359           (store            ) [ 000000000]
StgValue_360           (store            ) [ 000000000]
StgValue_361           (store            ) [ 000000000]
StgValue_362           (store            ) [ 000000000]
StgValue_363           (store            ) [ 000000000]
StgValue_364           (store            ) [ 000000000]
StgValue_365           (store            ) [ 000000000]
src_kernel_win_0_va_33 (load             ) [ 000000000]
src_kernel_win_0_va_34 (load             ) [ 000000000]
src_kernel_win_0_va_35 (load             ) [ 000000000]
p_Val2_19_1_1_cast     (sext             ) [ 000000000]
tmp9_cast              (sext             ) [ 000000000]
p_Val2_19_1_3          (add              ) [ 000000000]
OP1_V_1_4_cast         (zext             ) [ 000000000]
r_V_8_1_4              (mul              ) [ 000000000]
OP1_V_2_cast           (zext             ) [ 000000000]
r_V_8_2                (mul              ) [ 000000000]
OP1_V_2_1_cast         (zext             ) [ 000000000]
r_V_8_2_1              (mul              ) [ 000000000]
r_V_8_2_1_cast_cast    (sext             ) [ 000000000]
tmp11                  (add              ) [ 000000000]
tmp11_cast             (sext             ) [ 000000000]
tmp12                  (add              ) [ 000000000]
tmp12_cast             (sext             ) [ 000000000]
tmp_60                 (sext             ) [ 000000000]
p_Val2_19_2_2          (add              ) [ 000000000]
OP1_V_2_3_cast         (zext             ) [ 000000000]
r_V_8_2_3              (mul              ) [ 000000000]
tmp_61                 (add              ) [ 000000000]
OP1_V_3_1_cast         (zext             ) [ 000000000]
r_V_8_3_1              (mul              ) [ 000000000]
tmp_350_3_1_cast_cas   (sext             ) [ 000000000]
tmp13                  (add              ) [ 000000000]
tmp35_cast             (sext             ) [ 000000000]
tmp14                  (add              ) [ 000000000]
tmp36_cast             (sext             ) [ 000000000]
tmp17                  (add              ) [ 000000000]
tmp38_cast             (sext             ) [ 000000000]
p_Val2_s               (add              ) [ 000000000]
isneg                  (bitselect        ) [ 000100010]
tmp46_cast             (sext             ) [ 000000000]
tmp24                  (add              ) [ 000000000]
tmp47_cast             (sext             ) [ 000000000]
tmp25                  (add              ) [ 000000000]
tmp49_cast             (sext             ) [ 000000000]
p_Val2_6               (add              ) [ 000100010]
newsignbit             (bitselect        ) [ 000100010]
src_kernel_win_0_va_50 (load             ) [ 000000000]
src_kernel_win_0_va_51 (load             ) [ 000000000]
src_kernel_win_0_va_52 (load             ) [ 000000000]
empty                  (specregionend    ) [ 000000000]
StgValue_410           (store            ) [ 000000000]
StgValue_411           (store            ) [ 000000000]
StgValue_412           (store            ) [ 000000000]
StgValue_413           (store            ) [ 000000000]
StgValue_414           (br               ) [ 001111111]
tmp_2_i_i              (xor              ) [ 000000000]
tmp_26                 (xor              ) [ 000000000]
underflow              (and              ) [ 000000000]
brmerge_i_i_i_i        (xor              ) [ 000000000]
underflow_not_i_i      (or               ) [ 000000000]
p_Val2_9               (select           ) [ 000000000]
p_Val2_7_i_i           (select           ) [ 000000000]
tmp_V                  (select           ) [ 000000000]
StgValue_423           (write            ) [ 000000000]
StgValue_424           (br               ) [ 000000000]
empty_139              (specregionend    ) [ 000000000]
StgValue_426           (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_0_V_3_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_3_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_0_V_4_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_4_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_kernel_val_1_V_3_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_3_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_kernel_val_1_V_4_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_4_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_kernel_val_2_V_3_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_3_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_kernel_val_2_V_4_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_4_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_kernel_val_3_V_0_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_3_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_kernel_val_3_V_1_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_3_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_kernel_val_3_V_2_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_3_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_kernel_val_3_V_4_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_3_V_4_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_kernel_val_4_V_0_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_4_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_kernel_val_4_V_1_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_4_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_kernel_val_4_V_2_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_4_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_kernel_val_4_V_3_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_4_V_3_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i8.i3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i15P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_va_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_kernel_win_0_va_5_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="src_kernel_win_0_va_6_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="src_kernel_win_0_va_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_7/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="src_kernel_win_0_va_8_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_8/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="src_kernel_win_0_va_9_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_9/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="src_kernel_win_0_va_10_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_10/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="src_kernel_win_0_va_11_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_11/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="src_kernel_win_0_va_12_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_12/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="src_kernel_win_0_va_13_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_13/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="src_kernel_win_0_va_14_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_14/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="src_kernel_win_0_va_15_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_15/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="src_kernel_win_0_va_16_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_16/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="src_kernel_win_0_va_17_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_17/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="src_kernel_win_0_va_18_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="src_kernel_win_0_va_19_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="right_border_buf_0_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="right_border_buf_0_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="right_border_buf_0_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="right_border_buf_0_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="right_border_buf_0_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="k_buf_0_val_5_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="k_buf_0_val_6_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_6/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="k_buf_0_val_7_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_7/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="k_buf_0_val_8_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_8/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="k_buf_0_val_9_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_9/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_kernel_val_4_V_3_s_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_4_V_3_s/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_kernel_val_4_V_2_s_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_4_V_2_s/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_kernel_val_4_V_1_s_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_4_V_1_s/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_kernel_val_4_V_0_s_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="0" index="1" bw="2" slack="0"/>
<pin id="295" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_4_V_0_s/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_kernel_val_3_V_4_s_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_3_V_4_s/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_kernel_val_3_V_2_s_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_3_V_2_s/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_kernel_val_3_V_1_s_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_3_V_1_s/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_kernel_val_3_V_0_s_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_3_V_0_s/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_kernel_val_2_V_4_s_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_4_s/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_kernel_val_2_V_3_s_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_3_s/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_kernel_val_2_V_1_s_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_kernel_val_2_V_0_s_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_kernel_val_1_V_4_s_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_4_s/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_kernel_val_1_V_3_s_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_3_s/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_kernel_val_1_V_2_s_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_kernel_val_1_V_0_s_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_kernel_val_0_V_4_s_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="2" slack="0"/>
<pin id="373" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_4_s/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_kernel_val_0_V_3_s_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_3_s/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_kernel_val_0_V_2_s_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_kernel_val_0_V_1_s_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_src_cols_V_read_3_read_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_3/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_src_rows_V_read_3_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_3/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_read_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_98/4 tmp_95/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="StgValue_423_write_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="15" slack="0"/>
<pin id="415" dir="0" index="2" bw="15" slack="0"/>
<pin id="416" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_423/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="k_buf_0_val_5_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="32" slack="0"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="0" slack="1"/>
<pin id="499" dir="0" index="4" bw="8" slack="0"/>
<pin id="500" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="501" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="8" slack="0"/>
<pin id="502" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 StgValue_225/4 StgValue_232/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="k_buf_0_val_6_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_6_addr/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="0" slack="1"/>
<pin id="494" dir="0" index="4" bw="8" slack="0"/>
<pin id="495" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="496" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="8" slack="0"/>
<pin id="497" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_6_load/3 StgValue_223/4 StgValue_230/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="k_buf_0_val_7_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_7_addr/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="0" slack="1"/>
<pin id="489" dir="0" index="4" bw="8" slack="0"/>
<pin id="490" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="491" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="3" bw="8" slack="0"/>
<pin id="492" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_7_load/3 StgValue_221/4 StgValue_229/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="k_buf_0_val_8_addr_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_8_addr/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_access_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="0" slack="1"/>
<pin id="484" dir="0" index="4" bw="8" slack="0"/>
<pin id="485" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="486" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="3" bw="8" slack="0"/>
<pin id="487" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_8_load/3 StgValue_220/4 StgValue_228/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="k_buf_0_val_9_addr_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_9_addr/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="0" slack="1"/>
<pin id="479" dir="0" index="4" bw="8" slack="0"/>
<pin id="480" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="481" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="8" slack="0"/>
<pin id="482" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_9_load/3 StgValue_219/4 StgValue_227/4 "/>
</bind>
</comp>

<comp id="508" class="1005" name="t_V_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="t_V_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="32" slack="0"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="t_V_7_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_7 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="t_V_7_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_7/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_s_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_neg397_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_neg397_i/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="OP2_V_0_1_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_1_cast/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="OP2_V_0_2_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_2_cast/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="OP2_V_0_3_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_3_cast/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="OP2_V_0_4_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_4_cast/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="OP2_V_1_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="OP2_V_1_2_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_2_cast/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="OP2_V_1_3_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_3_cast/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="OP2_V_1_4_cast_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_4_cast/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="OP2_V_2_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="OP2_V_2_1_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_1_cast/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="OP2_V_2_3_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_3_cast/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="OP2_V_2_4_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_4_cast/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="OP2_V_3_cast_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3_cast/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="OP2_V_3_1_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3_1_cast/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="OP2_V_3_2_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_3_2_cast/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="OP2_V_3_4_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_3_4_cast/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="OP2_V_4_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4_cast/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="OP2_V_4_1_cast_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4_1_cast/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="OP2_V_4_2_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_4_2_cast/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="OP2_V_4_3_cast_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_4_3_cast/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="exitcond393_i_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond393_i/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="i_V_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="1"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_274_not_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_274_not/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="3" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_304_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_304_3/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_304_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_304_4/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_8_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="1"/>
<pin id="683" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_9_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_75_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="0" index="2" bw="6" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="rev_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_11_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="1"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="or_cond_i427_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i427_i/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_76_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="0" index="2" bw="6" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_assign_9_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="0" index="2" bw="32" slack="1"/>
<pin id="728" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_9/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_assign_8_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_8_1/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_77_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="6" slack="0"/>
<pin id="741" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="rev8_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev8/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_331_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="1"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_331_1/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="or_cond_i427_i_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i427_i_1/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_78_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="0" index="2" bw="6" slack="0"/>
<pin id="766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="p_assign_9_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="0" index="2" bw="32" slack="1"/>
<pin id="774" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_9_1/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_assign_8_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_8_2/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_79_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="0" index="2" bw="6" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="rev9_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev9/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_331_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="1"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_331_2/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="or_cond_i427_i_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i427_i_2/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_80_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="6" slack="0"/>
<pin id="812" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="p_assign_9_2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="0" index="2" bw="32" slack="1"/>
<pin id="820" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_9_2/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="p_assign_8_3_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="0"/>
<pin id="826" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_8_3/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_81_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="0" index="2" bw="6" slack="0"/>
<pin id="833" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="rev10_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev10/2 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_331_3_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="1"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_331_3/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="or_cond_i427_i_3_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i427_i_3/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_82_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="0" index="2" bw="6" slack="0"/>
<pin id="858" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="862" class="1004" name="p_assign_9_3_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="0" index="2" bw="32" slack="1"/>
<pin id="866" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_9_3/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_assign_8_4_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="4" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_8_4/2 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_83_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="0" index="2" bw="6" slack="0"/>
<pin id="879" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/2 "/>
</bind>
</comp>

<comp id="883" class="1004" name="rev11_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev11/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_331_4_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="1"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_331_4/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="or_cond_i427_i_4_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i427_i_4/2 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_84_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="0" index="2" bw="6" slack="0"/>
<pin id="904" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="p_assign_9_4_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="0" index="2" bw="32" slack="1"/>
<pin id="912" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_9_4/2 "/>
</bind>
</comp>

<comp id="915" class="1004" name="y_2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="32" slack="0"/>
<pin id="919" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="923" class="1004" name="row_assign_s_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="0" index="1" bw="32" slack="0"/>
<pin id="926" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_s/2 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_85_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/2 "/>
</bind>
</comp>

<comp id="932" class="1004" name="y_2_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="0" index="2" bw="32" slack="0"/>
<pin id="936" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2_1/2 "/>
</bind>
</comp>

<comp id="940" class="1004" name="row_assign_14_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="0" index="1" bw="32" slack="0"/>
<pin id="943" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_14_1/2 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_86_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/2 "/>
</bind>
</comp>

<comp id="949" class="1004" name="y_2_2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="32" slack="0"/>
<pin id="952" dir="0" index="2" bw="32" slack="0"/>
<pin id="953" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2_2/2 "/>
</bind>
</comp>

<comp id="957" class="1004" name="row_assign_14_2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_14_2/2 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_87_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/2 "/>
</bind>
</comp>

<comp id="966" class="1004" name="y_2_3_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="0" index="2" bw="32" slack="0"/>
<pin id="970" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2_3/2 "/>
</bind>
</comp>

<comp id="974" class="1004" name="row_assign_14_3_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="0" index="1" bw="32" slack="0"/>
<pin id="977" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_14_3/2 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_88_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/2 "/>
</bind>
</comp>

<comp id="983" class="1004" name="y_2_4_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="0"/>
<pin id="986" dir="0" index="2" bw="32" slack="0"/>
<pin id="987" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2_4/2 "/>
</bind>
</comp>

<comp id="991" class="1004" name="row_assign_14_4_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="0" index="1" bw="32" slack="0"/>
<pin id="994" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_14_4/2 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_89_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/2 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="exitcond392_i_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="2"/>
<pin id="1003" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond392_i/3 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="j_V_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_90_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="30" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="0" index="2" bw="3" slack="0"/>
<pin id="1015" dir="0" index="3" bw="6" slack="0"/>
<pin id="1016" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/3 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="icmp_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="30" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="ImagLoc_x_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="2" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_91_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="32" slack="0"/>
<pin id="1036" dir="0" index="2" bw="6" slack="0"/>
<pin id="1037" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="rev12_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev12/3 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_16_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="0"/>
<pin id="1049" dir="0" index="1" bw="32" slack="2"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="or_cond_i_i_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="1" slack="0"/>
<pin id="1055" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_92_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="0"/>
<pin id="1061" dir="0" index="2" bw="6" slack="0"/>
<pin id="1062" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/3 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="p_assign_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="0" index="2" bw="32" slack="2"/>
<pin id="1070" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="x_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="32" slack="0"/>
<pin id="1076" dir="0" index="2" bw="32" slack="0"/>
<pin id="1077" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="col_assign_2_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="2"/>
<pin id="1083" dir="0" index="1" bw="32" slack="0"/>
<pin id="1084" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_2/3 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="brmerge_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="1"/>
<pin id="1089" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_18_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="0"/>
<pin id="1093" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_93_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="or_cond_i_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="1"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="right_border_buf_0_5_load_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="3"/>
<pin id="1111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_5/4 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="right_border_buf_0_6_load_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="3"/>
<pin id="1114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="right_border_buf_0_7_load_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="3"/>
<pin id="1117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/4 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="right_border_buf_0_8_load_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="3"/>
<pin id="1120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/4 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="right_border_buf_0_9_load_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="3"/>
<pin id="1123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/4 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_50_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="8" slack="0"/>
<pin id="1127" dir="0" index="2" bw="1" slack="0"/>
<pin id="1128" dir="0" index="3" bw="1" slack="0"/>
<pin id="1129" dir="0" index="4" bw="1" slack="0"/>
<pin id="1130" dir="0" index="5" bw="1" slack="0"/>
<pin id="1131" dir="0" index="6" bw="3" slack="1"/>
<pin id="1132" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="col_buf_0_val_0_0_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="0" index="1" bw="8" slack="0"/>
<pin id="1142" dir="0" index="2" bw="8" slack="0"/>
<pin id="1143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_51_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="0" index="1" bw="8" slack="0"/>
<pin id="1149" dir="0" index="2" bw="1" slack="0"/>
<pin id="1150" dir="0" index="3" bw="1" slack="0"/>
<pin id="1151" dir="0" index="4" bw="1" slack="0"/>
<pin id="1152" dir="0" index="5" bw="1" slack="0"/>
<pin id="1153" dir="0" index="6" bw="3" slack="1"/>
<pin id="1154" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="col_buf_0_val_1_0_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="1"/>
<pin id="1163" dir="0" index="1" bw="8" slack="0"/>
<pin id="1164" dir="0" index="2" bw="8" slack="0"/>
<pin id="1165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_52_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="0"/>
<pin id="1170" dir="0" index="1" bw="8" slack="0"/>
<pin id="1171" dir="0" index="2" bw="1" slack="0"/>
<pin id="1172" dir="0" index="3" bw="1" slack="0"/>
<pin id="1173" dir="0" index="4" bw="1" slack="0"/>
<pin id="1174" dir="0" index="5" bw="1" slack="0"/>
<pin id="1175" dir="0" index="6" bw="3" slack="1"/>
<pin id="1176" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="col_buf_0_val_2_0_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="1"/>
<pin id="1185" dir="0" index="1" bw="8" slack="0"/>
<pin id="1186" dir="0" index="2" bw="8" slack="0"/>
<pin id="1187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="tmp_53_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="0"/>
<pin id="1192" dir="0" index="1" bw="8" slack="0"/>
<pin id="1193" dir="0" index="2" bw="1" slack="0"/>
<pin id="1194" dir="0" index="3" bw="1" slack="0"/>
<pin id="1195" dir="0" index="4" bw="1" slack="0"/>
<pin id="1196" dir="0" index="5" bw="1" slack="0"/>
<pin id="1197" dir="0" index="6" bw="3" slack="1"/>
<pin id="1198" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="col_buf_0_val_3_0_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="0" index="1" bw="8" slack="0"/>
<pin id="1208" dir="0" index="2" bw="8" slack="0"/>
<pin id="1209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_3_0/4 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="tmp_54_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="0"/>
<pin id="1214" dir="0" index="1" bw="8" slack="0"/>
<pin id="1215" dir="0" index="2" bw="1" slack="0"/>
<pin id="1216" dir="0" index="3" bw="1" slack="0"/>
<pin id="1217" dir="0" index="4" bw="1" slack="0"/>
<pin id="1218" dir="0" index="5" bw="1" slack="0"/>
<pin id="1219" dir="0" index="6" bw="3" slack="1"/>
<pin id="1220" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="col_buf_0_val_4_0_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="0" index="1" bw="8" slack="0"/>
<pin id="1230" dir="0" index="2" bw="8" slack="0"/>
<pin id="1231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_4_0/4 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="StgValue_233_store_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="0"/>
<pin id="1236" dir="0" index="1" bw="8" slack="3"/>
<pin id="1237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_233/4 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="StgValue_234_store_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="3"/>
<pin id="1242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_234/4 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="StgValue_235_store_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="8" slack="0"/>
<pin id="1246" dir="0" index="1" bw="8" slack="3"/>
<pin id="1247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/4 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="StgValue_236_store_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="0"/>
<pin id="1251" dir="0" index="1" bw="8" slack="3"/>
<pin id="1252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/4 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="StgValue_237_store_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="8" slack="0"/>
<pin id="1256" dir="0" index="1" bw="8" slack="3"/>
<pin id="1257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_237/4 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="tmp_55_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="0"/>
<pin id="1261" dir="0" index="1" bw="8" slack="0"/>
<pin id="1262" dir="0" index="2" bw="8" slack="0"/>
<pin id="1263" dir="0" index="3" bw="8" slack="0"/>
<pin id="1264" dir="0" index="4" bw="8" slack="0"/>
<pin id="1265" dir="0" index="5" bw="8" slack="0"/>
<pin id="1266" dir="0" index="6" bw="3" slack="2"/>
<pin id="1267" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="src_kernel_win_0_va_20_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="2"/>
<pin id="1276" dir="0" index="1" bw="8" slack="0"/>
<pin id="1277" dir="0" index="2" bw="8" slack="0"/>
<pin id="1278" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_20/4 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="tmp_56_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="0"/>
<pin id="1283" dir="0" index="1" bw="8" slack="0"/>
<pin id="1284" dir="0" index="2" bw="8" slack="0"/>
<pin id="1285" dir="0" index="3" bw="8" slack="0"/>
<pin id="1286" dir="0" index="4" bw="8" slack="0"/>
<pin id="1287" dir="0" index="5" bw="8" slack="0"/>
<pin id="1288" dir="0" index="6" bw="3" slack="2"/>
<pin id="1289" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="src_kernel_win_0_va_21_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="2"/>
<pin id="1298" dir="0" index="1" bw="8" slack="0"/>
<pin id="1299" dir="0" index="2" bw="8" slack="0"/>
<pin id="1300" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_21/4 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="tmp_57_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="0"/>
<pin id="1305" dir="0" index="1" bw="8" slack="0"/>
<pin id="1306" dir="0" index="2" bw="8" slack="0"/>
<pin id="1307" dir="0" index="3" bw="8" slack="0"/>
<pin id="1308" dir="0" index="4" bw="8" slack="0"/>
<pin id="1309" dir="0" index="5" bw="8" slack="0"/>
<pin id="1310" dir="0" index="6" bw="3" slack="2"/>
<pin id="1311" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="src_kernel_win_0_va_22_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="2"/>
<pin id="1320" dir="0" index="1" bw="8" slack="0"/>
<pin id="1321" dir="0" index="2" bw="8" slack="0"/>
<pin id="1322" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_22/4 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="tmp_58_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="0"/>
<pin id="1327" dir="0" index="1" bw="8" slack="0"/>
<pin id="1328" dir="0" index="2" bw="8" slack="0"/>
<pin id="1329" dir="0" index="3" bw="8" slack="0"/>
<pin id="1330" dir="0" index="4" bw="8" slack="0"/>
<pin id="1331" dir="0" index="5" bw="8" slack="0"/>
<pin id="1332" dir="0" index="6" bw="3" slack="2"/>
<pin id="1333" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="src_kernel_win_0_va_23_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="2"/>
<pin id="1342" dir="0" index="1" bw="8" slack="0"/>
<pin id="1343" dir="0" index="2" bw="8" slack="0"/>
<pin id="1344" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/4 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_59_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="0"/>
<pin id="1349" dir="0" index="1" bw="8" slack="0"/>
<pin id="1350" dir="0" index="2" bw="8" slack="0"/>
<pin id="1351" dir="0" index="3" bw="8" slack="0"/>
<pin id="1352" dir="0" index="4" bw="8" slack="0"/>
<pin id="1353" dir="0" index="5" bw="8" slack="0"/>
<pin id="1354" dir="0" index="6" bw="3" slack="2"/>
<pin id="1355" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="src_kernel_win_0_va_24_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="2"/>
<pin id="1364" dir="0" index="1" bw="8" slack="0"/>
<pin id="1365" dir="0" index="2" bw="8" slack="0"/>
<pin id="1366" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/4 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="src_kernel_win_0_va_36_load_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="8" slack="3"/>
<pin id="1371" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_36/4 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="src_kernel_win_0_va_37_load_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="3"/>
<pin id="1374" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_37/4 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="src_kernel_win_0_va_38_load_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="8" slack="3"/>
<pin id="1377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_38/4 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="src_kernel_win_0_va_39_load_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="3"/>
<pin id="1380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_39/4 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="OP1_V_1_cast_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="0"/>
<pin id="1383" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_cast/4 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="r_V_8_1_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="3" slack="3"/>
<pin id="1387" dir="0" index="1" bw="8" slack="0"/>
<pin id="1388" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1/4 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="OP1_V_1_2_cast_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="8" slack="0"/>
<pin id="1392" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_cast/4 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="OP1_V_1_3_cast_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="8" slack="0"/>
<pin id="1396" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_3_cast/4 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="r_V_8_1_3_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="5" slack="3"/>
<pin id="1400" dir="0" index="1" bw="8" slack="0"/>
<pin id="1401" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1_3/4 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="tmp_350_1_3_cast_cas_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="13" slack="0"/>
<pin id="1405" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_350_1_3_cast_cas/4 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="src_kernel_win_0_va_53_load_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="3"/>
<pin id="1409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_53/4 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="src_kernel_win_0_va_54_load_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="8" slack="3"/>
<pin id="1412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_54/4 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="src_kernel_win_0_va_55_load_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="8" slack="3"/>
<pin id="1415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_55/4 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="StgValue_265_store_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="0"/>
<pin id="1418" dir="0" index="1" bw="8" slack="3"/>
<pin id="1419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_265/4 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="StgValue_266_store_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="8" slack="0"/>
<pin id="1423" dir="0" index="1" bw="8" slack="3"/>
<pin id="1424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_266/4 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="StgValue_267_store_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="8" slack="0"/>
<pin id="1428" dir="0" index="1" bw="8" slack="3"/>
<pin id="1429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_267/4 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="StgValue_268_store_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="8" slack="0"/>
<pin id="1433" dir="0" index="1" bw="8" slack="3"/>
<pin id="1434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_268/4 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="src_kernel_win_0_va_25_load_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="8" slack="4"/>
<pin id="1438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_25/5 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="src_kernel_win_0_va_26_load_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="4"/>
<pin id="1441" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/5 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="src_kernel_win_0_va_27_load_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="8" slack="4"/>
<pin id="1444" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/5 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="src_kernel_win_0_va_28_load_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="8" slack="4"/>
<pin id="1447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/5 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="src_kernel_win_0_va_29_load_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="8" slack="4"/>
<pin id="1450" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/5 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="src_kernel_win_0_va_30_load_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="8" slack="4"/>
<pin id="1453" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/5 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="src_kernel_win_0_va_31_load_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="8" slack="4"/>
<pin id="1456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/5 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="src_kernel_win_0_va_32_load_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="8" slack="4"/>
<pin id="1459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/5 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="src_kernel_win_0_va_40_load_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="8" slack="4"/>
<pin id="1462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_40/5 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="src_kernel_win_0_va_41_load_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="8" slack="4"/>
<pin id="1465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_41/5 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="src_kernel_win_0_va_42_load_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="8" slack="4"/>
<pin id="1468" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_42/5 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="src_kernel_win_0_va_43_load_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="8" slack="4"/>
<pin id="1471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_43/5 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="OP1_V_0_cast_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="0"/>
<pin id="1474" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast/5 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="r_V_8_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="0"/>
<pin id="1478" dir="0" index="1" bw="8" slack="0"/>
<pin id="1479" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8/5 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="tmp_350_0_cast_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="9" slack="0"/>
<pin id="1484" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_350_0_cast/5 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="OP1_V_0_1_cast_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="8" slack="0"/>
<pin id="1488" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_1_cast/5 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="p_Val2_19_0_1_cast_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="12" slack="0"/>
<pin id="1492" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_19_0_1_cast/5 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="OP1_V_0_2_cast_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="8" slack="0"/>
<pin id="1495" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast/5 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="p_Val2_19_0_2_cast_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="13" slack="0"/>
<pin id="1499" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_19_0_2_cast/5 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="OP1_V_0_3_cast_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="8" slack="0"/>
<pin id="1502" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_3_cast/5 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="OP1_V_0_4_cast_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="8" slack="1"/>
<pin id="1506" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_4_cast/5 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="tmp_350_1_cast_cast_s_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="11" slack="1"/>
<pin id="1509" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_350_1_cast_cast_s/5 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="p_shl_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="11" slack="0"/>
<pin id="1512" dir="0" index="1" bw="8" slack="1"/>
<pin id="1513" dir="0" index="2" bw="1" slack="0"/>
<pin id="1514" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="p_shl_cast_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="11" slack="0"/>
<pin id="1519" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="r_V_8_1_1_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="0"/>
<pin id="1523" dir="0" index="1" bw="11" slack="0"/>
<pin id="1524" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8_1_1/5 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="tmp_350_1_1_cast_cas_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="12" slack="0"/>
<pin id="1529" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_350_1_1_cast_cas/5 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="tmp6_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="12" slack="0"/>
<pin id="1533" dir="0" index="1" bw="13" slack="0"/>
<pin id="1534" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="tmp8_cast_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="12" slack="0"/>
<pin id="1539" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp8_cast/5 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="tmp7_cast_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="13" slack="0"/>
<pin id="1542" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/5 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="p_Val2_19_1_1_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="14" slack="0"/>
<pin id="1545" dir="0" index="1" bw="13" slack="0"/>
<pin id="1546" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_19_1_1/5 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="OP1_V_2_4_cast_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="8" slack="1"/>
<pin id="1551" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_4_cast/5 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="OP1_V_3_cast_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="8" slack="0"/>
<pin id="1554" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3_cast/5 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="OP1_V_3_2_cast_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="0"/>
<pin id="1558" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3_2_cast/5 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="r_V_8_3_2_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="5" slack="4"/>
<pin id="1562" dir="0" index="1" bw="8" slack="0"/>
<pin id="1563" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_3_2/5 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="r_V_8_3_3_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="11" slack="0"/>
<pin id="1567" dir="0" index="1" bw="8" slack="0"/>
<pin id="1568" dir="0" index="2" bw="1" slack="0"/>
<pin id="1569" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_8_3_3/5 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="tmp_350_3_cast_cast_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="11" slack="0"/>
<pin id="1575" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_350_3_cast_cast/5 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="OP1_V_3_4_cast_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="8" slack="1"/>
<pin id="1579" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3_4_cast/5 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="OP1_V_4_cast_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="8" slack="0"/>
<pin id="1582" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_4_cast/5 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="OP1_V_4_1_cast_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="8" slack="0"/>
<pin id="1586" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_4_1_cast/5 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="OP1_V_4_2_cast_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="8" slack="0"/>
<pin id="1590" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_4_2_cast/5 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="r_V_8_4_2_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="4" slack="4"/>
<pin id="1594" dir="0" index="1" bw="8" slack="0"/>
<pin id="1595" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_4_2/5 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="OP1_V_4_3_cast_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="8" slack="0"/>
<pin id="1599" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_4_3_cast/5 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="tmp_350_4_4_cast_cas_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="8" slack="1"/>
<pin id="1603" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_350_4_4_cast_cas/5 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="tmp37_cast_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="13" slack="0"/>
<pin id="1606" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp37_cast/5 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="tmp39_cast_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="12" slack="0"/>
<pin id="1609" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp39_cast/5 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="tmp43_cast_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="10" slack="0"/>
<pin id="1612" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp43_cast/5 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="tmp22_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="13" slack="0"/>
<pin id="1615" dir="0" index="1" bw="10" slack="0"/>
<pin id="1616" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/5 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="tmp41_cast_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="13" slack="0"/>
<pin id="1620" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp41_cast/5 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="tmp23_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="12" slack="0"/>
<pin id="1624" dir="0" index="1" bw="13" slack="0"/>
<pin id="1625" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp23/5 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="src_kernel_win_0_va_44_load_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="8" slack="4"/>
<pin id="1630" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_44/5 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="src_kernel_win_0_va_45_load_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="8" slack="4"/>
<pin id="1633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_45/5 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="src_kernel_win_0_va_46_load_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="8" slack="4"/>
<pin id="1636" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_46/5 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="src_kernel_win_0_va_47_load_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="8" slack="4"/>
<pin id="1639" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_47/5 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="src_kernel_win_0_va_48_load_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="8" slack="4"/>
<pin id="1642" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_48/5 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="src_kernel_win_0_va_49_load_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="8" slack="4"/>
<pin id="1645" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_49/5 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="src_kernel_win_0_va_56_load_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="8" slack="4"/>
<pin id="1648" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_56/5 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="src_kernel_win_0_va_57_load_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="8" slack="4"/>
<pin id="1651" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_57/5 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="src_kernel_win_0_va_58_load_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="8" slack="4"/>
<pin id="1654" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_58/5 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="StgValue_354_store_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="8" slack="0"/>
<pin id="1657" dir="0" index="1" bw="8" slack="4"/>
<pin id="1658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_354/5 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="StgValue_355_store_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="8" slack="0"/>
<pin id="1662" dir="0" index="1" bw="8" slack="4"/>
<pin id="1663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_355/5 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="StgValue_356_store_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="8" slack="0"/>
<pin id="1667" dir="0" index="1" bw="8" slack="4"/>
<pin id="1668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_356/5 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="StgValue_357_store_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="8" slack="1"/>
<pin id="1672" dir="0" index="1" bw="8" slack="4"/>
<pin id="1673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_357/5 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="StgValue_358_store_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="8" slack="0"/>
<pin id="1676" dir="0" index="1" bw="8" slack="4"/>
<pin id="1677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_358/5 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="StgValue_359_store_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="8" slack="0"/>
<pin id="1681" dir="0" index="1" bw="8" slack="4"/>
<pin id="1682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_359/5 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="StgValue_360_store_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="8" slack="0"/>
<pin id="1686" dir="0" index="1" bw="8" slack="4"/>
<pin id="1687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_360/5 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="StgValue_361_store_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="8" slack="1"/>
<pin id="1691" dir="0" index="1" bw="8" slack="4"/>
<pin id="1692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_361/5 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="StgValue_362_store_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="8" slack="0"/>
<pin id="1695" dir="0" index="1" bw="8" slack="4"/>
<pin id="1696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_362/5 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="StgValue_363_store_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="8" slack="0"/>
<pin id="1700" dir="0" index="1" bw="8" slack="4"/>
<pin id="1701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_363/5 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="StgValue_364_store_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="8" slack="0"/>
<pin id="1705" dir="0" index="1" bw="8" slack="4"/>
<pin id="1706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_364/5 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="StgValue_365_store_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="8" slack="1"/>
<pin id="1710" dir="0" index="1" bw="8" slack="4"/>
<pin id="1711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_365/5 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="src_kernel_win_0_va_33_load_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="8" slack="5"/>
<pin id="1714" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/6 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="src_kernel_win_0_va_34_load_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="5"/>
<pin id="1717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_34/6 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="src_kernel_win_0_va_35_load_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="8" slack="5"/>
<pin id="1720" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_35/6 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="p_Val2_19_1_1_cast_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="14" slack="1"/>
<pin id="1723" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_19_1_1_cast/6 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="tmp9_cast_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="14" slack="2"/>
<pin id="1726" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp9_cast/6 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="p_Val2_19_1_3_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="14" slack="0"/>
<pin id="1729" dir="0" index="1" bw="14" slack="0"/>
<pin id="1730" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_19_1_3/6 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="OP1_V_1_4_cast_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="8" slack="2"/>
<pin id="1735" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_4_cast/6 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="r_V_8_1_4_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="4" slack="5"/>
<pin id="1738" dir="0" index="1" bw="8" slack="0"/>
<pin id="1739" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1_4/6 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="OP1_V_2_cast_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="8" slack="0"/>
<pin id="1743" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="OP1_V_2_1_cast_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="8" slack="0"/>
<pin id="1747" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_1_cast/6 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="tmp11_cast_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="15" slack="0"/>
<pin id="1751" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/6 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="tmp12_cast_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="12" slack="0"/>
<pin id="1754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_cast/6 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="tmp_60_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="12" slack="0"/>
<pin id="1757" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="p_Val2_19_2_2_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="15" slack="0"/>
<pin id="1760" dir="0" index="1" bw="12" slack="0"/>
<pin id="1761" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_19_2_2/6 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="OP1_V_2_3_cast_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="8" slack="0"/>
<pin id="1766" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_3_cast/6 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="r_V_8_2_3_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="6" slack="5"/>
<pin id="1770" dir="0" index="1" bw="8" slack="0"/>
<pin id="1771" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_2_3/6 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="tmp_61_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="12" slack="0"/>
<pin id="1775" dir="0" index="1" bw="15" slack="0"/>
<pin id="1776" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="OP1_V_3_1_cast_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="8" slack="1"/>
<pin id="1780" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3_1_cast/6 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="tmp35_cast_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="14" slack="0"/>
<pin id="1783" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp35_cast/6 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="tmp14_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="16" slack="0"/>
<pin id="1786" dir="0" index="1" bw="14" slack="0"/>
<pin id="1787" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/6 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="tmp36_cast_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="14" slack="1"/>
<pin id="1792" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp36_cast/6 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="tmp17_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="16" slack="0"/>
<pin id="1795" dir="0" index="1" bw="14" slack="0"/>
<pin id="1796" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/6 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="tmp38_cast_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="14" slack="1"/>
<pin id="1801" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp38_cast/6 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="p_Val2_s_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="16" slack="0"/>
<pin id="1804" dir="0" index="1" bw="14" slack="0"/>
<pin id="1805" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="isneg_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="1" slack="0"/>
<pin id="1810" dir="0" index="1" bw="16" slack="0"/>
<pin id="1811" dir="0" index="2" bw="5" slack="0"/>
<pin id="1812" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/6 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="tmp46_cast_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="14" slack="0"/>
<pin id="1818" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp46_cast/6 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="tmp24_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="15" slack="0"/>
<pin id="1821" dir="0" index="1" bw="14" slack="0"/>
<pin id="1822" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp24/6 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="tmp47_cast_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="14" slack="1"/>
<pin id="1827" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp47_cast/6 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="tmp25_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="15" slack="0"/>
<pin id="1830" dir="0" index="1" bw="14" slack="0"/>
<pin id="1831" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp25/6 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="tmp49_cast_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="14" slack="1"/>
<pin id="1836" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp49_cast/6 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="p_Val2_6_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="15" slack="0"/>
<pin id="1839" dir="0" index="1" bw="14" slack="0"/>
<pin id="1840" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/6 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="newsignbit_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="1" slack="0"/>
<pin id="1845" dir="0" index="1" bw="16" slack="0"/>
<pin id="1846" dir="0" index="2" bw="5" slack="0"/>
<pin id="1847" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/6 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="src_kernel_win_0_va_50_load_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="8" slack="5"/>
<pin id="1853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_50/6 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="src_kernel_win_0_va_51_load_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="8" slack="5"/>
<pin id="1856" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_51/6 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="src_kernel_win_0_va_52_load_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="8" slack="5"/>
<pin id="1859" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_52/6 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="StgValue_410_store_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="8" slack="0"/>
<pin id="1862" dir="0" index="1" bw="8" slack="5"/>
<pin id="1863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_410/6 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="StgValue_411_store_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="8" slack="0"/>
<pin id="1867" dir="0" index="1" bw="8" slack="5"/>
<pin id="1868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_411/6 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="StgValue_412_store_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="8" slack="0"/>
<pin id="1872" dir="0" index="1" bw="8" slack="5"/>
<pin id="1873" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_412/6 "/>
</bind>
</comp>

<comp id="1875" class="1004" name="StgValue_413_store_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="8" slack="2"/>
<pin id="1877" dir="0" index="1" bw="8" slack="5"/>
<pin id="1878" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_413/6 "/>
</bind>
</comp>

<comp id="1879" class="1004" name="tmp_2_i_i_fu_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="1" slack="1"/>
<pin id="1881" dir="0" index="1" bw="1" slack="0"/>
<pin id="1882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i_i/7 "/>
</bind>
</comp>

<comp id="1884" class="1004" name="tmp_26_fu_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="1" slack="1"/>
<pin id="1886" dir="0" index="1" bw="1" slack="0"/>
<pin id="1887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="underflow_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="1"/>
<pin id="1891" dir="0" index="1" bw="1" slack="0"/>
<pin id="1892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/7 "/>
</bind>
</comp>

<comp id="1894" class="1004" name="brmerge_i_i_i_i_fu_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="1" slack="1"/>
<pin id="1896" dir="0" index="1" bw="1" slack="1"/>
<pin id="1897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="underflow_not_i_i_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="1" slack="1"/>
<pin id="1900" dir="0" index="1" bw="1" slack="0"/>
<pin id="1901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not_i_i/7 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="p_Val2_9_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="1" slack="0"/>
<pin id="1905" dir="0" index="1" bw="15" slack="0"/>
<pin id="1906" dir="0" index="2" bw="15" slack="1"/>
<pin id="1907" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="1910" class="1004" name="p_Val2_7_i_i_fu_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="1" slack="0"/>
<pin id="1912" dir="0" index="1" bw="15" slack="0"/>
<pin id="1913" dir="0" index="2" bw="15" slack="1"/>
<pin id="1914" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7_i_i/7 "/>
</bind>
</comp>

<comp id="1917" class="1004" name="tmp_V_fu_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="1" slack="0"/>
<pin id="1919" dir="0" index="1" bw="15" slack="0"/>
<pin id="1920" dir="0" index="2" bw="15" slack="0"/>
<pin id="1921" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/7 "/>
</bind>
</comp>

<comp id="1926" class="1007" name="grp_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="5" slack="3"/>
<pin id="1928" dir="0" index="1" bw="8" slack="0"/>
<pin id="1929" dir="0" index="2" bw="13" slack="0"/>
<pin id="1930" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_1_2/4 tmp_350_1_2_cast_cas/4 tmp9/4 "/>
</bind>
</comp>

<comp id="1933" class="1007" name="grp_fu_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="3" slack="4"/>
<pin id="1935" dir="0" index="1" bw="8" slack="0"/>
<pin id="1936" dir="0" index="2" bw="9" slack="0"/>
<pin id="1937" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_1/5 tmp_350_0_1_cast/5 p_Val2_19_0_1/5 "/>
</bind>
</comp>

<comp id="1941" class="1007" name="grp_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="4" slack="4"/>
<pin id="1943" dir="0" index="1" bw="8" slack="0"/>
<pin id="1944" dir="0" index="2" bw="12" slack="0"/>
<pin id="1945" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_2/5 tmp_350_0_2_cast/5 p_Val2_19_0_2/5 "/>
</bind>
</comp>

<comp id="1949" class="1007" name="grp_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="3" slack="4"/>
<pin id="1951" dir="0" index="1" bw="8" slack="0"/>
<pin id="1952" dir="0" index="2" bw="12" slack="0"/>
<pin id="1953" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_3/5 tmp_350_0_3_cast_cas/5 tmp7/5 "/>
</bind>
</comp>

<comp id="1957" class="1007" name="grp_fu_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="2" slack="4"/>
<pin id="1959" dir="0" index="1" bw="8" slack="0"/>
<pin id="1960" dir="0" index="2" bw="11" slack="0"/>
<pin id="1961" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_4/5 tmp_350_0_4_cast_cas/5 tmp8/5 "/>
</bind>
</comp>

<comp id="1965" class="1007" name="grp_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="5" slack="4"/>
<pin id="1967" dir="0" index="1" bw="8" slack="0"/>
<pin id="1968" dir="0" index="2" bw="13" slack="0"/>
<pin id="1969" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_2_4/5 tmp_350_2_4_cast_cas/5 tmp16/5 "/>
</bind>
</comp>

<comp id="1972" class="1007" name="grp_fu_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="3" slack="4"/>
<pin id="1974" dir="0" index="1" bw="8" slack="0"/>
<pin id="1975" dir="0" index="2" bw="11" slack="0"/>
<pin id="1976" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_3/5 tmp_350_3_cast_cast_s/5 tmp20/5 "/>
</bind>
</comp>

<comp id="1980" class="1007" name="grp_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="4" slack="4"/>
<pin id="1982" dir="0" index="1" bw="8" slack="0"/>
<pin id="1983" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1984" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_3_4/5 tmp19/5 "/>
</bind>
</comp>

<comp id="1987" class="1007" name="grp_fu_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="2" slack="4"/>
<pin id="1989" dir="0" index="1" bw="8" slack="0"/>
<pin id="1990" dir="0" index="2" bw="8" slack="0"/>
<pin id="1991" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_4/5 tmp21/5 "/>
</bind>
</comp>

<comp id="1995" class="1007" name="grp_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="4" slack="4"/>
<pin id="1997" dir="0" index="1" bw="8" slack="0"/>
<pin id="1998" dir="0" index="2" bw="13" slack="0"/>
<pin id="1999" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_4_1/5 tmp_350_4_1_cast_cas/5 tmp15/5 "/>
</bind>
</comp>

<comp id="2003" class="1007" name="grp_fu_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="4" slack="4"/>
<pin id="2005" dir="0" index="1" bw="8" slack="0"/>
<pin id="2006" dir="0" index="2" bw="12" slack="0"/>
<pin id="2007" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_4_3/5 tmp18/5 "/>
</bind>
</comp>

<comp id="2011" class="1007" name="grp_fu_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="5" slack="5"/>
<pin id="2013" dir="0" index="1" bw="8" slack="0"/>
<pin id="2014" dir="0" index="2" bw="12" slack="0"/>
<pin id="2015" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_2/6 tmp12/6 "/>
</bind>
</comp>

<comp id="2020" class="1007" name="grp_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="6" slack="5"/>
<pin id="2022" dir="0" index="1" bw="8" slack="0"/>
<pin id="2023" dir="0" index="2" bw="15" slack="0"/>
<pin id="2024" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_2_1/6 r_V_8_2_1_cast_cast/6 tmp11/6 "/>
</bind>
</comp>

<comp id="2029" class="1007" name="grp_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="5" slack="5"/>
<pin id="2031" dir="0" index="1" bw="8" slack="0"/>
<pin id="2032" dir="0" index="2" bw="14" slack="0"/>
<pin id="2033" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_3_1/6 tmp_350_3_1_cast_cas/6 tmp13/6 "/>
</bind>
</comp>

<comp id="2038" class="1005" name="src_kernel_win_0_va_reg_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="8" slack="4"/>
<pin id="2040" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="2045" class="1005" name="src_kernel_win_0_va_1_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="8" slack="4"/>
<pin id="2047" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="2052" class="1005" name="src_kernel_win_0_va_2_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="8" slack="4"/>
<pin id="2054" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="src_kernel_win_0_va_3_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="8" slack="4"/>
<pin id="2061" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="2065" class="1005" name="src_kernel_win_0_va_4_reg_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="8" slack="4"/>
<pin id="2067" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="2072" class="1005" name="src_kernel_win_0_va_5_reg_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="8" slack="4"/>
<pin id="2074" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="2079" class="1005" name="src_kernel_win_0_va_6_reg_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="8" slack="4"/>
<pin id="2081" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="2086" class="1005" name="src_kernel_win_0_va_7_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="8" slack="4"/>
<pin id="2088" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="2092" class="1005" name="src_kernel_win_0_va_8_reg_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="8" slack="5"/>
<pin id="2094" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="2099" class="1005" name="src_kernel_win_0_va_9_reg_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="8" slack="5"/>
<pin id="2101" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_9 "/>
</bind>
</comp>

<comp id="2105" class="1005" name="src_kernel_win_0_va_10_reg_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="8" slack="5"/>
<pin id="2107" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_10 "/>
</bind>
</comp>

<comp id="2112" class="1005" name="src_kernel_win_0_va_11_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="8" slack="5"/>
<pin id="2114" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_11 "/>
</bind>
</comp>

<comp id="2118" class="1005" name="src_kernel_win_0_va_12_reg_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="8" slack="3"/>
<pin id="2120" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_12 "/>
</bind>
</comp>

<comp id="2125" class="1005" name="src_kernel_win_0_va_13_reg_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="8" slack="3"/>
<pin id="2127" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_13 "/>
</bind>
</comp>

<comp id="2132" class="1005" name="src_kernel_win_0_va_14_reg_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="8" slack="3"/>
<pin id="2134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_14 "/>
</bind>
</comp>

<comp id="2139" class="1005" name="src_kernel_win_0_va_15_reg_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="8" slack="3"/>
<pin id="2141" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_15 "/>
</bind>
</comp>

<comp id="2145" class="1005" name="src_kernel_win_0_va_16_reg_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="8" slack="4"/>
<pin id="2147" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_16 "/>
</bind>
</comp>

<comp id="2152" class="1005" name="src_kernel_win_0_va_17_reg_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="8" slack="4"/>
<pin id="2154" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_17 "/>
</bind>
</comp>

<comp id="2159" class="1005" name="src_kernel_win_0_va_18_reg_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="8" slack="4"/>
<pin id="2161" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="2166" class="1005" name="src_kernel_win_0_va_19_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="8" slack="4"/>
<pin id="2168" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="2172" class="1005" name="right_border_buf_0_s_reg_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="8" slack="3"/>
<pin id="2174" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="2178" class="1005" name="right_border_buf_0_1_reg_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="8" slack="3"/>
<pin id="2180" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="2184" class="1005" name="right_border_buf_0_2_reg_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="8" slack="3"/>
<pin id="2186" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="2190" class="1005" name="right_border_buf_0_3_reg_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="8" slack="3"/>
<pin id="2192" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="2196" class="1005" name="right_border_buf_0_4_reg_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="8" slack="3"/>
<pin id="2198" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="2202" class="1005" name="p_src_cols_V_read_3_reg_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="32" slack="2"/>
<pin id="2204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_3 "/>
</bind>
</comp>

<comp id="2207" class="1005" name="p_src_rows_V_read_3_reg_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="32" slack="1"/>
<pin id="2209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_3 "/>
</bind>
</comp>

<comp id="2218" class="1005" name="tmp_s_reg_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="32" slack="2"/>
<pin id="2220" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2223" class="1005" name="tmp_1_reg_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="32" slack="1"/>
<pin id="2225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2228" class="1005" name="tmp_2_reg_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="32" slack="2"/>
<pin id="2230" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2234" class="1005" name="p_neg397_i_reg_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="32" slack="1"/>
<pin id="2236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_neg397_i "/>
</bind>
</comp>

<comp id="2248" class="1005" name="OP2_V_0_1_cast_reg_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="11" slack="4"/>
<pin id="2250" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_0_1_cast "/>
</bind>
</comp>

<comp id="2253" class="1005" name="OP2_V_0_2_cast_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="12" slack="4"/>
<pin id="2255" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_0_2_cast "/>
</bind>
</comp>

<comp id="2258" class="1005" name="OP2_V_0_3_cast_reg_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="11" slack="4"/>
<pin id="2260" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_0_3_cast "/>
</bind>
</comp>

<comp id="2263" class="1005" name="OP2_V_0_4_cast_reg_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="10" slack="4"/>
<pin id="2265" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_0_4_cast "/>
</bind>
</comp>

<comp id="2268" class="1005" name="OP2_V_1_cast_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="11" slack="3"/>
<pin id="2270" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_1_cast "/>
</bind>
</comp>

<comp id="2273" class="1005" name="OP2_V_1_2_cast_reg_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="13" slack="3"/>
<pin id="2275" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_1_2_cast "/>
</bind>
</comp>

<comp id="2278" class="1005" name="OP2_V_1_3_cast_reg_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="13" slack="3"/>
<pin id="2280" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_1_3_cast "/>
</bind>
</comp>

<comp id="2283" class="1005" name="OP2_V_1_4_cast_reg_2283">
<pin_list>
<pin id="2284" dir="0" index="0" bw="12" slack="5"/>
<pin id="2285" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_1_4_cast "/>
</bind>
</comp>

<comp id="2288" class="1005" name="OP2_V_2_cast_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="12" slack="5"/>
<pin id="2290" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_2_cast "/>
</bind>
</comp>

<comp id="2293" class="1005" name="OP2_V_2_1_cast_reg_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="14" slack="5"/>
<pin id="2295" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_2_1_cast "/>
</bind>
</comp>

<comp id="2298" class="1005" name="OP2_V_2_3_cast_reg_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="14" slack="5"/>
<pin id="2300" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_2_3_cast "/>
</bind>
</comp>

<comp id="2303" class="1005" name="OP2_V_2_4_cast_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="13" slack="4"/>
<pin id="2305" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_2_4_cast "/>
</bind>
</comp>

<comp id="2308" class="1005" name="OP2_V_3_cast_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="11" slack="4"/>
<pin id="2310" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_3_cast "/>
</bind>
</comp>

<comp id="2313" class="1005" name="OP2_V_3_1_cast_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="13" slack="5"/>
<pin id="2315" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_3_1_cast "/>
</bind>
</comp>

<comp id="2318" class="1005" name="OP2_V_3_2_cast_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="13" slack="4"/>
<pin id="2320" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_3_2_cast "/>
</bind>
</comp>

<comp id="2323" class="1005" name="OP2_V_3_4_cast_reg_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="12" slack="4"/>
<pin id="2325" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_3_4_cast "/>
</bind>
</comp>

<comp id="2328" class="1005" name="OP2_V_4_cast_reg_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="10" slack="4"/>
<pin id="2330" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_4_cast "/>
</bind>
</comp>

<comp id="2333" class="1005" name="OP2_V_4_1_cast_reg_2333">
<pin_list>
<pin id="2334" dir="0" index="0" bw="12" slack="4"/>
<pin id="2335" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_4_1_cast "/>
</bind>
</comp>

<comp id="2338" class="1005" name="OP2_V_4_2_cast_reg_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="12" slack="4"/>
<pin id="2340" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_4_2_cast "/>
</bind>
</comp>

<comp id="2343" class="1005" name="OP2_V_4_3_cast_reg_2343">
<pin_list>
<pin id="2344" dir="0" index="0" bw="12" slack="4"/>
<pin id="2345" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_4_3_cast "/>
</bind>
</comp>

<comp id="2348" class="1005" name="exitcond393_i_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="1" slack="1"/>
<pin id="2350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond393_i "/>
</bind>
</comp>

<comp id="2352" class="1005" name="i_V_reg_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="32" slack="0"/>
<pin id="2354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="2357" class="1005" name="tmp_3_reg_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="1" slack="1"/>
<pin id="2359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2361" class="1005" name="tmp_274_not_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="1" slack="1"/>
<pin id="2363" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_274_not "/>
</bind>
</comp>

<comp id="2366" class="1005" name="tmp_4_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="1" slack="1"/>
<pin id="2368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2371" class="1005" name="tmp_7_reg_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="1" slack="1"/>
<pin id="2373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2375" class="1005" name="tmp_304_3_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="1" slack="1"/>
<pin id="2377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_304_3 "/>
</bind>
</comp>

<comp id="2379" class="1005" name="tmp_304_4_reg_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="1" slack="1"/>
<pin id="2381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_304_4 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="tmp_8_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="1" slack="2"/>
<pin id="2385" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2392" class="1005" name="tmp_85_reg_2392">
<pin_list>
<pin id="2393" dir="0" index="0" bw="3" slack="2"/>
<pin id="2394" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="2397" class="1005" name="tmp_86_reg_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="3" slack="2"/>
<pin id="2399" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="2402" class="1005" name="tmp_87_reg_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="3" slack="2"/>
<pin id="2404" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="2407" class="1005" name="tmp_88_reg_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="3" slack="2"/>
<pin id="2409" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="2412" class="1005" name="tmp_89_reg_2412">
<pin_list>
<pin id="2413" dir="0" index="0" bw="3" slack="2"/>
<pin id="2414" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="2417" class="1005" name="exitcond392_i_reg_2417">
<pin_list>
<pin id="2418" dir="0" index="0" bw="1" slack="1"/>
<pin id="2419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond392_i "/>
</bind>
</comp>

<comp id="2421" class="1005" name="j_V_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="32" slack="0"/>
<pin id="2423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="2426" class="1005" name="or_cond_i_i_reg_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="1" slack="1"/>
<pin id="2428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="2430" class="1005" name="brmerge_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="1" slack="1"/>
<pin id="2432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="2439" class="1005" name="k_buf_0_val_5_addr_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="8" slack="1"/>
<pin id="2441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="2445" class="1005" name="tmp_93_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="3" slack="1"/>
<pin id="2447" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="2454" class="1005" name="k_buf_0_val_6_addr_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="8" slack="1"/>
<pin id="2456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_6_addr "/>
</bind>
</comp>

<comp id="2460" class="1005" name="k_buf_0_val_7_addr_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="8" slack="1"/>
<pin id="2462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_7_addr "/>
</bind>
</comp>

<comp id="2466" class="1005" name="k_buf_0_val_8_addr_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="8" slack="1"/>
<pin id="2468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_8_addr "/>
</bind>
</comp>

<comp id="2472" class="1005" name="k_buf_0_val_9_addr_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="8" slack="1"/>
<pin id="2474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_9_addr "/>
</bind>
</comp>

<comp id="2478" class="1005" name="or_cond_i_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="1" slack="1"/>
<pin id="2480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="2482" class="1005" name="src_kernel_win_0_va_20_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="8" slack="1"/>
<pin id="2484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="2488" class="1005" name="src_kernel_win_0_va_21_reg_2488">
<pin_list>
<pin id="2489" dir="0" index="0" bw="8" slack="1"/>
<pin id="2490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="2494" class="1005" name="src_kernel_win_0_va_22_reg_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="8" slack="1"/>
<pin id="2496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="2500" class="1005" name="src_kernel_win_0_va_23_reg_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="8" slack="2"/>
<pin id="2502" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="src_kernel_win_0_va_24_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="8" slack="1"/>
<pin id="2507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="2511" class="1005" name="src_kernel_win_0_va_38_reg_2511">
<pin_list>
<pin id="2512" dir="0" index="0" bw="8" slack="1"/>
<pin id="2513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_38 "/>
</bind>
</comp>

<comp id="2516" class="1005" name="r_V_8_1_reg_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="11" slack="1"/>
<pin id="2518" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8_1 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="tmp9_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="14" slack="2"/>
<pin id="2523" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="src_kernel_win_0_va_31_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="8" slack="1"/>
<pin id="2528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_31 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="p_Val2_19_1_1_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="14" slack="1"/>
<pin id="2533" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19_1_1 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="tmp16_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="14" slack="1"/>
<pin id="2538" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp16 "/>
</bind>
</comp>

<comp id="2542" class="1005" name="tmp23_reg_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="14" slack="1"/>
<pin id="2544" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp23 "/>
</bind>
</comp>

<comp id="2548" class="1005" name="isneg_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="1" slack="1"/>
<pin id="2550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="2555" class="1005" name="p_Val2_6_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="15" slack="1"/>
<pin id="2557" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="2561" class="1005" name="newsignbit_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="1" slack="1"/>
<pin id="2563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="74" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="74" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="74" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="74" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="74" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="64" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="68" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="70" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="62" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="66" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="18" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="68" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="16" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="12" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="10" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="68" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="8" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="2" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="72" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="132" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="4" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="152" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="6" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="94" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="94" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="94" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="460"><net_src comp="94" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="94" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="467" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="406" pin="2"/><net_sink comp="473" pin=4"/></net>

<net id="488"><net_src comp="406" pin="2"/><net_sink comp="461" pin=4"/></net>

<net id="493"><net_src comp="406" pin="2"/><net_sink comp="449" pin=4"/></net>

<net id="498"><net_src comp="406" pin="2"/><net_sink comp="437" pin=4"/></net>

<net id="503"><net_src comp="406" pin="2"/><net_sink comp="425" pin=4"/></net>

<net id="504"><net_src comp="461" pin="3"/><net_sink comp="473" pin=4"/></net>

<net id="505"><net_src comp="449" pin="3"/><net_sink comp="461" pin=4"/></net>

<net id="506"><net_src comp="437" pin="3"/><net_sink comp="449" pin=4"/></net>

<net id="507"><net_src comp="425" pin="3"/><net_sink comp="437" pin=4"/></net>

<net id="511"><net_src comp="54" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="54" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="394" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="82" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="400" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="84" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="394" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="86" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="400" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="388" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="382" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="376" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="370" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="364" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="358" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="352" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="346" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="340" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="334" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="328" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="322" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="316" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="310" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="304" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="298" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="292" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="286" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="280" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="274" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="512" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="512" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="48" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="512" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="100" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="512" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="58" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="512" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="54" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="512" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="48" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="512" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="58" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="512" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="86" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="512" pin="4"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="102" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="685" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="104" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="691" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="100" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="685" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="699" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="102" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="685" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="104" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="729"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="54" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="106" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="512" pin="4"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="102" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="104" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="749"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="100" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="731" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="745" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="102" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="731" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="104" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="775"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="54" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="781"><net_src comp="108" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="512" pin="4"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="102" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="104" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="783" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="100" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="777" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="791" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="102" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="777" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="104" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="821"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="54" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="110" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="512" pin="4"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="102" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="823" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="104" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="841"><net_src comp="829" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="100" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="823" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="843" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="837" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="859"><net_src comp="102" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="823" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="104" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="867"><net_src comp="854" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="54" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="112" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="512" pin="4"/><net_sink comp="869" pin=1"/></net>

<net id="880"><net_src comp="102" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="869" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="104" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="875" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="100" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="869" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="883" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="102" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="869" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="104" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="913"><net_src comp="900" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="54" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="920"><net_src comp="710" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="685" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="724" pin="3"/><net_sink comp="915" pin=2"/></net>

<net id="927"><net_src comp="915" pin="3"/><net_sink comp="923" pin=1"/></net>

<net id="931"><net_src comp="923" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="937"><net_src comp="756" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="731" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="770" pin="3"/><net_sink comp="932" pin=2"/></net>

<net id="944"><net_src comp="932" pin="3"/><net_sink comp="940" pin=1"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="802" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="777" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="816" pin="3"/><net_sink comp="949" pin=2"/></net>

<net id="961"><net_src comp="949" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="965"><net_src comp="957" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="971"><net_src comp="848" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="823" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="862" pin="3"/><net_sink comp="966" pin=2"/></net>

<net id="978"><net_src comp="966" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="974" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="988"><net_src comp="894" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="869" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="908" pin="3"/><net_sink comp="983" pin=2"/></net>

<net id="995"><net_src comp="983" pin="3"/><net_sink comp="991" pin=1"/></net>

<net id="999"><net_src comp="991" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="523" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="523" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="48" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1017"><net_src comp="118" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="523" pin="4"/><net_sink comp="1011" pin=1"/></net>

<net id="1019"><net_src comp="58" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1020"><net_src comp="104" pin="0"/><net_sink comp="1011" pin=3"/></net>

<net id="1025"><net_src comp="1011" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="120" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="106" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="523" pin="4"/><net_sink comp="1027" pin=1"/></net>

<net id="1038"><net_src comp="102" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1040"><net_src comp="104" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1045"><net_src comp="1033" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="100" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1027" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1041" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1063"><net_src comp="102" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="1027" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="104" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1071"><net_src comp="1058" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="54" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1078"><net_src comp="1052" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="1027" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="1066" pin="3"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="1073" pin="3"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="1047" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="1073" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1097"><net_src comp="1091" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1098"><net_src comp="1091" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1099"><net_src comp="1091" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1103"><net_src comp="1081" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1108"><net_src comp="1021" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1133"><net_src comp="128" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1134"><net_src comp="1109" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1135"><net_src comp="130" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1136"><net_src comp="130" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1137"><net_src comp="130" pin="0"/><net_sink comp="1124" pin=4"/></net>

<net id="1138"><net_src comp="130" pin="0"/><net_sink comp="1124" pin=5"/></net>

<net id="1144"><net_src comp="425" pin="3"/><net_sink comp="1139" pin=1"/></net>

<net id="1145"><net_src comp="1124" pin="7"/><net_sink comp="1139" pin=2"/></net>

<net id="1155"><net_src comp="128" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1156"><net_src comp="1121" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1157"><net_src comp="130" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1158"><net_src comp="130" pin="0"/><net_sink comp="1146" pin=3"/></net>

<net id="1159"><net_src comp="130" pin="0"/><net_sink comp="1146" pin=4"/></net>

<net id="1160"><net_src comp="130" pin="0"/><net_sink comp="1146" pin=5"/></net>

<net id="1166"><net_src comp="437" pin="3"/><net_sink comp="1161" pin=1"/></net>

<net id="1167"><net_src comp="1146" pin="7"/><net_sink comp="1161" pin=2"/></net>

<net id="1177"><net_src comp="128" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1178"><net_src comp="1118" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1179"><net_src comp="130" pin="0"/><net_sink comp="1168" pin=2"/></net>

<net id="1180"><net_src comp="130" pin="0"/><net_sink comp="1168" pin=3"/></net>

<net id="1181"><net_src comp="130" pin="0"/><net_sink comp="1168" pin=4"/></net>

<net id="1182"><net_src comp="130" pin="0"/><net_sink comp="1168" pin=5"/></net>

<net id="1188"><net_src comp="449" pin="3"/><net_sink comp="1183" pin=1"/></net>

<net id="1189"><net_src comp="1168" pin="7"/><net_sink comp="1183" pin=2"/></net>

<net id="1199"><net_src comp="128" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1200"><net_src comp="1115" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1201"><net_src comp="130" pin="0"/><net_sink comp="1190" pin=2"/></net>

<net id="1202"><net_src comp="130" pin="0"/><net_sink comp="1190" pin=3"/></net>

<net id="1203"><net_src comp="130" pin="0"/><net_sink comp="1190" pin=4"/></net>

<net id="1204"><net_src comp="130" pin="0"/><net_sink comp="1190" pin=5"/></net>

<net id="1210"><net_src comp="461" pin="3"/><net_sink comp="1205" pin=1"/></net>

<net id="1211"><net_src comp="1190" pin="7"/><net_sink comp="1205" pin=2"/></net>

<net id="1221"><net_src comp="128" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1222"><net_src comp="1112" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1223"><net_src comp="130" pin="0"/><net_sink comp="1212" pin=2"/></net>

<net id="1224"><net_src comp="130" pin="0"/><net_sink comp="1212" pin=3"/></net>

<net id="1225"><net_src comp="130" pin="0"/><net_sink comp="1212" pin=4"/></net>

<net id="1226"><net_src comp="130" pin="0"/><net_sink comp="1212" pin=5"/></net>

<net id="1232"><net_src comp="473" pin="3"/><net_sink comp="1227" pin=1"/></net>

<net id="1233"><net_src comp="1212" pin="7"/><net_sink comp="1227" pin=2"/></net>

<net id="1238"><net_src comp="1161" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1243"><net_src comp="1183" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1248"><net_src comp="1205" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1253"><net_src comp="1227" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1258"><net_src comp="1139" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1268"><net_src comp="128" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1269"><net_src comp="1139" pin="3"/><net_sink comp="1259" pin=1"/></net>

<net id="1270"><net_src comp="1161" pin="3"/><net_sink comp="1259" pin=2"/></net>

<net id="1271"><net_src comp="1183" pin="3"/><net_sink comp="1259" pin=3"/></net>

<net id="1272"><net_src comp="1205" pin="3"/><net_sink comp="1259" pin=4"/></net>

<net id="1273"><net_src comp="1227" pin="3"/><net_sink comp="1259" pin=5"/></net>

<net id="1279"><net_src comp="1259" pin="7"/><net_sink comp="1274" pin=1"/></net>

<net id="1280"><net_src comp="1139" pin="3"/><net_sink comp="1274" pin=2"/></net>

<net id="1290"><net_src comp="128" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1291"><net_src comp="1139" pin="3"/><net_sink comp="1281" pin=1"/></net>

<net id="1292"><net_src comp="1161" pin="3"/><net_sink comp="1281" pin=2"/></net>

<net id="1293"><net_src comp="1183" pin="3"/><net_sink comp="1281" pin=3"/></net>

<net id="1294"><net_src comp="1205" pin="3"/><net_sink comp="1281" pin=4"/></net>

<net id="1295"><net_src comp="1227" pin="3"/><net_sink comp="1281" pin=5"/></net>

<net id="1301"><net_src comp="1281" pin="7"/><net_sink comp="1296" pin=1"/></net>

<net id="1302"><net_src comp="1161" pin="3"/><net_sink comp="1296" pin=2"/></net>

<net id="1312"><net_src comp="128" pin="0"/><net_sink comp="1303" pin=0"/></net>

<net id="1313"><net_src comp="1139" pin="3"/><net_sink comp="1303" pin=1"/></net>

<net id="1314"><net_src comp="1161" pin="3"/><net_sink comp="1303" pin=2"/></net>

<net id="1315"><net_src comp="1183" pin="3"/><net_sink comp="1303" pin=3"/></net>

<net id="1316"><net_src comp="1205" pin="3"/><net_sink comp="1303" pin=4"/></net>

<net id="1317"><net_src comp="1227" pin="3"/><net_sink comp="1303" pin=5"/></net>

<net id="1323"><net_src comp="1303" pin="7"/><net_sink comp="1318" pin=1"/></net>

<net id="1324"><net_src comp="1183" pin="3"/><net_sink comp="1318" pin=2"/></net>

<net id="1334"><net_src comp="128" pin="0"/><net_sink comp="1325" pin=0"/></net>

<net id="1335"><net_src comp="1139" pin="3"/><net_sink comp="1325" pin=1"/></net>

<net id="1336"><net_src comp="1161" pin="3"/><net_sink comp="1325" pin=2"/></net>

<net id="1337"><net_src comp="1183" pin="3"/><net_sink comp="1325" pin=3"/></net>

<net id="1338"><net_src comp="1205" pin="3"/><net_sink comp="1325" pin=4"/></net>

<net id="1339"><net_src comp="1227" pin="3"/><net_sink comp="1325" pin=5"/></net>

<net id="1345"><net_src comp="1325" pin="7"/><net_sink comp="1340" pin=1"/></net>

<net id="1346"><net_src comp="1205" pin="3"/><net_sink comp="1340" pin=2"/></net>

<net id="1356"><net_src comp="128" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1357"><net_src comp="1139" pin="3"/><net_sink comp="1347" pin=1"/></net>

<net id="1358"><net_src comp="1161" pin="3"/><net_sink comp="1347" pin=2"/></net>

<net id="1359"><net_src comp="1183" pin="3"/><net_sink comp="1347" pin=3"/></net>

<net id="1360"><net_src comp="1205" pin="3"/><net_sink comp="1347" pin=4"/></net>

<net id="1361"><net_src comp="1227" pin="3"/><net_sink comp="1347" pin=5"/></net>

<net id="1367"><net_src comp="1347" pin="7"/><net_sink comp="1362" pin=1"/></net>

<net id="1368"><net_src comp="1227" pin="3"/><net_sink comp="1362" pin=2"/></net>

<net id="1384"><net_src comp="1378" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1389"><net_src comp="1381" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1393"><net_src comp="1372" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1397"><net_src comp="1369" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1402"><net_src comp="1394" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1406"><net_src comp="1398" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1420"><net_src comp="1413" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1425"><net_src comp="1410" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1430"><net_src comp="1407" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1435"><net_src comp="1340" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1475"><net_src comp="1469" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1480"><net_src comp="134" pin="0"/><net_sink comp="1476" pin=0"/></net>

<net id="1481"><net_src comp="1472" pin="1"/><net_sink comp="1476" pin=1"/></net>

<net id="1485"><net_src comp="1476" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1489"><net_src comp="1466" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1496"><net_src comp="1463" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1503"><net_src comp="1460" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1515"><net_src comp="136" pin="0"/><net_sink comp="1510" pin=0"/></net>

<net id="1516"><net_src comp="138" pin="0"/><net_sink comp="1510" pin=2"/></net>

<net id="1520"><net_src comp="1510" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1525"><net_src comp="140" pin="0"/><net_sink comp="1521" pin=0"/></net>

<net id="1526"><net_src comp="1517" pin="1"/><net_sink comp="1521" pin=1"/></net>

<net id="1530"><net_src comp="1521" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1535"><net_src comp="1527" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1536"><net_src comp="1497" pin="1"/><net_sink comp="1531" pin=1"/></net>

<net id="1547"><net_src comp="1531" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1548"><net_src comp="1540" pin="1"/><net_sink comp="1543" pin=1"/></net>

<net id="1555"><net_src comp="1457" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1559"><net_src comp="1451" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1564"><net_src comp="1556" pin="1"/><net_sink comp="1560" pin=1"/></net>

<net id="1570"><net_src comp="136" pin="0"/><net_sink comp="1565" pin=0"/></net>

<net id="1571"><net_src comp="1448" pin="1"/><net_sink comp="1565" pin=1"/></net>

<net id="1572"><net_src comp="138" pin="0"/><net_sink comp="1565" pin=2"/></net>

<net id="1576"><net_src comp="1565" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1583"><net_src comp="1445" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1587"><net_src comp="1442" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1591"><net_src comp="1439" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1596"><net_src comp="1588" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="1600"><net_src comp="1436" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="1617"><net_src comp="1610" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="1621"><net_src comp="1613" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1626"><net_src comp="1607" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1627"><net_src comp="1618" pin="1"/><net_sink comp="1622" pin=1"/></net>

<net id="1659"><net_src comp="1652" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="1664"><net_src comp="1649" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1669"><net_src comp="1646" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1678"><net_src comp="1643" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1683"><net_src comp="1640" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="1688"><net_src comp="1637" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="1697"><net_src comp="1634" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="1702"><net_src comp="1631" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="1707"><net_src comp="1628" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1731"><net_src comp="1721" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1732"><net_src comp="1724" pin="1"/><net_sink comp="1727" pin=1"/></net>

<net id="1740"><net_src comp="1733" pin="1"/><net_sink comp="1736" pin=1"/></net>

<net id="1744"><net_src comp="1718" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1748"><net_src comp="1715" pin="1"/><net_sink comp="1745" pin=0"/></net>

<net id="1762"><net_src comp="1749" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1763"><net_src comp="1752" pin="1"/><net_sink comp="1758" pin=1"/></net>

<net id="1767"><net_src comp="1712" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="1772"><net_src comp="1764" pin="1"/><net_sink comp="1768" pin=1"/></net>

<net id="1777"><net_src comp="1755" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="1788"><net_src comp="1758" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1789"><net_src comp="1781" pin="1"/><net_sink comp="1784" pin=1"/></net>

<net id="1797"><net_src comp="1784" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1798"><net_src comp="1790" pin="1"/><net_sink comp="1793" pin=1"/></net>

<net id="1806"><net_src comp="1793" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1807"><net_src comp="1799" pin="1"/><net_sink comp="1802" pin=1"/></net>

<net id="1813"><net_src comp="142" pin="0"/><net_sink comp="1808" pin=0"/></net>

<net id="1814"><net_src comp="1802" pin="2"/><net_sink comp="1808" pin=1"/></net>

<net id="1815"><net_src comp="144" pin="0"/><net_sink comp="1808" pin=2"/></net>

<net id="1823"><net_src comp="1773" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1824"><net_src comp="1816" pin="1"/><net_sink comp="1819" pin=1"/></net>

<net id="1832"><net_src comp="1819" pin="2"/><net_sink comp="1828" pin=0"/></net>

<net id="1833"><net_src comp="1825" pin="1"/><net_sink comp="1828" pin=1"/></net>

<net id="1841"><net_src comp="1828" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1842"><net_src comp="1834" pin="1"/><net_sink comp="1837" pin=1"/></net>

<net id="1848"><net_src comp="142" pin="0"/><net_sink comp="1843" pin=0"/></net>

<net id="1849"><net_src comp="1802" pin="2"/><net_sink comp="1843" pin=1"/></net>

<net id="1850"><net_src comp="146" pin="0"/><net_sink comp="1843" pin=2"/></net>

<net id="1864"><net_src comp="1857" pin="1"/><net_sink comp="1860" pin=0"/></net>

<net id="1869"><net_src comp="1854" pin="1"/><net_sink comp="1865" pin=0"/></net>

<net id="1874"><net_src comp="1851" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1883"><net_src comp="100" pin="0"/><net_sink comp="1879" pin=1"/></net>

<net id="1888"><net_src comp="100" pin="0"/><net_sink comp="1884" pin=1"/></net>

<net id="1893"><net_src comp="1884" pin="2"/><net_sink comp="1889" pin=1"/></net>

<net id="1902"><net_src comp="1879" pin="2"/><net_sink comp="1898" pin=1"/></net>

<net id="1908"><net_src comp="1894" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1909"><net_src comp="148" pin="0"/><net_sink comp="1903" pin=1"/></net>

<net id="1915"><net_src comp="1889" pin="2"/><net_sink comp="1910" pin=0"/></net>

<net id="1916"><net_src comp="150" pin="0"/><net_sink comp="1910" pin=1"/></net>

<net id="1922"><net_src comp="1898" pin="2"/><net_sink comp="1917" pin=0"/></net>

<net id="1923"><net_src comp="1903" pin="3"/><net_sink comp="1917" pin=1"/></net>

<net id="1924"><net_src comp="1910" pin="3"/><net_sink comp="1917" pin=2"/></net>

<net id="1925"><net_src comp="1917" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="1931"><net_src comp="1390" pin="1"/><net_sink comp="1926" pin=1"/></net>

<net id="1932"><net_src comp="1403" pin="1"/><net_sink comp="1926" pin=2"/></net>

<net id="1938"><net_src comp="1486" pin="1"/><net_sink comp="1933" pin=1"/></net>

<net id="1939"><net_src comp="1482" pin="1"/><net_sink comp="1933" pin=2"/></net>

<net id="1940"><net_src comp="1933" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1946"><net_src comp="1493" pin="1"/><net_sink comp="1941" pin=1"/></net>

<net id="1947"><net_src comp="1490" pin="1"/><net_sink comp="1941" pin=2"/></net>

<net id="1948"><net_src comp="1941" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1954"><net_src comp="1500" pin="1"/><net_sink comp="1949" pin=1"/></net>

<net id="1955"><net_src comp="1537" pin="1"/><net_sink comp="1949" pin=2"/></net>

<net id="1956"><net_src comp="1949" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1962"><net_src comp="1504" pin="1"/><net_sink comp="1957" pin=1"/></net>

<net id="1963"><net_src comp="1507" pin="1"/><net_sink comp="1957" pin=2"/></net>

<net id="1964"><net_src comp="1957" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1970"><net_src comp="1549" pin="1"/><net_sink comp="1965" pin=1"/></net>

<net id="1971"><net_src comp="1604" pin="1"/><net_sink comp="1965" pin=2"/></net>

<net id="1977"><net_src comp="1552" pin="1"/><net_sink comp="1972" pin=1"/></net>

<net id="1978"><net_src comp="1573" pin="1"/><net_sink comp="1972" pin=2"/></net>

<net id="1979"><net_src comp="1972" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1985"><net_src comp="1577" pin="1"/><net_sink comp="1980" pin=1"/></net>

<net id="1986"><net_src comp="1980" pin="3"/><net_sink comp="1607" pin=0"/></net>

<net id="1992"><net_src comp="1580" pin="1"/><net_sink comp="1987" pin=1"/></net>

<net id="1993"><net_src comp="1601" pin="1"/><net_sink comp="1987" pin=2"/></net>

<net id="1994"><net_src comp="1987" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="2000"><net_src comp="1584" pin="1"/><net_sink comp="1995" pin=1"/></net>

<net id="2001"><net_src comp="1560" pin="2"/><net_sink comp="1995" pin=2"/></net>

<net id="2002"><net_src comp="1995" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="2008"><net_src comp="1597" pin="1"/><net_sink comp="2003" pin=1"/></net>

<net id="2009"><net_src comp="1592" pin="2"/><net_sink comp="2003" pin=2"/></net>

<net id="2010"><net_src comp="2003" pin="3"/><net_sink comp="1980" pin=1"/></net>

<net id="2016"><net_src comp="1741" pin="1"/><net_sink comp="2011" pin=1"/></net>

<net id="2017"><net_src comp="1736" pin="2"/><net_sink comp="2011" pin=2"/></net>

<net id="2018"><net_src comp="2011" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="2019"><net_src comp="2011" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="2025"><net_src comp="1745" pin="1"/><net_sink comp="2020" pin=1"/></net>

<net id="2026"><net_src comp="1727" pin="2"/><net_sink comp="2020" pin=2"/></net>

<net id="2027"><net_src comp="2020" pin="3"/><net_sink comp="1749" pin=0"/></net>

<net id="2028"><net_src comp="2020" pin="3"/><net_sink comp="1773" pin=1"/></net>

<net id="2034"><net_src comp="1778" pin="1"/><net_sink comp="2029" pin=1"/></net>

<net id="2035"><net_src comp="1768" pin="2"/><net_sink comp="2029" pin=2"/></net>

<net id="2036"><net_src comp="2029" pin="3"/><net_sink comp="1781" pin=0"/></net>

<net id="2037"><net_src comp="2029" pin="3"/><net_sink comp="1816" pin=0"/></net>

<net id="2041"><net_src comp="154" pin="1"/><net_sink comp="2038" pin=0"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="2043"><net_src comp="2038" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="2044"><net_src comp="2038" pin="1"/><net_sink comp="1708" pin=1"/></net>

<net id="2048"><net_src comp="158" pin="1"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="2050"><net_src comp="2045" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="2051"><net_src comp="2045" pin="1"/><net_sink comp="1703" pin=1"/></net>

<net id="2055"><net_src comp="162" pin="1"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="2057"><net_src comp="2052" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="2058"><net_src comp="2052" pin="1"/><net_sink comp="1698" pin=1"/></net>

<net id="2062"><net_src comp="166" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="2064"><net_src comp="2059" pin="1"/><net_sink comp="1693" pin=1"/></net>

<net id="2068"><net_src comp="170" pin="1"/><net_sink comp="2065" pin=0"/></net>

<net id="2069"><net_src comp="2065" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="2070"><net_src comp="2065" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="2071"><net_src comp="2065" pin="1"/><net_sink comp="1689" pin=1"/></net>

<net id="2075"><net_src comp="174" pin="1"/><net_sink comp="2072" pin=0"/></net>

<net id="2076"><net_src comp="2072" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="2077"><net_src comp="2072" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="2078"><net_src comp="2072" pin="1"/><net_sink comp="1684" pin=1"/></net>

<net id="2082"><net_src comp="178" pin="1"/><net_sink comp="2079" pin=0"/></net>

<net id="2083"><net_src comp="2079" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="2084"><net_src comp="2079" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="2085"><net_src comp="2079" pin="1"/><net_sink comp="1679" pin=1"/></net>

<net id="2089"><net_src comp="182" pin="1"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="2091"><net_src comp="2086" pin="1"/><net_sink comp="1674" pin=1"/></net>

<net id="2095"><net_src comp="186" pin="1"/><net_sink comp="2092" pin=0"/></net>

<net id="2096"><net_src comp="2092" pin="1"/><net_sink comp="1712" pin=0"/></net>

<net id="2097"><net_src comp="2092" pin="1"/><net_sink comp="1851" pin=0"/></net>

<net id="2098"><net_src comp="2092" pin="1"/><net_sink comp="1875" pin=1"/></net>

<net id="2102"><net_src comp="190" pin="1"/><net_sink comp="2099" pin=0"/></net>

<net id="2103"><net_src comp="2099" pin="1"/><net_sink comp="1854" pin=0"/></net>

<net id="2104"><net_src comp="2099" pin="1"/><net_sink comp="1870" pin=1"/></net>

<net id="2108"><net_src comp="194" pin="1"/><net_sink comp="2105" pin=0"/></net>

<net id="2109"><net_src comp="2105" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="2110"><net_src comp="2105" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="2111"><net_src comp="2105" pin="1"/><net_sink comp="1865" pin=1"/></net>

<net id="2115"><net_src comp="198" pin="1"/><net_sink comp="2112" pin=0"/></net>

<net id="2116"><net_src comp="2112" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="2117"><net_src comp="2112" pin="1"/><net_sink comp="1860" pin=1"/></net>

<net id="2121"><net_src comp="202" pin="1"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="2123"><net_src comp="2118" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="2124"><net_src comp="2118" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="2128"><net_src comp="206" pin="1"/><net_sink comp="2125" pin=0"/></net>

<net id="2129"><net_src comp="2125" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="2130"><net_src comp="2125" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="2131"><net_src comp="2125" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="2135"><net_src comp="210" pin="1"/><net_sink comp="2132" pin=0"/></net>

<net id="2136"><net_src comp="2132" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="2137"><net_src comp="2132" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="2138"><net_src comp="2132" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="2142"><net_src comp="214" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2143"><net_src comp="2139" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="2144"><net_src comp="2139" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="2148"><net_src comp="218" pin="1"/><net_sink comp="2145" pin=0"/></net>

<net id="2149"><net_src comp="2145" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="2150"><net_src comp="2145" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="2151"><net_src comp="2145" pin="1"/><net_sink comp="1670" pin=1"/></net>

<net id="2155"><net_src comp="222" pin="1"/><net_sink comp="2152" pin=0"/></net>

<net id="2156"><net_src comp="2152" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="2157"><net_src comp="2152" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="2158"><net_src comp="2152" pin="1"/><net_sink comp="1665" pin=1"/></net>

<net id="2162"><net_src comp="226" pin="1"/><net_sink comp="2159" pin=0"/></net>

<net id="2163"><net_src comp="2159" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="2164"><net_src comp="2159" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="2165"><net_src comp="2159" pin="1"/><net_sink comp="1660" pin=1"/></net>

<net id="2169"><net_src comp="230" pin="1"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="2171"><net_src comp="2166" pin="1"/><net_sink comp="1655" pin=1"/></net>

<net id="2175"><net_src comp="234" pin="1"/><net_sink comp="2172" pin=0"/></net>

<net id="2176"><net_src comp="2172" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="2177"><net_src comp="2172" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="2181"><net_src comp="238" pin="1"/><net_sink comp="2178" pin=0"/></net>

<net id="2182"><net_src comp="2178" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="2183"><net_src comp="2178" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="2187"><net_src comp="242" pin="1"/><net_sink comp="2184" pin=0"/></net>

<net id="2188"><net_src comp="2184" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="2189"><net_src comp="2184" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="2193"><net_src comp="246" pin="1"/><net_sink comp="2190" pin=0"/></net>

<net id="2194"><net_src comp="2190" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="2195"><net_src comp="2190" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="2199"><net_src comp="250" pin="1"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="2201"><net_src comp="2196" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="2205"><net_src comp="394" pin="2"/><net_sink comp="2202" pin=0"/></net>

<net id="2206"><net_src comp="2202" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="2210"><net_src comp="400" pin="2"/><net_sink comp="2207" pin=0"/></net>

<net id="2211"><net_src comp="2207" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="2212"><net_src comp="2207" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="2213"><net_src comp="2207" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="2214"><net_src comp="2207" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="2215"><net_src comp="2207" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="2216"><net_src comp="2207" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="2217"><net_src comp="2207" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="2221"><net_src comp="530" pin="2"/><net_sink comp="2218" pin=0"/></net>

<net id="2222"><net_src comp="2218" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="2226"><net_src comp="536" pin="2"/><net_sink comp="2223" pin=0"/></net>

<net id="2227"><net_src comp="2223" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="2231"><net_src comp="542" pin="2"/><net_sink comp="2228" pin=0"/></net>

<net id="2232"><net_src comp="2228" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="2233"><net_src comp="2228" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="2237"><net_src comp="548" pin="2"/><net_sink comp="2234" pin=0"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="2239"><net_src comp="2234" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="2240"><net_src comp="2234" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="2241"><net_src comp="2234" pin="1"/><net_sink comp="862" pin=2"/></net>

<net id="2242"><net_src comp="2234" pin="1"/><net_sink comp="908" pin=2"/></net>

<net id="2243"><net_src comp="2234" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="2244"><net_src comp="2234" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="2245"><net_src comp="2234" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="2246"><net_src comp="2234" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="2247"><net_src comp="2234" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="2251"><net_src comp="554" pin="1"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="1933" pin=0"/></net>

<net id="2256"><net_src comp="558" pin="1"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="1941" pin=0"/></net>

<net id="2261"><net_src comp="562" pin="1"/><net_sink comp="2258" pin=0"/></net>

<net id="2262"><net_src comp="2258" pin="1"/><net_sink comp="1949" pin=0"/></net>

<net id="2266"><net_src comp="566" pin="1"/><net_sink comp="2263" pin=0"/></net>

<net id="2267"><net_src comp="2263" pin="1"/><net_sink comp="1957" pin=0"/></net>

<net id="2271"><net_src comp="570" pin="1"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="2276"><net_src comp="574" pin="1"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="2281"><net_src comp="578" pin="1"/><net_sink comp="2278" pin=0"/></net>

<net id="2282"><net_src comp="2278" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="2286"><net_src comp="582" pin="1"/><net_sink comp="2283" pin=0"/></net>

<net id="2287"><net_src comp="2283" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="2291"><net_src comp="586" pin="1"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="2011" pin=0"/></net>

<net id="2296"><net_src comp="590" pin="1"/><net_sink comp="2293" pin=0"/></net>

<net id="2297"><net_src comp="2293" pin="1"/><net_sink comp="2020" pin=0"/></net>

<net id="2301"><net_src comp="594" pin="1"/><net_sink comp="2298" pin=0"/></net>

<net id="2302"><net_src comp="2298" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="2306"><net_src comp="598" pin="1"/><net_sink comp="2303" pin=0"/></net>

<net id="2307"><net_src comp="2303" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="2311"><net_src comp="602" pin="1"/><net_sink comp="2308" pin=0"/></net>

<net id="2312"><net_src comp="2308" pin="1"/><net_sink comp="1972" pin=0"/></net>

<net id="2316"><net_src comp="606" pin="1"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="2029" pin=0"/></net>

<net id="2321"><net_src comp="610" pin="1"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="2326"><net_src comp="614" pin="1"/><net_sink comp="2323" pin=0"/></net>

<net id="2327"><net_src comp="2323" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="2331"><net_src comp="618" pin="1"/><net_sink comp="2328" pin=0"/></net>

<net id="2332"><net_src comp="2328" pin="1"/><net_sink comp="1987" pin=0"/></net>

<net id="2336"><net_src comp="622" pin="1"/><net_sink comp="2333" pin=0"/></net>

<net id="2337"><net_src comp="2333" pin="1"/><net_sink comp="1995" pin=0"/></net>

<net id="2341"><net_src comp="626" pin="1"/><net_sink comp="2338" pin=0"/></net>

<net id="2342"><net_src comp="2338" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="2346"><net_src comp="630" pin="1"/><net_sink comp="2343" pin=0"/></net>

<net id="2347"><net_src comp="2343" pin="1"/><net_sink comp="2003" pin=0"/></net>

<net id="2351"><net_src comp="634" pin="2"/><net_sink comp="2348" pin=0"/></net>

<net id="2355"><net_src comp="639" pin="2"/><net_sink comp="2352" pin=0"/></net>

<net id="2356"><net_src comp="2352" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="2360"><net_src comp="645" pin="2"/><net_sink comp="2357" pin=0"/></net>

<net id="2364"><net_src comp="650" pin="2"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="2369"><net_src comp="656" pin="2"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="2374"><net_src comp="662" pin="2"/><net_sink comp="2371" pin=0"/></net>

<net id="2378"><net_src comp="668" pin="2"/><net_sink comp="2375" pin=0"/></net>

<net id="2382"><net_src comp="674" pin="2"/><net_sink comp="2379" pin=0"/></net>

<net id="2386"><net_src comp="680" pin="2"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="2388"><net_src comp="2383" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="2389"><net_src comp="2383" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="2390"><net_src comp="2383" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2391"><net_src comp="2383" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="2395"><net_src comp="928" pin="1"/><net_sink comp="2392" pin=0"/></net>

<net id="2396"><net_src comp="2392" pin="1"/><net_sink comp="1259" pin=6"/></net>

<net id="2400"><net_src comp="945" pin="1"/><net_sink comp="2397" pin=0"/></net>

<net id="2401"><net_src comp="2397" pin="1"/><net_sink comp="1281" pin=6"/></net>

<net id="2405"><net_src comp="962" pin="1"/><net_sink comp="2402" pin=0"/></net>

<net id="2406"><net_src comp="2402" pin="1"/><net_sink comp="1303" pin=6"/></net>

<net id="2410"><net_src comp="979" pin="1"/><net_sink comp="2407" pin=0"/></net>

<net id="2411"><net_src comp="2407" pin="1"/><net_sink comp="1325" pin=6"/></net>

<net id="2415"><net_src comp="996" pin="1"/><net_sink comp="2412" pin=0"/></net>

<net id="2416"><net_src comp="2412" pin="1"/><net_sink comp="1347" pin=6"/></net>

<net id="2420"><net_src comp="1000" pin="2"/><net_sink comp="2417" pin=0"/></net>

<net id="2424"><net_src comp="1005" pin="2"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="2429"><net_src comp="1052" pin="2"/><net_sink comp="2426" pin=0"/></net>

<net id="2433"><net_src comp="1086" pin="2"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="2435"><net_src comp="2430" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="2436"><net_src comp="2430" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="2437"><net_src comp="2430" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="2438"><net_src comp="2430" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="2442"><net_src comp="419" pin="3"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="2444"><net_src comp="2439" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="2448"><net_src comp="1100" pin="1"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="1124" pin=6"/></net>

<net id="2450"><net_src comp="2445" pin="1"/><net_sink comp="1146" pin=6"/></net>

<net id="2451"><net_src comp="2445" pin="1"/><net_sink comp="1168" pin=6"/></net>

<net id="2452"><net_src comp="2445" pin="1"/><net_sink comp="1190" pin=6"/></net>

<net id="2453"><net_src comp="2445" pin="1"/><net_sink comp="1212" pin=6"/></net>

<net id="2457"><net_src comp="431" pin="3"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="2459"><net_src comp="2454" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="2463"><net_src comp="443" pin="3"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="2465"><net_src comp="2460" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="2469"><net_src comp="455" pin="3"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="2471"><net_src comp="2466" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="2475"><net_src comp="467" pin="3"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="2477"><net_src comp="2472" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="2481"><net_src comp="1104" pin="2"/><net_sink comp="2478" pin=0"/></net>

<net id="2485"><net_src comp="1274" pin="3"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="2487"><net_src comp="2482" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="2491"><net_src comp="1296" pin="3"/><net_sink comp="2488" pin=0"/></net>

<net id="2492"><net_src comp="2488" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="2493"><net_src comp="2488" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="2497"><net_src comp="1318" pin="3"/><net_sink comp="2494" pin=0"/></net>

<net id="2498"><net_src comp="2494" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="2499"><net_src comp="2494" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="2503"><net_src comp="1340" pin="3"/><net_sink comp="2500" pin=0"/></net>

<net id="2504"><net_src comp="2500" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="2508"><net_src comp="1362" pin="3"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="2510"><net_src comp="2505" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="2514"><net_src comp="1375" pin="1"/><net_sink comp="2511" pin=0"/></net>

<net id="2515"><net_src comp="2511" pin="1"/><net_sink comp="1510" pin=1"/></net>

<net id="2519"><net_src comp="1385" pin="2"/><net_sink comp="2516" pin=0"/></net>

<net id="2520"><net_src comp="2516" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="2524"><net_src comp="1926" pin="3"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="2529"><net_src comp="1454" pin="1"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="2534"><net_src comp="1543" pin="2"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="2539"><net_src comp="1965" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="2541"><net_src comp="2536" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="2545"><net_src comp="1622" pin="2"/><net_sink comp="2542" pin=0"/></net>

<net id="2546"><net_src comp="2542" pin="1"/><net_sink comp="1799" pin=0"/></net>

<net id="2547"><net_src comp="2542" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="2551"><net_src comp="1808" pin="3"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="1879" pin=0"/></net>

<net id="2553"><net_src comp="2548" pin="1"/><net_sink comp="1889" pin=0"/></net>

<net id="2554"><net_src comp="2548" pin="1"/><net_sink comp="1894" pin=0"/></net>

<net id="2558"><net_src comp="1837" pin="2"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="1903" pin=2"/></net>

<net id="2560"><net_src comp="2555" pin="1"/><net_sink comp="1910" pin=2"/></net>

<net id="2564"><net_src comp="1843" pin="3"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="1884" pin=0"/></net>

<net id="2566"><net_src comp="2561" pin="1"/><net_sink comp="1894" pin=1"/></net>

<net id="2567"><net_src comp="2561" pin="1"/><net_sink comp="1898" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V_V | {7 }
 - Input state : 
	Port: Filter2D : p_src_rows_V_read | {1 }
	Port: Filter2D : p_src_cols_V_read | {1 }
	Port: Filter2D : p_src_data_stream_V | {4 }
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_3_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_4_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_3_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_4_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_3_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_4_read | {1 }
	Port: Filter2D : p_kernel_val_3_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_3_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_3_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_3_V_4_read | {1 }
	Port: Filter2D : p_kernel_val_4_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_4_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_4_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_4_V_3_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		exitcond393_i : 1
		i_V : 1
		StgValue_94 : 2
		tmp_3 : 1
		tmp_274_not : 2
		tmp_4 : 1
		tmp_7 : 1
		tmp_304_3 : 1
		tmp_304_4 : 1
		tmp_8 : 1
		tmp_9 : 1
		tmp_75 : 2
		rev : 3
		tmp_11 : 2
		or_cond_i427_i : 3
		tmp_76 : 2
		p_assign_9 : 3
		p_assign_8_1 : 1
		tmp_77 : 2
		rev8 : 3
		tmp_331_1 : 2
		or_cond_i427_i_1 : 3
		tmp_78 : 2
		p_assign_9_1 : 3
		p_assign_8_2 : 1
		tmp_79 : 2
		rev9 : 3
		tmp_331_2 : 2
		or_cond_i427_i_2 : 3
		tmp_80 : 2
		p_assign_9_2 : 3
		p_assign_8_3 : 1
		tmp_81 : 2
		rev10 : 3
		tmp_331_3 : 2
		or_cond_i427_i_3 : 3
		tmp_82 : 2
		p_assign_9_3 : 3
		p_assign_8_4 : 1
		tmp_83 : 2
		rev11 : 3
		tmp_331_4 : 2
		or_cond_i427_i_4 : 3
		tmp_84 : 2
		p_assign_9_4 : 3
		y_2 : 3
		row_assign_s : 4
		tmp_85 : 5
		y_2_1 : 3
		row_assign_14_1 : 4
		tmp_86 : 5
		y_2_2 : 3
		row_assign_14_2 : 4
		tmp_87 : 5
		y_2_3 : 3
		row_assign_14_3 : 4
		tmp_88 : 5
		y_2_4 : 3
		row_assign_14_4 : 4
		tmp_89 : 5
	State 3
		exitcond392_i : 1
		j_V : 1
		StgValue_160 : 2
		tmp_90 : 1
		icmp : 2
		ImagLoc_x : 1
		tmp_91 : 2
		rev12 : 3
		tmp_16 : 2
		or_cond_i_i : 3
		tmp_92 : 2
		p_assign_1 : 3
		x : 3
		col_assign_2 : 4
		brmerge : 3
		tmp_18 : 4
		k_buf_0_val_5_addr : 5
		k_buf_0_val_5_load : 6
		tmp_93 : 5
		k_buf_0_val_6_addr : 5
		k_buf_0_val_6_load : 6
		k_buf_0_val_7_addr : 5
		k_buf_0_val_7_load : 6
		k_buf_0_val_8_addr : 5
		k_buf_0_val_8_load : 6
		k_buf_0_val_9_addr : 5
		k_buf_0_val_9_load : 6
		StgValue_185 : 3
		or_cond_i : 3
		StgValue_193 : 3
	State 4
		tmp_50 : 1
		col_buf_0_val_0_0 : 2
		tmp_51 : 1
		col_buf_0_val_1_0 : 2
		tmp_52 : 1
		col_buf_0_val_2_0 : 2
		tmp_53 : 1
		col_buf_0_val_3_0 : 2
		tmp_54 : 1
		col_buf_0_val_4_0 : 2
		StgValue_227 : 1
		StgValue_228 : 1
		StgValue_229 : 1
		StgValue_230 : 1
		StgValue_233 : 3
		StgValue_234 : 3
		StgValue_235 : 3
		StgValue_236 : 3
		StgValue_237 : 3
		tmp_55 : 3
		src_kernel_win_0_va_20 : 4
		tmp_56 : 3
		src_kernel_win_0_va_21 : 4
		tmp_57 : 3
		src_kernel_win_0_va_22 : 4
		tmp_58 : 3
		src_kernel_win_0_va_23 : 4
		tmp_59 : 3
		src_kernel_win_0_va_24 : 4
		OP1_V_1_cast : 1
		r_V_8_1 : 2
		OP1_V_1_2_cast : 1
		r_V_8_1_2 : 2
		tmp_350_1_2_cast_cas : 3
		OP1_V_1_3_cast : 1
		r_V_8_1_3 : 2
		tmp_350_1_3_cast_cas : 3
		tmp9 : 4
		StgValue_265 : 1
		StgValue_266 : 1
		StgValue_267 : 1
		StgValue_268 : 5
	State 5
		OP1_V_0_cast : 1
		r_V_8 : 2
		tmp_350_0_cast : 3
		OP1_V_0_1_cast : 1
		r_V_8_0_1 : 2
		tmp_350_0_1_cast : 3
		p_Val2_19_0_1 : 4
		p_Val2_19_0_1_cast : 5
		OP1_V_0_2_cast : 1
		r_V_8_0_2 : 2
		tmp_350_0_2_cast : 3
		p_Val2_19_0_2 : 6
		p_Val2_19_0_2_cast : 7
		OP1_V_0_3_cast : 1
		r_V_8_0_3 : 2
		tmp_350_0_3_cast_cas : 3
		r_V_8_0_4 : 1
		tmp_350_0_4_cast_cas : 2
		p_shl_cast : 1
		r_V_8_1_1 : 2
		tmp_350_1_1_cast_cas : 3
		tmp6 : 8
		tmp8 : 3
		tmp8_cast : 4
		tmp7 : 5
		tmp7_cast : 6
		p_Val2_19_1_1 : 9
		r_V_8_2_4 : 1
		tmp_350_2_4_cast_cas : 2
		OP1_V_3_cast : 1
		r_V_8_3 : 2
		tmp_350_3_cast_cast_s : 3
		OP1_V_3_2_cast : 1
		r_V_8_3_2 : 2
		r_V_8_3_3 : 1
		tmp_350_3_cast_cast : 2
		r_V_8_3_4 : 1
		OP1_V_4_cast : 1
		r_V_8_4 : 2
		OP1_V_4_1_cast : 1
		r_V_8_4_1 : 2
		tmp_350_4_1_cast_cas : 3
		OP1_V_4_2_cast : 1
		r_V_8_4_2 : 2
		OP1_V_4_3_cast : 1
		r_V_8_4_3 : 2
		tmp15 : 4
		tmp37_cast : 5
		tmp16 : 6
		tmp18 : 3
		tmp19 : 4
		tmp39_cast : 5
		tmp20 : 4
		tmp21 : 3
		tmp43_cast : 4
		tmp22 : 5
		tmp41_cast : 6
		tmp23 : 7
		StgValue_354 : 1
		StgValue_355 : 1
		StgValue_356 : 1
		StgValue_358 : 1
		StgValue_359 : 1
		StgValue_360 : 1
		StgValue_362 : 1
		StgValue_363 : 1
		StgValue_364 : 1
	State 6
		p_Val2_19_1_3 : 1
		r_V_8_1_4 : 1
		OP1_V_2_cast : 1
		r_V_8_2 : 2
		OP1_V_2_1_cast : 1
		r_V_8_2_1 : 2
		r_V_8_2_1_cast_cast : 3
		tmp11 : 4
		tmp11_cast : 5
		tmp12 : 3
		tmp12_cast : 4
		tmp_60 : 4
		p_Val2_19_2_2 : 6
		OP1_V_2_3_cast : 1
		r_V_8_2_3 : 2
		tmp_61 : 5
		r_V_8_3_1 : 1
		tmp_350_3_1_cast_cas : 2
		tmp13 : 3
		tmp35_cast : 4
		tmp14 : 7
		tmp17 : 8
		p_Val2_s : 9
		isneg : 10
		tmp46_cast : 4
		tmp24 : 6
		tmp25 : 7
		p_Val2_6 : 8
		newsignbit : 10
		StgValue_410 : 1
		StgValue_411 : 1
		StgValue_412 : 1
	State 7
		tmp_V : 1
		StgValue_423 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_530           |    0    |    0    |    39   |
|          |           tmp_1_fu_536           |    0    |    0    |    39   |
|          |           tmp_2_fu_542           |    0    |    0    |    39   |
|          |         p_neg397_i_fu_548        |    0    |    0    |    39   |
|          |            i_V_fu_639            |    0    |    0    |    39   |
|          |           tmp_9_fu_685           |    0    |    0    |    39   |
|          |        p_assign_8_1_fu_731       |    0    |    0    |    39   |
|          |        p_assign_8_2_fu_777       |    0    |    0    |    39   |
|          |        p_assign_8_3_fu_823       |    0    |    0    |    39   |
|          |        p_assign_8_4_fu_869       |    0    |    0    |    39   |
|          |            j_V_fu_1005           |    0    |    0    |    39   |
|          |         ImagLoc_x_fu_1027        |    0    |    0    |    39   |
|    add   |           tmp6_fu_1531           |    0    |    0    |    15   |
|          |       p_Val2_19_1_1_fu_1543      |    0    |    0    |    15   |
|          |           tmp22_fu_1613          |    0    |    0    |    20   |
|          |           tmp23_fu_1622          |    0    |    0    |    20   |
|          |       p_Val2_19_1_3_fu_1727      |    0    |    0    |    21   |
|          |       p_Val2_19_2_2_fu_1758      |    0    |    0    |    15   |
|          |          tmp_61_fu_1773          |    0    |    0    |    15   |
|          |           tmp14_fu_1784          |    0    |    0    |    15   |
|          |           tmp17_fu_1793          |    0    |    0    |    15   |
|          |         p_Val2_s_fu_1802         |    0    |    0    |    15   |
|          |           tmp24_fu_1819          |    0    |    0    |    15   |
|          |           tmp25_fu_1828          |    0    |    0    |    15   |
|          |         p_Val2_6_fu_1837         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_9_fu_724        |    0    |    0    |    32   |
|          |        p_assign_9_1_fu_770       |    0    |    0    |    32   |
|          |        p_assign_9_2_fu_816       |    0    |    0    |    32   |
|          |        p_assign_9_3_fu_862       |    0    |    0    |    32   |
|          |        p_assign_9_4_fu_908       |    0    |    0    |    32   |
|          |            y_2_fu_915            |    0    |    0    |    32   |
|          |           y_2_1_fu_932           |    0    |    0    |    32   |
|          |           y_2_2_fu_949           |    0    |    0    |    32   |
|          |           y_2_3_fu_966           |    0    |    0    |    32   |
|          |           y_2_4_fu_983           |    0    |    0    |    32   |
|          |        p_assign_1_fu_1066        |    0    |    0    |    32   |
|          |             x_fu_1073            |    0    |    0    |    32   |
|  select  |     col_buf_0_val_0_0_fu_1139    |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_1161    |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_1183    |    0    |    0    |    8    |
|          |     col_buf_0_val_3_0_fu_1205    |    0    |    0    |    8    |
|          |     col_buf_0_val_4_0_fu_1227    |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_20_fu_1274  |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_21_fu_1296  |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_22_fu_1318  |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_23_fu_1340  |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_24_fu_1362  |    0    |    0    |    8    |
|          |         p_Val2_9_fu_1903         |    0    |    0    |    15   |
|          |       p_Val2_7_i_i_fu_1910       |    0    |    0    |    15   |
|          |           tmp_V_fu_1917          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_50_fu_1124          |    0    |    13   |    27   |
|          |          tmp_51_fu_1146          |    0    |    13   |    27   |
|          |          tmp_52_fu_1168          |    0    |    13   |    27   |
|          |          tmp_53_fu_1190          |    0    |    13   |    27   |
|    mux   |          tmp_54_fu_1212          |    0    |    13   |    27   |
|          |          tmp_55_fu_1259          |    0    |    13   |    27   |
|          |          tmp_56_fu_1281          |    0    |    13   |    27   |
|          |          tmp_57_fu_1303          |    0    |    13   |    27   |
|          |          tmp_58_fu_1325          |    0    |    13   |    27   |
|          |          tmp_59_fu_1347          |    0    |    13   |    27   |
|----------|----------------------------------|---------|---------|---------|
|          |       exitcond393_i_fu_634       |    0    |    0    |    18   |
|          |           tmp_3_fu_645           |    0    |    0    |    18   |
|          |           tmp_4_fu_656           |    0    |    0    |    18   |
|          |           tmp_7_fu_662           |    0    |    0    |    18   |
|          |         tmp_304_3_fu_668         |    0    |    0    |    18   |
|          |         tmp_304_4_fu_674         |    0    |    0    |    18   |
|          |           tmp_8_fu_680           |    0    |    0    |    18   |
|   icmp   |           tmp_11_fu_705          |    0    |    0    |    18   |
|          |         tmp_331_1_fu_751         |    0    |    0    |    18   |
|          |         tmp_331_2_fu_797         |    0    |    0    |    18   |
|          |         tmp_331_3_fu_843         |    0    |    0    |    18   |
|          |         tmp_331_4_fu_889         |    0    |    0    |    18   |
|          |       exitcond392_i_fu_1000      |    0    |    0    |    18   |
|          |           icmp_fu_1021           |    0    |    0    |    18   |
|          |          tmp_16_fu_1047          |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |        row_assign_s_fu_923       |    0    |    0    |    39   |
|          |      row_assign_14_1_fu_940      |    0    |    0    |    39   |
|          |      row_assign_14_2_fu_957      |    0    |    0    |    39   |
|    sub   |      row_assign_14_3_fu_974      |    0    |    0    |    39   |
|          |      row_assign_14_4_fu_991      |    0    |    0    |    39   |
|          |       col_assign_2_fu_1081       |    0    |    0    |    39   |
|          |           r_V_8_fu_1476          |    0    |    0    |    15   |
|          |         r_V_8_1_1_fu_1521        |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |          r_V_8_1_fu_1385         |    0    |    0    |    41   |
|          |         r_V_8_1_3_fu_1398        |    0    |    0    |    41   |
|    mul   |         r_V_8_3_2_fu_1560        |    0    |    0    |    41   |
|          |         r_V_8_4_2_fu_1592        |    0    |    0    |    41   |
|          |         r_V_8_1_4_fu_1736        |    0    |    0    |    41   |
|          |         r_V_8_2_3_fu_1768        |    0    |    0    |    41   |
|----------|----------------------------------|---------|---------|---------|
|          |        tmp_274_not_fu_650        |    0    |    0    |    2    |
|          |            rev_fu_699            |    0    |    0    |    2    |
|          |            rev8_fu_745           |    0    |    0    |    2    |
|          |            rev9_fu_791           |    0    |    0    |    2    |
|    xor   |           rev10_fu_837           |    0    |    0    |    2    |
|          |           rev11_fu_883           |    0    |    0    |    2    |
|          |           rev12_fu_1041          |    0    |    0    |    2    |
|          |         tmp_2_i_i_fu_1879        |    0    |    0    |    2    |
|          |          tmp_26_fu_1884          |    0    |    0    |    2    |
|          |      brmerge_i_i_i_i_fu_1894     |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i427_i_fu_710      |    0    |    0    |    2    |
|          |      or_cond_i427_i_1_fu_756     |    0    |    0    |    2    |
|          |      or_cond_i427_i_2_fu_802     |    0    |    0    |    2    |
|    and   |      or_cond_i427_i_3_fu_848     |    0    |    0    |    2    |
|          |      or_cond_i427_i_4_fu_894     |    0    |    0    |    2    |
|          |        or_cond_i_i_fu_1052       |    0    |    0    |    2    |
|          |         or_cond_i_fu_1104        |    0    |    0    |    2    |
|          |         underflow_fu_1889        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1926           |    1    |    0    |    0    |
|          |            grp_fu_1933           |    1    |    0    |    0    |
|          |            grp_fu_1941           |    1    |    0    |    0    |
|          |            grp_fu_1949           |    1    |    0    |    0    |
|          |            grp_fu_1957           |    1    |    0    |    0    |
|          |            grp_fu_1965           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1972           |    1    |    0    |    0    |
|          |            grp_fu_1980           |    1    |    0    |    0    |
|          |            grp_fu_1987           |    1    |    0    |    0    |
|          |            grp_fu_1995           |    1    |    0    |    0    |
|          |            grp_fu_2003           |    1    |    0    |    0    |
|          |            grp_fu_2011           |    1    |    0    |    0    |
|          |            grp_fu_2020           |    1    |    0    |    0    |
|          |            grp_fu_2029           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          brmerge_fu_1086         |    0    |    0    |    2    |
|          |     underflow_not_i_i_fu_1898    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_4_V_3_s_read_fu_274 |    0    |    0    |    0    |
|          | p_kernel_val_4_V_2_s_read_fu_280 |    0    |    0    |    0    |
|          | p_kernel_val_4_V_1_s_read_fu_286 |    0    |    0    |    0    |
|          | p_kernel_val_4_V_0_s_read_fu_292 |    0    |    0    |    0    |
|          | p_kernel_val_3_V_4_s_read_fu_298 |    0    |    0    |    0    |
|          | p_kernel_val_3_V_2_s_read_fu_304 |    0    |    0    |    0    |
|          | p_kernel_val_3_V_1_s_read_fu_310 |    0    |    0    |    0    |
|          | p_kernel_val_3_V_0_s_read_fu_316 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_4_s_read_fu_322 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_3_s_read_fu_328 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_1_s_read_fu_334 |    0    |    0    |    0    |
|   read   | p_kernel_val_2_V_0_s_read_fu_340 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_4_s_read_fu_346 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_3_s_read_fu_352 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_358 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_0_s_read_fu_364 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_4_s_read_fu_370 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_3_s_read_fu_376 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_382 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_388 |    0    |    0    |    0    |
|          |  p_src_cols_V_read_3_read_fu_394 |    0    |    0    |    0    |
|          |  p_src_rows_V_read_3_read_fu_400 |    0    |    0    |    0    |
|          |          grp_read_fu_406         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_423_write_fu_412    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       OP2_V_0_1_cast_fu_554      |    0    |    0    |    0    |
|          |       OP2_V_0_2_cast_fu_558      |    0    |    0    |    0    |
|          |       OP2_V_0_3_cast_fu_562      |    0    |    0    |    0    |
|          |       OP2_V_0_4_cast_fu_566      |    0    |    0    |    0    |
|          |        OP2_V_1_cast_fu_570       |    0    |    0    |    0    |
|          |       OP2_V_1_2_cast_fu_574      |    0    |    0    |    0    |
|          |       OP2_V_1_3_cast_fu_578      |    0    |    0    |    0    |
|          |       OP2_V_1_4_cast_fu_582      |    0    |    0    |    0    |
|          |        OP2_V_2_cast_fu_586       |    0    |    0    |    0    |
|          |       OP2_V_2_1_cast_fu_590      |    0    |    0    |    0    |
|          |        OP2_V_3_cast_fu_602       |    0    |    0    |    0    |
|          |       OP2_V_3_1_cast_fu_606      |    0    |    0    |    0    |
|          |        OP2_V_4_cast_fu_618       |    0    |    0    |    0    |
|          |       OP2_V_4_1_cast_fu_622      |    0    |    0    |    0    |
|          |   tmp_350_1_3_cast_cas_fu_1403   |    0    |    0    |    0    |
|          |      tmp_350_0_cast_fu_1482      |    0    |    0    |    0    |
|          |    p_Val2_19_0_1_cast_fu_1490    |    0    |    0    |    0    |
|   sext   |    p_Val2_19_0_2_cast_fu_1497    |    0    |    0    |    0    |
|          |   tmp_350_1_cast_cast_s_fu_1507  |    0    |    0    |    0    |
|          |   tmp_350_1_1_cast_cas_fu_1527   |    0    |    0    |    0    |
|          |         tmp8_cast_fu_1537        |    0    |    0    |    0    |
|          |         tmp7_cast_fu_1540        |    0    |    0    |    0    |
|          |        tmp37_cast_fu_1604        |    0    |    0    |    0    |
|          |        tmp43_cast_fu_1610        |    0    |    0    |    0    |
|          |        tmp41_cast_fu_1618        |    0    |    0    |    0    |
|          |    p_Val2_19_1_1_cast_fu_1721    |    0    |    0    |    0    |
|          |         tmp9_cast_fu_1724        |    0    |    0    |    0    |
|          |        tmp11_cast_fu_1749        |    0    |    0    |    0    |
|          |        tmp12_cast_fu_1752        |    0    |    0    |    0    |
|          |          tmp_60_fu_1755          |    0    |    0    |    0    |
|          |        tmp35_cast_fu_1781        |    0    |    0    |    0    |
|          |        tmp36_cast_fu_1790        |    0    |    0    |    0    |
|          |        tmp38_cast_fu_1799        |    0    |    0    |    0    |
|          |        tmp46_cast_fu_1816        |    0    |    0    |    0    |
|          |        tmp47_cast_fu_1825        |    0    |    0    |    0    |
|          |        tmp49_cast_fu_1834        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       OP2_V_2_3_cast_fu_594      |    0    |    0    |    0    |
|          |       OP2_V_2_4_cast_fu_598      |    0    |    0    |    0    |
|          |       OP2_V_3_2_cast_fu_610      |    0    |    0    |    0    |
|          |       OP2_V_3_4_cast_fu_614      |    0    |    0    |    0    |
|          |       OP2_V_4_2_cast_fu_626      |    0    |    0    |    0    |
|          |       OP2_V_4_3_cast_fu_630      |    0    |    0    |    0    |
|          |          tmp_18_fu_1091          |    0    |    0    |    0    |
|          |       OP1_V_1_cast_fu_1381       |    0    |    0    |    0    |
|          |      OP1_V_1_2_cast_fu_1390      |    0    |    0    |    0    |
|          |      OP1_V_1_3_cast_fu_1394      |    0    |    0    |    0    |
|          |       OP1_V_0_cast_fu_1472       |    0    |    0    |    0    |
|          |      OP1_V_0_1_cast_fu_1486      |    0    |    0    |    0    |
|          |      OP1_V_0_2_cast_fu_1493      |    0    |    0    |    0    |
|          |      OP1_V_0_3_cast_fu_1500      |    0    |    0    |    0    |
|          |      OP1_V_0_4_cast_fu_1504      |    0    |    0    |    0    |
|   zext   |        p_shl_cast_fu_1517        |    0    |    0    |    0    |
|          |      OP1_V_2_4_cast_fu_1549      |    0    |    0    |    0    |
|          |       OP1_V_3_cast_fu_1552       |    0    |    0    |    0    |
|          |      OP1_V_3_2_cast_fu_1556      |    0    |    0    |    0    |
|          |    tmp_350_3_cast_cast_fu_1573   |    0    |    0    |    0    |
|          |      OP1_V_3_4_cast_fu_1577      |    0    |    0    |    0    |
|          |       OP1_V_4_cast_fu_1580       |    0    |    0    |    0    |
|          |      OP1_V_4_1_cast_fu_1584      |    0    |    0    |    0    |
|          |      OP1_V_4_2_cast_fu_1588      |    0    |    0    |    0    |
|          |      OP1_V_4_3_cast_fu_1597      |    0    |    0    |    0    |
|          |   tmp_350_4_4_cast_cas_fu_1601   |    0    |    0    |    0    |
|          |        tmp39_cast_fu_1607        |    0    |    0    |    0    |
|          |      OP1_V_1_4_cast_fu_1733      |    0    |    0    |    0    |
|          |       OP1_V_2_cast_fu_1741       |    0    |    0    |    0    |
|          |      OP1_V_2_1_cast_fu_1745      |    0    |    0    |    0    |
|          |      OP1_V_2_3_cast_fu_1764      |    0    |    0    |    0    |
|          |      OP1_V_3_1_cast_fu_1778      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_75_fu_691          |    0    |    0    |    0    |
|          |           tmp_76_fu_716          |    0    |    0    |    0    |
|          |           tmp_77_fu_737          |    0    |    0    |    0    |
|          |           tmp_78_fu_762          |    0    |    0    |    0    |
|          |           tmp_79_fu_783          |    0    |    0    |    0    |
|          |           tmp_80_fu_808          |    0    |    0    |    0    |
| bitselect|           tmp_81_fu_829          |    0    |    0    |    0    |
|          |           tmp_82_fu_854          |    0    |    0    |    0    |
|          |           tmp_83_fu_875          |    0    |    0    |    0    |
|          |           tmp_84_fu_900          |    0    |    0    |    0    |
|          |          tmp_91_fu_1033          |    0    |    0    |    0    |
|          |          tmp_92_fu_1058          |    0    |    0    |    0    |
|          |           isneg_fu_1808          |    0    |    0    |    0    |
|          |        newsignbit_fu_1843        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_85_fu_928          |    0    |    0    |    0    |
|          |           tmp_86_fu_945          |    0    |    0    |    0    |
|   trunc  |           tmp_87_fu_962          |    0    |    0    |    0    |
|          |           tmp_88_fu_979          |    0    |    0    |    0    |
|          |           tmp_89_fu_996          |    0    |    0    |    0    |
|          |          tmp_93_fu_1100          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|          tmp_90_fu_1011          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           p_shl_fu_1510          |    0    |    0    |    0    |
|          |         r_V_8_3_3_fu_1565        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    14   |   130   |   2281  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_5|    1   |    0   |    0   |
|k_buf_0_val_6|    1   |    0   |    0   |
|k_buf_0_val_7|    1   |    0   |    0   |
|k_buf_0_val_8|    1   |    0   |    0   |
|k_buf_0_val_9|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    5   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    OP2_V_0_1_cast_reg_2248    |   11   |
|    OP2_V_0_2_cast_reg_2253    |   12   |
|    OP2_V_0_3_cast_reg_2258    |   11   |
|    OP2_V_0_4_cast_reg_2263    |   10   |
|    OP2_V_1_2_cast_reg_2273    |   13   |
|    OP2_V_1_3_cast_reg_2278    |   13   |
|    OP2_V_1_4_cast_reg_2283    |   12   |
|     OP2_V_1_cast_reg_2268     |   11   |
|    OP2_V_2_1_cast_reg_2293    |   14   |
|    OP2_V_2_3_cast_reg_2298    |   14   |
|    OP2_V_2_4_cast_reg_2303    |   13   |
|     OP2_V_2_cast_reg_2288     |   12   |
|    OP2_V_3_1_cast_reg_2313    |   13   |
|    OP2_V_3_2_cast_reg_2318    |   13   |
|    OP2_V_3_4_cast_reg_2323    |   12   |
|     OP2_V_3_cast_reg_2308     |   11   |
|    OP2_V_4_1_cast_reg_2333    |   12   |
|    OP2_V_4_2_cast_reg_2338    |   12   |
|    OP2_V_4_3_cast_reg_2343    |   12   |
|     OP2_V_4_cast_reg_2328     |   10   |
|        brmerge_reg_2430       |    1   |
|     exitcond392_i_reg_2417    |    1   |
|     exitcond393_i_reg_2348    |    1   |
|          i_V_reg_2352         |   32   |
|         isneg_reg_2548        |    1   |
|          j_V_reg_2421         |   32   |
|  k_buf_0_val_5_addr_reg_2439  |    8   |
|  k_buf_0_val_6_addr_reg_2454  |    8   |
|  k_buf_0_val_7_addr_reg_2460  |    8   |
|  k_buf_0_val_8_addr_reg_2466  |    8   |
|  k_buf_0_val_9_addr_reg_2472  |    8   |
|      newsignbit_reg_2561      |    1   |
|      or_cond_i_i_reg_2426     |    1   |
|       or_cond_i_reg_2478      |    1   |
|     p_Val2_19_1_1_reg_2531    |   14   |
|       p_Val2_6_reg_2555       |   15   |
|      p_neg397_i_reg_2234      |   32   |
|  p_src_cols_V_read_3_reg_2202 |   32   |
|  p_src_rows_V_read_3_reg_2207 |   32   |
|        r_V_8_1_reg_2516       |   11   |
| right_border_buf_0_1_reg_2178 |    8   |
| right_border_buf_0_2_reg_2184 |    8   |
| right_border_buf_0_3_reg_2190 |    8   |
| right_border_buf_0_4_reg_2196 |    8   |
| right_border_buf_0_s_reg_2172 |    8   |
|src_kernel_win_0_va_10_reg_2105|    8   |
|src_kernel_win_0_va_11_reg_2112|    8   |
|src_kernel_win_0_va_12_reg_2118|    8   |
|src_kernel_win_0_va_13_reg_2125|    8   |
|src_kernel_win_0_va_14_reg_2132|    8   |
|src_kernel_win_0_va_15_reg_2139|    8   |
|src_kernel_win_0_va_16_reg_2145|    8   |
|src_kernel_win_0_va_17_reg_2152|    8   |
|src_kernel_win_0_va_18_reg_2159|    8   |
|src_kernel_win_0_va_19_reg_2166|    8   |
| src_kernel_win_0_va_1_reg_2045|    8   |
|src_kernel_win_0_va_20_reg_2482|    8   |
|src_kernel_win_0_va_21_reg_2488|    8   |
|src_kernel_win_0_va_22_reg_2494|    8   |
|src_kernel_win_0_va_23_reg_2500|    8   |
|src_kernel_win_0_va_24_reg_2505|    8   |
| src_kernel_win_0_va_2_reg_2052|    8   |
|src_kernel_win_0_va_31_reg_2526|    8   |
|src_kernel_win_0_va_38_reg_2511|    8   |
| src_kernel_win_0_va_3_reg_2059|    8   |
| src_kernel_win_0_va_4_reg_2065|    8   |
| src_kernel_win_0_va_5_reg_2072|    8   |
| src_kernel_win_0_va_6_reg_2079|    8   |
| src_kernel_win_0_va_7_reg_2086|    8   |
| src_kernel_win_0_va_8_reg_2092|    8   |
| src_kernel_win_0_va_9_reg_2099|    8   |
|  src_kernel_win_0_va_reg_2038 |    8   |
|         t_V_7_reg_519         |   32   |
|          t_V_reg_508          |   32   |
|         tmp16_reg_2536        |   14   |
|         tmp23_reg_2542        |   14   |
|         tmp9_reg_2521         |   14   |
|         tmp_1_reg_2223        |   32   |
|      tmp_274_not_reg_2361     |    1   |
|         tmp_2_reg_2228        |   32   |
|       tmp_304_3_reg_2375      |    1   |
|       tmp_304_4_reg_2379      |    1   |
|         tmp_3_reg_2357        |    1   |
|         tmp_4_reg_2366        |    1   |
|         tmp_7_reg_2371        |    1   |
|        tmp_85_reg_2392        |    3   |
|        tmp_86_reg_2397        |    3   |
|        tmp_87_reg_2402        |    3   |
|        tmp_88_reg_2407        |    3   |
|        tmp_89_reg_2412        |    3   |
|         tmp_8_reg_2383        |    1   |
|        tmp_93_reg_2445        |    3   |
|         tmp_s_reg_2218        |   32   |
+-------------------------------+--------+
|             Total             |   971  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_425 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_437 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_437 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_449 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_449 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_461 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_461 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_473 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_473 |  p4  |   2  |   8  |   16   ||    9    |
|    grp_fu_1980    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||   9.78  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |    -   |   130  |  2281  |
|   Memory  |    5   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   90   |
|  Register |    -   |    -   |    -   |   971  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   14   |    9   |  1101  |  2371  |
+-----------+--------+--------+--------+--------+--------+
