BCMA_CC_PMU_CTL,VAR_0
b43_phy_lcn_txrx_spur_avoidance_mode,FUNC_0
b43_phy_maskset,FUNC_1
b43_phy_set,FUNC_2
b43_phy_write,FUNC_3
bcma_cc_set32,FUNC_4
bcma_chipco_pll_maskset,FUNC_5
bcma_chipco_pll_write,FUNC_6
b43_phy_lcn_set_channel_tweaks,FUNC_7
dev,VAR_1
channel,VAR_2
cc,VAR_3
