<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>VCVTM (Advanced SIMD) -- AArch32</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">VCVTM (Advanced SIMD)</h2><p id="desc"><p class="aml">Vector Convert floating-point to integer with Round towards -Infinity converts each element in a vector from floating-point to integer using the Round towards -Infinity rounding mode, and places the results in a second vector.</p><p class="aml">The operand vector elements are floating-point numbers.</p><p class="aml">The result vector elements are <ins>integers,</ins><del>32-bit</del> <ins>and the same size as the operand vector elements.</ins><del>integers.</del> Signed and unsigned integers are distinct.</p><p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">NSACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">HCPTR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">FPEXC</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Enabling Advanced SIMD and floating-point support</a>.</p></p><p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p><h3 class="classheading"><a id="a1" name="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Vd</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">op</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td colspan="2"></td><td colspan="2"></td><td colspan="4"></td><td></td><td></td><td class="droppedname" colspan="2">RM</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">64-bit SIMD vector<span class="bitdiff"> (Q == 0)</span></h4><p class="asm-code"><a id="VCVTM_asimd_A1_D" name="VCVTM_asimd_A1_D"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op:size&quot;)">&lt;dt></a>.<a href="#dt2" title="Data type for elements of source vector (field &quot;size&quot;)">&lt;dt2></a> <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd></a>, <a href="#dm" title="64-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Dm></a></p></div><div class="encoding"><h4 class="encoding">128-bit SIMD vector<span class="bitdiff"> (Q == 1)</span></h4><p class="asm-code"><a id="VCVTM_asimd_A1_Q" name="VCVTM_asimd_A1_Q"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op:size&quot;)">&lt;dt></a>.<a href="#dt2" title="Data type for elements of source vector (field &quot;size&quot;)">&lt;dt2></a> <a href="#qd" title="128-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Qd></a>, <a href="#qm" title="128-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Qm></a></p></div><p class="pseudocode">if Q == '1' &amp;&amp; (Vd&lt;0> == '1' || Vm&lt;0> == '1') then UNDEFINED;
if (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) || size IN {'00', '11'} then UNDEFINED;
rounding = <a href="shared_pseudocode.html#impl-shared.FPDecodeRM.1" title="function: FPRounding FPDecodeRM(bits(2) rm)">FPDecodeRM</a>(RM);  unsigned = (op == '1');
case size of
    when '01' esize = 16; elements = 4;
    when '10' esize = 32; elements = 2;
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);  regs = if Q == '0' then 1 else 2;</p><h3 class="classheading"><a id="t1" name="t1"></a>T1</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Vd</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">op</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td colspan="2"></td><td colspan="2"></td><td colspan="4"></td><td></td><td></td><td class="droppedname" colspan="2">RM</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">64-bit SIMD vector<span class="bitdiff"> (Q == 0)</span></h4><p class="asm-code"><a id="VCVTM_asimd_T1_D" name="VCVTM_asimd_T1_D"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op:size&quot;)">&lt;dt></a>.<a href="#dt2" title="Data type for elements of source vector (field &quot;size&quot;)">&lt;dt2></a> <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd></a>, <a href="#dm" title="64-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Dm></a></p></div><div class="encoding"><h4 class="encoding">128-bit SIMD vector<span class="bitdiff"> (Q == 1)</span></h4><p class="asm-code"><a id="VCVTM_asimd_T1_Q" name="VCVTM_asimd_T1_Q"></a>VCVTM{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.<a href="#dt" title="Data type for elements of destination (field &quot;op:size&quot;)">&lt;dt></a>.<a href="#dt2" title="Data type for elements of source vector (field &quot;size&quot;)">&lt;dt2></a> <a href="#qd" title="128-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Qd></a>, <a href="#qm" title="128-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Qm></a></p></div><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() then UNPREDICTABLE;
if Q == '1' &amp;&amp; (Vd&lt;0> == '1' || Vm&lt;0> == '1') then UNDEFINED;
if (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) || size IN {'00', '11'} then UNDEFINED;
rounding = <a href="shared_pseudocode.html#impl-shared.FPDecodeRM.1" title="function: FPRounding FPDecodeRM(bits(2) rm)">FPDecodeRM</a>(RM);  unsigned = (op == '1');
case size of
    when '01' esize = 16; elements = 4;
    when '10' esize = 32; elements = 2;
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);  regs = if Q == '0' then 1 else 2;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">InITBlock()</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q></td><td><a id="q" name="q"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td><a id="dt" name="dt"></a>
        Is the data type for the elements of the destination, 
    encoded in 
    <q>op<ins>:size</ins></q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield"><ins>size</ins></th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>01</ins><del>S32</del></td><td class="symbol"><ins>S16</ins></td></tr><tr><td class="bitfield"><ins>0</ins><del>1</del></td><td class="bitfield"><ins>10</ins><del>U32</del></td><td class="symbol"><ins>S32</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="symbol"><ins>U16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="symbol"><ins>U32</ins></td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt2></td><td><a id="dt2" name="dt2"></a>
        Is the data type for the elements of the source vector, 
    encoded in 
    <q>size</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt2></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Qd></td><td><a id="qd" name="qd"></a><p class="aml">Is the 128-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field as &lt;Qd>*2.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Qm></td><td><a id="qm" name="qm"></a><p class="aml">Is the 128-bit name of the SIMD&amp;FP source register, encoded in the "M:Vm" field as &lt;Qm>*2.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd></td><td><a id="dd" name="dd"></a><p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dm></td><td><a id="dm" name="dm"></a><p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "M:Vm" field.</p></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">EncodingSpecificOperations(); <a href="shared_pseudocode.html#impl-aarch32.CheckAdvSIMDEnabled.0" title="function: CheckAdvSIMDEnabled()">CheckAdvSIMDEnabled</a>();
bits(esize) result;
for r = 0 to regs-1
    for e = 0 to elements-1
        <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[<a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[d+r],e,esize] = <a href="shared_pseudocode.html#impl-shared.FPToFixed.5" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)">FPToFixed</a>(<a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[<a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[m+r],e,esize], 0, unsigned,
                                         <a href="shared_pseudocode.html#impl-aarch32.StandardFPSCRValue.0" title="function: FPCRType StandardFPSCRValue()">StandardFPSCRValue</a>(), rounding);</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v01_06</ins><del>v01_03</del>, pseudocode <ins>v2019-12_rc3_1</ins><del>v2019-09_rc2_1</del>, sve <ins>v2019-12_rc3</ins><del>v2019-09_rc3</del>
      ; Build timestamp: <ins>2019-12-12T17</ins><del>2019-09-30T07</del>:<ins>34</ins><del>40</del>
    </p><p class="copyconf">
      Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>