INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sources_1/new/display_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_manager'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sim_1/new/sim_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_display'
