<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\DDS.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\led_flash.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 12 03:57:22 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>556</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>498</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>215.982(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.370</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_63_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>4.559</td>
</tr>
<tr>
<td>2</td>
<td>0.461</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_61_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>4.459</td>
</tr>
<tr>
<td>3</td>
<td>0.472</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_62_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>4.456</td>
</tr>
<tr>
<td>4</td>
<td>0.557</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_62_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.000</td>
<td>4.379</td>
</tr>
<tr>
<td>5</td>
<td>0.560</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_63_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.000</td>
<td>4.376</td>
</tr>
<tr>
<td>6</td>
<td>0.561</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_59_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>4.359</td>
</tr>
<tr>
<td>7</td>
<td>0.563</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_60_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>4.356</td>
</tr>
<tr>
<td>8</td>
<td>0.648</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_60_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.009</td>
<td>4.279</td>
</tr>
<tr>
<td>9</td>
<td>0.660</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_61_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.000</td>
<td>4.276</td>
</tr>
<tr>
<td>10</td>
<td>0.661</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_57_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>4.259</td>
</tr>
<tr>
<td>11</td>
<td>0.663</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_58_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>4.256</td>
</tr>
<tr>
<td>12</td>
<td>0.748</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_58_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.009</td>
<td>4.179</td>
</tr>
<tr>
<td>13</td>
<td>0.751</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_59_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.009</td>
<td>4.176</td>
</tr>
<tr>
<td>14</td>
<td>0.763</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_56_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>4.156</td>
</tr>
<tr>
<td>15</td>
<td>0.770</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_55_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>4.159</td>
</tr>
<tr>
<td>16</td>
<td>0.848</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_56_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.009</td>
<td>4.079</td>
</tr>
<tr>
<td>17</td>
<td>0.851</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_57_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.009</td>
<td>4.076</td>
</tr>
<tr>
<td>18</td>
<td>0.870</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_53_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>4.059</td>
</tr>
<tr>
<td>19</td>
<td>0.872</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_54_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>4.056</td>
</tr>
<tr>
<td>20</td>
<td>0.951</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_55_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.009</td>
<td>3.976</td>
</tr>
<tr>
<td>21</td>
<td>0.957</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_54_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.000</td>
<td>3.979</td>
</tr>
<tr>
<td>22</td>
<td>0.970</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_51_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>3.959</td>
</tr>
<tr>
<td>23</td>
<td>0.972</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_52_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>3.956</td>
</tr>
<tr>
<td>24</td>
<td>1.057</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_52_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.000</td>
<td>3.879</td>
</tr>
<tr>
<td>25</td>
<td>1.060</td>
<td>u_dds_1/phase_acc_1_s0/Q</td>
<td>u_dds_1/phase_acc_53_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.000</td>
<td>3.876</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.208</td>
<td>u_dds_1/phase_acc_dly_55_s0/Q</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/AD[5]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.223</td>
</tr>
<tr>
<td>2</td>
<td>0.212</td>
<td>u_dds_1/phase_acc_dly_58_s0/Q</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/AD[8]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>0.223</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_0_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.330</td>
<td>u_dds_1/phase_acc_dly_63_s0/Q</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/AD[13]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>0.341</td>
</tr>
<tr>
<td>5</td>
<td>0.349</td>
<td>u_dds_1/phase_acc_dly_62_s0/Q</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/AD[12]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.028</td>
<td>0.356</td>
</tr>
<tr>
<td>6</td>
<td>0.360</td>
<td>u_dds_1/phase_acc_59_s0/Q</td>
<td>u_dds_1/phase_acc_dly_59_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.373</td>
</tr>
<tr>
<td>7</td>
<td>0.360</td>
<td>u_dds_2/phase_acc_dly_60_s0/Q</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/AD[10]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.381</td>
</tr>
<tr>
<td>8</td>
<td>0.360</td>
<td>u_dds_2/phase_acc_dly_58_s0/Q</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/AD[8]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.381</td>
</tr>
<tr>
<td>9</td>
<td>0.364</td>
<td>u_dds_2/phase_acc_dly_62_s0/Q</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/AD[12]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.381</td>
</tr>
<tr>
<td>10</td>
<td>0.371</td>
<td>u_dds_1/phase_acc_60_s0/Q</td>
<td>u_dds_1/phase_acc_dly_60_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.388</td>
</tr>
<tr>
<td>11</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_4_s0/Q</td>
<td>u_dds_2/phase_acc_4_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>12</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_8_s0/Q</td>
<td>u_dds_2/phase_acc_8_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>13</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_10_s0/Q</td>
<td>u_dds_2/phase_acc_10_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>14</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_14_s0/Q</td>
<td>u_dds_2/phase_acc_14_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>15</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_16_s0/Q</td>
<td>u_dds_2/phase_acc_16_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>16</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_20_s0/Q</td>
<td>u_dds_2/phase_acc_20_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>17</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_22_s0/Q</td>
<td>u_dds_2/phase_acc_22_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>18</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_26_s0/Q</td>
<td>u_dds_2/phase_acc_26_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>19</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_28_s0/Q</td>
<td>u_dds_2/phase_acc_28_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>20</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_32_s0/Q</td>
<td>u_dds_2/phase_acc_32_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>21</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_34_s0/Q</td>
<td>u_dds_2/phase_acc_34_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>22</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_38_s0/Q</td>
<td>u_dds_2/phase_acc_38_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>23</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_40_s0/Q</td>
<td>u_dds_2/phase_acc_40_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>24</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_44_s0/Q</td>
<td>u_dds_2/phase_acc_44_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>25</td>
<td>0.391</td>
<td>u_dds_2/phase_acc_46_s0/Q</td>
<td>u_dds_2/phase_acc_46_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.265</td>
<td>1.265</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.266</td>
<td>1.266</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.276</td>
<td>1.276</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>0.277</td>
<td>1.277</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>1.006</td>
<td>1.256</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_1/phase_acc_43_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.006</td>
<td>1.256</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_1/phase_acc_19_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.006</td>
<td>1.256</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_1/phase_acc_23_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.006</td>
<td>1.256</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_1/phase_acc_21_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.006</td>
<td>1.256</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_1/phase_acc_20_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.006</td>
<td>1.256</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_1/phase_acc_22_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>6.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][B]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>6.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>6.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][A]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>6.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>6.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][B]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[2][A]</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>6.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n11_s/COUT</td>
</tr>
<tr>
<td>6.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[2][B]</td>
<td>u_dds_2/n10_s/CIN</td>
</tr>
<tr>
<td>6.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n10_s/COUT</td>
</tr>
<tr>
<td>6.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[0][A]</td>
<td>u_dds_2/n9_s/CIN</td>
</tr>
<tr>
<td>6.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n9_s/COUT</td>
</tr>
<tr>
<td>6.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[0][B]</td>
<td>u_dds_2/n8_s/CIN</td>
</tr>
<tr>
<td>7.204</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n8_s/SUM</td>
</tr>
<tr>
<td>7.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[0][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[0][B]</td>
<td>u_dds_2/phase_acc_63_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C72[0][B]</td>
<td>u_dds_2/phase_acc_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 83.109%; route: 0.387, 8.500%; tC2Q: 0.382, 8.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>6.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][B]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>6.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>6.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][A]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>6.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>6.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][B]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[2][A]</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>6.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n11_s/COUT</td>
</tr>
<tr>
<td>6.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[2][B]</td>
<td>u_dds_2/n10_s/CIN</td>
</tr>
<tr>
<td>7.104</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n10_s/SUM</td>
</tr>
<tr>
<td>7.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][B]</td>
<td>u_dds_2/phase_acc_61_s0/CLK</td>
</tr>
<tr>
<td>7.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C71[2][B]</td>
<td>u_dds_2/phase_acc_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.689, 82.731%; route: 0.387, 8.691%; tC2Q: 0.382, 8.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>6.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][B]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>6.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>6.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][A]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>6.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>6.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][B]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[2][A]</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>6.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n11_s/COUT</td>
</tr>
<tr>
<td>6.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[2][B]</td>
<td>u_dds_2/n10_s/CIN</td>
</tr>
<tr>
<td>6.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n10_s/COUT</td>
</tr>
<tr>
<td>6.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[0][A]</td>
<td>u_dds_2/n9_s/CIN</td>
</tr>
<tr>
<td>7.101</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n9_s/SUM</td>
</tr>
<tr>
<td>7.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[0][A]</td>
<td>u_dds_2/phase_acc_62_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C72[0][A]</td>
<td>u_dds_2/phase_acc_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.686, 82.721%; route: 0.387, 8.696%; tC2Q: 0.382, 8.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>6.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>6.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>6.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[0][A]</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>6.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n10_s/COUT</td>
</tr>
<tr>
<td>6.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[0][B]</td>
<td>u_dds_1/n9_s/CIN</td>
</tr>
<tr>
<td>7.019</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n9_s/SUM</td>
</tr>
<tr>
<td>7.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][B]</td>
<td>u_dds_1/phase_acc_62_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C72[0][B]</td>
<td>u_dds_1/phase_acc_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.859, 88.124%; route: 0.137, 3.140%; tC2Q: 0.382, 8.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>6.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>6.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>6.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[0][A]</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>6.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n10_s/COUT</td>
</tr>
<tr>
<td>6.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[0][B]</td>
<td>u_dds_1/n9_s/CIN</td>
</tr>
<tr>
<td>6.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n9_s/COUT</td>
</tr>
<tr>
<td>6.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[1][A]</td>
<td>u_dds_1/n8_s/CIN</td>
</tr>
<tr>
<td>7.016</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n8_s/SUM</td>
</tr>
<tr>
<td>7.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C72[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C72[1][A]</td>
<td>u_dds_1/phase_acc_63_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C72[1][A]</td>
<td>u_dds_1/phase_acc_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 88.118%; route: 0.137, 3.142%; tC2Q: 0.382, 8.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>6.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][B]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>6.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>6.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][A]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>6.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>6.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][B]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>7.004</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/SUM</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][B]</td>
<td>u_dds_2/phase_acc_59_s0/CLK</td>
</tr>
<tr>
<td>7.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C71[1][B]</td>
<td>u_dds_2/phase_acc_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.589, 82.334%; route: 0.387, 8.890%; tC2Q: 0.382, 8.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>6.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][B]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>6.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>6.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][A]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>6.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>6.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][B]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>6.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[2][A]</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>7.001</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n11_s/SUM</td>
</tr>
<tr>
<td>7.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[2][A]</td>
<td>u_dds_2/phase_acc_60_s0/CLK</td>
</tr>
<tr>
<td>7.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C71[2][A]</td>
<td>u_dds_2/phase_acc_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.586, 82.324%; route: 0.387, 8.895%; tC2Q: 0.382, 8.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>6.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>6.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>6.919</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/SUM</td>
</tr>
<tr>
<td>6.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][B]</td>
<td>u_dds_1/phase_acc_60_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C71[2][B]</td>
<td>u_dds_1/phase_acc_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.759, 87.847%; route: 0.137, 3.214%; tC2Q: 0.382, 8.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>6.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>6.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>6.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>6.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[0][A]</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>6.916</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n10_s/SUM</td>
</tr>
<tr>
<td>6.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][A]</td>
<td>u_dds_1/phase_acc_61_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C72[0][A]</td>
<td>u_dds_1/phase_acc_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.756, 87.840%; route: 0.137, 3.215%; tC2Q: 0.382, 8.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>6.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][B]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>6.904</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/SUM</td>
</tr>
<tr>
<td>6.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][B]</td>
<td>u_dds_2/phase_acc_57_s0/CLK</td>
</tr>
<tr>
<td>7.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C71[0][B]</td>
<td>u_dds_2/phase_acc_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.489, 81.920%; route: 0.387, 9.099%; tC2Q: 0.382, 8.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_58_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>6.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][B]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>6.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>6.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[1][A]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/SUM</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_58_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td>u_dds_2/phase_acc_58_s0/CLK</td>
</tr>
<tr>
<td>7.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C71[1][A]</td>
<td>u_dds_2/phase_acc_58_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.486, 81.909%; route: 0.387, 9.104%; tC2Q: 0.382, 8.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_58_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.819</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/SUM</td>
</tr>
<tr>
<td>6.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_58_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][B]</td>
<td>u_dds_1/phase_acc_58_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C71[1][B]</td>
<td>u_dds_1/phase_acc_58_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.659, 87.556%; route: 0.137, 3.290%; tC2Q: 0.382, 9.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>6.816</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/SUM</td>
</tr>
<tr>
<td>6.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][A]</td>
<td>u_dds_1/phase_acc_59_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C71[2][A]</td>
<td>u_dds_1/phase_acc_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.656, 87.549%; route: 0.137, 3.292%; tC2Q: 0.382, 9.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>6.801</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/SUM</td>
</tr>
<tr>
<td>6.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/phase_acc_56_s0/CLK</td>
</tr>
<tr>
<td>7.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C71[0][A]</td>
<td>u_dds_2/phase_acc_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.386, 81.474%; route: 0.387, 9.323%; tC2Q: 0.382, 9.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>6.804</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/SUM</td>
</tr>
<tr>
<td>6.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/phase_acc_55_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C70[2][B]</td>
<td>u_dds_2/phase_acc_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.389, 81.485%; route: 0.387, 9.318%; tC2Q: 0.382, 9.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.719</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/SUM</td>
</tr>
<tr>
<td>6.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/phase_acc_56_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/phase_acc_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 87.251%; route: 0.137, 3.371%; tC2Q: 0.382, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.716</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/SUM</td>
</tr>
<tr>
<td>6.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][A]</td>
<td>u_dds_1/phase_acc_57_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C71[1][A]</td>
<td>u_dds_1/phase_acc_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 87.243%; route: 0.137, 3.373%; tC2Q: 0.382, 9.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_53_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/SUM</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_53_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/phase_acc_53_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/phase_acc_53_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.289, 81.029%; route: 0.387, 9.547%; tC2Q: 0.382, 9.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][B]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>6.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>6.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>6.701</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/SUM</td>
</tr>
<tr>
<td>6.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/phase_acc_54_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C70[2][A]</td>
<td>u_dds_2/phase_acc_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.286, 81.017%; route: 0.387, 9.553%; tC2Q: 0.382, 9.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.616</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/SUM</td>
</tr>
<tr>
<td>6.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/phase_acc_55_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C71[0][A]</td>
<td>u_dds_1/phase_acc_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.456, 86.922%; route: 0.137, 3.458%; tC2Q: 0.382, 9.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.619</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/SUM</td>
</tr>
<tr>
<td>6.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/phase_acc_54_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C70[2][B]</td>
<td>u_dds_1/phase_acc_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.459, 86.931%; route: 0.137, 3.456%; tC2Q: 0.382, 9.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/SUM</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_51_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/phase_acc_51_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/phase_acc_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.189, 80.549%; route: 0.387, 9.788%; tC2Q: 0.382, 9.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.415</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>3.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>3.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>3.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>4.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>4.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>4.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>4.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>4.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>4.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>4.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>4.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>4.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>4.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>4.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>4.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>4.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>4.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>5.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>5.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>5.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>5.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>5.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][A]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>5.607</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>5.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[2][B]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>5.657</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>5.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>5.707</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>5.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[0][B]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>5.757</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>5.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>5.807</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>5.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[1][B]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>5.857</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>5.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][A]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>5.907</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C68[2][B]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[0][B]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>6.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>6.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>6.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[1][B]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>6.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>6.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][A]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>6.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>6.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C69[2][B]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][A]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>6.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[0][B]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>6.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/SUM</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/phase_acc_52_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C70[1][A]</td>
<td>u_dds_2/phase_acc_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 80.537%; route: 0.387, 9.795%; tC2Q: 0.382, 9.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.519</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/SUM</td>
</tr>
<tr>
<td>6.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/phase_acc_52_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/phase_acc_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 86.594%; route: 0.137, 3.545%; tC2Q: 0.382, 9.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_53_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>3.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_1_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_1/n70_s/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>3.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>3.772</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>3.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>3.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>3.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>3.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>3.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>3.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>3.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>4.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>4.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>4.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>4.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>4.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][B]</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][A]</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>4.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[1][B]</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>4.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][A]</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>4.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>4.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[2][B]</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][A]</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[0][B]</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>4.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>4.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][A]</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>4.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[1][B]</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>4.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][A]</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>4.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C65[2][B]</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][A]</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[0][B]</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][A]</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[1][B]</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>5.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>5.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][A]</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>5.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C66[2][B]</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>5.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>5.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][A]</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>5.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>5.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][A]</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[1][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>5.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>5.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C67[2][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[0][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[1][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>5.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>5.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C68[2][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>5.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C68[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>5.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>5.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>5.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[0][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>5.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>5.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>5.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>5.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[1][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C69[2][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C69[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[0][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[1][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.516</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/SUM</td>
</tr>
<tr>
<td>6.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_53_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/phase_acc_53_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C70[2][A]</td>
<td>u_dds_1/phase_acc_53_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.356, 86.585%; route: 0.137, 3.547%; tC2Q: 0.382, 9.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[3][A]</td>
<td>u_dds_1/phase_acc_dly_55_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C63[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_55_s0/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.082, 36.771%; tC2Q: 0.141, 63.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[3][A]</td>
<td>u_dds_1/phase_acc_dly_58_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C62[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_58_s0/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.082, 36.771%; tC2Q: 0.141, 63.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/n71_s2/I0</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n71_s2/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[3][A]</td>
<td>u_dds_1/phase_acc_dly_63_s0/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C64[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_63_s0/Q</td>
</tr>
<tr>
<td>1.739</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_62_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[3][A]</td>
<td>u_dds_1/phase_acc_dly_62_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C65[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_62_s0/Q</td>
</tr>
<tr>
<td>1.758</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.212, 59.551%; tC2Q: 0.144, 40.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_59_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_dly_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][A]</td>
<td>u_dds_1/phase_acc_59_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_59_s0/Q</td>
</tr>
<tr>
<td>1.767</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[3][A]</td>
<td>u_dds_1/phase_acc_dly_59_s0/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C71[3][A]</td>
<td>u_dds_1/phase_acc_dly_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 61.394%; tC2Q: 0.144, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C56[1][B]</td>
<td>u_dds_2/phase_acc_dly_60_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C56[1][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_60_s0/Q</td>
</tr>
<tr>
<td>1.777</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.382</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.237, 62.205%; tC2Q: 0.144, 37.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C56[0][B]</td>
<td>u_dds_2/phase_acc_dly_58_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C56[0][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_58_s0/Q</td>
</tr>
<tr>
<td>1.777</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.382</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.237, 62.205%; tC2Q: 0.144, 37.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_62_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C57[0][B]</td>
<td>u_dds_2/phase_acc_dly_62_s0/CLK</td>
</tr>
<tr>
<td>1.544</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C57[0][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_62_s0/Q</td>
</tr>
<tr>
<td>1.781</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.382</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.237, 62.205%; tC2Q: 0.144, 37.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_dly_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][B]</td>
<td>u_dds_1/phase_acc_60_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_60_s0/Q</td>
</tr>
<tr>
<td>1.782</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C70[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C70[3][A]</td>
<td>u_dds_1/phase_acc_dly_60_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C70[3][A]</td>
<td>u_dds_1/phase_acc_dly_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 62.887%; tC2Q: 0.144, 37.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/phase_acc_4_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_4_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/n67_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n67_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/phase_acc_4_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C62[1][A]</td>
<td>u_dds_2/phase_acc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/phase_acc_8_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_8_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/n63_s/I1</td>
</tr>
<tr>
<td>1.796</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n63_s/SUM</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/phase_acc_8_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C63[0][A]</td>
<td>u_dds_2/phase_acc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/phase_acc_10_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_10_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/n61_s/I1</td>
</tr>
<tr>
<td>1.796</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n61_s/SUM</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/phase_acc_10_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C63[1][A]</td>
<td>u_dds_2/phase_acc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/phase_acc_14_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_14_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/n57_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n57_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/phase_acc_14_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C64[0][A]</td>
<td>u_dds_2/phase_acc_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/phase_acc_16_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_16_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/n55_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n55_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/phase_acc_16_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C64[1][A]</td>
<td>u_dds_2/phase_acc_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/phase_acc_20_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_20_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/n51_s/I1</td>
</tr>
<tr>
<td>1.804</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n51_s/SUM</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/phase_acc_20_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C65[0][A]</td>
<td>u_dds_2/phase_acc_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/phase_acc_22_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_22_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/n49_s/I1</td>
</tr>
<tr>
<td>1.804</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n49_s/SUM</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/phase_acc_22_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>u_dds_2/phase_acc_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/phase_acc_26_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_26_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/n45_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n45_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/phase_acc_26_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C66[0][A]</td>
<td>u_dds_2/phase_acc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/phase_acc_28_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_28_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/n43_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n43_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/phase_acc_28_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C66[1][A]</td>
<td>u_dds_2/phase_acc_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/phase_acc_32_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_32_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/n39_s/I1</td>
</tr>
<tr>
<td>1.796</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n39_s/SUM</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/phase_acc_32_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C67[0][A]</td>
<td>u_dds_2/phase_acc_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/phase_acc_34_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_34_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/n37_s/I1</td>
</tr>
<tr>
<td>1.796</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/SUM</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/phase_acc_34_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C67[1][A]</td>
<td>u_dds_2/phase_acc_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/phase_acc_38_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_38_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/n33_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/phase_acc_38_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C68[0][A]</td>
<td>u_dds_2/phase_acc_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/phase_acc_40_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_40_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/n31_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/phase_acc_40_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C68[1][A]</td>
<td>u_dds_2/phase_acc_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_44_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/phase_acc_44_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_44_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/n27_s/I1</td>
</tr>
<tr>
<td>1.804</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/SUM</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/phase_acc_44_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C69[0][A]</td>
<td>u_dds_2/phase_acc_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/phase_acc_46_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_46_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/n25_s/I1</td>
</tr>
<tr>
<td>1.804</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/SUM</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/phase_acc_46_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C69[1][A]</td>
<td>u_dds_2/phase_acc_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.116</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.382</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.620</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.887</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.098</td>
<td>1.916</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.601</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.878</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_1/phase_acc_43_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.146</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_1/phase_acc_43_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_1/phase_acc_43_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_1/phase_acc_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.146</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_1/phase_acc_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_1/phase_acc_19_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_1/phase_acc_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.146</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_1/phase_acc_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_1/phase_acc_23_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_1/phase_acc_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.146</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_1/phase_acc_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_1/phase_acc_21_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_1/phase_acc_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.146</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_1/phase_acc_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_1/phase_acc_20_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_1/phase_acc_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.146</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_1/phase_acc_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_1/phase_acc_22_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>150</td>
<td>clkout0</td>
<td>0.370</td>
<td>1.967</td>
</tr>
<tr>
<td>3</td>
<td>phase_acc[0]</td>
<td>0.370</td>
<td>0.387</td>
</tr>
<tr>
<td>2</td>
<td>phase_acc_0[54]</td>
<td>3.225</td>
<td>0.902</td>
</tr>
<tr>
<td>2</td>
<td>phase_acc_0[55]</td>
<td>3.275</td>
<td>0.902</td>
</tr>
<tr>
<td>2</td>
<td>phase_acc_0[56]</td>
<td>3.351</td>
<td>1.210</td>
</tr>
<tr>
<td>2</td>
<td>phase_acc_0[57]</td>
<td>3.384</td>
<td>1.055</td>
</tr>
<tr>
<td>2</td>
<td>phase_acc_0[58]</td>
<td>3.378</td>
<td>1.185</td>
</tr>
<tr>
<td>2</td>
<td>phase_acc_0[62]</td>
<td>3.523</td>
<td>1.040</td>
</tr>
<tr>
<td>2</td>
<td>phase_acc_0[63]</td>
<td>3.558</td>
<td>1.005</td>
</tr>
<tr>
<td>2</td>
<td>phase_acc_0[59]</td>
<td>3.464</td>
<td>1.090</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C71</td>
<td>15.28%</td>
</tr>
<tr>
<td>R22C70</td>
<td>13.89%</td>
</tr>
<tr>
<td>R23C56</td>
<td>13.89%</td>
</tr>
<tr>
<td>R23C71</td>
<td>13.89%</td>
</tr>
<tr>
<td>R22C62</td>
<td>12.50%</td>
</tr>
<tr>
<td>R22C63</td>
<td>12.50%</td>
</tr>
<tr>
<td>R28C64</td>
<td>12.50%</td>
</tr>
<tr>
<td>R28C56</td>
<td>11.11%</td>
</tr>
<tr>
<td>R28C62</td>
<td>11.11%</td>
</tr>
<tr>
<td>R22C64</td>
<td>11.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
