Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Mon Apr 15 14:23:03 2024
| Host         : DESKTOP-RR47J6M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_Testbenchsp_timing_summary_routed.rpt -pb AES_Testbenchsp_timing_summary_routed.pb -rpx AES_Testbenchsp_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_Testbenchsp
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    241         
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (241)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (582)
5. checking no_input_delay (19)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (241)
--------------------------
 There are 241 register/latch pins with no clock driven by root clock pin: CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (582)
--------------------------------------------------
 There are 582 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.176        0.000                      0                   33        0.336        0.000                      0                   33        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.176        0.000                      0                   33        0.336        0.000                      0                   33        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.037ns (33.144%)  route 2.092ns (66.856%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.716     8.214    clear
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.634    14.390    clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.037ns (33.144%)  route 2.092ns (66.856%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.716     8.214    clear
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.634    14.390    clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.037ns (33.144%)  route 2.092ns (66.856%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.716     8.214    clear
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.634    14.390    clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.037ns (33.144%)  route 2.092ns (66.856%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.716     8.214    clear
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y39         FDRE (Setup_fdre_C_R)       -0.634    14.390    clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.037ns (34.695%)  route 1.952ns (65.305%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     8.074    clear
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[4]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.634    14.390    clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.037ns (34.695%)  route 1.952ns (65.305%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     8.074    clear
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[5]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.634    14.390    clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.037ns (34.695%)  route 1.952ns (65.305%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     8.074    clear
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[6]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.634    14.390    clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.037ns (34.695%)  route 1.952ns (65.305%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     8.074    clear
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[7]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.634    14.390    clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.037ns (34.695%)  route 1.952ns (65.305%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     8.074    clear
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.634    14.416    clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.037ns (34.695%)  route 1.952ns (65.305%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.375     6.917    clk_div_reg[12]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     7.041    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.498 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     8.074    clear
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[13]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.634    14.416    clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  6.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  clk_div_reg[0]/Q
                         net (fo=2, routed)           0.185     1.770    clk_div_reg[0]
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  clk_div[0]_i_6/O
                         net (fo=1, routed)           0.000     1.815    clk_div[0]_i_6_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.885 r  clk_div_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.885    clk_div_reg[0]_i_2_n_7
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  clk_div_reg[0]/Q
                         net (fo=2, routed)           0.185     1.770    clk_div_reg[0]
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  clk_div[0]_i_6/O
                         net (fo=1, routed)           0.000     1.815    clk_div[0]_i_6_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.921 r  clk_div_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.921    clk_div_reg[0]_i_2_n_6
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 clk_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.490%)  route 0.232ns (47.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_reg[4]/Q
                         net (fo=2, routed)           0.232     1.818    clk_div_reg[4]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  clk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    clk_div_reg[4]_i_1_n_7
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.249ns (51.028%)  route 0.239ns (48.972%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_reg[7]/Q
                         net (fo=2, routed)           0.239     1.825    clk_div_reg[7]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.933 r  clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    clk_div_reg[4]_i_1_n_4
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.256ns (52.391%)  route 0.233ns (47.609%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           0.233     1.819    clk_div_reg[12]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.934 r  clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    clk_div_reg[12]_i_1_n_7
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.249ns (50.921%)  route 0.240ns (49.079%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_reg[15]/Q
                         net (fo=2, routed)           0.240     1.826    clk_div_reg[15]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.934 r  clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    clk_div_reg[12]_i_1_n_4
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.249ns (50.921%)  route 0.240ns (49.079%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_div_reg[3]/Q
                         net (fo=2, routed)           0.240     1.825    clk_div_reg[3]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.933 r  clk_div_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.933    clk_div_reg[0]_i_2_n_4
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.256ns (52.028%)  route 0.236ns (47.972%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.236     1.822    clk_div_reg[8]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.937 r  clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.937    clk_div_reg[8]_i_1_n_7
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.332ns (64.250%)  route 0.185ns (35.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  clk_div_reg[0]/Q
                         net (fo=2, routed)           0.185     1.770    clk_div_reg[0]
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  clk_div[0]_i_6/O
                         net (fo=1, routed)           0.000     1.815    clk_div[0]_i_6_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.961 r  clk_div_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.961    clk_div_reg[0]_i_2_n_5
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 clk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.251ns (48.095%)  route 0.271ns (51.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_reg[13]/Q
                         net (fo=2, routed)           0.271     1.857    clk_div_reg[13]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.967 r  clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.967    clk_div_reg[12]_i_1_n_6
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.417    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           592 Endpoints
Min Delay           592 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[89]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.033ns  (logic 1.014ns (11.225%)  route 8.019ns (88.775%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE                         0.000     0.000 r  i_reg[7]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_reg[7]/Q
                         net (fo=136, routed)         3.946     4.464    i_reg_n_0_[7]
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.588 r  i[31]_i_15/O
                         net (fo=2, routed)           0.561     5.149    i[31]_i_15_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  SCAN_OUT_REG[124]_i_5/O
                         net (fo=8, routed)           1.087     6.360    SCAN_OUT_REG[124]_i_5_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.484 r  SCAN_OUT_REG[121]_i_2/O
                         net (fo=8, routed)           1.812     8.296    SCAN_OUT_REG[121]_i_2_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  SCAN_OUT_REG[89]_i_1/O
                         net (fo=1, routed)           0.613     9.033    SCAN_OUT_REG[89]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  SCAN_OUT_REG_reg[89]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[105]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 1.014ns (11.369%)  route 7.905ns (88.631%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE                         0.000     0.000 r  i_reg[7]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_reg[7]/Q
                         net (fo=136, routed)         3.946     4.464    i_reg_n_0_[7]
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.588 r  i[31]_i_15/O
                         net (fo=2, routed)           0.561     5.149    i[31]_i_15_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  SCAN_OUT_REG[124]_i_5/O
                         net (fo=8, routed)           1.087     6.360    SCAN_OUT_REG[124]_i_5_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.484 r  SCAN_OUT_REG[121]_i_2/O
                         net (fo=8, routed)           1.601     8.085    SCAN_OUT_REG[121]_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.209 r  SCAN_OUT_REG[105]_i_1/O
                         net (fo=1, routed)           0.710     8.919    SCAN_OUT_REG[105]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  SCAN_OUT_REG_reg[105]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[85]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 1.014ns (11.435%)  route 7.853ns (88.565%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE                         0.000     0.000 r  i_reg[7]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_reg[7]/Q
                         net (fo=136, routed)         3.946     4.464    i_reg_n_0_[7]
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.588 r  i[31]_i_15/O
                         net (fo=2, routed)           0.561     5.149    i[31]_i_15_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  SCAN_OUT_REG[124]_i_5/O
                         net (fo=8, routed)           1.294     6.567    SCAN_OUT_REG[124]_i_5_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.691 r  SCAN_OUT_REG[117]_i_2/O
                         net (fo=8, routed)           1.457     8.148    SCAN_OUT_REG[117]_i_2_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.272 r  SCAN_OUT_REG[85]_i_1/O
                         net (fo=1, routed)           0.596     8.867    SCAN_OUT_REG[85]_i_1_n_0
    SLICE_X12Y64         FDRE                                         r  SCAN_OUT_REG_reg[85]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[101]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.814ns  (logic 1.014ns (11.504%)  route 7.800ns (88.496%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE                         0.000     0.000 r  i_reg[7]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_reg[7]/Q
                         net (fo=136, routed)         3.946     4.464    i_reg_n_0_[7]
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.588 r  i[31]_i_15/O
                         net (fo=2, routed)           0.561     5.149    i[31]_i_15_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  SCAN_OUT_REG[124]_i_5/O
                         net (fo=8, routed)           1.294     6.567    SCAN_OUT_REG[124]_i_5_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.691 r  SCAN_OUT_REG[117]_i_2/O
                         net (fo=8, routed)           1.459     8.150    SCAN_OUT_REG[117]_i_2_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.274 r  SCAN_OUT_REG[101]_i_1/O
                         net (fo=1, routed)           0.540     8.814    SCAN_OUT_REG[101]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  SCAN_OUT_REG_reg[101]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[90]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.797ns  (logic 1.014ns (11.526%)  route 7.783ns (88.474%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE                         0.000     0.000 r  i_reg[7]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_reg[7]/Q
                         net (fo=136, routed)         3.946     4.464    i_reg_n_0_[7]
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.588 r  i[31]_i_15/O
                         net (fo=2, routed)           0.561     5.149    i[31]_i_15_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  SCAN_OUT_REG[124]_i_5/O
                         net (fo=8, routed)           1.445     6.718    SCAN_OUT_REG[124]_i_5_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.842 r  SCAN_OUT_REG[122]_i_2/O
                         net (fo=8, routed)           1.241     8.083    SCAN_OUT_REG[122]_i_2_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  SCAN_OUT_REG[90]_i_1/O
                         net (fo=1, routed)           0.591     8.797    SCAN_OUT_REG[90]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  SCAN_OUT_REG_reg[90]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.785ns  (logic 1.819ns (20.707%)  route 6.966ns (79.293%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE                         0.000     0.000 r  cntr_reg[7]/C
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cntr_reg[7]/Q
                         net (fo=4, routed)           1.595     2.113    cntr_reg_n_0_[7]
    SLICE_X3Y52          LUT6 (Prop_lut6_I1_O)        0.124     2.237 r  i[31]_i_25/O
                         net (fo=1, routed)           0.000     2.237    i[31]_i_25_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.635 r  i_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.635    i_reg[31]_i_18_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.749 r  i_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.749    i_reg[31]_i_10_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.977 r  i_reg[31]_i_4/CO[2]
                         net (fo=28, routed)          2.869     5.845    SU1
    SLICE_X11Y50         LUT6 (Prop_lut6_I1_O)        0.313     6.158 r  SCAN_OUT_REG[114]_i_2/O
                         net (fo=8, routed)           2.164     8.322    SCAN_OUT_REG[114]_i_2_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  SCAN_OUT_REG[2]_i_1/O
                         net (fo=1, routed)           0.338     8.785    SCAN_OUT_REG[2]_i_1_n_0
    SLICE_X8Y57          FDRE                                         r  SCAN_OUT_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[42]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 1.014ns (11.658%)  route 7.684ns (88.342%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE                         0.000     0.000 r  i_reg[7]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_reg[7]/Q
                         net (fo=136, routed)         3.946     4.464    i_reg_n_0_[7]
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.588 r  i[31]_i_15/O
                         net (fo=2, routed)           0.561     5.149    i[31]_i_15_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  SCAN_OUT_REG[124]_i_5/O
                         net (fo=8, routed)           1.445     6.718    SCAN_OUT_REG[124]_i_5_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.842 r  SCAN_OUT_REG[122]_i_2/O
                         net (fo=8, routed)           1.333     8.175    SCAN_OUT_REG[122]_i_2_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.299 r  SCAN_OUT_REG[42]_i_1/O
                         net (fo=1, routed)           0.399     8.698    SCAN_OUT_REG[42]_i_1_n_0
    SLICE_X12Y43         FDRE                                         r  SCAN_OUT_REG_reg[42]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 1.014ns (11.676%)  route 7.670ns (88.324%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE                         0.000     0.000 r  i_reg[7]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_reg[7]/Q
                         net (fo=136, routed)         3.946     4.464    i_reg_n_0_[7]
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.588 r  i[31]_i_15/O
                         net (fo=2, routed)           0.561     5.149    i[31]_i_15_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  SCAN_OUT_REG[124]_i_5/O
                         net (fo=8, routed)           0.955     6.228    SCAN_OUT_REG[124]_i_5_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.352 r  SCAN_OUT_REG[112]_i_2/O
                         net (fo=8, routed)           1.689     8.041    SCAN_OUT_REG[112]_i_2_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  SCAN_OUT_REG[16]_i_1/O
                         net (fo=1, routed)           0.519     8.684    SCAN_OUT_REG[16]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  SCAN_OUT_REG_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[74]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.655ns  (logic 1.014ns (11.716%)  route 7.641ns (88.284%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE                         0.000     0.000 r  i_reg[7]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_reg[7]/Q
                         net (fo=136, routed)         3.946     4.464    i_reg_n_0_[7]
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.588 r  i[31]_i_15/O
                         net (fo=2, routed)           0.561     5.149    i[31]_i_15_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  SCAN_OUT_REG[124]_i_5/O
                         net (fo=8, routed)           1.445     6.718    SCAN_OUT_REG[124]_i_5_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.842 r  SCAN_OUT_REG[122]_i_2/O
                         net (fo=8, routed)           1.099     7.940    SCAN_OUT_REG[122]_i_2_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  SCAN_OUT_REG[74]_i_1/O
                         net (fo=1, routed)           0.591     8.655    SCAN_OUT_REG[74]_i_1_n_0
    SLICE_X13Y62         FDRE                                         r  SCAN_OUT_REG_reg[74]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.615ns  (logic 1.819ns (21.115%)  route 6.796ns (78.885%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE                         0.000     0.000 r  cntr_reg[7]/C
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cntr_reg[7]/Q
                         net (fo=4, routed)           1.595     2.113    cntr_reg_n_0_[7]
    SLICE_X3Y52          LUT6 (Prop_lut6_I1_O)        0.124     2.237 r  i[31]_i_25/O
                         net (fo=1, routed)           0.000     2.237    i[31]_i_25_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.635 r  i_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.635    i_reg[31]_i_18_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.749 r  i_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.749    i_reg[31]_i_10_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.977 r  i_reg[31]_i_4/CO[2]
                         net (fo=28, routed)          3.024     6.000    SU1
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.313     6.313 r  SCAN_OUT_REG[116]_i_2/O
                         net (fo=8, routed)           1.514     7.828    SCAN_OUT_REG[116]_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.952 r  SCAN_OUT_REG[20]_i_1/O
                         net (fo=1, routed)           0.663     8.615    SCAN_OUT_REG[20]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  SCAN_OUT_REG_reg[20]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_csbutton_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[2]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_csbutton_reg[2]/Q
                         net (fo=36, routed)          0.105     0.233    FSM_onehot_csbutton_reg_n_0_[2]
    SLICE_X0Y49          LUT5 (Prop_lut5_I0_O)        0.099     0.332 r  FSM_onehot_csbutton[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    FSM_onehot_csbutton[0]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  FSM_onehot_csbutton_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  timer_reg[0]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  timer_reg[0]/Q
                         net (fo=3, routed)           0.180     0.321    timer_reg_n_0_[0]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.045     0.366 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    timer[0]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_csbutton_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[1]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[1]/Q
                         net (fo=36, routed)          0.208     0.349    FSM_onehot_csbutton_reg_n_0_[1]
    SLICE_X0Y49          LUT5 (Prop_lut5_I4_O)        0.042     0.391 r  FSM_onehot_csbutton[2]_i_1/O
                         net (fo=1, routed)           0.000     0.391    FSM_onehot_csbutton[2]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  FSM_onehot_csbutton_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_csbutton_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[1]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[1]/Q
                         net (fo=36, routed)          0.208     0.349    FSM_onehot_csbutton_reg_n_0_[1]
    SLICE_X0Y49          LUT5 (Prop_lut5_I4_O)        0.045     0.394 r  FSM_onehot_csbutton[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    FSM_onehot_csbutton[1]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  FSM_onehot_csbutton_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_ns_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.209ns (51.984%)  route 0.193ns (48.016%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE                         0.000     0.000 r  FSM_sequential_ns_reg[1]/C
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_ns_reg[1]/Q
                         net (fo=27, routed)          0.193     0.357    ns__0[1]
    SLICE_X5Y48          LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.402    cntr[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.141ns (33.863%)  route 0.275ns (66.137%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.275     0.416    timer0
    SLICE_X3Y51          FDRE                                         r  timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.141ns (33.863%)  route 0.275ns (66.137%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.275     0.416    timer0
    SLICE_X3Y51          FDRE                                         r  timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.141ns (33.863%)  route 0.275ns (66.137%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.275     0.416    timer0
    SLICE_X3Y51          FDRE                                         r  timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.141ns (33.863%)  route 0.275ns (66.137%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.275     0.416    timer0
    SLICE_X3Y51          FDRE                                         r  timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.141ns (33.863%)  route 0.275ns (66.137%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.275     0.416    timer0
    SLICE_X3Y51          FDRE                                         r  timer_reg[4]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.072ns (51.419%)  route 3.847ns (48.581%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLK_reg/Q
                         net (fo=2, routed)           0.737     6.279    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=243, routed)         3.110     9.485    SCLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         3.520    13.005 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.005    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.890ns  (logic 4.060ns (51.456%)  route 3.830ns (48.544%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLK_reg/Q
                         net (fo=2, routed)           0.737     6.279    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.375 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=243, routed)         3.093     9.468    SCLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.976 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.976    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.376ns (55.577%)  route 1.100ns (44.423%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLK_reg/Q
                         net (fo=2, routed)           0.283     1.870    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.896 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     2.713    SCLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.922 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.922    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.388ns (55.542%)  route 1.111ns (44.458%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLK_reg/Q
                         net (fo=2, routed)           0.283     1.870    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.896 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=243, routed)         0.828     2.724    SCLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.945 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.945    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.552ns  (logic 2.611ns (39.844%)  route 3.942ns (60.156%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.627     6.223    clear
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.329     6.552 r  CLK_i_1/O
                         net (fo=1, routed)           0.000     6.552    CLK_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  CLK_reg/C

Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.313ns  (logic 2.282ns (36.145%)  route 4.031ns (63.855%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.716     6.313    clear
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[0]/C

Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.313ns  (logic 2.282ns (36.145%)  route 4.031ns (63.855%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.716     6.313    clear
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[1]/C

Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            clk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.313ns  (logic 2.282ns (36.145%)  route 4.031ns (63.855%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.716     6.313    clear
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[2]/C

Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            clk_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.313ns  (logic 2.282ns (36.145%)  route 4.031ns (63.855%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.716     6.313    clear
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk_div_reg[3]/C

Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            clk_div_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 2.282ns (36.964%)  route 3.891ns (63.036%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     6.173    clear
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C

Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            clk_div_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 2.282ns (36.964%)  route 3.891ns (63.036%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     6.173    clear
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[13]/C

Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            clk_div_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 2.282ns (36.964%)  route 3.891ns (63.036%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     6.173    clear
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[14]/C

Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            clk_div_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 2.282ns (36.964%)  route 3.891ns (63.036%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     6.173    clear
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[15]/C

Slack:                    inf
  Source:                 DIVIDER[4]
                            (input port)
  Destination:            clk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 2.282ns (36.964%)  route 3.891ns (63.036%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DIVIDER[4] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  DIVIDER_IBUF[4]_inst/O
                         net (fo=1, routed)           3.315     4.765    DIVIDER_IBUF[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  clk_div[0]_i_9/O
                         net (fo=1, routed)           0.000     4.889    clk_div[0]_i_9_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  clk_div_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.439    clk_div_reg[0]_i_3_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.596 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.577     6.173    clear
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.394ns (27.129%)  route 1.058ns (72.871%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.159     1.452    clear
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[10]/C

Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.394ns (27.129%)  route 1.058ns (72.871%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.159     1.452    clear
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[11]/C

Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.394ns (27.129%)  route 1.058ns (72.871%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.159     1.452    clear
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[8]/C

Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.394ns (27.129%)  route 1.058ns (72.871%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.159     1.452    clear
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clk_div_reg[9]/C

Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.394ns (26.006%)  route 1.121ns (73.994%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.222     1.515    clear
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[4]/C

Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.394ns (26.006%)  route 1.121ns (73.994%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.222     1.515    clear
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[5]/C

Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.394ns (26.006%)  route 1.121ns (73.994%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.222     1.515    clear
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[6]/C

Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.394ns (26.006%)  route 1.121ns (73.994%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.222     1.515    clear
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clk_div_reg[7]/C

Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.394ns (25.971%)  route 1.123ns (74.029%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.224     1.517    clear
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[12]/C

Slack:                    inf
  Source:                 DIVIDER[13]
                            (input port)
  Destination:            clk_div_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.394ns (25.971%)  route 1.123ns (74.029%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DIVIDER[13] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DIVIDER_IBUF[13]_inst/O
                         net (fo=1, routed)           0.900     1.121    DIVIDER_IBUF[13]
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.166 r  clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.166    clk_div[0]_i_5_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.294 r  clk_div_reg[0]_i_1/CO[1]
                         net (fo=17, routed)          0.224     1.517    clear
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clk_div_reg[13]/C





