#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov  9 15:30:07 2025
# Process ID: 50272
# Current directory: C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.runs/synth_1/top.vds
# Journal file: C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 360.289 ; gain = 103.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_rehaan' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_rehaan.v:2]
INFO: [Synth 8-6157] synthesizing module 'data_reader' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/data_reader.v:15]
INFO: [Synth 8-6155] done synthesizing module 'data_reader' (1#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/data_reader.v:15]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (2#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'switch_manager' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/switch_manager.v:2]
	Parameter STEP_MAG bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch_manager' (3#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/switch_manager.v:2]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/display_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/frame_buffer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (4#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/frame_buffer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (5#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/display_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (6#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6155] done synthesizing module 'top_rehaan' (7#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_rehaan.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_manu' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:3]
	Parameter MODE bound to: 1 - type: integer 
	Parameter GENERATOR bound to: 2 - type: integer 
	Parameter RAMP_STEPS bound to: 256 - type: integer 
	Parameter TONE_FREQ_L_HZ bound to: 444 - type: integer 
	Parameter TONE_FREQ_R_HZ bound to: 444 - type: integer 
	Parameter TONE_AMP_L bound to: 28000 - type: integer 
	Parameter TONE_AMP_R bound to: 28000 - type: integer 
	Parameter FIFO_DEPTH_L2 bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:57]
INFO: [Synth 8-6157] synthesizing module 'audio_bridge_fifo_sync' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/audio_bridge_fifo_sync.v:4]
	Parameter DEPTH_L2 bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 900 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 900 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 32768 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 900 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 4 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1021 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1021 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (8#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (9#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (10#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (11#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (11#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (11#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (12#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (13#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-350] instance 'u_fifo' of module 'xpm_fifo_sync' requires 25 connections, but only 16 given [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/audio_bridge_fifo_sync.v:37]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'audio_bridge_fifo_sync' (14#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/audio_bridge_fifo_sync.v:4]
INFO: [Synth 8-6157] synthesizing module 'dc_block_hp' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:3]
	Parameter A_COEFF bound to: 16'sb0111111100000000 
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:32]
WARNING: [Synth 8-6014] Unused sequential element mult_reg was removed.  [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:34]
WARNING: [Synth 8-6014] Unused sequential element acc_reg was removed.  [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:36]
INFO: [Synth 8-6155] done synthesizing module 'dc_block_hp' (15#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:3]
INFO: [Synth 8-6157] synthesizing module 'soft_gain_ramp' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:3]
	Parameter RAMP_STEPS bound to: 256 - type: integer 
	Parameter STEP_SIZE bound to: 127 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element prod_reg was removed.  [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:59]
WARNING: [Synth 8-6014] Unused sequential element scaled_reg was removed.  [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:60]
INFO: [Synth 8-6155] done synthesizing module 'soft_gain_ramp' (16#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:3]
INFO: [Synth 8-6157] synthesizing module 'da2_stereo_top' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:3]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:42]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:43]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:59]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:60]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:60]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/clock_divider.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (17#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/clock_divider.v:22]
INFO: [Synth 8-6157] synthesizing module 'pcm16_to_u12' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/pcm16_to_u12.v:29]
	Parameter ENABLE_DITHER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcm16_to_u12' (18#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/pcm16_to_u12.v:29]
INFO: [Synth 8-6157] synthesizing module 'spi16_dual_da2' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/spi16_dual_da2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'spi16_dual_da2' (19#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/spi16_dual_da2.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_conv_l'. This will prevent further optimization [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:44]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_spi'. This will prevent further optimization [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:65]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_conv_r'. This will prevent further optimization [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'da2_stereo_top' (20#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/da2_stereo_top.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_fifo.u_bridge'. This will prevent further optimization [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_dc_r'. This will prevent further optimization [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:147]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_dc_l'. This will prevent further optimization [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:139]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da2'. This will prevent further optimization [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:189]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ramp_l'. This will prevent further optimization [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:162]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ramp_r'. This will prevent further optimization [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:174]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'top_manu' (21#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_manu.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_sidu' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_sidu.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_voice' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/clk_voice.v:3]
	Parameter PERIOD bound to: 5000 - type: integer 
	Parameter LOW_CYCLES bound to: 2400 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_voice' (22#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/clk_voice.v:3]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/Audio_Capture.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (23#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/Audio_Capture.v:3]
INFO: [Synth 8-6157] synthesizing module 'slow_clock10Hz' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/slow_clock10Hz.v:3]
	Parameter WINDOW bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slow_clock10Hz' (24#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/slow_clock10Hz.v:3]
INFO: [Synth 8-6157] synthesizing module 'level_0_999' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/level_0_999.v:24]
INFO: [Synth 8-6155] done synthesizing module 'level_0_999' (25#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/level_0_999.v:24]
INFO: [Synth 8-6157] synthesizing module 'seg_scan4' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/seg_scan4.v:24]
	Parameter DIV bound to: 25000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/seven_segment.v:25]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (26#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/seven_segment.v:25]
INFO: [Synth 8-6155] done synthesizing module 'seg_scan4' (27#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/seg_scan4.v:24]
INFO: [Synth 8-6157] synthesizing module 'frame_packer' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/frame_packer.v:27]
	Parameter N_SAMPLES bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frame_packer' (28#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/frame_packer.v:27]
INFO: [Synth 8-6157] synthesizing module 'bram_frame_buffer' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/bram_frame_buffer.v:5]
	Parameter N_SAMPLES bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_frame_buffer' (29#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/bram_frame_buffer.v:5]
WARNING: [Synth 8-6014] Unused sequential element mode_reg was removed.  [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_sidu.v:50]
WARNING: [Synth 8-3848] Net sclk in module/entity top_sidu does not have driver. [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_sidu.v:27]
INFO: [Synth 8-6155] done synthesizing module 'top_sidu' (30#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_sidu.v:4]
INFO: [Synth 8-6157] synthesizing module 'top_adhavan' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_adhavan.v:22]
	Parameter SYS_CLK_HZ bound to: 100000000 - type: integer 
	Parameter FS_HZ bound to: 20000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fftmain' [C:/Users/rehaa/Downloads/fft_forward/fftmain.v:78]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fftstage' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 7 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: cmem_256.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_256.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6157] synthesizing module 'hwbfly' [C:/Users/rehaa/Downloads/fft_inverse/hwbfly.v:69]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/rehaa/Downloads/fft_inverse/hwbfly.v:121]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'convround' [C:/Users/rehaa/Downloads/fft_inverse/convround.v:49]
	Parameter IWID bound to: 37 - type: integer 
	Parameter OWID bound to: 16 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround' (31#1) [C:/Users/rehaa/Downloads/fft_inverse/convround.v:49]
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized0' [C:/Users/rehaa/Downloads/fft_inverse/convround.v:49]
	Parameter IWID bound to: 39 - type: integer 
	Parameter OWID bound to: 16 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized0' (31#1) [C:/Users/rehaa/Downloads/fft_inverse/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'hwbfly' (32#1) [C:/Users/rehaa/Downloads/fft_inverse/hwbfly.v:69]
INFO: [Synth 8-6155] done synthesizing module 'fftstage' (33#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized0' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 6 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: cmem_128.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_128.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized0' (33#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized1' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 5 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: cmem_64.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_64.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized1' (33#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized2' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 4 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: cmem_32.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_32.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized2' (33#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized3' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 3 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: cmem_16.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_16.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized3' (33#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized4' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 2 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: cmem_8.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_8.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized4' (33#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'qtrstage' [C:/Users/rehaa/Downloads/fft_inverse/qtrstage.v:73]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGWIDTH bound to: 8 - type: integer 
	Parameter INVERSE bound to: 0 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized1' [C:/Users/rehaa/Downloads/fft_inverse/convround.v:49]
	Parameter IWID bound to: 17 - type: integer 
	Parameter OWID bound to: 16 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized1' (33#1) [C:/Users/rehaa/Downloads/fft_inverse/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'qtrstage' (34#1) [C:/Users/rehaa/Downloads/fft_inverse/qtrstage.v:73]
INFO: [Synth 8-6157] synthesizing module 'laststage' [C:/Users/rehaa/Downloads/fft_inverse/laststage.v:46]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized2' [C:/Users/rehaa/Downloads/fft_inverse/convround.v:49]
	Parameter IWID bound to: 17 - type: integer 
	Parameter OWID bound to: 16 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized2' (34#1) [C:/Users/rehaa/Downloads/fft_inverse/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'laststage' (35#1) [C:/Users/rehaa/Downloads/fft_inverse/laststage.v:46]
INFO: [Synth 8-6157] synthesizing module 'bitreverse' [C:/Users/rehaa/Downloads/fft_inverse/bitreverse.v:47]
	Parameter LGSIZE bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse' (36#1) [C:/Users/rehaa/Downloads/fft_inverse/bitreverse.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fftmain' (37#1) [C:/Users/rehaa/Downloads/fft_forward/fftmain.v:78]
INFO: [Synth 8-6157] synthesizing module 'ifftmain' [C:/Users/rehaa/Downloads/fft_inverse/ifftmain.v:78]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized5' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 7 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: icmem_256.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'icmem_256.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized5' (37#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized6' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 6 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: icmem_128.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'icmem_128.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized6' (37#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized7' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 5 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: icmem_64.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'icmem_64.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized7' (37#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized8' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 4 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: icmem_32.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'icmem_32.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized8' (37#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized9' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 3 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: icmem_16.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'icmem_16.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized9' (37#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized10' [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 20 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGSPAN bound to: 2 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 3 - type: integer 
	Parameter COEFFILE bound to: icmem_8.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'icmem_8.hex' is read successfully [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized10' (37#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'qtrstage__parameterized0' [C:/Users/rehaa/Downloads/fft_inverse/qtrstage.v:73]
	Parameter IWIDTH bound to: 16 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter LGWIDTH bound to: 8 - type: integer 
	Parameter INVERSE bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qtrstage__parameterized0' (37#1) [C:/Users/rehaa/Downloads/fft_inverse/qtrstage.v:73]
INFO: [Synth 8-6155] done synthesizing module 'ifftmain' (38#1) [C:/Users/rehaa/Downloads/fft_inverse/ifftmain.v:78]
WARNING: [Synth 8-6014] Unused sequential element fft_output_ready_reg was removed.  [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_adhavan.v:159]
WARNING: [Synth 8-6014] Unused sequential element waveform_ready_reg was removed.  [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_adhavan.v:262]
INFO: [Synth 8-6155] done synthesizing module 'top_adhavan' (39#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_adhavan.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'wave_data' does not match port width (16) of module 'top_adhavan' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top.v:30]
WARNING: [Synth 8-350] instance 'adhavan' of module 'top_adhavan' requires 13 connections, but only 9 given [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top.v:30]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'top' (40#1) [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top.v:2]
WARNING: [Synth 8-3331] design convround__parameterized2 has unconnected port i_val[16]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[38]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[37]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[36]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[35]
WARNING: [Synth 8-3331] design convround has unconnected port i_val[36]
WARNING: [Synth 8-3331] design convround has unconnected port i_val[35]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design top_manu has unconnected port ramp_up
WARNING: [Synth 8-3331] design top_manu has unconnected port ramp_down
WARNING: [Synth 8-3331] design top has unconnected port JA[2]
WARNING: [Synth 8-3331] design top has unconnected port JB[2]
WARNING: [Synth 8-3331] design top has unconnected port JC[7]
WARNING: [Synth 8-3331] design top has unconnected port JC[6]
WARNING: [Synth 8-3331] design top has unconnected port JC[5]
WARNING: [Synth 8-3331] design top has unconnected port JC[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 505.711 ; gain = 249.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_fifo:injectsbiterr to constant 0 [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/audio_bridge_fifo_sync.v:37]
WARNING: [Synth 8-3295] tying undriven pin u_fifo:injectdbiterr to constant 0 [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/audio_bridge_fifo_sync.v:37]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 505.711 ; gain = 249.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 505.711 ; gain = 249.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/constrs_1/new/basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/constrs_1/new/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/constrs_1/new/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'manu/g_fifo.u_bridge/u_fifo/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'manu/g_fifo.u_bridge/u_fifo/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 986.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 986.426 ; gain = 730.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 986.426 ; gain = 730.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for manu/\g_fifo.u_bridge /u_fifo/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 986.426 ; gain = 730.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5545] ROM "slow_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sync_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maxvalue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CKPCE_THREE.rp_two" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CKPCE_THREE.rp_three" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element iaddr_reg_rep was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:154]
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element iaddr_reg_rep was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:154]
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_adhavan.v:132]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/top_adhavan.v:131]
INFO: [Synth 8-5546] ROM "reading_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_collecting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_outputting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifft_in_idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifft_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifft_collecting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "waveform_outputting" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 986.426 ; gain = 730.133
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |data_reader         |           2|     33213|
|2     |switch_manager__GB0 |           1|     22359|
|3     |switch_manager__GB1 |           1|      7883|
|4     |switch_manager__GB2 |           1|     16107|
|5     |switch_manager__GB3 |           1|      7803|
|6     |switch_manager__GB4 |           1|     21277|
|7     |switch_manager__GB5 |           1|     21634|
|8     |switch_manager__GB6 |           1|      8320|
|9     |switch_manager__GB7 |           1|     17274|
|10    |switch_manager__GB8 |           1|      9695|
|11    |top_rehaan__GC0     |           1|     23339|
|12    |top_adhavan__GB0    |           1|     21984|
|13    |top_adhavan__GB1    |           1|     21755|
|14    |top__GC0            |           1|      8201|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register flat_reg [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/data_reader.v:23]
INFO: [Synth 8-3538] Detected potentially large (wide) register flat_reg [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/data_reader.v:23]
INFO: [Synth 8-3538] Detected potentially large (wide) register buffered_array_reg [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/frame_buffer.v:9]
INFO: [Synth 8-3538] Detected potentially large (wide) register buffered_array_reg [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/frame_buffer.v:9]
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 12    
	   3 Input     39 Bit       Adders := 12    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 12    
	   2 Input     18 Bit       Adders := 12    
	   3 Input     17 Bit       Adders := 544   
	   2 Input     17 Bit       Adders := 34    
	   4 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 579   
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 23    
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 4     
	               63 Bit    Registers := 12    
	               54 Bit    Registers := 12    
	               40 Bit    Registers := 26    
	               39 Bit    Registers := 48    
	               37 Bit    Registers := 48    
	               35 Bit    Registers := 36    
	               32 Bit    Registers := 90    
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 24    
	               17 Bit    Registers := 66    
	               16 Bit    Registers := 345   
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 160   
+---RAMs : 
	              32K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 7     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 4     
	             1024 Bit         RAMs := 4     
	              512 Bit         RAMs := 4     
	              256 Bit         RAMs := 4     
	              128 Bit         RAMs := 4     
+---ROMs : 
	                              ROMs := 6     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 12    
	   2 Input     63 Bit        Muxes := 12    
	   3 Input     54 Bit        Muxes := 12    
	   2 Input     54 Bit        Muxes := 12    
	   2 Input     40 Bit        Muxes := 6     
	  17 Input     40 Bit        Muxes := 2     
	   9 Input     40 Bit        Muxes := 2     
	   5 Input     40 Bit        Muxes := 2     
	  32 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 24    
	  32 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 24    
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1215  
	  16 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	  32 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 336   
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register flat_reg [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/data_reader.v:23]
INFO: [Synth 8-3538] Detected potentially large (wide) register buffered_array_reg [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/frame_buffer.v:9]
INFO: [Synth 8-3538] Detected potentially large (wide) register buffered_array_reg [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/frame_buffer.v:9]
Hierarchical RTL Component report 
Module data_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module switch_manager 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 512   
	   2 Input     16 Bit       Adders := 512   
+---Registers : 
	               16 Bit    Registers := 256   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1024  
	   2 Input      1 Bit        Muxes := 256   
Module clock_div__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_div__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module frame_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module frame_buffer 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module display_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module Oled_Display__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module convround__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module convround__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module convround__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module convround__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              512 Bit         RAMs := 2     
+---Muxes : 
	  17 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module convround__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              256 Bit         RAMs := 2     
+---Muxes : 
	   9 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module convround__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module convround__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module convround__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module convround__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module convround__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module qtrstage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module convround__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module convround__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module laststage__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bitreverse__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fftmain 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module convround__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module convround__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module convround__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module convround__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              512 Bit         RAMs := 2     
+---Muxes : 
	  17 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module convround__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              256 Bit         RAMs := 2     
+---Muxes : 
	   9 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module convround__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convround__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module hwbfly__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     39 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fftstage__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module convround__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module convround__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module convround__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module convround__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module qtrstage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module convround__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module convround__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module laststage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bitreverse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ifftmain 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module top_adhavan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 12    
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 13    
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 22    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module audio_bridge_fifo_sync 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dc_block_hp__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module dc_block_hp 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module soft_gain_ramp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module soft_gain_ramp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcm16_to_u12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module pcm16_to_u12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module spi16_dual_da2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module da2_stereo_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_voice 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module slow_clock10Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module level_0_999 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module seg_scan4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module frame_packer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bram_frame_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module top_sidu 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
DSP Report: Generating DSP sample_out4, operation Mode is: A*(B:0x7f00).
DSP Report: operator sample_out4 is absorbed into DSP sample_out4.
DSP Report: Generating DSP sample_out4, operation Mode is: A*(B:0x7f00).
DSP Report: operator sample_out4 is absorbed into DSP sample_out4.
DSP Report: Generating DSP sample_out3, operation Mode is: A*B.
DSP Report: operator sample_out3 is absorbed into DSP sample_out3.
DSP Report: Generating DSP sample_out3, operation Mode is: A*B.
DSP Report: operator sample_out3 is absorbed into DSP sample_out3.
INFO: [Synth 8-5545] ROM "u_nco/slow_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sidu/u_peak/maxvalue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sidu/u_scan/idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sidu/u_pack/frame_done" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sidu/u_map/prod, operation Mode is: A*(B:0x3e8).
DSP Report: operator sidu/u_map/prod is absorbed into DSP sidu/u_map/prod.
WARNING: [Synth 8-3331] design top has unconnected port JA[2]
WARNING: [Synth 8-3331] design top has unconnected port JB[2]
WARNING: [Synth 8-3331] design top has unconnected port JC[7]
WARNING: [Synth 8-3331] design top has unconnected port JC[6]
WARNING: [Synth 8-3331] design top has unconnected port JC[5]
WARNING: [Synth 8-3331] design top has unconnected port JC[4]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM sidu/u_bram/mem_reg to conserve power
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'i_0/sidu/u_peak/cur_max_reg[15]' (FDRE) to 'i_0/sidu/u_peak/cur_max_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/sidu/u_peak/cur_max_reg[14]' (FDRE) to 'i_0/sidu/u_peak/cur_max_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sidu/u_peak/cur_max_reg[12]' (FDRE) to 'i_0/sidu/u_peak/cur_max_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\sidu/u_peak/cur_max_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_0/sidu/u_peak/maxvalue_reg[15]' (FDE) to 'i_0/sidu/u_peak/maxvalue_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sidu/u_peak/maxvalue_reg[14]' (FDE) to 'i_0/sidu/u_peak/maxvalue_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sidu/u_peak/maxvalue_reg[12]' (FDE) to 'i_0/sidu/u_peak/maxvalue_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\sidu/u_peak/maxvalue_reg[13] )
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[9]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[8]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[7]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[6]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[5]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[4]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[3]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[2]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[1]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[9]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[8]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[7]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[6]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[5]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[4]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[3]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[2]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[1]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[0]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[1]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[2]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[3]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[4]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[5]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[6]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[7]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[8]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[9]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[10]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[11]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[12]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_l/target_gain_reg[13]' (FDCE) to 'i_0/manu/u_ramp_l/target_gain_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\manu/u_ramp_l /\target_gain_reg[15] )
WARNING: [Synth 8-3332] Sequential element (target_gain_reg[15]) is unused and will be removed from module soft_gain_ramp__1.
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[0]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[1]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[2]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[3]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[4]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[5]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[6]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[7]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[8]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[9]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[10]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[11]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[12]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/manu/u_ramp_r/target_gain_reg[13]' (FDCE) to 'i_0/manu/u_ramp_r/target_gain_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\manu/u_ramp_r /\target_gain_reg[15] )
WARNING: [Synth 8-3332] Sequential element (target_gain_reg[15]) is unused and will be removed from module soft_gain_ramp.
INFO: [Synth 8-4471] merging register 'i_reg[7:0]' into 'i_reg[7:0]' [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/data_reader.v:23]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/data_reader.v:23]
DSP Report: Generating DSP samp_y0, operation Mode is: A*(B:0x3f).
DSP Report: operator samp_y0 is absorbed into DSP samp_y0.
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4095]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4094]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4093]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4092]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4091]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4090]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4089]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4088]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4087]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4086]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4085]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4084]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4083]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4082]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4081]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4080]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4079]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4078]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4077]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4076]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4075]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4074]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4073]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4072]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4071]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4070]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4069]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4068]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4067]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4066]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4065]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4064]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4063]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4062]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4061]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4060]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4059]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4058]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4057]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4056]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4055]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4054]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4053]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4052]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4051]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4050]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4049]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4048]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4047]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4046]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4045]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4044]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4043]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4042]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4041]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4040]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4039]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4038]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4037]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4036]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4035]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4034]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4033]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4032]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4031]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4030]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4029]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4028]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4027]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4026]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4025]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4024]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4023]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4022]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4021]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4020]) is unused and will be removed from module display_controller.
WARNING: [Synth 8-3332] Sequential element (fft/buffered_array_reg[4019]) is unused and will be removed from module display_controller.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
INFO: [Synth 8-5546] ROM "reading_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_collecting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_outputting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5784] Optimized 16 bits of RAM "imem_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[0]' (FDE) to 'u_fft/stage_256/ib_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[1]' (FDE) to 'u_fft/stage_256/ib_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[2]' (FDE) to 'u_fft/stage_256/ib_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[3]' (FDE) to 'u_fft/stage_256/ib_b_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[4]' (FDE) to 'u_fft/stage_256/ib_b_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[5]' (FDE) to 'u_fft/stage_256/ib_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[6]' (FDE) to 'u_fft/stage_256/ib_b_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[7]' (FDE) to 'u_fft/stage_256/ib_b_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[8]' (FDE) to 'u_fft/stage_256/ib_b_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[9]' (FDE) to 'u_fft/stage_256/ib_b_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[10]' (FDE) to 'u_fft/stage_256/ib_b_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[11]' (FDE) to 'u_fft/stage_256/ib_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[12]' (FDE) to 'u_fft/stage_256/ib_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[13]' (FDE) to 'u_fft/stage_256/ib_b_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/ib_b_reg[14]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_256/\ib_b_reg[15] )
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[0]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[1]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[2]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[3]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[4]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[5]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[6]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[7]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[8]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[9]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[10]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[11]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[12]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[13]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[14]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_256/HWBFLY.bfly/r_right_reg[15]' (FDE) to 'u_fft/stage_256/ib_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_32/ib_c_reg[18]' (FDE) to 'u_fft/stage_32/ib_c_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_32/HWBFLY.bfly/r_coef_reg[18]' (FDE) to 'u_fft/stage_32/HWBFLY.bfly/r_coef_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_32/HWBFLY.bfly/ir_coef_i_reg[18]' (FDE) to 'u_fft/stage_32/HWBFLY.bfly/ir_coef_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[0]' (FDE) to 'u_fft/stage_16/ib_c_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[1]' (FDE) to 'u_fft/stage_16/ib_c_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[2]' (FDE) to 'u_fft/stage_16/ib_c_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[3]' (FDE) to 'u_fft/stage_16/ib_c_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[4]' (FDE) to 'u_fft/stage_16/ib_c_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[5]' (FDE) to 'u_fft/stage_16/ib_c_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[6]' (FDE) to 'u_fft/stage_16/ib_c_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[7]' (FDE) to 'u_fft/stage_16/ib_c_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[9]' (FDE) to 'u_fft/stage_16/ib_c_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[12]' (FDE) to 'u_fft/stage_16/ib_c_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_16/\ib_c_reg[15] )
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[17]' (FDE) to 'u_fft/stage_16/ib_c_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[18]' (FDE) to 'u_fft/stage_16/ib_c_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[0]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[1]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[2]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[3]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[23]' (FDE) to 'u_fft/stage_16/ib_c_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[4]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[24]' (FDE) to 'u_fft/stage_16/ib_c_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[5]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[25]' (FDE) to 'u_fft/stage_16/ib_c_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[6]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[26]' (FDE) to 'u_fft/stage_16/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[7]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[27]' (FDE) to 'u_fft/stage_16/ib_c_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[9]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[29]' (FDE) to 'u_fft/stage_16/ib_c_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[31]' (FDE) to 'u_fft/stage_16/ib_c_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[12]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/ib_c_reg[32]' (FDE) to 'u_fft/stage_16/ib_c_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[15]' (FDE) to 'u_fft/stage_16/ib_c_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[17]' (FDE) to 'u_fft/stage_16/HWBFLY.bfly/r_coef_reg[20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_8/\ib_c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_256/\ib_b_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_16/\ib_c_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_8/\ib_c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_16/\ib_c_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_8/\ib_c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[43] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[42] )
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/rehaa/Downloads/fft_inverse/ifftstage.v:204]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg, operation Mode is: (A*B)'.
DSP Report: register HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out0 is absorbed into DSP HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg.
INFO: [Synth 8-5546] ROM "ifft_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifft_in_idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "waveform_outputting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifft_collecting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_32/\ib_c_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_16/\ib_c_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_8/\ib_c_reg[21] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_32/\ib_c_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_16/\ib_c_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_8/\ib_c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_32/\ib_c_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_16/\ib_c_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_8/\ib_c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifft/stage_8/\HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[42] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 986.426 ; gain = 730.133
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|fftstage    | ib_c_reg   | 128x40        | Block RAM      | 
|fftstage    | ib_c_reg   | 64x40         | Block RAM      | 
|fftstage    | ib_c_reg   | 32x40         | Block RAM      | 
|fftstage    | ib_c_reg   | 128x40        | Block RAM      | 
|fftstage    | ib_c_reg   | 64x40         | Block RAM      | 
|fftstage    | ib_c_reg   | 32x40         | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fftstage:                 | omem_reg                         | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage:                 | imem_reg                         | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized0: | omem_reg                         | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized0: | imem_reg                         | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized1: | omem_reg                         | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized1: | imem_reg                         | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|bitreverse:               | brmem_reg                        | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_adhavan:              | fft_magnitude_buffer_reg         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_adhavan:              | waveform_buffer_reg              | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized5: | omem_reg                         | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized5: | imem_reg                         | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized6: | omem_reg                         | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized6: | imem_reg                         | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized7: | omem_reg                         | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized7: | imem_reg                         | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|bitreverse:               | brmem_reg                        | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|bram_frame_buffer:        | mem_reg                          | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+-------------------------+-----------+----------------------+-----------------------------+
|Module Name      | RTL Object              | Inference | Size (Depth x Width) | Primitives                  | 
+-----------------+-------------------------+-----------+----------------------+-----------------------------+
|u_fft/stage_32   | imem_reg                | Implied   | 16 x 32              | RAM16X1S x 32               | 
|u_fft/stage_32   | omem_reg                | Implied   | 16 x 32              | RAM32M x 6                  | 
|u_fft/stage_16   | imem_reg                | Implied   | 8 x 32               | RAM16X1S x 32               | 
|u_fft/stage_16   | omem_reg                | Implied   | 8 x 32               | RAM32M x 6                  | 
|u_fft/stage_8    | imem_reg                | Implied   | 4 x 32               | RAM16X1S x 32               | 
|u_fft/stage_8    | omem_reg                | Implied   | 4 x 32               | RAM32M x 6                  | 
|top_adhavan__GB0 | sample_buffer_real_reg  | Implied   | 256 x 16             | RAM64X1D x 4  RAM64M x 20   | 
|u_ifft/stage_32  | imem_reg                | Implied   | 16 x 32              | RAM16X1S x 32               | 
|u_ifft/stage_32  | omem_reg                | Implied   | 16 x 32              | RAM32M x 6                  | 
|u_ifft/stage_16  | imem_reg                | Implied   | 8 x 32               | RAM16X1S x 32               | 
|u_ifft/stage_16  | omem_reg                | Implied   | 8 x 32               | RAM32M x 6                  | 
|u_ifft/stage_8   | imem_reg                | Implied   | 4 x 32               | RAM16X1S x 32               | 
|u_ifft/stage_8   | omem_reg                | Implied   | 4 x 32               | RAM32M x 6                  | 
|top_adhavan__GB1 | filtered_fft_buffer_reg | Implied   | 256 x 32             | RAM64X1D x 8  RAM64M x 40   | 
+-----------------+-------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dc_block_hp        | A*(B:0x7f00) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dc_block_hp        | A*(B:0x7f00) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|soft_gain_ramp     | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|soft_gain_ramp     | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|level_0_999        | A*(B:0x3e8)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_controller | A*(B:0x3f)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hwbfly             | (A*B)'       | 21     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_256/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_256/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_256/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_256/i_1/ib_c_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_128/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_128/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_128/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_128/i_1/ib_c_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_64/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_64/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_64/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/u_fft/stage_64/i_1/ib_c_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/i_16/fft_magnitude_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/i_26/waveform_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_256/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_256/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_256/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_256/i_1/ib_c_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_128/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_128/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_128/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_128/i_1/ib_c_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_64/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_64/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_64/i_1/ib_c_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/u_ifft/stage_64/i_1/ib_c_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/manu/g_fifo.u_bridge/u_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:25]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:25]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:26]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:26]
INFO: [Synth 8-4480] The timing for the instance i_0/sidui_0/sidu/u_bram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |data_reader         |           2|     16709|
|2     |switch_manager__GB0 |           1|     13282|
|3     |switch_manager__GB1 |           1|      4948|
|4     |switch_manager__GB2 |           1|     10148|
|5     |switch_manager__GB3 |           1|      4848|
|6     |switch_manager__GB4 |           1|     12734|
|7     |switch_manager__GB5 |           1|     12666|
|8     |switch_manager__GB6 |           1|      4849|
|9     |switch_manager__GB7 |           1|     10356|
|10    |switch_manager__GB8 |           1|      5969|
|11    |top_rehaan__GC0     |           1|     11072|
|12    |top_adhavan__GB0    |           1|     13763|
|13    |top_adhavan__GB1    |           1|     13800|
|14    |top__GC0            |           1|      2930|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:08 . Memory (MB): peak = 986.426 ; gain = 730.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:19 . Memory (MB): peak = 998.680 ; gain = 742.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fftstage:                 | omem_reg                         | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage:                 | imem_reg                         | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized0: | omem_reg                         | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized0: | imem_reg                         | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized1: | omem_reg                         | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized1: | imem_reg                         | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|bitreverse:               | brmem_reg                        | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_adhavan:              | fft_magnitude_buffer_reg         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_adhavan:              | waveform_buffer_reg              | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized5: | omem_reg                         | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized5: | imem_reg                         | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized6: | omem_reg                         | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized6: | imem_reg                         | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized7: | omem_reg                         | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized7: | imem_reg                         | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|bitreverse:               | brmem_reg                        | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|bram_frame_buffer:        | mem_reg                          | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------+-------------------------+-----------+----------------------+-----------------------------+
|Module Name      | RTL Object              | Inference | Size (Depth x Width) | Primitives                  | 
+-----------------+-------------------------+-----------+----------------------+-----------------------------+
|u_fft/stage_32   | imem_reg                | Implied   | 16 x 32              | RAM16X1S x 32               | 
|u_fft/stage_32   | omem_reg                | Implied   | 16 x 32              | RAM32M x 6                  | 
|u_fft/stage_16   | imem_reg                | Implied   | 8 x 32               | RAM16X1S x 32               | 
|u_fft/stage_16   | omem_reg                | Implied   | 8 x 32               | RAM32M x 6                  | 
|u_fft/stage_8    | imem_reg                | Implied   | 4 x 32               | RAM16X1S x 32               | 
|u_fft/stage_8    | omem_reg                | Implied   | 4 x 32               | RAM32M x 6                  | 
|top_adhavan__GB0 | sample_buffer_real_reg  | Implied   | 256 x 16             | RAM64X1D x 4  RAM64M x 20   | 
|u_ifft/stage_32  | imem_reg                | Implied   | 16 x 32              | RAM16X1S x 32               | 
|u_ifft/stage_32  | omem_reg                | Implied   | 16 x 32              | RAM32M x 6                  | 
|u_ifft/stage_16  | imem_reg                | Implied   | 8 x 32               | RAM16X1S x 32               | 
|u_ifft/stage_16  | omem_reg                | Implied   | 8 x 32               | RAM32M x 6                  | 
|u_ifft/stage_8   | imem_reg                | Implied   | 4 x 32               | RAM16X1S x 32               | 
|u_ifft/stage_8   | omem_reg                | Implied   | 4 x 32               | RAM32M x 6                  | 
|top_adhavan__GB1 | filtered_fft_buffer_reg | Implied   | 256 x 32             | RAM64X1D x 8  RAM64M x 40   | 
+-----------------+-------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |data_reader         |           1|      1196|
|2     |switch_manager__GB0 |           1|      1487|
|3     |switch_manager__GB2 |           1|       678|
|4     |switch_manager__GB3 |           1|       331|
|5     |switch_manager__GB4 |           1|       921|
|6     |switch_manager__GB5 |           1|       610|
|7     |switch_manager__GB6 |           1|       590|
|8     |switch_manager__GB7 |           1|       299|
|9     |top_rehaan__GC0     |           1|     11072|
|10    |top_adhavan__GB0    |           1|     13515|
|11    |top_adhavan__GB1    |           1|     13553|
|12    |top__GC0            |           1|      2954|
|13    |data_reader__1      |           1|     16709|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\sidu/u_scan/dp_reg )
INFO: [Synth 8-4480] The timing for the instance i_0/manu/g_fifo.u_bridge/u_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:25]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:25]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:26]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:26]
INFO: [Synth 8-4480] The timing for the instance i_0/sidu/u_bram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/adhavan/u_fft/stage_256/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/adhavan/u_fft/stage_128/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/adhavan/u_fft/stage_64/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_11/adhavan/fft_magnitude_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/adhavan/waveform_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/adhavan/u_ifft/stage_256/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/adhavan/u_ifft/stage_128/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavani_12/adhavan/u_ifft/stage_64/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:25 . Memory (MB): peak = 1009.906 ; gain = 753.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |data_reader         |           1|       453|
|2     |switch_manager__GB0 |           1|       843|
|3     |switch_manager__GB2 |           1|       352|
|4     |switch_manager__GB3 |           1|       168|
|5     |switch_manager__GB4 |           1|       504|
|6     |switch_manager__GB5 |           1|       320|
|7     |switch_manager__GB6 |           1|       336|
|8     |switch_manager__GB7 |           1|       136|
|9     |top_rehaan__GC0     |           1|      6995|
|10    |top_adhavan__GB0    |           1|      8847|
|11    |top_adhavan__GB1    |           1|      8863|
|12    |top__GC0            |           1|      1453|
|13    |data_reader__1      |           1|      6944|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance manu/g_fifo.u_bridge/u_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:25]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/dc_block_hp.v:25]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:26]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.srcs/sources_1/new/soft_gain_ramp.v:26]
INFO: [Synth 8-4480] The timing for the instance adhavan/u_fft/stage_256/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavan/u_fft/stage_128/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavan/u_fft/stage_64/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavan/fft_magnitude_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavan/waveform_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavan/u_ifft/stage_256/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavan/u_ifft/stage_128/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adhavan/u_ifft/stage_64/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sidu/u_bram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:33 . Memory (MB): peak = 1017.898 ; gain = 761.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:34 . Memory (MB): peak = 1017.898 ; gain = 761.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:38 . Memory (MB): peak = 1017.898 ; gain = 761.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:38 . Memory (MB): peak = 1017.898 ; gain = 761.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:39 . Memory (MB): peak = 1017.898 ; gain = 761.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:39 . Memory (MB): peak = 1017.898 ; gain = 761.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | adhavan/u_fft/stage_256/HWBFLY.bfly/left_saved_reg[33]  | 4      | 17    | NO           | YES                | YES               | 17     | 0       | 
|top         | adhavan/u_fft/stage_256/HWBFLY.bfly/left_saved_reg[16]  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|top         | adhavan/u_fft/stage_256/HWBFLY.bfly/o_aux_reg           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_fft/stage_128/HWBFLY.bfly/left_saved_reg[33]  | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_fft/stage_128/HWBFLY.bfly/o_aux_reg           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_fft/stage_64/HWBFLY.bfly/left_saved_reg[33]   | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_fft/stage_64/HWBFLY.bfly/o_aux_reg            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_fft/stage_32/HWBFLY.bfly/left_saved_reg[33]   | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_fft/stage_32/HWBFLY.bfly/ir_coef_i_reg[17]    | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|top         | adhavan/u_fft/stage_32/HWBFLY.bfly/ir_coef_r_reg[19]    | 3      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|top         | adhavan/u_fft/stage_32/HWBFLY.bfly/o_aux_reg            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_fft/stage_16/HWBFLY.bfly/left_saved_reg[33]   | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_fft/stage_16/HWBFLY.bfly/ir_coef_i_reg[19]    | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top         | adhavan/u_fft/stage_16/HWBFLY.bfly/ir_coef_r_reg[19]    | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|top         | adhavan/u_fft/stage_16/HWBFLY.bfly/o_aux_reg            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_fft/stage_8/HWBFLY.bfly/left_saved_reg[33]    | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_fft/stage_8/HWBFLY.bfly/ir_coef_i_reg[19]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_fft/stage_8/HWBFLY.bfly/ir_coef_r_reg[19]     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top         | adhavan/u_fft/stage_8/HWBFLY.bfly/o_aux_reg             | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_fft/stage_4/pipeline_reg[2]                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_fft/stage_4/omem_reg[1][31]                   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | adhavan/u_fft/stage_2/o_sync_reg                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_ifft/stage_256/HWBFLY.bfly/left_saved_reg[33] | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_ifft/stage_256/HWBFLY.bfly/o_aux_reg          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_ifft/stage_128/HWBFLY.bfly/left_saved_reg[33] | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_ifft/stage_128/HWBFLY.bfly/o_aux_reg          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_ifft/stage_64/HWBFLY.bfly/left_saved_reg[33]  | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_ifft/stage_64/HWBFLY.bfly/o_aux_reg           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_ifft/stage_32/HWBFLY.bfly/left_saved_reg[33]  | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_ifft/stage_32/HWBFLY.bfly/ir_coef_i_reg[18]   | 3      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top         | adhavan/u_ifft/stage_32/HWBFLY.bfly/ir_coef_r_reg[19]   | 3      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|top         | adhavan/u_ifft/stage_32/HWBFLY.bfly/o_aux_reg           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_ifft/stage_16/HWBFLY.bfly/left_saved_reg[33]  | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_ifft/stage_16/HWBFLY.bfly/ir_coef_i_reg[18]   | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top         | adhavan/u_ifft/stage_16/HWBFLY.bfly/ir_coef_r_reg[19]   | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|top         | adhavan/u_ifft/stage_16/HWBFLY.bfly/o_aux_reg           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_ifft/stage_8/HWBFLY.bfly/left_saved_reg[33]   | 4      | 34    | NO           | YES                | YES               | 34     | 0       | 
|top         | adhavan/u_ifft/stage_8/HWBFLY.bfly/ir_coef_i_reg[18]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_ifft/stage_8/HWBFLY.bfly/ir_coef_r_reg[19]    | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top         | adhavan/u_ifft/stage_8/HWBFLY.bfly/o_aux_reg            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_ifft/stage_4/pipeline_reg[2]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | adhavan/u_ifft/stage_4/omem_reg[1][31]                  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | adhavan/u_ifft/stage_2/o_sync_reg                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     4|
|2     |CARRY4      |  1470|
|3     |DSP48E1     |     6|
|4     |DSP48E1_2   |    12|
|5     |LUT1        |   520|
|6     |LUT2        |  2561|
|7     |LUT3        |  4194|
|8     |LUT4        |  2797|
|9     |LUT5        |   788|
|10    |LUT6        |  3314|
|11    |MUXF7       |   151|
|12    |MUXF8       |     1|
|13    |RAM16X1S    |   192|
|14    |RAM32M      |    36|
|15    |RAM64M      |    60|
|16    |RAM64X1D    |    12|
|17    |RAMB18E1    |     6|
|18    |RAMB18E1_12 |     6|
|19    |RAMB18E1_13 |     1|
|20    |RAMB18E1_14 |     2|
|21    |RAMB18E1_15 |     1|
|22    |RAMB18E1_16 |     2|
|23    |RAMB18E1_17 |     1|
|24    |RAMB18E1_18 |     2|
|25    |RAMB18E1_19 |     2|
|26    |RAMB18E1_20 |     1|
|27    |RAMB18E1_21 |     1|
|28    |RAMB18E1_22 |     1|
|29    |RAMB18E1_8  |     3|
|30    |RAMB36E1    |     1|
|31    |SRL16E      |   612|
|32    |FDCE        |   277|
|33    |FDE_1       |    64|
|34    |FDPE        |     2|
|35    |FDRE        | 19077|
|36    |FDSE        |     7|
|37    |IBUF        |    18|
|38    |OBUF        |    48|
|39    |OBUFT       |     6|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   | 36259|
|2     |  adhavan                                   |top_adhavan                        | 17382|
|3     |    u_fft                                   |fftmain                            |  8561|
|4     |      revstage                              |bitreverse_38                      |    97|
|5     |      stage_128                             |fftstage__parameterized0           |  1214|
|6     |        \HWBFLY.bfly                        |hwbfly_71                          |  1105|
|7     |          do_rnd_left_i                     |convround_72                       |    52|
|8     |          do_rnd_left_r                     |convround_73                       |    52|
|9     |          do_rnd_right_i                    |convround__parameterized0_74       |    41|
|10    |          do_rnd_right_r                    |convround__parameterized0_75       |    41|
|11    |      stage_16                              |fftstage__parameterized3           |  1344|
|12    |        \HWBFLY.bfly                        |hwbfly_66                          |  1151|
|13    |          do_rnd_left_i                     |convround_67                       |    52|
|14    |          do_rnd_left_r                     |convround_68                       |    52|
|15    |          do_rnd_right_i                    |convround__parameterized0_69       |    41|
|16    |          do_rnd_right_r                    |convround__parameterized0_70       |    41|
|17    |      stage_2                               |laststage_39                       |   210|
|18    |        do_rnd_i                            |convround__parameterized2_64       |    16|
|19    |        do_rnd_r                            |convround__parameterized2_65       |    16|
|20    |      stage_256                             |fftstage                           |  1168|
|21    |        \HWBFLY.bfly                        |hwbfly_59                          |  1049|
|22    |          do_rnd_left_i                     |convround_60                       |    52|
|23    |          do_rnd_left_r                     |convround_61                       |    52|
|24    |          do_rnd_right_i                    |convround__parameterized0_62       |    41|
|25    |          do_rnd_right_r                    |convround__parameterized0_63       |    41|
|26    |      stage_32                              |fftstage__parameterized2           |  1414|
|27    |        \HWBFLY.bfly                        |hwbfly_54                          |  1212|
|28    |          do_rnd_left_i                     |convround_55                       |    52|
|29    |          do_rnd_left_r                     |convround_56                       |    52|
|30    |          do_rnd_right_i                    |convround__parameterized0_57       |    41|
|31    |          do_rnd_right_r                    |convround__parameterized0_58       |    41|
|32    |      stage_4                               |qtrstage                           |   625|
|33    |        do_rnd_diff_i                       |convround__parameterized1_50       |    67|
|34    |        do_rnd_diff_r                       |convround__parameterized1_51       |    57|
|35    |        do_rnd_sum_i                        |convround__parameterized1_52       |    36|
|36    |        do_rnd_sum_r                        |convround__parameterized1_53       |    36|
|37    |      stage_64                              |fftstage__parameterized1           |  1206|
|38    |        \HWBFLY.bfly                        |hwbfly_45                          |  1104|
|39    |          do_rnd_left_i                     |convround_46                       |    52|
|40    |          do_rnd_left_r                     |convround_47                       |    52|
|41    |          do_rnd_right_i                    |convround__parameterized0_48       |    41|
|42    |          do_rnd_right_r                    |convround__parameterized0_49       |    41|
|43    |      stage_8                               |fftstage__parameterized4           |  1271|
|44    |        \HWBFLY.bfly                        |hwbfly_40                          |  1087|
|45    |          do_rnd_left_i                     |convround_41                       |    52|
|46    |          do_rnd_left_r                     |convround_42                       |    52|
|47    |          do_rnd_right_i                    |convround__parameterized0_43       |    41|
|48    |          do_rnd_right_r                    |convround__parameterized0_44       |    41|
|49    |    u_ifft                                  |ifftmain                           |  8557|
|50    |      revstage                              |bitreverse                         |    27|
|51    |      stage_128                             |fftstage__parameterized6           |  1214|
|52    |        \HWBFLY.bfly                        |hwbfly_33                          |  1105|
|53    |          do_rnd_left_i                     |convround_34                       |    52|
|54    |          do_rnd_left_r                     |convround_35                       |    52|
|55    |          do_rnd_right_i                    |convround__parameterized0_36       |    41|
|56    |          do_rnd_right_r                    |convround__parameterized0_37       |    41|
|57    |      stage_16                              |fftstage__parameterized9           |  1338|
|58    |        \HWBFLY.bfly                        |hwbfly_28                          |  1145|
|59    |          do_rnd_left_i                     |convround_29                       |    52|
|60    |          do_rnd_left_r                     |convround_30                       |    52|
|61    |          do_rnd_right_i                    |convround__parameterized0_31       |    41|
|62    |          do_rnd_right_r                    |convround__parameterized0_32       |    41|
|63    |      stage_2                               |laststage                          |   210|
|64    |        do_rnd_i                            |convround__parameterized2          |    16|
|65    |        do_rnd_r                            |convround__parameterized2_27       |    16|
|66    |      stage_256                             |fftstage__parameterized5           |  1256|
|67    |        \HWBFLY.bfly                        |hwbfly_22                          |  1105|
|68    |          do_rnd_left_i                     |convround_23                       |    52|
|69    |          do_rnd_left_r                     |convround_24                       |    52|
|70    |          do_rnd_right_i                    |convround__parameterized0_25       |    41|
|71    |          do_rnd_right_r                    |convround__parameterized0_26       |    41|
|72    |      stage_32                              |fftstage__parameterized8           |  1411|
|73    |        \HWBFLY.bfly                        |hwbfly_17                          |  1211|
|74    |          do_rnd_left_i                     |convround_18                       |    52|
|75    |          do_rnd_left_r                     |convround_19                       |    52|
|76    |          do_rnd_right_i                    |convround__parameterized0_20       |    41|
|77    |          do_rnd_right_r                    |convround__parameterized0_21       |    41|
|78    |      stage_4                               |qtrstage__parameterized0           |   625|
|79    |        do_rnd_diff_i                       |convround__parameterized1          |    57|
|80    |        do_rnd_diff_r                       |convround__parameterized1_14       |    67|
|81    |        do_rnd_sum_i                        |convround__parameterized1_15       |    36|
|82    |        do_rnd_sum_r                        |convround__parameterized1_16       |    36|
|83    |      stage_64                              |fftstage__parameterized7           |  1206|
|84    |        \HWBFLY.bfly                        |hwbfly_9                           |  1104|
|85    |          do_rnd_left_i                     |convround_10                       |    52|
|86    |          do_rnd_left_r                     |convround_11                       |    52|
|87    |          do_rnd_right_i                    |convround__parameterized0_12       |    41|
|88    |          do_rnd_right_r                    |convround__parameterized0_13       |    41|
|89    |      stage_8                               |fftstage__parameterized10          |  1262|
|90    |        \HWBFLY.bfly                        |hwbfly                             |  1078|
|91    |          do_rnd_left_i                     |convround                          |    52|
|92    |          do_rnd_left_r                     |convround_7                        |    52|
|93    |          do_rnd_right_i                    |convround__parameterized0          |    41|
|94    |          do_rnd_right_r                    |convround__parameterized0_8        |    41|
|95    |  manu                                      |top_manu                           |  1051|
|96    |    \g_fifo.u_bridge                        |audio_bridge_fifo_sync             |   263|
|97    |      u_fifo                                |xpm_fifo_sync                      |   193|
|98    |        xpm_fifo_base_inst                  |xpm_fifo_base                      |   191|
|99    |          \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|100   |          rdp_inst                          |xpm_counter_updn                   |    34|
|101   |          rdpp1_inst                        |xpm_counter_updn__parameterized0   |    24|
|102   |          rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|103   |          wrp_inst                          |xpm_counter_updn_5                 |    37|
|104   |          wrpp1_inst                        |xpm_counter_updn__parameterized0_6 |    36|
|105   |          xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    14|
|106   |    u_dc_l                                  |dc_block_hp__1                     |   110|
|107   |    u_dc_r                                  |dc_block_hp                        |   110|
|108   |    u_ramp_l                                |soft_gain_ramp__1                  |   175|
|109   |    u_ramp_r                                |soft_gain_ramp                     |   175|
|110   |    u_da2                                   |da2_stereo_top                     |   218|
|111   |      u_conv_l                              |pcm16_to_u12__1                    |    18|
|112   |      u_conv_r                              |pcm16_to_u12                       |    18|
|113   |      u_spi                                 |spi16_dual_da2                     |    88|
|114   |      u_nco                                 |clock_divider                      |    55|
|115   |  rehaan                                    |top_rehaan                         | 17203|
|116   |    clk1                                    |clock_div                          |   112|
|117   |    clk2                                    |clock_div_0                        |   111|
|118   |    disp_ctrl                               |display_controller                 |  5858|
|119   |      clk1                                  |clock_div_3                        |   111|
|120   |      fft                                   |frame_buffer                       |   128|
|121   |      wave                                  |frame_buffer_4                     |  5552|
|122   |    fft_reader                              |data_reader                        |  2148|
|123   |    oledA                                   |Oled_Display                       |   449|
|124   |    oledB                                   |Oled_Display_1                     |   453|
|125   |    swman                                   |switch_manager                     |   996|
|126   |    wave_reader                             |data_reader_2                      |  7076|
|127   |  sidu                                      |top_sidu                           |   465|
|128   |    u_bram                                  |bram_frame_buffer                  |     1|
|129   |    u_cap                                   |Audio_Capture                      |    70|
|130   |    u_cs                                    |clk_voice                          |    24|
|131   |    u_map                                   |level_0_999                        |   117|
|132   |    u_pack                                  |frame_packer                       |    34|
|133   |    u_peak                                  |slow_clock10Hz                     |   147|
|134   |    u_scan                                  |seg_scan4                          |    50|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:39 . Memory (MB): peak = 1017.898 ; gain = 761.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4092 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:02:22 . Memory (MB): peak = 1017.898 ; gain = 280.891
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:40 . Memory (MB): peak = 1017.898 ; gain = 761.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2052 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 364 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 64 instances
  RAM16X1S => RAM32X1S (RAMS32): 192 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 36 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 60 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
441 Infos, 300 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:49 . Memory (MB): peak = 1017.898 ; gain = 774.527
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/rehaa/OneDrive/Documents/NUS/Semester 3/EE2026/Project/ifdp_project/ifdp_project.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1017.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 15:33:11 2025...
