
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ./vivado_runs/M32_W32/run.tcl
# read_verilog -sv ./vivado_runs/M32_W32/sum_signed.sv
# read_xdc ./vivado_runs/M32_W32/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-i
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 211459
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.074 ; gain = 239.832 ; free physical = 33634 ; free virtual = 207568
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.807; parent = 2256.401; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.117; parent = 3040.047; children = 973.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M32_W32/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M32_W32/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3107.012 ; gain = 309.770 ; free physical = 33573 ; free virtual = 207508
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.807; parent = 2256.401; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.086; parent = 3107.016; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.824 ; gain = 327.582 ; free physical = 33575 ; free virtual = 207510
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.807; parent = 2256.401; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.898; parent = 3124.828; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.824 ; gain = 327.582 ; free physical = 33560 ; free virtual = 207494
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.807; parent = 2256.401; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.898; parent = 3124.828; children = 973.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.824 ; gain = 0.000 ; free physical = 33576 ; free virtual = 207510
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M32_W32/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M32_W32/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.543 ; gain = 0.000 ; free physical = 33513 ; free virtual = 207447
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.543 ; gain = 0.000 ; free physical = 33513 ; free virtual = 207448
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.543 ; gain = 494.301 ; free physical = 33578 ; free virtual = 207512
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.807; parent = 2256.401; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.602; parent = 3259.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.543 ; gain = 494.301 ; free physical = 33580 ; free virtual = 207515
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.807; parent = 2256.401; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.602; parent = 3259.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.543 ; gain = 494.301 ; free physical = 33580 ; free virtual = 207515
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.807; parent = 2256.401; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.602; parent = 3259.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.543 ; gain = 494.301 ; free physical = 33590 ; free virtual = 207525
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.807; parent = 2256.401; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.602; parent = 3259.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   37 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 2     
	   2 Input   35 Bit       Adders := 4     
	   2 Input   34 Bit       Adders := 8     
	   2 Input   33 Bit       Adders := 16    
+---Registers : 
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 4     
	               34 Bit    Registers := 8     
	               33 Bit    Registers := 16    
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3291.543 ; gain = 494.301 ; free physical = 33638 ; free virtual = 207578
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.807; parent = 2256.401; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.602; parent = 3259.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3668.793 ; gain = 871.551 ; free physical = 33297 ; free virtual = 207237
Synthesis current peak Physical Memory [PSS] (MB): peak = 3042.207; parent = 2834.833; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4641.867; parent = 3668.797; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3670.793 ; gain = 873.551 ; free physical = 33289 ; free virtual = 207229
Synthesis current peak Physical Memory [PSS] (MB): peak = 3044.387; parent = 2837.013; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4643.867; parent = 3670.797; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3689.824 ; gain = 892.582 ; free physical = 33281 ; free virtual = 207221
Synthesis current peak Physical Memory [PSS] (MB): peak = 3046.348; parent = 2838.974; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.898; parent = 3689.828; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.730 ; gain = 901.488 ; free physical = 33325 ; free virtual = 207265
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.137; parent = 2839.763; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.805; parent = 3698.734; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.730 ; gain = 901.488 ; free physical = 33325 ; free virtual = 207265
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.137; parent = 2839.763; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.805; parent = 3698.734; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.730 ; gain = 901.488 ; free physical = 33325 ; free virtual = 207265
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.309; parent = 2839.935; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.805; parent = 3698.734; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.730 ; gain = 901.488 ; free physical = 33325 ; free virtual = 207265
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.371; parent = 2839.997; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.805; parent = 3698.734; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.730 ; gain = 901.488 ; free physical = 33324 ; free virtual = 207264
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.371; parent = 2839.997; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.805; parent = 3698.734; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.730 ; gain = 901.488 ; free physical = 33325 ; free virtual = 207264
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.371; parent = 2839.997; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.805; parent = 3698.734; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    93|
|3     |LUT1   |    16|
|4     |LUT2   |   571|
|5     |FDRE   |   592|
|6     |IBUF   |   515|
|7     |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.730 ; gain = 901.488 ; free physical = 33325 ; free virtual = 207264
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.371; parent = 2839.997; children = 207.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.805; parent = 3698.734; children = 973.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3698.730 ; gain = 734.770 ; free physical = 33325 ; free virtual = 207264
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.738 ; gain = 901.488 ; free physical = 33325 ; free virtual = 207265
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3713.668 ; gain = 0.000 ; free physical = 33393 ; free virtual = 207333
INFO: [Netlist 29-17] Analyzing 609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M32_W32/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M32_W32/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3759.262 ; gain = 0.000 ; free physical = 33384 ; free virtual = 207323
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 516 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 515 instances

Synth Design complete, checksum: 7dd946c5
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3759.262 ; gain = 2054.809 ; free physical = 33419 ; free virtual = 207359
# report_utilization -file ./vivado_runs/M32_W32/util.rpt
# report_timing_summary -file ./vivado_runs/M32_W32/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4693.961 ; gain = 934.699 ; free physical = 33116 ; free virtual = 207056
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 15:47:40 2025...
