{"&cites=13018445831505297065&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design":[{"title":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","url":"https://ieeexplore.ieee.org/abstract/document/5090700/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2009,"numCitations":904,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/60547/Peh_ORION%202.0.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=13432918967794416029&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:nTn-a6FQa7oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13432918967794416029&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org","p":1,"exp":1596897539910},{"title":"FPGA architecture: Survey and challenges","url":"https://books.google.com/books?hl=en&lr=&id=AdK2OWDP7L0C&oi=fnd&pg=PA1&ots=WhqndUVLM5&sig=vlKVbVyf_m-EH329WE0qYLtB6aw","authors":["I Kuon","I Kuon R Tessier","I Kuon R Tessier J Rose"],"year":2008,"numCitations":648,"pdf":"https://inst.cs.berkeley.edu/~cs294-59/fa10/resources/kuon-book.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4148186172930642692&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:BNO3o1hRkTkJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4148186172930642692&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"books.google.com"},{"title":"Building many-core processor-to-DRAM networks with monolithic CMOS silicon photonics","url":"https://ieeexplore.ieee.org/abstract/document/5209931/","authors":["C Batten","C Batten A Joshi","C Batten A Joshi J Orcutt","C Batten A Joshi J Orcutt A Khilo","C Batten A Joshi J Orcutt A Khilo B Moss…"],"year":2009,"numCitations":506,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/52556/Batten_Building-Many-Core.pdf?sequence=2&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=1457127784724378186&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:SjLZAADCOBQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1457127784724378186&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"A case for bufferless routing in on-chip networks","url":"https://dl.acm.org/doi/abs/10.1145/1555754.1555781","authors":["T Moscibroda","T Moscibroda O Mutlu"],"year":2009,"numCitations":444,"pdf":"https://www.ece.cmu.edu/~omutlu/pub/bless_isca09.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12502872709036183036&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:_A0HXnwgg60J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12502872709036183036&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"dl.acm.org"},{"title":"Comparison of measurement-based admission control algorithms for controlled-load service","url":"https://ieeexplore.ieee.org/abstract/document/631035/","authors":["S Jamin","S Jamin SJ Shenker","S Jamin SJ Shenker PB Danzig"],"year":1997,"numCitations":337,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.44.1608&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=13632974408642903102&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Prwme_4NMr0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13632974408642903102&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Orion 2.0: A power-area simulator for interconnection networks","url":"https://ieeexplore.ieee.org/abstract/document/5728901/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2011,"numCitations":272,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/67492/peh_orion2.0apower.pdf?sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=13422968541695079997&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:PXb6TsX2R7oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13422968541695079997&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"CHIPPER: A low-complexity bufferless deflection router","url":"https://ieeexplore.ieee.org/abstract/document/5749724/","authors":["C Fallin","C Fallin C Craik","C Fallin C Craik O Mutlu"],"year":2011,"numCitations":209,"pdf":"https://www.cfallin.net/pubs/tr-2010-001-chipper.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14492364109450025310&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Xpljq184H8kJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14492364109450025310&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Methods for fault tolerance in networks-on-chip","url":"https://dl.acm.org/doi/abs/10.1145/2522968.2522976","authors":["M Radetzki","M Radetzki C Feng","M Radetzki C Feng X Zhao","M Radetzki C Feng X Zhao A Jantsch"],"year":2013,"numCitations":208,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.303.4380&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=1480219709624564014&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Ljm0vfvLihQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1480219709624564014&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"dl.acm.org"},{"title":"On-chip networks","url":"https://www.morganclaypool.com/doi/abs/10.2200/S00209ED1V01Y200907CAC008","authors":["NE Jerger","NE Jerger LS Peh"],"year":2009,"numCitations":207,"citationUrl":"http://scholar.google.com/scholar?cites=2169025052237593168&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:UHqLA8vsGR4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2169025052237593168&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"morganclaypool.com"},{"title":"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges","url":"https://ieeexplore.ieee.org/abstract/document/5071456/","authors":["LP Carloni","LP Carloni P Pande","LP Carloni P Pande Y Xie"],"year":2009,"numCitations":204,"pdf":"http://webcluster.cs.columbia.edu/~luca/research/eip_NOCS09.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13411713549652032500&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:9HtNRGr6H7oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13411713549652032500&hl=en&as_sdt=2005&sciodt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"}]}