setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/kotagiri/.synopsys_dv_prefs.tcl
dc_shell> source ../scripts/dc.tcl
Error: can't read "top_design": no such variable
        Use error_info for more info. (CMD-013)
Warning: No designs to list. (UID-275)
Error: can't read "lib_types": no such variable
        Use error_info for more info. (CMD-013)
Error: can't read "lib_types_target": no such variable
        Use error_info for more info. (CMD-013)
Error: can't read "rtl_list": no such variable
        Use error_info for more info. (CMD-013)
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Error: Cannot find the design 'fifo1' in the library 'WORK'. (LBR-0)
Error: Current design is not defined. (UID-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
create_clock -name "wclk" -period 6.0 -waveform {0.0 3.0} wclk
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wclk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
create_clock -name "rclk" -period 3.0 -waveform {0.0 1.5} rclk
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rclk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
#set_operating_condition ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_operating_condition ss0p75v125c -library saed32lvt_ss0p75v125c
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Can't find lib_cells matching '*/DELLN*'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
0
dc_shell> set top_design fifo1_srama
fifo1_srama
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/kotagiri/lab2-VijayKotagiri08/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_srama.sv }. (AUTOREAD-303)
Compiling source file /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sramlp_ss0p75v125c_i0p75v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32rvt_ss0p95v125c'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk -add_delay {wdata_in[*]} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:36  211225.8      0.12       1.0      29.7                           92009928.0000
    0:01:37  211225.8      0.12       1.0      29.7                           92009928.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:01:37  211135.4      0.12       1.0      29.7                           68241544.0000
    0:01:37  211135.4      0.12       1.0      29.7                           68241544.0000
    0:01:37  211135.4      0.12       1.0      29.7                           68241544.0000
    0:01:37  211135.4      0.12       1.0      29.7                           68241544.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:01:37  211122.6      0.12       1.0      29.7                           68134248.0000
    0:01:37  211122.6      0.12       1.0      29.7                           68134248.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:37  211121.4      0.12       1.0      29.7                           68108208.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68108208.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68108208.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:37  211121.4      0.12       1.0      29.7                           68019824.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:01:38  211137.6      0.12       1.0      24.0                           69598696.0000
    0:01:38  211137.6      0.12       1.0      24.0                           69598696.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:38  211137.6      0.12       1.0      24.0                           69598696.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:38  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:39  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:39  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:39  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:39  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:39  211137.6      0.12       1.0      24.0                           68339168.0000
    0:01:39  211137.6      0.12       1.0      24.0                           68339168.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
winc
rinc

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
rempty
wfull

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 8 input ports that only have partial input delay specified. (TIM-212)
--------------------
wdata_in[7]
wdata_in[6]
wdata_in[5]
wdata_in[4]
wdata_in[3]
wdata_in[2]
wdata_in[1]
wdata_in[0]
1
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
winc
rinc

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
rempty
wfull

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 8 input ports that only have partial input delay specified. (TIM-212)
--------------------
wdata_in[7]
wdata_in[6]
wdata_in[5]
wdata_in[4]
wdata_in[3]
wdata_in[2]
wdata_in[1]
wdata_in[0]
1
dc_shell> clear
Error: unknown command 'clear' (CMD-005)
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
winc
rinc

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
rempty
wfull

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 8 input ports that only have partial input delay specified. (TIM-212)
--------------------
wdata_in[7]
wdata_in[6]
wdata_in[5]
wdata_in[4]
wdata_in[3]
wdata_in[2]
wdata_in[1]
wdata_in[0]
1
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
winc
rinc

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
rempty
wfull

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 8 input ports that only have partial input delay specified. (TIM-212)
--------------------
wdata_in[7]
wdata_in[6]
wdata_in[5]
wdata_in[4]
wdata_in[3]
wdata_in[2]
wdata_in[1]
wdata_in[0]
1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 1 -min -clock wclk  {wdata_in[*]} 
1
set_input_delay 1 -min -clock wclk -add_delay {winc}
1
set_input_delay 1 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:03  211268.8      0.12       1.0      29.7                           98846608.0000
    0:08:03  211268.8      0.12       1.0      29.7                           98846608.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:08:03  211164.1      0.12       1.0      29.7                           70077744.0000
    0:08:03  211164.1      0.12       1.0      29.7                           70077744.0000
    0:08:03  211164.1      0.12       1.0      29.7                           70077744.0000
    0:08:04  211165.1      0.12       1.0      29.7                           70058416.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:08:04  211158.5      0.12       1.0      29.7                           69958384.0000
    0:08:04  211158.5      0.12       1.0      29.7                           69958384.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:08:04  211157.2      0.12       1.0      29.7                           69932344.0000
    0:08:04  211157.2      0.12       1.0      29.7                           69932344.0000
    0:08:04  211157.2      0.12       1.0      29.7                           69932344.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:04  211157.7      0.12       1.0      29.7                           69908904.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:08:04  211174.0      0.12       1.0      24.0                           71487776.0000
    0:08:04  211174.0      0.12       1.0      24.0                           71487776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:04  211174.0      0.12       1.0      24.0                           71487776.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:08:05  211173.7      0.12       1.0      24.0                           70466944.0000
    0:08:05  211173.7      0.12       1.0      24.0                           70466944.0000
    0:08:05  211173.7      0.12       1.0      24.0                           70466944.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:05  211174.0      0.12       1.0      24.0                           70670184.0000
    0:08:05  211173.0      0.12       1.0      24.0                           70144648.0000
    0:08:05  211173.0      0.12       1.0      24.0                           70144648.0000
    0:08:05  211173.0      0.12       1.0      24.0                           70144648.0000
    0:08:05  211173.2      0.12       1.0      24.0                           70347888.0000
    0:08:05  211173.0      0.12       1.0      24.0                           70144648.0000
    0:08:05  211173.0      0.12       1.0      24.0                           70144648.0000
    0:08:05  211173.0      0.12       1.0      24.0                           70144648.0000
    0:08:05  211173.0      0.12       1.0      24.0                           70144648.0000
    0:08:05  211173.0      0.12       1.0      24.0                           70144648.0000
    0:08:05  211173.0      0.12       1.0      24.0                           70144648.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
rempty
wfull

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 1 -min -clock wclk  {wdata_in[*]} 
1
set_input_delay 1 -min -clock wclk -add_delay {winc}
1
set_input_delay 1 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:11:34  211268.8      0.12       1.0      29.7                           98846608.0000
    0:11:34  211268.8      0.12       1.0      29.7                           98846608.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:11:35  211164.1      0.12       1.0      29.7                           70077744.0000
    0:11:35  211164.1      0.12       1.0      29.7                           70077744.0000
    0:11:35  211164.1      0.12       1.0      29.7                           70077744.0000
    0:11:35  211165.1      0.12       1.0      29.7                           70058416.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:11:35  211158.5      0.12       1.0      29.7                           69958384.0000
    0:11:35  211158.5      0.12       1.0      29.7                           69958384.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:11:35  211157.2      0.12       1.0      29.7                           69932344.0000
    0:11:35  211157.2      0.12       1.0      29.7                           69932344.0000
    0:11:35  211157.2      0.12       1.0      29.7                           69932344.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:11:35  211157.7      0.12       1.0      29.7                           69908904.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:11:36  211174.0      0.12       1.0      24.0                           71487776.0000
    0:11:36  211174.0      0.12       1.0      24.0                           71487776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:11:36  211174.0      0.12       1.0      24.0                           71487776.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:11:36  211173.7      0.12       1.0      24.0                           70466944.0000
    0:11:36  211173.7      0.12       1.0      24.0                           70466944.0000
    0:11:36  211173.7      0.12       1.0      24.0                           70466944.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:11:36  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:36  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:36  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:36  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:36  211173.2      0.12       1.0      24.0                           70347888.0000
    0:11:36  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:36  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:36  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:36  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:36  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:36  211173.0      0.12       1.0      24.0                           70144648.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 1 -min -clock wclk  {wdata_in[*]} 
1
set_input_delay 1 -min -clock wclk -add_delay {winc}
1
set_input_delay 1 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:11:51  211268.8      0.12       1.0      29.7                           98846608.0000
    0:11:51  211268.8      0.12       1.0      29.7                           98846608.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:11:52  211164.1      0.12       1.0      29.7                           70077744.0000
    0:11:52  211164.1      0.12       1.0      29.7                           70077744.0000
    0:11:52  211164.1      0.12       1.0      29.7                           70077744.0000
    0:11:52  211165.1      0.12       1.0      29.7                           70058416.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:11:52  211158.5      0.12       1.0      29.7                           69958384.0000
    0:11:52  211158.5      0.12       1.0      29.7                           69958384.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:11:52  211157.2      0.12       1.0      29.7                           69932344.0000
    0:11:52  211157.2      0.12       1.0      29.7                           69932344.0000
    0:11:52  211157.2      0.12       1.0      29.7                           69932344.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:11:52  211157.7      0.12       1.0      29.7                           69908904.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:11:52  211174.0      0.12       1.0      24.0                           71487776.0000
    0:11:52  211174.0      0.12       1.0      24.0                           71487776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:11:52  211174.0      0.12       1.0      24.0                           71487776.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:11:53  211173.7      0.12       1.0      24.0                           70466944.0000
    0:11:53  211173.7      0.12       1.0      24.0                           70466944.0000
    0:11:53  211173.7      0.12       1.0      24.0                           70466944.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:11:53  211174.0      0.12       1.0      24.0                           70670184.0000
    0:11:53  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:53  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:53  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:53  211173.2      0.12       1.0      24.0                           70347888.0000
    0:11:53  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:53  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:53  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:53  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:53  211173.0      0.12       1.0      24.0                           70144648.0000
    0:11:53  211173.0      0.12       1.0      24.0                           70144648.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 16:09:23 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[0]
              (input port clocked by wclk)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  wdata_in[0] (in)                         0.00       1.00 r
  wdata_reg_0_/D (SDFFARX1_RVT)            0.00       1.00 r
  data arrival time                                   1.00

  clock wclk2x (rise edge)                 1.00       1.00
  clock network delay (ideal)              0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)          0.00       1.00 r
  library setup time                      -0.12       0.88
  data required time                                  0.88
  -----------------------------------------------------------
  data required time                                  0.88
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.00 r
  fifomem/genblk1_6__U/O2[0] (SRAMLP2RW128x8)             0.11       0.11 f
  fifomem/U16/Y (NAND4X1_RVT)                             0.13       0.25 r
  fifomem/U46/Y (NOR2X0_RVT)                              0.07       0.32 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.32 f
  rdata[0] (out)                                          0.00       0.32 f
  data arrival time                                                  0.32

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U36/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U39/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U42/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U45/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U10/Y (INVX0_RVT)                            0.04       0.67 r
  rptr_empty/U49/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U50/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U4/Y (INVX1_RVT)                             0.03       0.80 r
  rptr_empty/U52/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U3/Y (INVX1_RVT)                             0.04       0.88 r
  rptr_empty/U57/Y (AND2X1_RVT)                           0.05       0.94 r
  rptr_empty/U58/SO (HADDX1_RVT)                          0.10       1.04 f
  rptr_empty/U11/Y (INVX0_RVT)                            0.04       1.08 r
  rptr_empty/U59/Y (OA22X1_RVT)                           0.07       1.15 r
  rptr_empty/U72/Y (OAI22X1_RVT)                          0.08       1.24 f
  rptr_empty/U73/Y (AO221X1_RVT)                          0.05       1.29 f
  rptr_empty/U74/Y (NOR4X1_RVT)                           0.09       1.38 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.38 r
  data arrival time                                                  1.38

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       2.00 r
  library setup time                                     -0.13       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.16       0.16 f
  wptr_full/U12/Y (AND2X1_RVT)                            0.05       0.21 f
  wptr_full/U13/Y (AND2X1_RVT)                            0.06       0.27 f
  wptr_full/U14/Y (AND2X1_RVT)                            0.06       0.33 f
  wptr_full/U16/Y (AND2X1_RVT)                            0.06       0.39 f
  wptr_full/U17/Y (AND2X1_RVT)                            0.06       0.45 f
  wptr_full/U18/Y (AND2X1_RVT)                            0.06       0.51 f
  wptr_full/U45/Y (AND2X1_RVT)                            0.06       0.57 f
  wptr_full/U48/Y (AND2X1_RVT)                            0.06       0.63 f
  wptr_full/U49/Y (AND2X1_RVT)                            0.06       0.69 f
  wptr_full/U50/Y (NAND2X0_RVT)                           0.05       0.73 r
  wptr_full/U51/Y (XOR2X1_RVT)                            0.13       0.86 f
  wptr_full/U60/Y (MUX21X1_RVT)                           0.10       0.97 f
  wptr_full/U5/Y (XOR2X2_RVT)                             0.10       1.06 r
  wptr_full/U73/Y (AND4X1_RVT)                            0.09       1.15 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.15 r
  data arrival time                                                  1.15

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       2.00 r
  library setup time                                     -0.13       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.8 -max -clock wclk  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 1 -min -clock wclk -add_delay {wdata_in[*]} 
1
set_input_delay 1 -min -clock wclk -add_delay {winc}
1
set_input_delay 1 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:15:15  211268.8      0.12       1.0      29.7                           98846608.0000
    0:15:15  211268.8      0.12       1.0      29.7                           98846608.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:15:15  211164.1      0.12       1.0      29.7                           70077744.0000
    0:15:15  211164.1      0.12       1.0      29.7                           70077744.0000
    0:15:15  211164.1      0.12       1.0      29.7                           70077744.0000
    0:15:15  211165.1      0.12       1.0      29.7                           70058416.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:15:15  211158.5      0.12       1.0      29.7                           69958384.0000
    0:15:15  211158.5      0.12       1.0      29.7                           69958384.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:15:16  211157.2      0.12       1.0      29.7                           69932344.0000
    0:15:16  211157.2      0.12       1.0      29.7                           69932344.0000
    0:15:16  211157.2      0.12       1.0      29.7                           69932344.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:15:16  211157.7      0.12       1.0      29.7                           69908904.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:15:16  211174.0      0.12       1.0      24.0                           71487776.0000
    0:15:16  211174.0      0.12       1.0      24.0                           71487776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:15:16  211174.0      0.12       1.0      24.0                           71487776.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:15:16  211173.7      0.12       1.0      24.0                           70466944.0000
    0:15:16  211173.7      0.12       1.0      24.0                           70466944.0000
    0:15:16  211173.7      0.12       1.0      24.0                           70466944.0000
    0:15:16  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:16  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:16  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:16  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:15:17  211174.0      0.12       1.0      24.0                           70670184.0000
    0:15:17  211173.0      0.12       1.0      24.0                           70144648.0000
    0:15:17  211173.0      0.12       1.0      24.0                           70144648.0000
    0:15:17  211173.0      0.12       1.0      24.0                           70144648.0000
    0:15:17  211173.2      0.12       1.0      24.0                           70347888.0000
    0:15:17  211173.0      0.12       1.0      24.0                           70144648.0000
    0:15:17  211173.0      0.12       1.0      24.0                           70144648.0000
    0:15:17  211173.0      0.12       1.0      24.0                           70144648.0000
    0:15:17  211173.0      0.12       1.0      24.0                           70144648.0000
    0:15:17  211173.0      0.12       1.0      24.0                           70144648.0000
    0:15:17  211173.0      0.12       1.0      24.0                           70144648.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
rempty
wfull

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.8 -max -clock wclk  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 1 -min -clock wclk -add_delay {wdata_in[*]} 
1
set_input_delay 1 -min -clock wclk -add_delay {winc}
1
set_input_delay 1 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay 1 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -min -clock rclk -add_delay {rempty}
1
set_output_delay 1 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:18:57  211268.8      0.12       1.0      29.7                           98846608.0000
    0:18:58  211268.8      0.12       1.0      29.7                           98846608.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:18:58  211164.1      0.12       1.0      29.7                           70077744.0000
    0:18:58  211164.1      0.12       1.0      29.7                           70077744.0000
    0:18:58  211164.1      0.12       1.0      29.7                           70077744.0000
    0:18:58  211165.1      0.12       1.0      29.7                           70058416.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:18:58  211158.5      0.12       1.0      29.7                           69958384.0000
    0:18:58  211158.5      0.12       1.0      29.7                           69958384.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:18:58  211157.2      0.12       1.0      29.7                           69932344.0000
    0:18:58  211157.2      0.12       1.0      29.7                           69932344.0000
    0:18:58  211157.2      0.12       1.0      29.7                           69932344.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:18:58  211157.7      0.12       1.0      29.7                           69908904.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:18:59  211174.0      0.12       1.0      24.0                           71487776.0000
    0:18:59  211174.0      0.12       1.0      24.0                           71487776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:18:59  211174.0      0.12       1.0      24.0                           71487776.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:18:59  211173.7      0.12       1.0      24.0                           70466944.0000
    0:18:59  211173.7      0.12       1.0      24.0                           70466944.0000
    0:18:59  211173.7      0.12       1.0      24.0                           70466944.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:18:59  211174.0      0.12       1.0      24.0                           70670184.0000
    0:18:59  211173.0      0.12       1.0      24.0                           70144648.0000
    0:18:59  211173.0      0.12       1.0      24.0                           70144648.0000
    0:18:59  211173.0      0.12       1.0      24.0                           70144648.0000
    0:18:59  211173.2      0.12       1.0      24.0                           70347888.0000
    0:19:00  211173.0      0.12       1.0      24.0                           70144648.0000
    0:19:00  211173.0      0.12       1.0      24.0                           70144648.0000
    0:19:00  211173.0      0.12       1.0      24.0                           70144648.0000
    0:19:00  211173.0      0.12       1.0      24.0                           70144648.0000
    0:19:00  211173.0      0.12       1.0      24.0                           70144648.0000
    0:19:00  211173.0      0.12       1.0      24.0                           70144648.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 16:16:11 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[0]
              (input port clocked by wclk)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  wdata_in[0] (in)                         0.00       1.00 r
  wdata_reg_0_/D (SDFFARX1_RVT)            0.00       1.00 r
  data arrival time                                   1.00

  clock wclk2x (rise edge)                 1.00       1.00
  clock network delay (ideal)              0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)          0.00       1.00 r
  library setup time                      -0.12       0.88
  data required time                                  0.88
  -----------------------------------------------------------
  data required time                                  0.88
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.00 r
  fifomem/genblk1_6__U/O2[0] (SRAMLP2RW128x8)             0.11       0.11 f
  fifomem/U16/Y (NAND4X1_RVT)                             0.13       0.25 r
  fifomem/U46/Y (NOR2X0_RVT)                              0.07       0.32 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.32 f
  rdata[0] (out)                                          0.00       0.32 f
  data arrival time                                                  0.32

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U36/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U39/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U42/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U45/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U10/Y (INVX0_RVT)                            0.04       0.67 r
  rptr_empty/U49/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U50/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U4/Y (INVX1_RVT)                             0.03       0.80 r
  rptr_empty/U52/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U3/Y (INVX1_RVT)                             0.04       0.88 r
  rptr_empty/U57/Y (AND2X1_RVT)                           0.05       0.94 r
  rptr_empty/U58/SO (HADDX1_RVT)                          0.10       1.04 f
  rptr_empty/U11/Y (INVX0_RVT)                            0.04       1.08 r
  rptr_empty/U59/Y (OA22X1_RVT)                           0.07       1.15 r
  rptr_empty/U72/Y (OAI22X1_RVT)                          0.08       1.24 f
  rptr_empty/U73/Y (AO221X1_RVT)                          0.05       1.29 f
  rptr_empty/U74/Y (NOR4X1_RVT)                           0.09       1.38 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.38 r
  data arrival time                                                  1.38

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       2.00 r
  library setup time                                     -0.13       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.16       0.16 f
  wptr_full/U12/Y (AND2X1_RVT)                            0.05       0.21 f
  wptr_full/U13/Y (AND2X1_RVT)                            0.06       0.27 f
  wptr_full/U14/Y (AND2X1_RVT)                            0.06       0.33 f
  wptr_full/U16/Y (AND2X1_RVT)                            0.06       0.39 f
  wptr_full/U17/Y (AND2X1_RVT)                            0.06       0.45 f
  wptr_full/U18/Y (AND2X1_RVT)                            0.06       0.51 f
  wptr_full/U45/Y (AND2X1_RVT)                            0.06       0.57 f
  wptr_full/U48/Y (AND2X1_RVT)                            0.06       0.63 f
  wptr_full/U49/Y (AND2X1_RVT)                            0.06       0.69 f
  wptr_full/U50/Y (NAND2X0_RVT)                           0.05       0.73 r
  wptr_full/U51/Y (XOR2X1_RVT)                            0.13       0.86 f
  wptr_full/U60/Y (MUX21X1_RVT)                           0.10       0.97 f
  wptr_full/U5/Y (XOR2X2_RVT)                             0.10       1.06 r
  wptr_full/U73/Y (AND4X1_RVT)                            0.09       1.15 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.15 r
  data arrival time                                                  1.15

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       2.00 r
  library setup time                                     -0.13       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.8 -max -clock wclk -add_delay  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]} 
1
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_load 0.5 [get_ports -filter "direction == out"]
1
set_drive 0.6 [get_ports -filter "direction == in "]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:54:56  211373.5      0.32       3.3      30.6                           116260720.0000
    0:54:56  211369.2      0.32       3.2      30.6                           115924512.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:54:56  211219.5      0.35       3.2      29.9                           72580048.0000
    0:54:56  211220.2      0.32       3.2      29.9                           73200296.0000
    0:54:56  211220.2      0.32       3.2      29.9                           73200296.0000
    0:54:56  211221.3      0.32       3.2      29.9                           73180968.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:54:56  211214.4      0.32       3.2      29.9                           73082320.0000
    0:54:56  211206.8      0.34       3.3      29.9                           72749712.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:54:57  211202.7      0.34       3.3      29.9                           72446256.0000
    0:54:57  211202.2      0.34       3.3      29.9                           72301512.0000
    0:54:57  211202.2      0.34       3.3      29.9                           72301512.0000
    0:54:57  211202.2      0.34       3.3      29.9                           72191032.0000
    0:54:57  211202.2      0.34       3.3      29.9                           72191032.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:54:57  211231.4      0.32       3.1      29.9                           76686696.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:54:58  211247.9      0.32       3.1      24.1                           78349616.0000
    0:54:58  211247.9      0.32       3.1      24.1                           78349616.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:54:58  211247.9      0.32       3.1      24.1                           78349616.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:54:58  211229.1      0.32       2.9      24.1                           74340808.0000
    0:54:58  211229.1      0.32       2.9      24.1                           74340808.0000
    0:54:58  211229.1      0.32       2.9      24.1                           74340808.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:54:58  211229.4      0.32       2.9      24.1                           74599032.0000
    0:54:58  211226.8      0.32       2.9      24.1                           73274680.0000
    0:54:58  211226.8      0.32       2.9      24.1                           73274680.0000
    0:54:58  211226.8      0.32       2.9      24.1                           73274680.0000
    0:54:58  211227.4      0.32       2.9      24.1                           73681160.0000
    0:54:59  211226.6      0.32       2.9      24.1                           73050392.0000
    0:54:59  211226.6      0.32       2.9      24.1                           73050392.0000
    0:54:59  211226.6      0.32       2.9      24.1                           73050392.0000
    0:54:59  211226.6      0.32       2.9      24.1                           73050392.0000
    0:54:59  211226.6      0.32       2.9      24.1                           73050392.0000
    0:54:59  211226.6      0.32       2.9      24.1                           73050392.0000
    0:54:59  211226.3      0.32       2.9      24.1                           72847152.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 16:52:07 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[0]
              (input port clocked by wclk)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.80       0.80 f
  wdata_in[0] (in)                         0.30       1.10 f
  wdata_reg_0_/D (SDFFARX1_RVT)            0.00       1.10 f
  data arrival time                                   1.10

  clock wclk2x (rise edge)                 1.00       1.00
  clock network delay (ideal)              0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)          0.00       1.00 r
  library setup time                      -0.22       0.78
  data required time                                  0.78
  -----------------------------------------------------------
  data required time                                  0.78
  data arrival time                                  -1.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.32


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.00 r
  fifomem/genblk1_6__U/O2[0] (SRAMLP2RW128x8)             0.11       0.11 f
  fifomem/U16/Y (NAND4X1_RVT)                             0.13       0.25 r
  fifomem/U46/Y (NOR2X0_RVT)                              0.07       0.32 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.32 f
  rdata[0] (out)                                          0.00       0.32 f
  data arrival time                                                  0.32

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 f
  rptr_empty/U30/Y (NAND3X2_RVT)                          0.10       0.26 r
  rptr_empty/U12/Y (INVX1_RVT)                            0.03       0.29 f
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.05       0.33 r
  rptr_empty/U11/Y (INVX1_RVT)                            0.03       0.36 f
  rptr_empty/U36/Y (NAND2X0_RVT)                          0.05       0.41 r
  rptr_empty/U10/Y (INVX1_RVT)                            0.03       0.43 f
  rptr_empty/U39/Y (NAND2X0_RVT)                          0.05       0.48 r
  rptr_empty/U9/Y (INVX1_RVT)                             0.03       0.51 f
  rptr_empty/U42/Y (NAND2X0_RVT)                          0.05       0.56 r
  rptr_empty/U8/Y (INVX1_RVT)                             0.03       0.58 f
  rptr_empty/U45/Y (NAND2X0_RVT)                          0.06       0.64 r
  rptr_empty/U7/Y (INVX1_RVT)                             0.03       0.67 f
  rptr_empty/U49/Y (AND2X1_RVT)                           0.06       0.73 f
  rptr_empty/U50/Y (NAND2X0_RVT)                          0.05       0.77 r
  rptr_empty/U6/Y (INVX1_RVT)                             0.03       0.80 f
  rptr_empty/U52/Y (NAND2X0_RVT)                          0.05       0.85 r
  rptr_empty/U5/Y (INVX1_RVT)                             0.03       0.88 f
  rptr_empty/U57/Y (AND2X1_RVT)                           0.06       0.94 f
  rptr_empty/U58/SO (HADDX1_RVT)                          0.10       1.04 r
  rptr_empty/U4/Y (INVX1_RVT)                             0.03       1.07 f
  rptr_empty/U59/Y (OA22X1_RVT)                           0.07       1.14 f
  rptr_empty/U73/Y (OAI22X1_RVT)                          0.09       1.23 r
  rptr_empty/U74/Y (AO221X1_RVT)                          0.07       1.30 r
  rptr_empty/U75/Y (NOR4X1_RVT)                           0.09       1.39 f
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.39 f
  data arrival time                                                  1.39

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: wptr_full/wbin_reg_7_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_7_/Q (SDFFARX1_RVT)                  0.18       0.18 f
  wptr_full/U65/Y (AND4X1_RVT)                            0.10       0.28 f
  wptr_full/U56/Y (AND2X1_RVT)                            0.06       0.34 f
  wptr_full/U55/Y (AND2X1_RVT)                            0.05       0.38 f
  wptr_full/U54/Y (NAND2X0_RVT)                           0.05       0.43 r
  wptr_full/U31/Y (INVX1_RVT)                             0.03       0.46 f
  wptr_full/U66/Y (NAND2X0_RVT)                           0.07       0.54 r
  wptr_full/U11/Y (OR2X1_RVT)                             0.07       0.61 r
  wptr_full/U67/Y (XNOR2X2_RVT)                           0.10       0.71 r
  wptr_full/U51/Y (OA21X1_RVT)                            0.07       0.78 r
  wptr_full/U6/Y (XOR2X1_RVT)                             0.11       0.89 f
  wptr_full/U50/Y (AND4X1_RVT)                            0.10       0.99 f
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       0.99 f
  data arrival time                                                  0.99

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


1
dc_shell> man set_latency
Error: No manual entry for 'set_latency' (CMD-025)
dc_shell> man set_uncertainity
Error: No manual entry for 'set_uncertainity' (CMD-025)
dc_shell> source ../../constraints/fifo1_srama.sdc
1
dc_shell> check_timing
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 17:10:16 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[0]
              (input port clocked by wclk)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.80       0.80 r
  wdata_in[0] (in)                         0.00       0.80 r
  wdata_reg_0_/D (SDFFARX1_RVT)            0.00       0.80 r
  data arrival time                                   0.80

  clock wclk2x (rise edge)                 1.00       1.00
  clock network delay (ideal)              0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)          0.00       1.00 r
  library setup time                      -0.12       0.88
  data required time                                  0.88
  -----------------------------------------------------------
  data required time                                  0.88
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.00 r
  fifomem/genblk1_6__U/O2[0] (SRAMLP2RW128x8)             0.11       0.11 f
  fifomem/U16/Y (NAND4X1_RVT)                             0.13       0.25 r
  fifomem/U46/Y (NOR2X0_RVT)                              0.07       0.32 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.32 f
  rdata[0] (out)                                          0.00       0.32 f
  data arrival time                                                  0.32

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 f
  rptr_empty/U30/Y (NAND3X2_RVT)                          0.10       0.26 r
  rptr_empty/U12/Y (INVX1_RVT)                            0.02       0.28 f
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.33 r
  rptr_empty/U11/Y (INVX1_RVT)                            0.03       0.35 f
  rptr_empty/U36/Y (NAND2X0_RVT)                          0.05       0.40 r
  rptr_empty/U10/Y (INVX1_RVT)                            0.03       0.43 f
  rptr_empty/U39/Y (NAND2X0_RVT)                          0.05       0.48 r
  rptr_empty/U9/Y (INVX1_RVT)                             0.03       0.50 f
  rptr_empty/U42/Y (NAND2X0_RVT)                          0.05       0.55 r
  rptr_empty/U8/Y (INVX1_RVT)                             0.03       0.58 f
  rptr_empty/U45/Y (NAND2X0_RVT)                          0.06       0.63 r
  rptr_empty/U7/Y (INVX1_RVT)                             0.03       0.66 f
  rptr_empty/U49/Y (AND2X1_RVT)                           0.06       0.72 f
  rptr_empty/U50/Y (NAND2X0_RVT)                          0.05       0.77 r
  rptr_empty/U6/Y (INVX1_RVT)                             0.03       0.79 f
  rptr_empty/U52/Y (NAND2X0_RVT)                          0.05       0.84 r
  rptr_empty/U5/Y (INVX1_RVT)                             0.03       0.87 f
  rptr_empty/U57/Y (AND2X1_RVT)                           0.06       0.93 f
  rptr_empty/U58/SO (HADDX1_RVT)                          0.10       1.03 r
  rptr_empty/U4/Y (INVX1_RVT)                             0.03       1.06 f
  rptr_empty/U59/Y (OA22X1_RVT)                           0.07       1.13 f
  rptr_empty/U73/Y (OAI22X1_RVT)                          0.09       1.22 r
  rptr_empty/U74/Y (AO221X1_RVT)                          0.07       1.29 r
  rptr_empty/U75/Y (NOR4X1_RVT)                           0.09       1.38 f
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.38 f
  data arrival time                                                  1.38

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: wptr_full/wbin_reg_7_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_7_/Q (SDFFARX1_RVT)                  0.18       0.18 f
  wptr_full/U65/Y (AND4X1_RVT)                            0.10       0.28 f
  wptr_full/U56/Y (AND2X1_RVT)                            0.06       0.34 f
  wptr_full/U55/Y (AND2X1_RVT)                            0.05       0.38 f
  wptr_full/U54/Y (NAND2X0_RVT)                           0.05       0.43 r
  wptr_full/U31/Y (INVX1_RVT)                             0.03       0.46 f
  wptr_full/U66/Y (NAND2X0_RVT)                           0.07       0.53 r
  wptr_full/U11/Y (OR2X1_RVT)                             0.07       0.61 r
  wptr_full/U67/Y (XNOR2X2_RVT)                           0.10       0.70 r
  wptr_full/U51/Y (OA21X1_RVT)                            0.07       0.78 r
  wptr_full/U6/Y (XOR2X1_RVT)                             0.11       0.89 f
  wptr_full/U50/Y (AND4X1_RVT)                            0.10       0.98 f
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       0.98 f
  data arrival time                                                  0.98

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


1
dc_shell> man "set_latency"
Error: No manual entry for 'set_latency' (CMD-025)
dc_shell> man "set_clock_latency"
2.  Synopsys Commands                                        Command Reference
                               set_clock_latency

NAME
       set_clock_latency
              Specifies the clock latency for clocks, ports, or pins.

SYNTAX
       status set_clock_latency
               [-rise]
               [-fall]
               [-min]
               [-max]
               [-source]
               [-early]
               [-late]
               [-dynamic jitter]
               [-clock clock_list]
               delay
               object_list

   Data Types
       jitter          float
       clock_list      list
       delay           float
       object_list     collection

ARGUMENTS
       -rise  Applies  the  specified latency value only to rising transitions
              at register clock pins. By default, the latency value applies to
              both rising and falling transitions at register clock pins.

       -fall  Applies  the specified latency value only to falling transitions
              at register clock pins.

       -min   Applies the specified latency value only to the minimum  operat-
              ing condition. By default, the latency value applies to both the
              minimum and maximum operating conditions.

       -max   Applies the specified latency value only to the maximum  operat-
              ing condition.

       -source
              Specifies  the  source  (instead  of  network)  latency.  Source
              latency is the amount of delay from the ideal  waveform  to  the
              source object in the design, as defined by the create_clock com-
              mand.

              By default, the delay value applies to the network latency,  the
              amount of delay from the source object in the design to the reg-
              ister clock pin of the sequential device.  The total latency  is
              source latency plus network latency.

       -early Applies  the specified delay value only to early source latency,
              for example, to calculate the clock delay to the capture  regis-
              ter  in  a  setup  check.  This option can be used only with the
              -source option. By default, when you use the -source option, the
              specified  delay  value  applies  to  both early and late source
              latency.

       -late  Applies the specified delay value only to late  source  latency,
              for  example, to calculate the clock delay to the capture regis-
              ter in a hold check. This option  can  be  used  only  with  the
              -source option.

       -dynamic jitter
              Specifies the dynamic component of the clock latency, which rep-
              resents the amount of jitter in the original clock source.  This
              option can be used only with the -source option.

       -clock clock_list
              Applies  the  latency value with respect to the specified clock.
              This option lets you specify the relevant clock when you set the
              latency  on  a port or pin, and multiple clocks pass through the
              port or pin.

       delay  Specifies the clock latency value,  either  network  latency  by
              default, or source latency if you use the -source option.

       object_list
              Specifies  the clocks, ports, and pins on which to set the delay
              value.

DESCRIPTION
       This command specifies clock latency, which is the amount of delay  for
       a  clock signal reaching the clock pin of a sequential device.  You can
       specify two types of clock latency: network latency (the  default)  and
       source latency (by using the -source option).

       Clock  network latency is the time it takes a clock signal to propagate
       from the clock definition point (as defined by  the  create_clock  com-
       mand)  to  a  register  clock pin.  The rise and fall latencies are the
       latencies for rising and falling transitions at the register clock pin,
       respectively.   The  tool considers inversion of the clock waveform, if
       present in the clock network, to determine the rising or falling  sense
       at the register clock pin .

       Clock source latency (also called insertion delay) is the time it takes
       for a clock signal to propagate from its actual ideal  waveform  origin
       point  to  the clock definition point in the design.  You can use it to
       model off-chip clock latency when a clock  generation  circuit  is  not
       part  of  the  current design.  For generated clocks, you can use clock
       source latency to model the delay from the master clock to  the  gener-
       ated  clock definition point.  You can use the -early and -late options
       to specify early and late clock source latencies, respectively.

       The dynamic component of clock latency is the amount of jitter  in  the
       original clock source, which leads to a reduction in timing slack equal
       to the specified amount of time. You specify this amount by  using  the
       -dynamic option, which can be used only with the -source option. In the
       case of a zero-cycle path, in which the same clock edge  both  launches
       and  captures  data  in the path, jitter does not reduce the slack; the
       tool takes this into  account  in  any  clock  reconvergence  pessimism
       removal adjustment performed on the path.

       If  multiple  clocks  are allowed per object, you can specify the clock
       latency with respect to specific clocks by using the -clock option.  By
       using  multiple  set_clock_latency  commands, you can specify different
       latency values for different clocks that pass through the same ports or
       pins.

       By  default, the tool assumes ideal clocking, which means clocks have a
       specified network latency (from the set_clock_latency command) or  zero
       network latency by default.  Propagated clock network latency (from the
       set_propagated_clock command) is normally used after layout  and  final
       clock tree generation.  Specifying the ideal clock network latency pro-
       vides an estimate of the clock tree delay for before layout.

       You can specify clock source latency using the -source option for  both
       ideal  and  propagated  clocks.   The total clock latency at a register
       clock pin is the sum of the source latency and network latency.

       When you apply the set_clock_latency  command  to  pins  or  ports,  it
       affects  all register clock pins in the transitive fanout of the speci-
       fied pins or ports.  You can apply source latency only  to  clocks  and
       clock source pins.

       To   undo  the  effects  of  the  set_clock_latency  command,  use  the
       remove_clock_latency command.

       To report the clock network latency and clock source  latency  informa-
       tion, use the report_clock -skew command.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The  following  example  specifies  a  rise  latency  of 1.2 and a fall
       latency of 0.9 for the clock named CLK1:

         prompt> set_clock_latency 1.2 -rise [get_clocks CLK1]
         prompt> set_clock_latency 0.9 -fall [get_clocks CLK1]

       The next example specifies an early  rise  and  an  early  fall  source
       latency  of  0.8, and a late rise and a late fall source latency of 0.9
       for the clock named CLK1:

         prompt> set_clock_latency 0.8 -source -early [get_clocks CLK1]
         prompt> set_clock_latency 0.9 -source -late  [get_clocks CLK1]

       The next example specifies an early and late source latency of 3 and  5
       respectively with dynamic components of 0.5.

         prompt> set_clock_latency 3 -source -early -dynamic 0.5 [get_clocks CLK1]
         prompt> set_clock_latency 5 -source -late  -dynamic 0.5 [get_clocks CLK1]

SEE ALSO
       create_clock(2)
       current_design(2)
       remove_clock_latency(2)
       report_clock(2)
       set_clock_gate_latency(2)
       set_clock_transition(2)
       set_clock_uncertainty(2)
       set_input_delay(2)
       set_propagated_clock(2)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> man "set_clock_transition"
2.  Synopsys Commands                                        Command Reference
                             set_clock_transition

NAME
       set_clock_transition
              Sets  the  transition  time  at the clock pins of all sequential
              devices clocked by the specified ideal clocks.

SYNTAX
       status set_clock_transition
               transition
               [-rise | -fall]
               [-min]
               [-max]
               clock_list

   Data Types
       transition     float
       clock_list     collection

ARGUMENTS
       transition
              Specifies the transition time at the clock pins of  the  sequen-
              tial  devices  clocked  by  the  specified ideal clocks, in time
              units of the technology library used during optimization.

       -rise | -fall
              Specifies whether the value applies to rising or falling transi-
              tions at the clock pins of the sequential devices. If neither is
              specified, both rising and falling clock  transitions  are  set.
              If  you  specify  only  -rise or only -fall and do not specify a
              transition time for the other type of  transition,  the  default
              value, 0.0, applies to the other type of transition.

       -min   Specifies that the value applies to minimum delay analysis only.
              By default, the transition value applies  to  both  minimum  and
              maximum delay analysis.

       -max   Specifies that the value applies to maximum delay analysis only.
              By default, the transition value applies  to  both  minimum  and
              maximum delay analysis.

       clock_list
              Specifies  the  ideal  clocks  to  which  the  transition  value
              applies.  The specified transition time applies to all  register
              clock pins in the transitive fanout of each specified clock.

DESCRIPTION
       This  command explicitly specifies the transition time of clock signals
       that reach the clock pins  of  sequential  devices  in  the  transitive
       fanout of one or more ideal clocks.

       This  command  is especially useful before layout, when clock trees are
       incomplete and the clocks have ideal behavior. By default, ideal clocks
       have  a  transition  time of zero. To get more accurate timing results,
       specify an estimated nonzero transition time.

       If you specify the name of a  propagated  clock  instead  of  an  ideal
       clock,  the transition time value is ignored; the calculated transition
       time is used instead. You should set clocks  to  be  propagated  clocks
       only after the final clock trees are constructed.

       The   command  sets  one  or  more  of  the  clock_transition_fall_max,
       clock_transition_fall_min, clock_transition_rise_max, and clock_transi-
       tion_rise_min attributes of the specified clock objects.

       To  undo  the  effects  of  the  set_clock_transition  command, use the
       remove_clock_transition, remove_attribute, or reset_design command.

       To list all clock  transition  values  that  have  been  set,  use  the
       report_clock -skew command.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The  following  command sets both the rise and fall transition times to
       0.75 on the clock pins of all sequential elements clocked by the  clock
       named CLK1:

         prompt> set_clock_transition 0.75 CLK1

       The  following  command sets the fall transition time to 0.64 for maxi-
       mum-delay analysis on the clock pins of all sequential elements clocked
       by CLK1 and CLK2:

         prompt> set_clock_transition 0.64 -fall -max {CLK1 CLK2}

       The  following  command sets both the rise and fall transition times to
       0.20 on the clock pins  of  all  sequential  elements  clock  by  ideal
       clocks:

         prompt> set_clock_transition 0.20 [all_clocks]

SEE ALSO
       all_clocks(2)
       create_clock(2)
       get_clocks(2)
       remove_attribute(2)
       report_clock(2)
       remove_clock_transition(2)
       reset_design(2)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> source ../../constraints/fifo1_srama.sdc
Error: unknown command 'set_clock_uncertainity' (CMD-005)
1
dc_shell> source ../../constraints/fifo1_srama.sdc
Error: unknown command 'set_clock_uncertainity' (CMD-005)
1
dc_shell> man "set_clock_uncertainity"
Error: No manual entry for 'set_clock_uncertainity' (CMD-025)
dc_shell> man "set_uncertainity"
Error: No manual entry for 'set_uncertainity' (CMD-025)
dc_shell> source ../../constraints/fifo1_srama.sdc
Error: unknown command 'set_clock_uncertainity' (CMD-005)
Error: unknown command 'set_clock_uncertainity' (CMD-005)
1
dc_shell> source ../../constraints/fifo1_srama.sdc
1
dc_shell> check_timing
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 18:08:03 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  winc (in)                                               0.00       1.00 f
  U12/Y (NBUFFX2_RVT)                                     0.04       1.04 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       1.04 f
  wptr_full/U53/Y (AND2X1_RVT)                            0.06       1.10 f
  wptr_full/U35/Y (AND2X1_RVT)                            0.06       1.16 f
  wptr_full/U14/Y (INVX0_RVT)                             0.02       1.19 r
  wptr_full/U62/Y (AND2X1_RVT)                            0.06       1.24 r
  wptr_full/U92/Y (NAND2X0_RVT)                           0.03       1.28 f
  wptr_full/U95/Y (NAND2X0_RVT)                           0.06       1.33 r
  wptr_full/U4/Y (XNOR2X1_RVT)                            0.11       1.45 r
  wptr_full/U49/Y (NAND4X0_RVT)                           0.06       1.51 f
  wptr_full/U48/Y (INVX0_RVT)                             0.03       1.55 r
  wptr_full/U46/Y (AND4X1_RVT)                            0.09       1.63 r
  wptr_full/U50/Y (AND4X1_RVT)                            0.08       1.72 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.72 r
  data arrival time                                                  1.72

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.20       1.80
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.80 r
  library setup time                                     -0.13       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.00 r
  fifomem/genblk1_6__U/O2[0] (SRAMLP2RW128x8)             0.23       0.23 f
  fifomem/U16/Y (NAND4X1_RVT)                             0.14       0.37 r
  fifomem/U46/Y (NOR2X0_RVT)                              0.07       0.44 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.44 f
  rdata[0] (out)                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.23       0.23 r
  rptr_empty/U30/Y (NAND3X2_RVT)                          0.09       0.32 f
  rptr_empty/U12/Y (INVX1_RVT)                            0.02       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U11/Y (INVX1_RVT)                            0.03       0.42 r
  rptr_empty/U36/Y (NAND2X0_RVT)                          0.04       0.46 f
  rptr_empty/U10/Y (INVX1_RVT)                            0.03       0.49 r
  rptr_empty/U39/Y (NAND2X0_RVT)                          0.04       0.54 f
  rptr_empty/U9/Y (INVX1_RVT)                             0.03       0.57 r
  rptr_empty/U42/Y (NAND2X0_RVT)                          0.04       0.61 f
  rptr_empty/U8/Y (INVX1_RVT)                             0.03       0.65 r
  rptr_empty/U45/Y (NAND2X0_RVT)                          0.05       0.70 f
  rptr_empty/U7/Y (INVX1_RVT)                             0.04       0.73 r
  rptr_empty/U49/Y (AND2X1_RVT)                           0.05       0.79 r
  rptr_empty/U50/Y (NAND2X0_RVT)                          0.04       0.83 f
  rptr_empty/U6/Y (INVX1_RVT)                             0.03       0.86 r
  rptr_empty/U52/Y (NAND2X0_RVT)                          0.04       0.91 f
  rptr_empty/U5/Y (INVX1_RVT)                             0.04       0.94 r
  rptr_empty/U57/Y (AND2X1_RVT)                           0.05       1.00 r
  rptr_empty/U58/SO (HADDX1_RVT)                          0.11       1.10 f
  rptr_empty/U4/Y (INVX1_RVT)                             0.03       1.14 r
  rptr_empty/U59/Y (OA22X1_RVT)                           0.07       1.21 r
  rptr_empty/U73/Y (OAI22X1_RVT)                          0.08       1.29 f
  rptr_empty/U74/Y (AO221X1_RVT)                          0.05       1.35 f
  rptr_empty/U75/Y (NOR4X1_RVT)                           0.09       1.44 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.44 r
  data arrival time                                                  1.44

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: wptr_full/wbin_reg_7_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_7_/Q (SDFFARX1_RVT)                  0.23       0.23 f
  wptr_full/U65/Y (AND4X1_RVT)                            0.10       0.34 f
  wptr_full/U56/Y (AND2X1_RVT)                            0.06       0.39 f
  wptr_full/U55/Y (AND2X1_RVT)                            0.05       0.44 f
  wptr_full/U54/Y (NAND2X0_RVT)                           0.05       0.49 r
  wptr_full/U31/Y (INVX1_RVT)                             0.03       0.52 f
  wptr_full/U66/Y (NAND2X0_RVT)                           0.07       0.59 r
  wptr_full/U11/Y (OR2X1_RVT)                             0.07       0.66 r
  wptr_full/U67/Y (XNOR2X2_RVT)                           0.09       0.75 f
  wptr_full/U51/Y (OA21X1_RVT)                            0.07       0.82 f
  wptr_full/U6/Y (XOR2X1_RVT)                             0.10       0.93 r
  wptr_full/U50/Y (AND4X1_RVT)                            0.09       1.01 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.01 r
  data arrival time                                                  1.01

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.20       1.80
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.80 r
  library setup time                                     -0.13       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


1
dc_shell> source ../../constraints/fifo1_srama.sdc
1
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 18:10:52 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  winc (in)                                               0.00       1.00 f
  U12/Y (NBUFFX2_RVT)                                     0.04       1.04 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       1.04 f
  wptr_full/U53/Y (AND2X1_RVT)                            0.06       1.10 f
  wptr_full/U35/Y (AND2X1_RVT)                            0.06       1.16 f
  wptr_full/U14/Y (INVX0_RVT)                             0.02       1.19 r
  wptr_full/U62/Y (AND2X1_RVT)                            0.06       1.24 r
  wptr_full/U92/Y (NAND2X0_RVT)                           0.03       1.28 f
  wptr_full/U95/Y (NAND2X0_RVT)                           0.06       1.33 r
  wptr_full/U4/Y (XNOR2X1_RVT)                            0.11       1.45 r
  wptr_full/U49/Y (NAND4X0_RVT)                           0.06       1.51 f
  wptr_full/U48/Y (INVX0_RVT)                             0.03       1.55 r
  wptr_full/U46/Y (AND4X1_RVT)                            0.09       1.63 r
  wptr_full/U50/Y (AND4X1_RVT)                            0.08       1.72 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.72 r
  data arrival time                                                  1.72

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.20       1.80
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.80 r
  library setup time                                     -0.13       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.00 r
  fifomem/genblk1_6__U/O2[0] (SRAMLP2RW128x8)             0.23       0.23 f
  fifomem/U16/Y (NAND4X1_RVT)                             0.14       0.37 r
  fifomem/U46/Y (NOR2X0_RVT)                              0.07       0.44 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.44 f
  rdata[0] (out)                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.23       0.23 r
  rptr_empty/U30/Y (NAND3X2_RVT)                          0.09       0.32 f
  rptr_empty/U12/Y (INVX1_RVT)                            0.02       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U11/Y (INVX1_RVT)                            0.03       0.42 r
  rptr_empty/U36/Y (NAND2X0_RVT)                          0.04       0.46 f
  rptr_empty/U10/Y (INVX1_RVT)                            0.03       0.49 r
  rptr_empty/U39/Y (NAND2X0_RVT)                          0.04       0.54 f
  rptr_empty/U9/Y (INVX1_RVT)                             0.03       0.57 r
  rptr_empty/U42/Y (NAND2X0_RVT)                          0.04       0.61 f
  rptr_empty/U8/Y (INVX1_RVT)                             0.03       0.65 r
  rptr_empty/U45/Y (NAND2X0_RVT)                          0.05       0.70 f
  rptr_empty/U7/Y (INVX1_RVT)                             0.04       0.73 r
  rptr_empty/U49/Y (AND2X1_RVT)                           0.05       0.79 r
  rptr_empty/U50/Y (NAND2X0_RVT)                          0.04       0.83 f
  rptr_empty/U6/Y (INVX1_RVT)                             0.03       0.86 r
  rptr_empty/U52/Y (NAND2X0_RVT)                          0.04       0.91 f
  rptr_empty/U5/Y (INVX1_RVT)                             0.04       0.94 r
  rptr_empty/U57/Y (AND2X1_RVT)                           0.05       1.00 r
  rptr_empty/U58/SO (HADDX1_RVT)                          0.11       1.10 f
  rptr_empty/U4/Y (INVX1_RVT)                             0.03       1.14 r
  rptr_empty/U59/Y (OA22X1_RVT)                           0.07       1.21 r
  rptr_empty/U73/Y (OAI22X1_RVT)                          0.08       1.29 f
  rptr_empty/U74/Y (AO221X1_RVT)                          0.05       1.35 f
  rptr_empty/U75/Y (NOR4X1_RVT)                           0.09       1.44 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.44 r
  data arrival time                                                  1.44

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: wptr_full/wbin_reg_7_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_7_/Q (SDFFARX1_RVT)                  0.23       0.23 f
  wptr_full/U65/Y (AND4X1_RVT)                            0.10       0.34 f
  wptr_full/U56/Y (AND2X1_RVT)                            0.06       0.39 f
  wptr_full/U55/Y (AND2X1_RVT)                            0.05       0.44 f
  wptr_full/U54/Y (NAND2X0_RVT)                           0.05       0.49 r
  wptr_full/U31/Y (INVX1_RVT)                             0.03       0.52 f
  wptr_full/U66/Y (NAND2X0_RVT)                           0.07       0.59 r
  wptr_full/U11/Y (OR2X1_RVT)                             0.07       0.66 r
  wptr_full/U67/Y (XNOR2X2_RVT)                           0.09       0.75 f
  wptr_full/U51/Y (OA21X1_RVT)                            0.07       0.82 f
  wptr_full/U6/Y (XOR2X1_RVT)                             0.10       0.93 r
  wptr_full/U50/Y (AND4X1_RVT)                            0.09       1.01 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.01 r
  data arrival time                                                  1.01

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.20       1.80
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.80 r
  library setup time                                     -0.13       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


1
dc_shell> source ../../constraints/fifo1_srama.sdc
1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.8 -max -clock wclk -add_delay  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]} 
1
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_load 0.02 [get_ports -filter "direction == out"]
1
set_drive 0.0002 [get_ports -filter "direction == in"]
1
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_transition 0.33 [get_clocks *clk*]
1
set_clock_uncertainty 0.2 [get_clocks *clk*]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:24:53  211315.0      0.12       1.0      29.7                           107968920.0000
    2:24:53  211313.0      0.12       1.0      29.7                           107866272.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    2:24:53  211176.0      0.12       1.1      29.7                           70633640.0000
    2:24:53  211176.0      0.12       1.1      29.7                           70633640.0000
    2:24:53  211176.0      0.12       1.1      29.7                           70633640.0000
    2:24:53  211178.3      0.12       1.1      29.7                           70675912.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    2:24:54  211171.7      0.12       1.1      29.7                           70575880.0000
    2:24:54  211171.7      0.12       1.1      29.7                           70575880.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    2:24:54  211168.4      0.12       1.1      29.7                           70138448.0000
    2:24:54  211168.4      0.12       1.1      29.7                           70138448.0000
    2:24:54  211168.4      0.12       1.1      29.7                           70138448.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:24:54  211168.6      0.12       1.0      29.7                           70185632.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    2:24:54  211184.9      0.12       1.0      24.0                           71764504.0000
    2:24:54  211184.9      0.12       1.0      24.0                           71764504.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:24:54  211184.9      0.12       1.0      24.0                           71764504.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    2:24:54  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:24:55  211184.4      0.12       1.0      24.0                           70805760.0000
    2:24:55  211183.1      0.12       1.0      24.0                           70087088.0000
    2:24:55  211183.1      0.12       1.0      24.0                           70087088.0000
    2:24:55  211183.1      0.12       1.0      24.0                           70087088.0000
    2:24:55  211183.6      0.12       1.0      24.0                           70493568.0000
    2:24:55  211183.4      0.12       1.0      24.0                           70290328.0000
    2:24:55  211183.4      0.12       1.0      24.0                           70290328.0000
    2:24:55  211183.4      0.12       1.0      24.0                           70290328.0000
    2:24:55  211183.4      0.12       1.0      24.0                           70290328.0000
    2:24:55  211183.4      0.12       1.0      24.0                           70290328.0000
    2:24:55  211183.4      0.12       1.0      24.0                           70290328.0000
    2:24:56  211183.1      0.12       1.0      24.0                           70087088.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> source ../../constraints/fifo1_srama.sdc
1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk -add_delay  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]} 
1
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_load 0.02 [get_ports -filter "direction == out"]
1
set_drive 0.0001 [get_ports -filter "direction == in"]
1
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_transition 0.33 [get_clocks *clk*]
1
set_clock_uncertainty 0.1 [get_clocks *clk*]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 8 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:27:15  211276.4      0.00       0.0      29.7                           99516192.0000
    2:27:15  211276.4      0.00       0.0      29.7                           99516192.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    2:27:15  211165.8      0.02       0.0      29.7                           69446776.0000
    2:27:15  211168.9      0.00       0.0      29.7                           69842912.0000
    2:27:15  211168.9      0.00       0.0      29.7                           69842912.0000
    2:27:15  211169.9      0.00       0.0      29.7                           69823584.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    2:27:15  211163.3      0.00       0.0      29.7                           69723552.0000
    2:27:15  211163.3      0.00       0.0      29.7                           69723552.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    2:27:15  211159.0      0.00       0.0      29.7                           69355896.0000
    2:27:15  211159.0      0.00       0.0      29.7                           69355896.0000
    2:27:15  211159.0      0.00       0.0      29.7                           69355896.0000
    2:27:15  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:27:16  211159.0      0.00       0.0      29.7                           69267504.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    2:27:16  211175.3      0.00       0.0      24.0                           70846384.0000
    2:27:16  211175.3      0.00       0.0      24.0                           70846384.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:27:16  211175.3      0.00       0.0      24.0                           70846384.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:16  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:17  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:17  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:17  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:17  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:17  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:17  211174.2      0.00       0.0      24.0                           69707968.0000
    2:27:17  211174.2      0.00       0.0      24.0                           69707968.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> pwd
/u/kotagiri/lab2-VijayKotagiri08/syn/work
dc_shell> set top_design fifo1_sramb
fifo1_sramb
dc_shell> source ../scripts/dc.tcl
Error: could not open script file "../../fifo1_sramb.design_config.tcl" (CMD-015)
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Error: Cannot find the design 'fifo1_sramb' in the library 'WORK'. (LBR-0)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
Error: Current design is not defined. (UID-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wclk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
create_clock -name "rclk" -period $rclk_period rclk
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rclk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wclk2x'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-from' must have 1 elements. (CMD-036)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-from' must have 1 elements. (CMD-036)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk -add_delay  {wdata_in[*]} 
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find objects matching 'wdata_in[*]'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 1 -max -clock wclk -add_delay {winc}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'winc'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rinc'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]} 
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find objects matching 'wdata_in[*]'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'winc'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 0.5 -min -clock wclk -add_delay {rinc} 
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rinc'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find objects matching 'rdata[*]'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 1 -max -clock rclk -add_delay {rempty}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rempty'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 1 -max -clock rclk -add_delay {wfull}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wfull'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find objects matching 'rdata[*]'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rempty'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wfull'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_load 0.02 [get_ports -filter "direction == out"]
Error: Value for list 'objects' must have 1 elements. (CMD-036)
0
set_drive 0.0001 [get_ports -filter "direction == in"]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
Error: Current design is not defined. (UID-4)
Error: Can't find clocks matching '*clk*'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_transition 0.33 [get_clocks *clk*]
Error: Current design is not defined. (UID-4)
Error: Can't find clocks matching '*clk*'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty 0.1 [get_clocks *clk*]
Error: Current design is not defined. (UID-4)
Error: Can't find clocks matching '*clk*'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
Error: Current design is not defined. (UID-4)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
0
dc_shell> set top_design fifo1_sramb
fifo1_sramb
dc_shell> source ../scripts/dc.tcl
Error: could not open script file "../../fifo1_sramb.design_config.tcl" (CMD-015)
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Error: Cannot find the design 'fifo1_sramb' in the library 'WORK'. (LBR-0)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
Error: Current design is not defined. (UID-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wclk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
create_clock -name "rclk" -period $rclk_period rclk
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rclk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wclk2x'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-from' must have 1 elements. (CMD-036)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-from' must have 1 elements. (CMD-036)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk -add_delay  {wdata_in[*]} 
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find objects matching 'wdata_in[*]'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 1 -max -clock wclk -add_delay {winc}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'winc'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rinc'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]} 
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find objects matching 'wdata_in[*]'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'winc'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 0.5 -min -clock wclk -add_delay {rinc} 
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'wclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rinc'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find objects matching 'rdata[*]'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 1 -max -clock rclk -add_delay {rempty}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rempty'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 1 -max -clock rclk -add_delay {wfull}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wfull'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find objects matching 'rdata[*]'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'rempty'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'rclk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wfull'. (UID-109)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_load 0.02 [get_ports -filter "direction == out"]
Error: Value for list 'objects' must have 1 elements. (CMD-036)
0
set_drive 0.0001 [get_ports -filter "direction == in"]
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_clock_latency 1 [get_clocks *clk*]
Error: Current design is not defined. (UID-4)
Error: Can't find clocks matching '*clk*'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_transition 0.33 [get_clocks *clk*]
Error: Current design is not defined. (UID-4)
Error: Can't find clocks matching '*clk*'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty 0.1 [get_clocks *clk*]
Error: Current design is not defined. (UID-4)
Error: Can't find clocks matching '*clk*'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
Error: Current design is not defined. (UID-4)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
0
dc_shell> set top_design fifo1_sramb
fifo1_sramb
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk -add_delay  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]} 
1
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_load 0.02 [get_ports -filter "direction == out"]
1
set_drive 0.0001 [get_ports -filter "direction == in"]
1
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_transition 0.33 [get_clocks *clk*]
1
set_clock_uncertainty 0.1 [get_clocks *clk*]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 8 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:48:32  211276.4      0.00       0.0      29.7                           99516192.0000
    2:48:32  211276.4      0.00       0.0      29.7                           99516192.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    2:48:33  211165.8      0.02       0.0      29.7                           69446776.0000
    2:48:33  211168.9      0.00       0.0      29.7                           69842912.0000
    2:48:33  211168.9      0.00       0.0      29.7                           69842912.0000
    2:48:33  211169.9      0.00       0.0      29.7                           69823584.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    2:48:33  211163.3      0.00       0.0      29.7                           69723552.0000
    2:48:33  211163.3      0.00       0.0      29.7                           69723552.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    2:48:33  211159.0      0.00       0.0      29.7                           69355896.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69355896.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69355896.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:48:33  211159.0      0.00       0.0      29.7                           69267504.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    2:48:33  211175.3      0.00       0.0      24.0                           70846384.0000
    2:48:33  211175.3      0.00       0.0      24.0                           70846384.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:48:33  211175.3      0.00       0.0      24.0                           70846384.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
    2:48:34  211174.2      0.00       0.0      24.0                           69707968.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> set top_design fifo1_sramb
fifo1_sramb
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk -add_delay  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]} 
1
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_load 0.02 [get_ports -filter "direction == out"]
1
set_drive 0.0001 [get_ports -filter "direction == in"]
1
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_transition 0.33 [get_clocks *clk*]
1
set_clock_uncertainty 0.1 [get_clocks *clk*]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 8 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    3:09:21  211276.4      0.00       0.0      29.7                           99516192.0000
    3:09:21  211276.4      0.00       0.0      29.7                           99516192.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    3:09:22  211165.8      0.02       0.0      29.7                           69446776.0000
    3:09:22  211168.9      0.00       0.0      29.7                           69842912.0000
    3:09:22  211168.9      0.00       0.0      29.7                           69842912.0000
    3:09:22  211169.9      0.00       0.0      29.7                           69823584.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    3:09:22  211163.3      0.00       0.0      29.7                           69723552.0000
    3:09:22  211163.3      0.00       0.0      29.7                           69723552.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    3:09:22  211159.0      0.00       0.0      29.7                           69355896.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69355896.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69355896.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    3:09:22  211159.0      0.00       0.0      29.7                           69267504.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    3:09:23  211175.3      0.00       0.0      24.0                           70846384.0000
    3:09:23  211175.3      0.00       0.0      24.0                           70846384.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    3:09:23  211175.3      0.00       0.0      24.0                           70846384.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:23  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:24  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:24  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:24  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:24  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:24  211174.2      0.00       0.0      24.0                           69707968.0000
    3:09:24  211174.2      0.00       0.0      24.0                           69707968.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1_srama
fifo1_srama
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/kotagiri/lab2-VijayKotagiri08/
set FCL 0
0
set split_constraints 0
0
fifo1_srama (*)                 sync_r2w
fifomem_DATASIZE8_ADDRSIZE10    sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE8_ADDRSIZE10'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'fifo1_srama'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/kotagiri/lab2-VijayKotagiri08/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 1 -max -clock wclk -add_delay  {wdata_in[*]} 
1
set_input_delay 1 -max -clock wclk -add_delay {winc}
1
set_input_delay 1 -max -clock wclk -add_delay {rinc}  
1
set_input_delay 0.5 -min -clock wclk -add_delay {wdata_in[*]} 
1
set_input_delay 0.5 -min -clock wclk -add_delay {winc}
1
set_input_delay 0.5 -min -clock wclk -add_delay {rinc} 
1
set_output_delay 1 -max -clock rclk -add_delay {rdata[*]}
1
set_output_delay 1 -max -clock rclk -add_delay {rempty}
1
set_output_delay 1 -max -clock rclk -add_delay {wfull}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rdata[*]}
1
set_output_delay 0.5 -min -clock rclk -add_delay {rempty}
1
set_output_delay 0.5 -min -clock rclk -add_delay {wfull}
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_load 0.02 [get_ports -filter "direction == out"]
1
set_drive 0.0001 [get_ports -filter "direction == in"]
1
set_clock_latency 1 [get_clocks *clk*]
1
set_clock_transition 0.33 [get_clocks *clk*]
1
set_clock_uncertainty 0.1 [get_clocks *clk*]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 8 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    3:12:50  211276.4      0.00       0.0      29.7                           99516192.0000
    3:12:50  211276.4      0.00       0.0      29.7                           99516192.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    3:12:51  211165.8      0.02       0.0      29.7                           69446776.0000
    3:12:51  211168.9      0.00       0.0      29.7                           69842912.0000
    3:12:51  211168.9      0.00       0.0      29.7                           69842912.0000
    3:12:51  211169.9      0.00       0.0      29.7                           69823584.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    3:12:51  211163.3      0.00       0.0      29.7                           69723552.0000
    3:12:51  211163.3      0.00       0.0      29.7                           69723552.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    3:12:51  211159.0      0.00       0.0      29.7                           69355896.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69355896.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69355896.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    3:12:51  211159.0      0.00       0.0      29.7                           69267504.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    3:12:52  211175.3      0.00       0.0      24.0                           70846384.0000
    3:12:52  211175.3      0.00       0.0      24.0                           70846384.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    3:12:52  211175.3      0.00       0.0      24.0                           70846384.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
    3:12:52  211174.2      0.00       0.0      24.0                           69707968.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/kotagiri/lab2-VijayKotagiri08/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> current_design
Current design is 'fifo1_srama'.
{fifo1_srama}
dc_shell> set top_design fifo1_sramb
fifo1_sramb
dc_shell> current_design
Current design is 'fifo1_srama'.
{fifo1_srama}
dc_shell> reset_design
1
dc_shell> set top_design fifo1_sramb
fifo1_sramb
dc_shell> current_design
Current design is 'fifo1_srama'.
{fifo1_srama}
dc_shell> exit

Memory usage for this session 234 Mbytes.
Memory usage for this session including child processes 234 Mbytes.
CPU usage for this session 115 seconds ( 0.03 hours ).
Elapsed time for this session 11697 seconds ( 3.25 hours ).

Thank you...

