$date
	Thu Sep 20 18:20:51 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$var wire 1 ! sum $end
$var wire 1 " my_sum $end
$var wire 1 # my_carryout $end
$var wire 1 $ carryout $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' carryin $end
$scope module adder $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' carryin $end
$var wire 1 ! sum $end
$var wire 1 $ carryout $end
$upscope $end
$scope module my_adder $end
$var wire 1 % A $end
$var wire 1 ( AandB $end
$var wire 1 ) AxorB $end
$var wire 1 * AxorBandC $end
$var wire 1 & B $end
$var wire 1 ' carryin $end
$var wire 1 # carryout $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
0'
0&
0%
0$
x#
x"
0!
$end
#50000
0*
0(
0)
#100000
0#
0"
#500000
1!
1'
#550000
1"
#1000000
0'
1&
#1050000
0"
1)
#1100000
1"
#1500000
0!
1$
1'
#1550000
0"
1*
#1600000
1#
#2000000
0$
1!
0'
0&
1%
#2050000
1"
0*
#2100000
0#
#2500000
0!
1$
1'
#2550000
0"
1*
#2600000
1#
#3000000
0'
1&
#3050000
1"
0*
0)
1(
#3100000
0"
#3500000
1!
1'
#3550000
1"
#4000000
