Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Oct  3 13:54:02 2023
| Host             : LAPTOP-NLET9JJQ running 64-bit major release  (build 9200)
| Command          : report_power -file OTTER_Wrapper_Programmable_power_routed.rpt -pb OTTER_Wrapper_Programmable_power_summary_routed.pb -rpx OTTER_Wrapper_Programmable_power_routed.rpx
| Design           : OTTER_Wrapper_Programmable
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 50.192 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 49.697                           |
| Device Static (W)        | 0.494                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    15.716 |     2794 |       --- |             --- |
|   LUT as Logic           |    14.403 |     1639 |     20800 |            7.88 |
|   LUT as Distributed RAM |     0.560 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.549 |      125 |      8150 |            1.53 |
|   Register               |     0.111 |      647 |     41600 |            1.56 |
|   BUFG                   |     0.052 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |     0.040 |       39 |     32600 |            0.12 |
|   Others                 |     0.000 |       37 |       --- |             --- |
| Signals                  |    18.180 |     2333 |       --- |             --- |
| Block RAM                |    12.308 |       16 |        50 |           32.00 |
| DSPs                     |     2.909 |        3 |        90 |            3.33 |
| I/O                      |     0.584 |       49 |       106 |           46.23 |
| Static Power             |     0.494 |          |           |                 |
| Total                    |    50.192 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    48.494 |      48.149 |      0.346 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.095 |       0.041 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.240 |       0.239 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     1.060 |       1.045 |      0.015 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| OTTER_Wrapper_Programmable |    49.697 |
|   DB_I                     |     0.183 |
|   DB_R                     |     0.216 |
|   MCU                      |    47.424 |
|     ALU                    |     3.517 |
|     ALUAinput              |     2.260 |
|     ALUBinput              |     2.425 |
|     CSRs                   |     0.087 |
|     CU_FSM                 |     0.051 |
|     PC                     |     1.156 |
|     PCdatasrc              |     0.428 |
|     RF                     |     5.180 |
|       RF_reg_r1_0_31_0_5   |     0.341 |
|       RF_reg_r1_0_31_12_17 |     0.239 |
|       RF_reg_r1_0_31_18_23 |     0.279 |
|       RF_reg_r1_0_31_24_29 |     0.289 |
|       RF_reg_r1_0_31_30_31 |     0.099 |
|       RF_reg_r1_0_31_6_11  |     0.337 |
|       RF_reg_r2_0_31_0_5   |     0.165 |
|       RF_reg_r2_0_31_12_17 |     0.138 |
|       RF_reg_r2_0_31_18_23 |     0.130 |
|       RF_reg_r2_0_31_24_29 |     0.114 |
|       RF_reg_r2_0_31_30_31 |     0.052 |
|       RF_reg_r2_0_31_6_11  |     0.183 |
|     mhub                   |     0.251 |
|       merge                |     0.167 |
|       trans                |     0.084 |
|     programmer             |     1.728 |
|       uart_rx_word         |     0.939 |
|       uart_tx_word         |     0.472 |
|     ram                    |    29.632 |
|       bram                 |    29.517 |
|       delay_ramd           |     0.115 |
|     regWriteback           |     0.708 |
|   SSG_DISP                 |     0.413 |
|     CathMod                |     0.413 |
+----------------------------+-----------+


