<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p237" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_237{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2_237{left:811px;bottom:48px;letter-spacing:-0.1px;}
#t3_237{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_237{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_237{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t6_237{left:96px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.99px;}
#t7_237{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t8_237{left:96px;bottom:960px;letter-spacing:0.15px;word-spacing:-0.56px;}
#t9_237{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.49px;}
#ta_237{left:96px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.39px;}
#tb_237{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-1.16px;}
#tc_237{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.43px;}
#td_237{left:96px;bottom:853px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_237{left:96px;bottom:818px;letter-spacing:0.14px;word-spacing:-0.89px;}
#tf_237{left:96px;bottom:797px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tg_237{left:96px;bottom:775px;letter-spacing:0.12px;word-spacing:-0.39px;}
#th_237{left:96px;bottom:754px;letter-spacing:0.16px;word-spacing:-0.57px;}
#ti_237{left:96px;bottom:719px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tj_237{left:96px;bottom:698px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tk_237{left:96px;bottom:658px;letter-spacing:0.12px;}
#tl_237{left:162px;bottom:658px;letter-spacing:0.15px;word-spacing:0.05px;}
#tm_237{left:96px;bottom:632px;}
#tn_237{left:124px;bottom:632px;letter-spacing:0.14px;word-spacing:-0.46px;}
#to_237{left:96px;bottom:597px;letter-spacing:0.15px;word-spacing:-0.5px;}
#tp_237{left:96px;bottom:575px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tq_237{left:96px;bottom:554px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tr_237{left:96px;bottom:532px;letter-spacing:0.11px;word-spacing:-0.49px;}
#ts_237{left:96px;bottom:511px;letter-spacing:0.11px;word-spacing:-0.24px;}
#tt_237{left:96px;bottom:471px;letter-spacing:0.12px;}
#tu_237{left:162px;bottom:471px;letter-spacing:0.16px;word-spacing:-0.2px;}
#tv_237{left:96px;bottom:445px;}
#tw_237{left:124px;bottom:445px;letter-spacing:0.15px;word-spacing:-0.42px;}
#tx_237{left:96px;bottom:418px;}
#ty_237{left:124px;bottom:418px;letter-spacing:0.15px;word-spacing:-0.42px;}
#tz_237{left:96px;bottom:383px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t10_237{left:96px;bottom:361px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_237{left:96px;bottom:340px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t12_237{left:96px;bottom:319px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t13_237{left:96px;bottom:297px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t14_237{left:96px;bottom:276px;letter-spacing:0.13px;word-spacing:-0.99px;}
#t15_237{left:96px;bottom:254px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t16_237{left:96px;bottom:233px;letter-spacing:0.12px;word-spacing:-0.77px;}
#t17_237{left:96px;bottom:198px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t18_237{left:96px;bottom:176px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t19_237{left:96px;bottom:155px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1a_237{left:96px;bottom:134px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t1b_237{left:96px;bottom:112px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_237{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_237{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_237{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_237{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_237{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_237{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts237" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg237Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg237" style="-webkit-user-select: none;"><object width="935" height="1210" data="237/237.svg" type="image/svg+xml" id="pdf237" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_237" class="t s1_237">Streaming SIMD Extensions Media and Scientific Programming </span><span id="t2_237" class="t s1_237">201 </span>
<span id="t3_237" class="t s1_237">24592—Rev. 3.23—October 2020 </span><span id="t4_237" class="t s1_237">AMD64 Technology </span>
<span id="t5_237" class="t s2_237">operand and stores the result in the third doubleword of the destination register. It subtracts the fourth </span>
<span id="t6_237" class="t s2_237">doubleword of the second source operand from the third doubleword of the second source operand and </span>
<span id="t7_237" class="t s2_237">stores the result in the fourth doubleword of the destination. </span>
<span id="t8_237" class="t s2_237">The (V)HSUBPD instruction subtracts the double-precision floating-point value in the upper </span>
<span id="t9_237" class="t s2_237">quadword of the first source operand (an XMM register) from that in the lower quadword of the first </span>
<span id="ta_237" class="t s2_237">source operand and stores the difference in the low-order quadword of the destination XMM register. </span>
<span id="tb_237" class="t s2_237">The difference from the subtraction of the double-precision floating-point value in the upper quadword </span>
<span id="tc_237" class="t s2_237">of the second source operand (an XMM register or 128-bit memory location) from that in the lower </span>
<span id="td_237" class="t s2_237">quadword of the second source operand is stored in the second quadword of the destination operand. </span>
<span id="te_237" class="t s2_237">VHSUBPS and VHSUBPD each have a 256-bit form. For these instructions the first source operand is </span>
<span id="tf_237" class="t s2_237">a YMM register and the second is either a YMM or a 256-bit memory location. These instructions </span>
<span id="tg_237" class="t s2_237">perform the same operation as their 128-bit counterparts on both the lower and upper quadword of </span>
<span id="th_237" class="t s2_237">their operands. </span>
<span id="ti_237" class="t s2_237">For the legacy instructions, the first source register is also the destination. For the extended </span>
<span id="tj_237" class="t s2_237">instructions, a separate destination register is specified by the instruction encoding. </span>
<span id="tk_237" class="t s3_237">4.7.4.5 </span><span id="tl_237" class="t s3_237">Horizontal Search </span>
<span id="tm_237" class="t s4_237">• </span><span id="tn_237" class="t s2_237">(V)PHMINPOSUW—Packed Horizontal Minimum and Position Unsigned Word </span>
<span id="to_237" class="t s2_237">(V)PHMINPOSUW finds the value and location of the minimum unsigned word from one of 8 </span>
<span id="tp_237" class="t s2_237">horizontally packed unsigned words in its source operand (an XMM register or a 128-bit memory </span>
<span id="tq_237" class="t s2_237">location). The resulting value and location (offset within the source) are packed into the low </span>
<span id="tr_237" class="t s2_237">doubleword of the destination XMM register. Video encoding can be improved by using </span>
<span id="ts_237" class="t s2_237">(V)MPSADBW and (V)PHMINPOSUW together. </span>
<span id="tt_237" class="t s3_237">4.7.4.6 </span><span id="tu_237" class="t s3_237">Simultaneous Addition and Subtraction </span>
<span id="tv_237" class="t s4_237">• </span><span id="tw_237" class="t s2_237">(V)ADDSUBPS—Add/Subtract Packed Single-Precision Floating-Point </span>
<span id="tx_237" class="t s4_237">• </span><span id="ty_237" class="t s2_237">(V)ADDSUBPD—Add/Subtract Packed Double-Precision Floating-Point </span>
<span id="tz_237" class="t s2_237">The (V)ADDSUBPS instruction adds two (four, for the 256-bit form) pairs of odd-indexed single- </span>
<span id="t10_237" class="t s2_237">precision floating-point elements from the source operands and writes the sums to the corresponding </span>
<span id="t11_237" class="t s2_237">elements of the destination; subtracts the even-indexed elements of the second operand from the </span>
<span id="t12_237" class="t s2_237">corresponding elements of the first operand and writes the differences to the corresponding elements </span>
<span id="t13_237" class="t s2_237">of the destination. The first source operand is an XMM (YMM) register and the second operand is </span>
<span id="t14_237" class="t s2_237">either an XMM (YMM) register or a 128-bit (256-bit) memory location. For the legacy instruction, the </span>
<span id="t15_237" class="t s2_237">first source operand is also the destination. For the extended forms, the result is written to the specified </span>
<span id="t16_237" class="t s2_237">separate destination YMM/XMM register. </span>
<span id="t17_237" class="t s2_237">The (V)ADDSUBPS instruction adds one (two, for the 256-bit form) pair(s) of odd-indexed double- </span>
<span id="t18_237" class="t s2_237">precision floating-point elements from the source operands and writes the sums to the corresponding </span>
<span id="t19_237" class="t s2_237">elements of the destination; subtracts the even-indexed elements of the second operand from the </span>
<span id="t1a_237" class="t s2_237">corresponding elements of the first operand and writes the differences to the corresponding elements </span>
<span id="t1b_237" class="t s2_237">of the destination.The first source operand is an XMM (YMM) register and the second operand is </span>
<span id="t1c_237" class="t s5_237">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
