Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 20 17:00:37 2022
| Host         : Mongoose_Razer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_Ranging_control_sets_placed.rpt
| Design       : top_Ranging
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              69 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              13 |            4 |
| Yes          | No                    | Yes                    |              24 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------+------------------+------------------+----------------+
|       Clock Signal      |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+--------------------+------------------+------------------+----------------+
|  pll_freq/inst/clk_out1 | U1/Trig0_out       |                  |                1 |              1 |
|  pll_freq/inst/clk_out1 | U1/cnt[11]_i_1_n_0 |                  |                1 |              4 |
|  pll_freq/inst/clk_out1 | U1/cnt[3]_i_1_n_0  |                  |                1 |              4 |
|  pll_freq/inst/clk_out1 | U1/cnt[7]_i_1_n_0  |                  |                1 |              4 |
|  pll_freq/inst/clk_out1 | U1/cnt_17k_0       | U1/RST           |                3 |             12 |
|  pll_freq/inst/clk_out1 | U1/dis_reg         | U1/RST           |                2 |             12 |
|  pll_freq/inst/clk_out1 |                    | U1/RST           |               12 |             34 |
|  clk_BUFG               |                    | U1/RST           |               10 |             35 |
+-------------------------+--------------------+------------------+------------------+----------------+


