#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 23 10:30:38 2022
# Process ID: 9696
# Current directory: C:/Users/hikar/Desktop/labdigxdxd/project_lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10584 C:\Users\hikar\Desktop\labdigxdxd\project_lab_1\project_lab_1.xpr
# Log file: C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/vivado.log
# Journal file: C:/Users/hikar/Desktop/labdigxdxd/project_lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.srcs/constrs_1
file mkdir C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.srcs/constrs_1/new
close [ open C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Aug 23 10:34:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Aug 23 10:36:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Aug 23 10:38:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248446730
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.293 ; gain = 921.188
set_property PROGRAM.FILE {C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.runs/impl_1/Lab_6.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.runs/impl_1/Lab_6.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.runs/impl_1/Lab_6.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.runs/impl_1/Lab_6.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Lab_6
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1823.129 ; gain = 87.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_6' [C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Lab_6' (1#1) [C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.316 ; gain = 125.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.316 ; gain = 125.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.316 ; gain = 125.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/hikar/Desktop/labdigxdxd/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2179.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2261.184 ; gain = 525.621
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2261.184 ; gain = 525.621
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248446730
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248446730
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248446730
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248446730
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248446730
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 11:54:10 2022...
