<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel.c source code [linux-4.14.y/arch/x86/kernel/cpu/intel.c] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="sku_microcode "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/kernel/cpu/intel.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>kernel</a>/<a href='./'>cpu</a>/<a href='intel.c.html'>intel.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>// SPDX-License-Identifier: GPL-2.0</i></td></tr>
<tr><th id="2">2</th><td><u>#include <a href="../../../../include/linux/kernel.h.html">&lt;linux/kernel.h&gt;</a></u></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><u>#include <a href="../../../../include/linux/string.h.html">&lt;linux/string.h&gt;</a></u></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../../../../include/linux/bitops.h.html">&lt;linux/bitops.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="../../../../include/linux/smp.h.html">&lt;linux/smp.h&gt;</a></u></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="../../../../include/linux/sched.h.html">&lt;linux/sched.h&gt;</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="../../../../include/linux/sched/clock.h.html">&lt;linux/sched/clock.h&gt;</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../../../../include/linux/thread_info.h.html">&lt;linux/thread_info.h&gt;</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../../include/linux/init.h.html">&lt;linux/init.h&gt;</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../../include/linux/uaccess.h.html">&lt;linux/uaccess.h&gt;</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../include/asm/cpufeature.h.html">&lt;asm/cpufeature.h&gt;</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/asm/pgtable.h.html">&lt;asm/pgtable.h&gt;</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/asm/msr.h.html">&lt;asm/msr.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/asm/bugs.h.html">&lt;asm/bugs.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/asm/cpu.h.html">&lt;asm/cpu.h&gt;</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/asm/intel-family.h.html">&lt;asm/intel-family.h&gt;</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/asm/microcode_intel.h.html">&lt;asm/microcode_intel.h&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/uapi/asm/hwcap2.h.html">&lt;asm/hwcap2.h&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/asm/elf.h.html">&lt;asm/elf.h&gt;</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#<span data-ppcond="23">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#828" data-ref="_M/CONFIG_X86_64">CONFIG_X86_64</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/linux/topology.h.html">&lt;linux/topology.h&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="23">endif</span></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="cpu.h.html">"cpu.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#661" data-ref="_M/CONFIG_X86_LOCAL_APIC">CONFIG_X86_LOCAL_APIC</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/asm/mpspec.h.html">&lt;asm/mpspec.h&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/asm/apic.h.html">&lt;asm/apic.h&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i  data-doc="forcempx">/*</i></td></tr>
<tr><th id="35">35</th><td><i  data-doc="forcempx"> * Just in case our CPU detection goes bad, or you have a weird system,</i></td></tr>
<tr><th id="36">36</th><td><i  data-doc="forcempx"> * allow a way to override the automatic disabling of MPX.</i></td></tr>
<tr><th id="37">37</th><td><i  data-doc="forcempx"> */</i></td></tr>
<tr><th id="38">38</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="forcempx" title='forcempx' data-type='int' data-ref="forcempx">forcempx</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><em>static</em> <em>int</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="tu decl def fn" id="forcempx_setup" title='forcempx_setup' data-type='int forcempx_setup(char * __unused)' data-ref="forcempx_setup">forcempx_setup</dfn>(<em>char</em> *<dfn class="local col1 decl" id="1__unused" title='__unused' data-type='char *' data-ref="1__unused">__unused</dfn>)</td></tr>
<tr><th id="41">41</th><td>{</td></tr>
<tr><th id="42">42</th><td>	<a class="tu ref" href="#forcempx" title='forcempx' data-use='w' data-ref="forcempx">forcempx</a> = <var>1</var>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>	<b>return</b> <var>1</var>;</td></tr>
<tr><th id="45">45</th><td>}</td></tr>
<tr><th id="46">46</th><td><a class="macro" href="../../../../include/linux/init.h.html#241" title="static const char __setup_str_forcempx_setup[] __attribute__ ((__section__(&quot;.init.rodata&quot;))) __attribute__((aligned(1))) = &quot;intel-skd-046-workaround=disable&quot;; static struct obs_kernel_param __setup_forcempx_setup __attribute__((__used__)) __attribute__ ((__section__(&quot;.init.setup&quot;))) __attribute__((aligned((sizeof(long))))) = { __setup_str_forcempx_setup, forcempx_setup, 0 }" data-ref="_M/__setup">__setup</a>(<q>"intel-skd-046-workaround=disable"</q>, <a class="tu ref fn" href="#forcempx_setup" title='forcempx_setup' data-ref="forcempx_setup">forcempx_setup</a>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><em>void</em> <dfn class="decl def fn" id="check_mpx_erratum" title='check_mpx_erratum' data-ref="check_mpx_erratum">check_mpx_erratum</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col2 decl" id="2c" title='c' data-type='struct cpuinfo_x86 *' data-ref="2c">c</dfn>)</td></tr>
<tr><th id="49">49</th><td>{</td></tr>
<tr><th id="50">50</th><td>	<b>if</b> (<a class="tu ref" href="#forcempx" title='forcempx' data-use='r' data-ref="forcempx">forcempx</a>)</td></tr>
<tr><th id="51">51</th><td>		<b>return</b>;</td></tr>
<tr><th id="52">52</th><td>	<i>/*</i></td></tr>
<tr><th id="53">53</th><td><i>	 * Turn off the MPX feature on CPUs where SMEP is not</i></td></tr>
<tr><th id="54">54</th><td><i>	 * available or disabled.</i></td></tr>
<tr><th id="55">55</th><td><i>	 *</i></td></tr>
<tr><th id="56">56</th><td><i>	 * Works around Intel Erratum SKD046: "Branch Instructions</i></td></tr>
<tr><th id="57">57</th><td><i>	 * May Initialize MPX Bound Registers Incorrectly".</i></td></tr>
<tr><th id="58">58</th><td><i>	 *</i></td></tr>
<tr><th id="59">59</th><td><i>	 * This might falsely disable MPX on systems without</i></td></tr>
<tr><th id="60">60</th><td><i>	 * SMEP, like Atom processors without SMEP.  But there</i></td></tr>
<tr><th id="61">61</th><td><i>	 * is no such hardware known at the moment.</i></td></tr>
<tr><th id="62">62</th><td><i>	 */</i></td></tr>
<tr><th id="63">63</th><td>	<b>if</b> (<a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 9*32+14)) &amp;&amp; ( (((( 9*32+14))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 9*32+14))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 9*32+14))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 9*32+14))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; (0) )) || (((( 9*32+14))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; (0) )) || (((( 9*32+14))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (((( 9*32+14))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 9*32+14))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 9*32+14))) ? constant_test_bit((( 9*32+14)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 9*32+14)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col2 ref" href="#2c" title='c' data-ref="2c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#246" title="( 9*32+14)" data-ref="_M/X86_FEATURE_MPX">X86_FEATURE_MPX</a>) &amp;&amp; !<a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 9*32+ 7)) &amp;&amp; ( (((( 9*32+ 7))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 9*32+ 7))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 9*32+ 7))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 9*32+ 7))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; (0) )) || (((( 9*32+ 7))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; (0) )) || (((( 9*32+ 7))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (((( 9*32+ 7))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 7))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 9*32+ 7))) ? constant_test_bit((( 9*32+ 7)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 9*32+ 7)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col2 ref" href="#2c" title='c' data-ref="2c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#240" title="( 9*32+ 7)" data-ref="_M/X86_FEATURE_SMEP">X86_FEATURE_SMEP</a>)) {</td></tr>
<tr><th id="64">64</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#246" title="( 9*32+14)" data-ref="_M/X86_FEATURE_MPX">X86_FEATURE_MPX</a>);</td></tr>
<tr><th id="65">65</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#305" title="pr_warning" data-ref="_M/pr_warn">pr_warn</a>(<q>"x86/mpx: Disabling MPX since SMEP not present\n"</q>);</td></tr>
<tr><th id="66">66</th><td>	}</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="tu decl def" id="ring3mwait_disabled" title='ring3mwait_disabled' data-type='bool' data-ref="ring3mwait_disabled">ring3mwait_disabled</dfn> <a class="macro" href="../../include/asm/cache.h.html#11" title="__attribute__((__section__(&quot;.data..read_mostly&quot;)))" data-ref="_M/__read_mostly">__read_mostly</a>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <em>int</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="tu decl def fn" id="ring3mwait_disable" title='ring3mwait_disable' data-type='int ring3mwait_disable(char * __unused)' data-ref="ring3mwait_disable">ring3mwait_disable</dfn>(<em>char</em> *<dfn class="local col3 decl" id="3__unused" title='__unused' data-type='char *' data-ref="3__unused">__unused</dfn>)</td></tr>
<tr><th id="72">72</th><td>{</td></tr>
<tr><th id="73">73</th><td>	<a class="tu ref" href="#ring3mwait_disabled" title='ring3mwait_disabled' data-use='w' data-ref="ring3mwait_disabled">ring3mwait_disabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true">true</a>;</td></tr>
<tr><th id="74">74</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="75">75</th><td>}</td></tr>
<tr><th id="76">76</th><td><a class="macro" href="../../../../include/linux/init.h.html#241" title="static const char __setup_str_ring3mwait_disable[] __attribute__ ((__section__(&quot;.init.rodata&quot;))) __attribute__((aligned(1))) = &quot;ring3mwait=disable&quot;; static struct obs_kernel_param __setup_ring3mwait_disable __attribute__((__used__)) __attribute__ ((__section__(&quot;.init.setup&quot;))) __attribute__((aligned((sizeof(long))))) = { __setup_str_ring3mwait_disable, ring3mwait_disable, 0 }" data-ref="_M/__setup">__setup</a>(<q>"ring3mwait=disable"</q>, <a class="tu ref fn" href="#ring3mwait_disable" title='ring3mwait_disable' data-ref="ring3mwait_disable">ring3mwait_disable</a>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="probe_xeon_phi_r3mwait" title='probe_xeon_phi_r3mwait' data-type='void probe_xeon_phi_r3mwait(struct cpuinfo_x86 * c)' data-ref="probe_xeon_phi_r3mwait">probe_xeon_phi_r3mwait</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col4 decl" id="4c" title='c' data-type='struct cpuinfo_x86 *' data-ref="4c">c</dfn>)</td></tr>
<tr><th id="79">79</th><td>{</td></tr>
<tr><th id="80">80</th><td>	<i>/*</i></td></tr>
<tr><th id="81">81</th><td><i>	 * Ring 3 MONITOR/MWAIT feature cannot be detected without</i></td></tr>
<tr><th id="82">82</th><td><i>	 * cpu model and family comparison.</i></td></tr>
<tr><th id="83">83</th><td><i>	 */</i></td></tr>
<tr><th id="84">84</th><td>	<b>if</b> (<a class="local col4 ref" href="#4c" title='c' data-ref="4c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> != <var>6</var>)</td></tr>
<tr><th id="85">85</th><td>		<b>return</b>;</td></tr>
<tr><th id="86">86</th><td>	<b>switch</b> (<a class="local col4 ref" href="#4c" title='c' data-ref="4c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a>) {</td></tr>
<tr><th id="87">87</th><td>	<b>case</b> <a class="macro" href="../../include/asm/intel-family.h.html#70" title="0x57" data-ref="_M/INTEL_FAM6_XEON_PHI_KNL">INTEL_FAM6_XEON_PHI_KNL</a>:</td></tr>
<tr><th id="88">88</th><td>	<b>case</b> <a class="macro" href="../../include/asm/intel-family.h.html#71" title="0x85" data-ref="_M/INTEL_FAM6_XEON_PHI_KNM">INTEL_FAM6_XEON_PHI_KNM</a>:</td></tr>
<tr><th id="89">89</th><td>		<b>break</b>;</td></tr>
<tr><th id="90">90</th><td>	<b>default</b>:</td></tr>
<tr><th id="91">91</th><td>		<b>return</b>;</td></tr>
<tr><th id="92">92</th><td>	}</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>	<b>if</b> (<a class="tu ref" href="#ring3mwait_disabled" title='ring3mwait_disabled' data-use='r' data-ref="ring3mwait_disabled">ring3mwait_disabled</a>)</td></tr>
<tr><th id="95">95</th><td>		<b>return</b>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>	<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 7*32+ 0), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col4 ref" href="#4c" title='c' data-ref="4c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#193" title="( 7*32+ 0)" data-ref="_M/X86_FEATURE_RING3MWAIT">X86_FEATURE_RING3MWAIT</a>);</td></tr>
<tr><th id="98">98</th><td>	<a class="macro" href="../../../../include/linux/percpu-defs.h.html#498" title="do { do { const void *__vpp_verify = (typeof((&amp;(msr_misc_features_shadow)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(msr_misc_features_shadow)) { case 1: do { typedef typeof((msr_misc_features_shadow)) pto_T__; if (0) { pto_T__ pto_tmp__; pto_tmp__ = (1UL &lt;&lt; 1); (void)pto_tmp__; } switch (sizeof((msr_misc_features_shadow))) { case 1: asm(&quot;or&quot; &quot;b %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;qi&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 2: asm(&quot;or&quot; &quot;w %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 4: asm(&quot;or&quot; &quot;l %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 8: asm(&quot;or&quot; &quot;q %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;re&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; default: __bad_percpu_size(); } } while (0);break; case 2: do { typedef typeof((msr_misc_features_shadow)) pto_T__; if (0) { pto_T__ pto_tmp__; pto_tmp__ = (1UL &lt;&lt; 1); (void)pto_tmp__; } switch (sizeof((msr_misc_features_shadow))) { case 1: asm(&quot;or&quot; &quot;b %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;qi&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 2: asm(&quot;or&quot; &quot;w %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 4: asm(&quot;or&quot; &quot;l %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 8: asm(&quot;or&quot; &quot;q %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;re&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; default: __bad_percpu_size(); } } while (0);break; case 4: do { typedef typeof((msr_misc_features_shadow)) pto_T__; if (0) { pto_T__ pto_tmp__; pto_tmp__ = (1UL &lt;&lt; 1); (void)pto_tmp__; } switch (sizeof((msr_misc_features_shadow))) { case 1: asm(&quot;or&quot; &quot;b %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;qi&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 2: asm(&quot;or&quot; &quot;w %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 4: asm(&quot;or&quot; &quot;l %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 8: asm(&quot;or&quot; &quot;q %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;re&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; default: __bad_percpu_size(); } } while (0);break; case 8: do { typedef typeof((msr_misc_features_shadow)) pto_T__; if (0) { pto_T__ pto_tmp__; pto_tmp__ = (1UL &lt;&lt; 1); (void)pto_tmp__; } switch (sizeof((msr_misc_features_shadow))) { case 1: asm(&quot;or&quot; &quot;b %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;qi&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 2: asm(&quot;or&quot; &quot;w %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 4: asm(&quot;or&quot; &quot;l %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; case 8: asm(&quot;or&quot; &quot;q %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;re&quot; ((pto_T__)(1UL &lt;&lt; 1))); break; default: __bad_percpu_size(); } } while (0);break; default: __bad_size_call_parameter();break; } } while (0)" data-ref="_M/this_cpu_or">this_cpu_or</a>(<a class="ref" href="../../include/asm/processor.h.html#916" title='msr_misc_features_shadow' data-ref="msr_misc_features_shadow">msr_misc_features_shadow</a>,</td></tr>
<tr><th id="99">99</th><td>		    <var>1UL</var> &lt;&lt; <a class="macro" href="../../include/asm/msr-index.h.html#600" title="1" data-ref="_M/MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT">MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT</a>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>	<b>if</b> (<a class="local col4 ref" href="#4c" title='c' data-ref="4c">c</a> == &amp;<a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>)</td></tr>
<tr><th id="102">102</th><td>		<a class="macro" href="../../include/asm/elf.h.html#271" title="(elf_hwcap2)" data-ref="_M/ELF_HWCAP2">ELF_HWCAP2</a> |= <a class="macro" href="../../include/uapi/asm/hwcap2.h.html#6" title="(1 &lt;&lt; 0)" data-ref="_M/HWCAP2_RING3MWAIT">HWCAP2_RING3MWAIT</a>;</td></tr>
<tr><th id="103">103</th><td>}</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/*</i></td></tr>
<tr><th id="106">106</th><td><i> * Early microcode releases for the Spectre v2 mitigation were broken.</i></td></tr>
<tr><th id="107">107</th><td><i> * Information taken from;</i></td></tr>
<tr><th id="108">108</th><td><i> * - <a href="https://newsroom.intel.com/wp-content/uploads/sites/11/2018/03/microcode-update-guidance.pdf">https://newsroom.intel.com/wp-content/uploads/sites/11/2018/03/microcode-update-guidance.pdf</a></i></td></tr>
<tr><th id="109">109</th><td><i> * - <a href="https://kb.vmware.com/s/article/52345">https://kb.vmware.com/s/article/52345</a></i></td></tr>
<tr><th id="110">110</th><td><i> * - Microcode revisions observed in the wild</i></td></tr>
<tr><th id="111">111</th><td><i> * - Release note from 20180108 microcode release</i></td></tr>
<tr><th id="112">112</th><td><i> */</i></td></tr>
<tr><th id="113">113</th><td><b>struct</b> <dfn class="type def" id="sku_microcode" title='sku_microcode' data-ref="sku_microcode">sku_microcode</dfn> {</td></tr>
<tr><th id="114">114</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="tu decl field" id="sku_microcode::model" title='sku_microcode::model' data-type='u8' data-ref="sku_microcode::model">model</dfn>;</td></tr>
<tr><th id="115">115</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="tu decl field" id="sku_microcode::stepping" title='sku_microcode::stepping' data-type='u8' data-ref="sku_microcode::stepping">stepping</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="tu decl field" id="sku_microcode::microcode" title='sku_microcode::microcode' data-type='u32' data-ref="sku_microcode::microcode">microcode</dfn>;</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#sku_microcode" title='sku_microcode' data-ref="sku_microcode">sku_microcode</a> <dfn class="tu decl def" id="spectre_bad_microcodes" title='spectre_bad_microcodes' data-type='const struct sku_microcode [20]' data-ref="spectre_bad_microcodes">spectre_bad_microcodes</dfn>[] = {</td></tr>
<tr><th id="119">119</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#50" title="0x9E" data-ref="_M/INTEL_FAM6_KABYLAKE_DESKTOP">INTEL_FAM6_KABYLAKE_DESKTOP</a>,	<var>0x0B</var>,	<var>0x80</var> },</td></tr>
<tr><th id="120">120</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#50" title="0x9E" data-ref="_M/INTEL_FAM6_KABYLAKE_DESKTOP">INTEL_FAM6_KABYLAKE_DESKTOP</a>,	<var>0x0A</var>,	<var>0x80</var> },</td></tr>
<tr><th id="121">121</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#50" title="0x9E" data-ref="_M/INTEL_FAM6_KABYLAKE_DESKTOP">INTEL_FAM6_KABYLAKE_DESKTOP</a>,	<var>0x09</var>,	<var>0x80</var> },</td></tr>
<tr><th id="122">122</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#49" title="0x8E" data-ref="_M/INTEL_FAM6_KABYLAKE_MOBILE">INTEL_FAM6_KABYLAKE_MOBILE</a>,	<var>0x0A</var>,	<var>0x80</var> },</td></tr>
<tr><th id="123">123</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#49" title="0x8E" data-ref="_M/INTEL_FAM6_KABYLAKE_MOBILE">INTEL_FAM6_KABYLAKE_MOBILE</a>,	<var>0x09</var>,	<var>0x80</var> },</td></tr>
<tr><th id="124">124</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#48" title="0x55" data-ref="_M/INTEL_FAM6_SKYLAKE_X">INTEL_FAM6_SKYLAKE_X</a>,		<var>0x03</var>,	<var>0x0100013e</var> },</td></tr>
<tr><th id="125">125</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#48" title="0x55" data-ref="_M/INTEL_FAM6_SKYLAKE_X">INTEL_FAM6_SKYLAKE_X</a>,		<var>0x04</var>,	<var>0x0200003c</var> },</td></tr>
<tr><th id="126">126</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#41" title="0x3D" data-ref="_M/INTEL_FAM6_BROADWELL_CORE">INTEL_FAM6_BROADWELL_CORE</a>,	<var>0x04</var>,	<var>0x28</var> },</td></tr>
<tr><th id="127">127</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#42" title="0x47" data-ref="_M/INTEL_FAM6_BROADWELL_GT3E">INTEL_FAM6_BROADWELL_GT3E</a>,	<var>0x01</var>,	<var>0x1b</var> },</td></tr>
<tr><th id="128">128</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#44" title="0x56" data-ref="_M/INTEL_FAM6_BROADWELL_XEON_D">INTEL_FAM6_BROADWELL_XEON_D</a>,	<var>0x02</var>,	<var>0x14</var> },</td></tr>
<tr><th id="129">129</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#44" title="0x56" data-ref="_M/INTEL_FAM6_BROADWELL_XEON_D">INTEL_FAM6_BROADWELL_XEON_D</a>,	<var>0x03</var>,	<var>0x07000011</var> },</td></tr>
<tr><th id="130">130</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#43" title="0x4F" data-ref="_M/INTEL_FAM6_BROADWELL_X">INTEL_FAM6_BROADWELL_X</a>,	<var>0x01</var>,	<var>0x0b000025</var> },</td></tr>
<tr><th id="131">131</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#38" title="0x45" data-ref="_M/INTEL_FAM6_HASWELL_ULT">INTEL_FAM6_HASWELL_ULT</a>,	<var>0x01</var>,	<var>0x21</var> },</td></tr>
<tr><th id="132">132</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#39" title="0x46" data-ref="_M/INTEL_FAM6_HASWELL_GT3E">INTEL_FAM6_HASWELL_GT3E</a>,	<var>0x01</var>,	<var>0x18</var> },</td></tr>
<tr><th id="133">133</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#36" title="0x3C" data-ref="_M/INTEL_FAM6_HASWELL_CORE">INTEL_FAM6_HASWELL_CORE</a>,	<var>0x03</var>,	<var>0x23</var> },</td></tr>
<tr><th id="134">134</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#37" title="0x3F" data-ref="_M/INTEL_FAM6_HASWELL_X">INTEL_FAM6_HASWELL_X</a>,		<var>0x02</var>,	<var>0x3b</var> },</td></tr>
<tr><th id="135">135</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#37" title="0x3F" data-ref="_M/INTEL_FAM6_HASWELL_X">INTEL_FAM6_HASWELL_X</a>,		<var>0x04</var>,	<var>0x10</var> },</td></tr>
<tr><th id="136">136</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#34" title="0x3E" data-ref="_M/INTEL_FAM6_IVYBRIDGE_X">INTEL_FAM6_IVYBRIDGE_X</a>,	<var>0x04</var>,	<var>0x42a</var> },</td></tr>
<tr><th id="137">137</th><td>	<i>/* Observed in the wild */</i></td></tr>
<tr><th id="138">138</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#32" title="0x2D" data-ref="_M/INTEL_FAM6_SANDYBRIDGE_X">INTEL_FAM6_SANDYBRIDGE_X</a>,	<var>0x06</var>,	<var>0x61b</var> },</td></tr>
<tr><th id="139">139</th><td>	{ <a class="macro" href="../../include/asm/intel-family.h.html#32" title="0x2D" data-ref="_M/INTEL_FAM6_SANDYBRIDGE_X">INTEL_FAM6_SANDYBRIDGE_X</a>,	<var>0x07</var>,	<var>0x712</var> },</td></tr>
<tr><th id="140">140</th><td>};</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="tu decl def fn" id="bad_spectre_microcode" title='bad_spectre_microcode' data-type='bool bad_spectre_microcode(struct cpuinfo_x86 * c)' data-ref="bad_spectre_microcode">bad_spectre_microcode</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col5 decl" id="5c" title='c' data-type='struct cpuinfo_x86 *' data-ref="5c">c</dfn>)</td></tr>
<tr><th id="143">143</th><td>{</td></tr>
<tr><th id="144">144</th><td>	<em>int</em> <dfn class="local col6 decl" id="6i" title='i' data-type='int' data-ref="6i">i</dfn>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>	<i>/*</i></td></tr>
<tr><th id="147">147</th><td><i>	 * We know that the hypervisor lie to us on the microcode version so</i></td></tr>
<tr><th id="148">148</th><td><i>	 * we may as well hope that it is running the correct version.</i></td></tr>
<tr><th id="149">149</th><td><i>	 */</i></td></tr>
<tr><th id="150">150</th><td>	<b>if</b> (<a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 4*32+31)) &amp;&amp; ( (((( 4*32+31))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 4*32+31))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 4*32+31))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 4*32+31))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; (0) )) || (((( 4*32+31))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; (0) )) || (((( 4*32+31))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (((( 4*32+31))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 4*32+31))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 4*32+31))) ? constant_test_bit((( 4*32+31)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 4*32+31)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col5 ref" href="#5c" title='c' data-ref="5c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#145" title="( 4*32+31)" data-ref="_M/X86_FEATURE_HYPERVISOR">X86_FEATURE_HYPERVISOR</a>))</td></tr>
<tr><th id="151">151</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false">false</a>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>	<b>for</b> (<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> = <var>0</var>; <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> &lt; <a class="macro" href="../../../../include/linux/kernel.h.html#71" title="(sizeof(spectre_bad_microcodes) / sizeof((spectre_bad_microcodes)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((spectre_bad_microcodes)), typeof(&amp;(spectre_bad_microcodes)[0])))); })))" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</a>(<a class="tu ref" href="#spectre_bad_microcodes" title='spectre_bad_microcodes' data-use='r' data-ref="spectre_bad_microcodes">spectre_bad_microcodes</a>); <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>++) {</td></tr>
<tr><th id="154">154</th><td>		<b>if</b> (<a class="local col5 ref" href="#5c" title='c' data-ref="5c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> == <a class="tu ref" href="#spectre_bad_microcodes" title='spectre_bad_microcodes' data-use='m' data-ref="spectre_bad_microcodes">spectre_bad_microcodes</a>[<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>].<a class="tu ref field" href="#sku_microcode::model" title='sku_microcode::model' data-use='r' data-ref="sku_microcode::model">model</a> &amp;&amp;</td></tr>
<tr><th id="155">155</th><td>		    <a class="local col5 ref" href="#5c" title='c' data-ref="5c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_stepping" title='cpuinfo_x86::x86_stepping' data-ref="cpuinfo_x86::x86_stepping">x86_stepping</a> == <a class="tu ref" href="#spectre_bad_microcodes" title='spectre_bad_microcodes' data-use='m' data-ref="spectre_bad_microcodes">spectre_bad_microcodes</a>[<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>].<a class="tu ref field" href="#sku_microcode::stepping" title='sku_microcode::stepping' data-use='r' data-ref="sku_microcode::stepping">stepping</a>)</td></tr>
<tr><th id="156">156</th><td>			<b>return</b> (<a class="local col5 ref" href="#5c" title='c' data-ref="5c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::microcode" title='cpuinfo_x86::microcode' data-ref="cpuinfo_x86::microcode">microcode</a> &lt;= <a class="tu ref" href="#spectre_bad_microcodes" title='spectre_bad_microcodes' data-use='m' data-ref="spectre_bad_microcodes">spectre_bad_microcodes</a>[<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>].<a class="tu ref field" href="#sku_microcode::microcode" title='sku_microcode::microcode' data-use='r' data-ref="sku_microcode::microcode">microcode</a>);</td></tr>
<tr><th id="157">157</th><td>	}</td></tr>
<tr><th id="158">158</th><td>	<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false">false</a>;</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="early_init_intel" title='early_init_intel' data-type='void early_init_intel(struct cpuinfo_x86 * c)' data-ref="early_init_intel">early_init_intel</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col7 decl" id="7c" title='c' data-type='struct cpuinfo_x86 *' data-ref="7c">c</dfn>)</td></tr>
<tr><th id="162">162</th><td>{</td></tr>
<tr><th id="163">163</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col8 decl" id="8misc_enable" title='misc_enable' data-type='u64' data-ref="8misc_enable">misc_enable</dfn>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>	<i>/* Unmask CPUID levels if masked: */</i></td></tr>
<tr><th id="166">166</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> &gt; <var>6</var> || (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>6</var> &amp;&amp; <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> &gt;= <var>0xd</var>)) {</td></tr>
<tr><th id="167">167</th><td>		<b>if</b> (<a class="ref fn" href="../../include/asm/msr.h.html#msr_clear_bit" title='msr_clear_bit' data-ref="msr_clear_bit">msr_clear_bit</a>(<a class="macro" href="../../include/asm/msr-index.h.html#504" title="0x000001a0" data-ref="_M/MSR_IA32_MISC_ENABLE">MSR_IA32_MISC_ENABLE</a>,</td></tr>
<tr><th id="168">168</th><td>				  <a class="macro" href="../../include/asm/msr-index.h.html#556" title="22" data-ref="_M/MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT">MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT</a>) &gt; <var>0</var>) {</td></tr>
<tr><th id="169">169</th><td>			<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::cpuid_level" title='cpuinfo_x86::cpuid_level' data-ref="cpuinfo_x86::cpuid_level">cpuid_level</a> = <a class="ref fn" href="../../include/asm/processor.h.html#cpuid_eax" title='cpuid_eax' data-ref="cpuid_eax">cpuid_eax</a>(<var>0</var>);</td></tr>
<tr><th id="170">170</th><td>			<a class="ref fn" href="cpu.h.html#get_cpu_cap" title='get_cpu_cap' data-ref="get_cpu_cap">get_cpu_cap</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>);</td></tr>
<tr><th id="171">171</th><td>		}</td></tr>
<tr><th id="172">172</th><td>	}</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>	<b>if</b> ((<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>0xf</var> &amp;&amp; <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> &gt;= <var>0x03</var>) ||</td></tr>
<tr><th id="175">175</th><td>		(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>0x6</var> &amp;&amp; <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> &gt;= <var>0x0e</var>))</td></tr>
<tr><th id="176">176</th><td>		<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+ 8), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#90" title="( 3*32+ 8)" data-ref="_M/X86_FEATURE_CONSTANT_TSC">X86_FEATURE_CONSTANT_TSC</a>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> &gt;= <var>6</var> &amp;&amp; !<a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 0*32+30)) &amp;&amp; ( (((( 0*32+30))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+30))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+30))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+30))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; (0) )) || (((( 0*32+30))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; (0) )) || (((( 0*32+30))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (((( 0*32+30))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+30))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+30))) ? constant_test_bit((( 0*32+30)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 0*32+30)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#57" title="( 0*32+30)" data-ref="_M/X86_FEATURE_IA64">X86_FEATURE_IA64</a>))</td></tr>
<tr><th id="179">179</th><td>		<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::microcode" title='cpuinfo_x86::microcode' data-ref="cpuinfo_x86::microcode">microcode</a> = <a class="ref fn" href="../../include/asm/microcode_intel.h.html#intel_get_microcode_revision" title='intel_get_microcode_revision' data-ref="intel_get_microcode_revision">intel_get_microcode_revision</a>();</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>	<i>/* Now if any of them are set, check the blacklist and clear the lot */</i></td></tr>
<tr><th id="182">182</th><td>	<b>if</b> ((<a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p((18*32+26)) &amp;&amp; ( ((((18*32+26))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || ((((18*32+26))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || ((((18*32+26))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || ((((18*32+26))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; (0) )) || ((((18*32+26))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; (0) )) || ((((18*32+26))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || ((((18*32+26))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;(((18*32+26))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p(((18*32+26))) ? constant_test_bit(((18*32+26)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit(((18*32+26)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#339" title="(18*32+26)" data-ref="_M/X86_FEATURE_SPEC_CTRL">X86_FEATURE_SPEC_CTRL</a>) ||</td></tr>
<tr><th id="183">183</th><td>	     <a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p((18*32+27)) &amp;&amp; ( ((((18*32+27))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || ((((18*32+27))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || ((((18*32+27))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || ((((18*32+27))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; (0) )) || ((((18*32+27))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; (0) )) || ((((18*32+27))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || ((((18*32+27))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;(((18*32+27))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p(((18*32+27))) ? constant_test_bit(((18*32+27)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit(((18*32+27)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#340" title="(18*32+27)" data-ref="_M/X86_FEATURE_INTEL_STIBP">X86_FEATURE_INTEL_STIBP</a>) ||</td></tr>
<tr><th id="184">184</th><td>	     <a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 7*32+25)) &amp;&amp; ( (((( 7*32+25))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 7*32+25))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 7*32+25))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 7*32+25))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; (0) )) || (((( 7*32+25))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; (0) )) || (((( 7*32+25))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (((( 7*32+25))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 7*32+25))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 7*32+25))) ? constant_test_bit((( 7*32+25)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 7*32+25)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#218" title="( 7*32+25)" data-ref="_M/X86_FEATURE_IBRS">X86_FEATURE_IBRS</a>) || <a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 7*32+26)) &amp;&amp; ( (((( 7*32+26))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 7*32+26))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 7*32+26))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 7*32+26))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; (0) )) || (((( 7*32+26))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; (0) )) || (((( 7*32+26))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (((( 7*32+26))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 7*32+26))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 7*32+26))) ? constant_test_bit((( 7*32+26)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 7*32+26)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#219" title="( 7*32+26)" data-ref="_M/X86_FEATURE_IBPB">X86_FEATURE_IBPB</a>) ||</td></tr>
<tr><th id="185">185</th><td>	     <a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 7*32+27)) &amp;&amp; ( (((( 7*32+27))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 7*32+27))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 7*32+27))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 7*32+27))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; (0) )) || (((( 7*32+27))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; (0) )) || (((( 7*32+27))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (((( 7*32+27))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 7*32+27))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 7*32+27))) ? constant_test_bit((( 7*32+27)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 7*32+27)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#220" title="( 7*32+27)" data-ref="_M/X86_FEATURE_STIBP">X86_FEATURE_STIBP</a>)) &amp;&amp; <a class="tu ref fn" href="#bad_spectre_microcode" title='bad_spectre_microcode' data-use='c' data-ref="bad_spectre_microcode">bad_spectre_microcode</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>)) {</td></tr>
<tr><th id="186">186</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#305" title="pr_warning" data-ref="_M/pr_warn">pr_warn</a>(<q>"Intel Spectre v2 broken microcode detected; disabling Speculation Control\n"</q>);</td></tr>
<tr><th id="187">187</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#218" title="( 7*32+25)" data-ref="_M/X86_FEATURE_IBRS">X86_FEATURE_IBRS</a>);</td></tr>
<tr><th id="188">188</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#219" title="( 7*32+26)" data-ref="_M/X86_FEATURE_IBPB">X86_FEATURE_IBPB</a>);</td></tr>
<tr><th id="189">189</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#220" title="( 7*32+27)" data-ref="_M/X86_FEATURE_STIBP">X86_FEATURE_STIBP</a>);</td></tr>
<tr><th id="190">190</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#339" title="(18*32+26)" data-ref="_M/X86_FEATURE_SPEC_CTRL">X86_FEATURE_SPEC_CTRL</a>);</td></tr>
<tr><th id="191">191</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#209" title="( 7*32+16)" data-ref="_M/X86_FEATURE_MSR_SPEC_CTRL">X86_FEATURE_MSR_SPEC_CTRL</a>);</td></tr>
<tr><th id="192">192</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#340" title="(18*32+27)" data-ref="_M/X86_FEATURE_INTEL_STIBP">X86_FEATURE_INTEL_STIBP</a>);</td></tr>
<tr><th id="193">193</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#210" title="( 7*32+17)" data-ref="_M/X86_FEATURE_SSBD">X86_FEATURE_SSBD</a>);</td></tr>
<tr><th id="194">194</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#342" title="(18*32+31)" data-ref="_M/X86_FEATURE_SPEC_CTRL_SSBD">X86_FEATURE_SPEC_CTRL_SSBD</a>);</td></tr>
<tr><th id="195">195</th><td>	}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>	<i>/*</i></td></tr>
<tr><th id="198">198</th><td><i>	 * Atom erratum AAE44/AAF40/AAG38/AAH41:</i></td></tr>
<tr><th id="199">199</th><td><i>	 *</i></td></tr>
<tr><th id="200">200</th><td><i>	 * A race condition between speculative fetches and invalidating</i></td></tr>
<tr><th id="201">201</th><td><i>	 * a large page.  This is worked around in microcode, but we</i></td></tr>
<tr><th id="202">202</th><td><i>	 * need the microcode to have already been loaded... so if it is</i></td></tr>
<tr><th id="203">203</th><td><i>	 * not, recommend a BIOS update and disable large pages.</i></td></tr>
<tr><th id="204">204</th><td><i>	 */</i></td></tr>
<tr><th id="205">205</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>6</var> &amp;&amp; <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> == <var>0x1c</var> &amp;&amp; <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_stepping" title='cpuinfo_x86::x86_stepping' data-ref="cpuinfo_x86::x86_stepping">x86_stepping</a> &lt;= <var>2</var> &amp;&amp;</td></tr>
<tr><th id="206">206</th><td>	    <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::microcode" title='cpuinfo_x86::microcode' data-ref="cpuinfo_x86::microcode">microcode</a> &lt; <var>0x20e</var>) {</td></tr>
<tr><th id="207">207</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#305" title="pr_warning" data-ref="_M/pr_warn">pr_warn</a>(<q>"Atom PSE erratum detected, BIOS microcode update recommended\n"</q>);</td></tr>
<tr><th id="208">208</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#clear_cpu_cap" title='clear_cpu_cap' data-ref="clear_cpu_cap">clear_cpu_cap</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#32" title="( 0*32+ 3)" data-ref="_M/X86_FEATURE_PSE">X86_FEATURE_PSE</a>);</td></tr>
<tr><th id="209">209</th><td>	}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#<span data-ppcond="211">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#828" data-ref="_M/CONFIG_X86_64">CONFIG_X86_64</a></u></td></tr>
<tr><th id="212">212</th><td>	<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+15), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#97" title="( 3*32+15)" data-ref="_M/X86_FEATURE_SYSENTER32">X86_FEATURE_SYSENTER32</a>);</td></tr>
<tr><th id="213">213</th><td><u>#<span data-ppcond="211">else</span></u></td></tr>
<tr><th id="214">214</th><td>	<i>/* Netburst reports 64 bytes clflush size, but does IO in 128 bytes */</i></td></tr>
<tr><th id="215">215</th><td>	<b>if</b> (c-&gt;x86 == <var>15</var> &amp;&amp; c-&gt;x86_cache_alignment == <var>64</var>)</td></tr>
<tr><th id="216">216</th><td>		c-&gt;x86_cache_alignment = <var>128</var>;</td></tr>
<tr><th id="217">217</th><td><u>#<span data-ppcond="211">endif</span></u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>	<i>/* CPUID workaround for 0F33/0F34 CPU */</i></td></tr>
<tr><th id="220">220</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>0xF</var> &amp;&amp; <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> == <var>0x3</var></td></tr>
<tr><th id="221">221</th><td>	    &amp;&amp; (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_stepping" title='cpuinfo_x86::x86_stepping' data-ref="cpuinfo_x86::x86_stepping">x86_stepping</a> == <var>0x3</var> || <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_stepping" title='cpuinfo_x86::x86_stepping' data-ref="cpuinfo_x86::x86_stepping">x86_stepping</a> == <var>0x4</var>))</td></tr>
<tr><th id="222">222</th><td>		<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_phys_bits" title='cpuinfo_x86::x86_phys_bits' data-ref="cpuinfo_x86::x86_phys_bits">x86_phys_bits</a> = <var>36</var>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>	<i>/*</i></td></tr>
<tr><th id="225">225</th><td><i>	 * c-&gt;x86_power is 8000_0007 edx. Bit 8 is TSC runs at constant rate</i></td></tr>
<tr><th id="226">226</th><td><i>	 * with P/T states and does not stop in deep C-states.</i></td></tr>
<tr><th id="227">227</th><td><i>	 *</i></td></tr>
<tr><th id="228">228</th><td><i>	 * It is also reliable across cores and sockets. (but not across</i></td></tr>
<tr><th id="229">229</th><td><i>	 * cabinets - we turn it off in that case explicitly.)</i></td></tr>
<tr><th id="230">230</th><td><i>	 */</i></td></tr>
<tr><th id="231">231</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_power" title='cpuinfo_x86::x86_power' data-ref="cpuinfo_x86::x86_power">x86_power</a> &amp; (<var>1</var> &lt;&lt; <var>8</var>)) {</td></tr>
<tr><th id="232">232</th><td>		<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+ 8), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#90" title="( 3*32+ 8)" data-ref="_M/X86_FEATURE_CONSTANT_TSC">X86_FEATURE_CONSTANT_TSC</a>);</td></tr>
<tr><th id="233">233</th><td>		<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+24), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#106" title="( 3*32+24)" data-ref="_M/X86_FEATURE_NONSTOP_TSC">X86_FEATURE_NONSTOP_TSC</a>);</td></tr>
<tr><th id="234">234</th><td>	}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>	<i>/* Penwell and Cloverview have the TSC which doesn't sleep on S3 */</i></td></tr>
<tr><th id="237">237</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>6</var>) {</td></tr>
<tr><th id="238">238</th><td>		<b>switch</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a>) {</td></tr>
<tr><th id="239">239</th><td>		<b>case</b> <var>0x27</var>:	<i>/* Penwell */</i></td></tr>
<tr><th id="240">240</th><td>		<b>case</b> <var>0x35</var>:	<i>/* Cloverview */</i></td></tr>
<tr><th id="241">241</th><td>		<b>case</b> <var>0x4a</var>:	<i>/* Merrifield */</i></td></tr>
<tr><th id="242">242</th><td>			<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+30), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#111" title="( 3*32+30)" data-ref="_M/X86_FEATURE_NONSTOP_TSC_S3">X86_FEATURE_NONSTOP_TSC_S3</a>);</td></tr>
<tr><th id="243">243</th><td>			<b>break</b>;</td></tr>
<tr><th id="244">244</th><td>		<b>default</b>:</td></tr>
<tr><th id="245">245</th><td>			<b>break</b>;</td></tr>
<tr><th id="246">246</th><td>		}</td></tr>
<tr><th id="247">247</th><td>	}</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>	<i>/*</i></td></tr>
<tr><th id="250">250</th><td><i>	 * There is a known erratum on Pentium III and Core Solo</i></td></tr>
<tr><th id="251">251</th><td><i>	 * and Core Duo CPUs.</i></td></tr>
<tr><th id="252">252</th><td><i>	 * " Page with PAT set to WC while associated MTRR is UC</i></td></tr>
<tr><th id="253">253</th><td><i>	 *   may consolidate to UC "</i></td></tr>
<tr><th id="254">254</th><td><i>	 * Because of this erratum, it is better to stick with</i></td></tr>
<tr><th id="255">255</th><td><i>	 * setting WC in MTRR rather than using PAT on these CPUs.</i></td></tr>
<tr><th id="256">256</th><td><i>	 *</i></td></tr>
<tr><th id="257">257</th><td><i>	 * Enable PAT WC only on P4, Core 2 or later CPUs.</i></td></tr>
<tr><th id="258">258</th><td><i>	 */</i></td></tr>
<tr><th id="259">259</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>6</var> &amp;&amp; <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> &lt; <var>15</var>)</td></tr>
<tr><th id="260">260</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#clear_cpu_cap" title='clear_cpu_cap' data-ref="clear_cpu_cap">clear_cpu_cap</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#44" title="( 0*32+16)" data-ref="_M/X86_FEATURE_PAT">X86_FEATURE_PAT</a>);</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>	<i>/*</i></td></tr>
<tr><th id="263">263</th><td><i>	 * If fast string is not enabled in IA32_MISC_ENABLE for any reason,</i></td></tr>
<tr><th id="264">264</th><td><i>	 * clear the fast string and enhanced fast string CPU capabilities.</i></td></tr>
<tr><th id="265">265</th><td><i>	 */</i></td></tr>
<tr><th id="266">266</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> &gt; <var>6</var> || (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>6</var> &amp;&amp; <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> &gt;= <var>0xd</var>)) {</td></tr>
<tr><th id="267">267</th><td>		<a class="macro" href="../../include/asm/msr.h.html#256" title="((misc_enable) = native_read_msr((0x000001a0)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#504" title="0x000001a0" data-ref="_M/MSR_IA32_MISC_ENABLE">MSR_IA32_MISC_ENABLE</a>, <a class="local col8 ref" href="#8misc_enable" title='misc_enable' data-ref="8misc_enable">misc_enable</a>);</td></tr>
<tr><th id="268">268</th><td>		<b>if</b> (!(<a class="local col8 ref" href="#8misc_enable" title='misc_enable' data-ref="8misc_enable">misc_enable</a> &amp; <a class="macro" href="../../include/asm/msr-index.h.html#543" title="(1ULL &lt;&lt; 0)" data-ref="_M/MSR_IA32_MISC_ENABLE_FAST_STRING">MSR_IA32_MISC_ENABLE_FAST_STRING</a>)) {</td></tr>
<tr><th id="269">269</th><td>			<a class="macro" href="../../../../include/linux/printk.h.html#308" title="printk(&quot;\001&quot; &quot;6&quot; &quot;Disabled fast string operations\n&quot;)" data-ref="_M/pr_info">pr_info</a>(<q>"Disabled fast string operations\n"</q>);</td></tr>
<tr><th id="270">270</th><td>			<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#98" title="( 3*32+16)" data-ref="_M/X86_FEATURE_REP_GOOD">X86_FEATURE_REP_GOOD</a>);</td></tr>
<tr><th id="271">271</th><td>			<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#242" title="( 9*32+ 9)" data-ref="_M/X86_FEATURE_ERMS">X86_FEATURE_ERMS</a>);</td></tr>
<tr><th id="272">272</th><td>		}</td></tr>
<tr><th id="273">273</th><td>	}</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>	<i>/*</i></td></tr>
<tr><th id="276">276</th><td><i>	 * Intel Quark Core DevMan_001.pdf section 6.4.11</i></td></tr>
<tr><th id="277">277</th><td><i>	 * "The operating system also is required to invalidate (i.e., flush)</i></td></tr>
<tr><th id="278">278</th><td><i>	 *  the TLB when any changes are made to any of the page table entries.</i></td></tr>
<tr><th id="279">279</th><td><i>	 *  The operating system must reload CR3 to cause the TLB to be flushed"</i></td></tr>
<tr><th id="280">280</th><td><i>	 *</i></td></tr>
<tr><th id="281">281</th><td><i>	 * As a result, boot_cpu_has(X86_FEATURE_PGE) in arch/x86/include/asm/tlbflush.h</i></td></tr>
<tr><th id="282">282</th><td><i>	 * should be false so that __flush_tlb_all() causes CR3 insted of CR4.PGE</i></td></tr>
<tr><th id="283">283</th><td><i>	 * to be modified.</i></td></tr>
<tr><th id="284">284</th><td><i>	 */</i></td></tr>
<tr><th id="285">285</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>5</var> &amp;&amp; <a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> == <var>9</var>) {</td></tr>
<tr><th id="286">286</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#308" title="printk(&quot;\001&quot; &quot;6&quot; &quot;Disabling PGE capability bit\n&quot;)" data-ref="_M/pr_info">pr_info</a>(<q>"Disabling PGE capability bit\n"</q>);</td></tr>
<tr><th id="287">287</th><td>		<a class="ref fn" href="../../include/asm/cpufeature.h.html#setup_clear_cpu_cap" title='setup_clear_cpu_cap' data-ref="setup_clear_cpu_cap">setup_clear_cpu_cap</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#41" title="( 0*32+13)" data-ref="_M/X86_FEATURE_PGE">X86_FEATURE_PGE</a>);</td></tr>
<tr><th id="288">288</th><td>	}</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>	<b>if</b> (<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::cpuid_level" title='cpuinfo_x86::cpuid_level' data-ref="cpuinfo_x86::cpuid_level">cpuid_level</a> &gt;= <var>0x00000001</var>) {</td></tr>
<tr><th id="291">291</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl" id="9eax" title='eax' data-type='u32' data-ref="9eax">eax</dfn>, <dfn class="local col0 decl" id="10ebx" title='ebx' data-type='u32' data-ref="10ebx">ebx</dfn>, <dfn class="local col1 decl" id="11ecx" title='ecx' data-type='u32' data-ref="11ecx">ecx</dfn>, <dfn class="local col2 decl" id="12edx" title='edx' data-type='u32' data-ref="12edx">edx</dfn>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>		<a class="ref fn" href="../../include/asm/processor.h.html#cpuid" title='cpuid' data-ref="cpuid">cpuid</a>(<var>0x00000001</var>, &amp;<a class="local col9 ref" href="#9eax" title='eax' data-ref="9eax">eax</a>, &amp;<a class="local col0 ref" href="#10ebx" title='ebx' data-ref="10ebx">ebx</a>, &amp;<a class="local col1 ref" href="#11ecx" title='ecx' data-ref="11ecx">ecx</a>, &amp;<a class="local col2 ref" href="#12edx" title='edx' data-ref="12edx">edx</a>);</td></tr>
<tr><th id="294">294</th><td>		<i>/*</i></td></tr>
<tr><th id="295">295</th><td><i>		 * If HTT (EDX[28]) is set EBX[16:23] contain the number of</i></td></tr>
<tr><th id="296">296</th><td><i>		 * apicids which are reserved per package. Store the resulting</i></td></tr>
<tr><th id="297">297</th><td><i>		 * shift value for the package management code.</i></td></tr>
<tr><th id="298">298</th><td><i>		 */</i></td></tr>
<tr><th id="299">299</th><td>		<b>if</b> (<a class="local col2 ref" href="#12edx" title='edx' data-ref="12edx">edx</a> &amp; (<var>1U</var> &lt;&lt; <var>28</var>))</td></tr>
<tr><th id="300">300</th><td>			<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_coreid_bits" title='cpuinfo_x86::x86_coreid_bits' data-ref="cpuinfo_x86::x86_coreid_bits">x86_coreid_bits</a> = <a class="ref fn" href="../../../../include/linux/bitops.h.html#get_count_order" title='get_count_order' data-ref="get_count_order">get_count_order</a>((<a class="local col0 ref" href="#10ebx" title='ebx' data-ref="10ebx">ebx</a> &gt;&gt; <var>16</var>) &amp; <var>0xff</var>);</td></tr>
<tr><th id="301">301</th><td>	}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>	<a class="ref fn" href="#check_mpx_erratum" title='check_mpx_erratum' data-ref="check_mpx_erratum">check_mpx_erratum</a>(<a class="local col7 ref" href="#7c" title='c' data-ref="7c">c</a>);</td></tr>
<tr><th id="304">304</th><td>}</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#<span data-ppcond="306">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_32">CONFIG_X86_32</span></u></td></tr>
<tr><th id="307">307</th><td><i>/*</i></td></tr>
<tr><th id="308">308</th><td><i> *	Early probe support logic for ppro memory erratum #50</i></td></tr>
<tr><th id="309">309</th><td><i> *</i></td></tr>
<tr><th id="310">310</th><td><i> *	This is called before we do cpu ident work</i></td></tr>
<tr><th id="311">311</th><td><i> */</i></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><em>int</em> ppro_with_ram_bug(<em>void</em>)</td></tr>
<tr><th id="314">314</th><td>{</td></tr>
<tr><th id="315">315</th><td>	<i>/* Uses data from early_cpu_detect now */</i></td></tr>
<tr><th id="316">316</th><td>	<b>if</b> (boot_cpu_data.x86_vendor == X86_VENDOR_INTEL &amp;&amp;</td></tr>
<tr><th id="317">317</th><td>	    boot_cpu_data.x86 == <var>6</var> &amp;&amp;</td></tr>
<tr><th id="318">318</th><td>	    boot_cpu_data.x86_model == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="319">319</th><td>	    boot_cpu_data.x86_stepping &lt; <var>8</var>) {</td></tr>
<tr><th id="320">320</th><td>		pr_info(<q>"Pentium Pro with Errata#50 detected. Taking evasive action.\n"</q>);</td></tr>
<tr><th id="321">321</th><td>		<b>return</b> <var>1</var>;</td></tr>
<tr><th id="322">322</th><td>	}</td></tr>
<tr><th id="323">323</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="324">324</th><td>}</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><em>static</em> <em>void</em> intel_smp_check(<b>struct</b> cpuinfo_x86 *c)</td></tr>
<tr><th id="327">327</th><td>{</td></tr>
<tr><th id="328">328</th><td>	<i>/* calling is from identify_secondary_cpu() ? */</i></td></tr>
<tr><th id="329">329</th><td>	<b>if</b> (!c-&gt;cpu_index)</td></tr>
<tr><th id="330">330</th><td>		<b>return</b>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>	<i>/*</i></td></tr>
<tr><th id="333">333</th><td><i>	 * Mask B, Pentium, but not Pentium MMX</i></td></tr>
<tr><th id="334">334</th><td><i>	 */</i></td></tr>
<tr><th id="335">335</th><td>	<b>if</b> (c-&gt;x86 == <var>5</var> &amp;&amp;</td></tr>
<tr><th id="336">336</th><td>	    c-&gt;x86_stepping &gt;= <var>1</var> &amp;&amp; c-&gt;x86_stepping &lt;= <var>4</var> &amp;&amp;</td></tr>
<tr><th id="337">337</th><td>	    c-&gt;x86_model &lt;= <var>3</var>) {</td></tr>
<tr><th id="338">338</th><td>		<i>/*</i></td></tr>
<tr><th id="339">339</th><td><i>		 * Remember we have B step Pentia with bugs</i></td></tr>
<tr><th id="340">340</th><td><i>		 */</i></td></tr>
<tr><th id="341">341</th><td>		WARN_ONCE(<var>1</var>, <q>"WARNING: SMP operation may be unreliable"</q></td></tr>
<tr><th id="342">342</th><td>				    <q>"with B stepping processors.\n"</q>);</td></tr>
<tr><th id="343">343</th><td>	}</td></tr>
<tr><th id="344">344</th><td>}</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><em>static</em> <em>int</em> forcepae;</td></tr>
<tr><th id="347">347</th><td><em>static</em> <em>int</em> __init forcepae_setup(<em>char</em> *__unused)</td></tr>
<tr><th id="348">348</th><td>{</td></tr>
<tr><th id="349">349</th><td>	forcepae = <var>1</var>;</td></tr>
<tr><th id="350">350</th><td>	<b>return</b> <var>1</var>;</td></tr>
<tr><th id="351">351</th><td>}</td></tr>
<tr><th id="352">352</th><td>__setup(<q>"forcepae"</q>, forcepae_setup);</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><em>static</em> <em>void</em> intel_workarounds(<b>struct</b> cpuinfo_x86 *c)</td></tr>
<tr><th id="355">355</th><td>{</td></tr>
<tr><th id="356">356</th><td><u>#ifdef CONFIG_X86_F00F_BUG</u></td></tr>
<tr><th id="357">357</th><td>	<i>/*</i></td></tr>
<tr><th id="358">358</th><td><i>	 * All models of Pentium and Pentium with MMX technology CPUs</i></td></tr>
<tr><th id="359">359</th><td><i>	 * have the F0 0F bug, which lets nonprivileged users lock up the</i></td></tr>
<tr><th id="360">360</th><td><i>	 * system. Announce that the fault handler will be checking for it.</i></td></tr>
<tr><th id="361">361</th><td><i>	 * The Quark is also family 5, but does not have the same bug.</i></td></tr>
<tr><th id="362">362</th><td><i>	 */</i></td></tr>
<tr><th id="363">363</th><td>	clear_cpu_bug(c, X86_BUG_F00F);</td></tr>
<tr><th id="364">364</th><td>	<b>if</b> (c-&gt;x86 == <var>5</var> &amp;&amp; c-&gt;x86_model &lt; <var>9</var>) {</td></tr>
<tr><th id="365">365</th><td>		<em>static</em> <em>int</em> f00f_workaround_enabled;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>		set_cpu_bug(c, X86_BUG_F00F);</td></tr>
<tr><th id="368">368</th><td>		<b>if</b> (!f00f_workaround_enabled) {</td></tr>
<tr><th id="369">369</th><td>			pr_notice(<q>"Intel Pentium with F0 0F bug - workaround enabled.\n"</q>);</td></tr>
<tr><th id="370">370</th><td>			f00f_workaround_enabled = <var>1</var>;</td></tr>
<tr><th id="371">371</th><td>		}</td></tr>
<tr><th id="372">372</th><td>	}</td></tr>
<tr><th id="373">373</th><td><u>#endif</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>	<i>/*</i></td></tr>
<tr><th id="376">376</th><td><i>	 * SEP CPUID bug: Pentium Pro reports SEP but doesn't have it until</i></td></tr>
<tr><th id="377">377</th><td><i>	 * model 3 mask 3</i></td></tr>
<tr><th id="378">378</th><td><i>	 */</i></td></tr>
<tr><th id="379">379</th><td>	<b>if</b> ((c-&gt;x86&lt;&lt;<var>8</var> | c-&gt;x86_model&lt;&lt;<var>4</var> | c-&gt;x86_stepping) &lt; <var>0x633</var>)</td></tr>
<tr><th id="380">380</th><td>		clear_cpu_cap(c, X86_FEATURE_SEP);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>	<i>/*</i></td></tr>
<tr><th id="383">383</th><td><i>	 * PAE CPUID issue: many Pentium M report no PAE but may have a</i></td></tr>
<tr><th id="384">384</th><td><i>	 * functionally usable PAE implementation.</i></td></tr>
<tr><th id="385">385</th><td><i>	 * Forcefully enable PAE if kernel parameter "forcepae" is present.</i></td></tr>
<tr><th id="386">386</th><td><i>	 */</i></td></tr>
<tr><th id="387">387</th><td>	<b>if</b> (forcepae) {</td></tr>
<tr><th id="388">388</th><td>		pr_warn(<q>"PAE forced!\n"</q>);</td></tr>
<tr><th id="389">389</th><td>		set_cpu_cap(c, X86_FEATURE_PAE);</td></tr>
<tr><th id="390">390</th><td>		add_taint(TAINT_CPU_OUT_OF_SPEC, LOCKDEP_NOW_UNRELIABLE);</td></tr>
<tr><th id="391">391</th><td>	}</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	<i>/*</i></td></tr>
<tr><th id="394">394</th><td><i>	 * P4 Xeon erratum 037 workaround.</i></td></tr>
<tr><th id="395">395</th><td><i>	 * Hardware prefetcher may cause stale data to be loaded into the cache.</i></td></tr>
<tr><th id="396">396</th><td><i>	 */</i></td></tr>
<tr><th id="397">397</th><td>	<b>if</b> ((c-&gt;x86 == <var>15</var>) &amp;&amp; (c-&gt;x86_model == <var>1</var>) &amp;&amp; (c-&gt;x86_stepping == <var>1</var>)) {</td></tr>
<tr><th id="398">398</th><td>		<b>if</b> (msr_set_bit(MSR_IA32_MISC_ENABLE,</td></tr>
<tr><th id="399">399</th><td>				MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT) &gt; <var>0</var>) {</td></tr>
<tr><th id="400">400</th><td>			pr_info(<q>"CPU: C0 stepping P4 Xeon detected.\n"</q>);</td></tr>
<tr><th id="401">401</th><td>			pr_info(<q>"CPU: Disabling hardware prefetching (Erratum 037)\n"</q>);</td></tr>
<tr><th id="402">402</th><td>		}</td></tr>
<tr><th id="403">403</th><td>	}</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>	<i>/*</i></td></tr>
<tr><th id="406">406</th><td><i>	 * See if we have a good local APIC by checking for buggy Pentia,</i></td></tr>
<tr><th id="407">407</th><td><i>	 * i.e. all B steppings and the C2 stepping of P54C when using their</i></td></tr>
<tr><th id="408">408</th><td><i>	 * integrated APIC (see 11AP erratum in "Pentium Processor</i></td></tr>
<tr><th id="409">409</th><td><i>	 * Specification Update").</i></td></tr>
<tr><th id="410">410</th><td><i>	 */</i></td></tr>
<tr><th id="411">411</th><td>	<b>if</b> (boot_cpu_has(X86_FEATURE_APIC) &amp;&amp; (c-&gt;x86&lt;&lt;<var>8</var> | c-&gt;x86_model&lt;&lt;<var>4</var>) == <var>0x520</var> &amp;&amp;</td></tr>
<tr><th id="412">412</th><td>	    (c-&gt;x86_stepping &lt; <var>0x6</var> || c-&gt;x86_stepping == <var>0xb</var>))</td></tr>
<tr><th id="413">413</th><td>		set_cpu_bug(c, X86_BUG_11AP);</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><u>#ifdef CONFIG_X86_INTEL_USERCOPY</u></td></tr>
<tr><th id="417">417</th><td>	<i>/*</i></td></tr>
<tr><th id="418">418</th><td><i>	 * Set up the preferred alignment for movsl bulk memory moves</i></td></tr>
<tr><th id="419">419</th><td><i>	 */</i></td></tr>
<tr><th id="420">420</th><td>	<b>switch</b> (c-&gt;x86) {</td></tr>
<tr><th id="421">421</th><td>	<b>case</b> <var>4</var>:		<i>/* 486: untested */</i></td></tr>
<tr><th id="422">422</th><td>		<b>break</b>;</td></tr>
<tr><th id="423">423</th><td>	<b>case</b> <var>5</var>:		<i>/* Old Pentia: untested */</i></td></tr>
<tr><th id="424">424</th><td>		<b>break</b>;</td></tr>
<tr><th id="425">425</th><td>	<b>case</b> <var>6</var>:		<i>/* PII/PIII only like movsl with 8-byte alignment */</i></td></tr>
<tr><th id="426">426</th><td>		movsl_mask.mask = <var>7</var>;</td></tr>
<tr><th id="427">427</th><td>		<b>break</b>;</td></tr>
<tr><th id="428">428</th><td>	<b>case</b> <var>15</var>:	<i>/* P4 is OK down to 8-byte alignment */</i></td></tr>
<tr><th id="429">429</th><td>		movsl_mask.mask = <var>7</var>;</td></tr>
<tr><th id="430">430</th><td>		<b>break</b>;</td></tr>
<tr><th id="431">431</th><td>	}</td></tr>
<tr><th id="432">432</th><td><u>#endif</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>	intel_smp_check(c);</td></tr>
<tr><th id="435">435</th><td>}</td></tr>
<tr><th id="436">436</th><td><u>#<span data-ppcond="306">else</span></u></td></tr>
<tr><th id="437">437</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_workarounds" title='intel_workarounds' data-type='void intel_workarounds(struct cpuinfo_x86 * c)' data-ref="intel_workarounds">intel_workarounds</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col3 decl" id="13c" title='c' data-type='struct cpuinfo_x86 *' data-ref="13c">c</dfn>)</td></tr>
<tr><th id="438">438</th><td>{</td></tr>
<tr><th id="439">439</th><td>}</td></tr>
<tr><th id="440">440</th><td><u>#<span data-ppcond="306">endif</span></u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="srat_detect_node" title='srat_detect_node' data-type='void srat_detect_node(struct cpuinfo_x86 * c)' data-ref="srat_detect_node">srat_detect_node</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col4 decl" id="14c" title='c' data-type='struct cpuinfo_x86 *' data-ref="14c">c</dfn>)</td></tr>
<tr><th id="443">443</th><td>{</td></tr>
<tr><th id="444">444</th><td><u>#<span data-ppcond="444">ifdef</span> <span class="macro" data-ref="_M/CONFIG_NUMA">CONFIG_NUMA</span></u></td></tr>
<tr><th id="445">445</th><td>	<em>unsigned</em> node;</td></tr>
<tr><th id="446">446</th><td>	<em>int</em> cpu = smp_processor_id();</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>	<i>/* Don't do the funky fallback heuristics the AMD version employs</i></td></tr>
<tr><th id="449">449</th><td><i>	   for now. */</i></td></tr>
<tr><th id="450">450</th><td>	node = numa_cpu_node(cpu);</td></tr>
<tr><th id="451">451</th><td>	<b>if</b> (node == NUMA_NO_NODE || !node_online(node)) {</td></tr>
<tr><th id="452">452</th><td>		<i>/* reuse the value from init_cpu_to_node() */</i></td></tr>
<tr><th id="453">453</th><td>		node = cpu_to_node(cpu);</td></tr>
<tr><th id="454">454</th><td>	}</td></tr>
<tr><th id="455">455</th><td>	numa_set_node(cpu, node);</td></tr>
<tr><th id="456">456</th><td><u>#<span data-ppcond="444">endif</span></u></td></tr>
<tr><th id="457">457</th><td>}</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i  data-doc="intel_num_cpu_cores">/*</i></td></tr>
<tr><th id="460">460</th><td><i  data-doc="intel_num_cpu_cores"> * find out the number of processor cores on the die</i></td></tr>
<tr><th id="461">461</th><td><i  data-doc="intel_num_cpu_cores"> */</i></td></tr>
<tr><th id="462">462</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="intel_num_cpu_cores" title='intel_num_cpu_cores' data-type='int intel_num_cpu_cores(struct cpuinfo_x86 * c)' data-ref="intel_num_cpu_cores">intel_num_cpu_cores</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col5 decl" id="15c" title='c' data-type='struct cpuinfo_x86 *' data-ref="15c">c</dfn>)</td></tr>
<tr><th id="463">463</th><td>{</td></tr>
<tr><th id="464">464</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="16eax" title='eax' data-type='unsigned int' data-ref="16eax">eax</dfn>, <dfn class="local col7 decl" id="17ebx" title='ebx' data-type='unsigned int' data-ref="17ebx">ebx</dfn>, <dfn class="local col8 decl" id="18ecx" title='ecx' data-type='unsigned int' data-ref="18ecx">ecx</dfn>, <dfn class="local col9 decl" id="19edx" title='edx' data-type='unsigned int' data-ref="19edx">edx</dfn>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>	<b>if</b> (!<a class="macro" href="../../../../include/linux/kconfig.h.html#71" title="1" data-ref="_M/IS_ENABLED">IS_ENABLED</a>(<a class="macro" href="../../../../include/generated/autoconf.h.html#743" title="1" data-ref="_M/CONFIG_SMP">CONFIG_SMP</a>) || <a class="local col5 ref" href="#15c" title='c' data-ref="15c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::cpuid_level" title='cpuinfo_x86::cpuid_level' data-ref="cpuinfo_x86::cpuid_level">cpuid_level</a> &lt; <var>4</var>)</td></tr>
<tr><th id="467">467</th><td>		<b>return</b> <var>1</var>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>	<i>/* Intel has a non-standard dependency on %ecx for this CPUID level. */</i></td></tr>
<tr><th id="470">470</th><td>	<a class="ref fn" href="../../include/asm/processor.h.html#cpuid_count" title='cpuid_count' data-ref="cpuid_count">cpuid_count</a>(<var>4</var>, <var>0</var>, &amp;<a class="local col6 ref" href="#16eax" title='eax' data-ref="16eax">eax</a>, &amp;<a class="local col7 ref" href="#17ebx" title='ebx' data-ref="17ebx">ebx</a>, &amp;<a class="local col8 ref" href="#18ecx" title='ecx' data-ref="18ecx">ecx</a>, &amp;<a class="local col9 ref" href="#19edx" title='edx' data-ref="19edx">edx</a>);</td></tr>
<tr><th id="471">471</th><td>	<b>if</b> (<a class="local col6 ref" href="#16eax" title='eax' data-ref="16eax">eax</a> &amp; <var>0x1f</var>)</td></tr>
<tr><th id="472">472</th><td>		<b>return</b> (<a class="local col6 ref" href="#16eax" title='eax' data-ref="16eax">eax</a> &gt;&gt; <var>26</var>) + <var>1</var>;</td></tr>
<tr><th id="473">473</th><td>	<b>else</b></td></tr>
<tr><th id="474">474</th><td>		<b>return</b> <var>1</var>;</td></tr>
<tr><th id="475">475</th><td>}</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="detect_vmx_virtcap" title='detect_vmx_virtcap' data-type='void detect_vmx_virtcap(struct cpuinfo_x86 * c)' data-ref="detect_vmx_virtcap">detect_vmx_virtcap</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col0 decl" id="20c" title='c' data-type='struct cpuinfo_x86 *' data-ref="20c">c</dfn>)</td></tr>
<tr><th id="478">478</th><td>{</td></tr>
<tr><th id="479">479</th><td>	<i>/* Intel VMX MSR indicated features */</i></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW">X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW</dfn>	0x00200000</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/X86_VMX_FEATURE_PROC_CTLS_VNMI" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS_VNMI">X86_VMX_FEATURE_PROC_CTLS_VNMI</dfn>		0x00400000</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS">X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS</dfn>	0x80000000</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC">X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC</dfn>	0x00000001</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/X86_VMX_FEATURE_PROC_CTLS2_EPT" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS2_EPT">X86_VMX_FEATURE_PROC_CTLS2_EPT</dfn>		0x00000002</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/X86_VMX_FEATURE_PROC_CTLS2_VPID" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS2_VPID">X86_VMX_FEATURE_PROC_CTLS2_VPID</dfn>		0x00000020</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="21vmx_msr_low" title='vmx_msr_low' data-type='u32' data-ref="21vmx_msr_low">vmx_msr_low</dfn>, <dfn class="local col2 decl" id="22vmx_msr_high" title='vmx_msr_high' data-type='u32' data-ref="22vmx_msr_high">vmx_msr_high</dfn>, <dfn class="local col3 decl" id="23msr_ctl" title='msr_ctl' data-type='u32' data-ref="23msr_ctl">msr_ctl</dfn>, <dfn class="local col4 decl" id="24msr_ctl2" title='msr_ctl2' data-type='u32' data-ref="24msr_ctl2">msr_ctl2</dfn>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>	<a class="ref fn" href="../../include/asm/cpufeature.h.html#clear_cpu_cap" title='clear_cpu_cap' data-ref="clear_cpu_cap">clear_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#224" title="( 8*32+ 0)" data-ref="_M/X86_FEATURE_TPR_SHADOW">X86_FEATURE_TPR_SHADOW</a>);</td></tr>
<tr><th id="490">490</th><td>	<a class="ref fn" href="../../include/asm/cpufeature.h.html#clear_cpu_cap" title='clear_cpu_cap' data-ref="clear_cpu_cap">clear_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#225" title="( 8*32+ 1)" data-ref="_M/X86_FEATURE_VNMI">X86_FEATURE_VNMI</a>);</td></tr>
<tr><th id="491">491</th><td>	<a class="ref fn" href="../../include/asm/cpufeature.h.html#clear_cpu_cap" title='clear_cpu_cap' data-ref="clear_cpu_cap">clear_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#226" title="( 8*32+ 2)" data-ref="_M/X86_FEATURE_FLEXPRIORITY">X86_FEATURE_FLEXPRIORITY</a>);</td></tr>
<tr><th id="492">492</th><td>	<a class="ref fn" href="../../include/asm/cpufeature.h.html#clear_cpu_cap" title='clear_cpu_cap' data-ref="clear_cpu_cap">clear_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#227" title="( 8*32+ 3)" data-ref="_M/X86_FEATURE_EPT">X86_FEATURE_EPT</a>);</td></tr>
<tr><th id="493">493</th><td>	<a class="ref fn" href="../../include/asm/cpufeature.h.html#clear_cpu_cap" title='clear_cpu_cap' data-ref="clear_cpu_cap">clear_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#228" title="( 8*32+ 4)" data-ref="_M/X86_FEATURE_VPID">X86_FEATURE_VPID</a>);</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>	<a class="macro" href="../../include/asm/msr.h.html#244" title="do { u64 __val = native_read_msr((0x00000482)); (void)((vmx_msr_low) = (u32)__val); (void)((vmx_msr_high) = (u32)(__val &gt;&gt; 32)); } while (0)" data-ref="_M/rdmsr">rdmsr</a>(<a class="macro" href="../../include/asm/msr-index.h.html#719" title="0x00000482" data-ref="_M/MSR_IA32_VMX_PROCBASED_CTLS">MSR_IA32_VMX_PROCBASED_CTLS</a>, <a class="local col1 ref" href="#21vmx_msr_low" title='vmx_msr_low' data-ref="21vmx_msr_low">vmx_msr_low</a>, <a class="local col2 ref" href="#22vmx_msr_high" title='vmx_msr_high' data-ref="22vmx_msr_high">vmx_msr_high</a>);</td></tr>
<tr><th id="496">496</th><td>	<a class="local col3 ref" href="#23msr_ctl" title='msr_ctl' data-ref="23msr_ctl">msr_ctl</a> = <a class="local col2 ref" href="#22vmx_msr_high" title='vmx_msr_high' data-ref="22vmx_msr_high">vmx_msr_high</a> | <a class="local col1 ref" href="#21vmx_msr_low" title='vmx_msr_low' data-ref="21vmx_msr_low">vmx_msr_low</a>;</td></tr>
<tr><th id="497">497</th><td>	<b>if</b> (<a class="local col3 ref" href="#23msr_ctl" title='msr_ctl' data-ref="23msr_ctl">msr_ctl</a> &amp; <a class="macro" href="#480" title="0x00200000" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW">X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW</a>)</td></tr>
<tr><th id="498">498</th><td>		<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 8*32+ 0), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#224" title="( 8*32+ 0)" data-ref="_M/X86_FEATURE_TPR_SHADOW">X86_FEATURE_TPR_SHADOW</a>);</td></tr>
<tr><th id="499">499</th><td>	<b>if</b> (<a class="local col3 ref" href="#23msr_ctl" title='msr_ctl' data-ref="23msr_ctl">msr_ctl</a> &amp; <a class="macro" href="#481" title="0x00400000" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS_VNMI">X86_VMX_FEATURE_PROC_CTLS_VNMI</a>)</td></tr>
<tr><th id="500">500</th><td>		<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 8*32+ 1), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#225" title="( 8*32+ 1)" data-ref="_M/X86_FEATURE_VNMI">X86_FEATURE_VNMI</a>);</td></tr>
<tr><th id="501">501</th><td>	<b>if</b> (<a class="local col3 ref" href="#23msr_ctl" title='msr_ctl' data-ref="23msr_ctl">msr_ctl</a> &amp; <a class="macro" href="#482" title="0x80000000" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS">X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS</a>) {</td></tr>
<tr><th id="502">502</th><td>		<a class="macro" href="../../include/asm/msr.h.html#244" title="do { u64 __val = native_read_msr((0x0000048b)); (void)((vmx_msr_low) = (u32)__val); (void)((vmx_msr_high) = (u32)(__val &gt;&gt; 32)); } while (0)" data-ref="_M/rdmsr">rdmsr</a>(<a class="macro" href="../../include/asm/msr-index.h.html#728" title="0x0000048b" data-ref="_M/MSR_IA32_VMX_PROCBASED_CTLS2">MSR_IA32_VMX_PROCBASED_CTLS2</a>,</td></tr>
<tr><th id="503">503</th><td>		      <a class="local col1 ref" href="#21vmx_msr_low" title='vmx_msr_low' data-ref="21vmx_msr_low">vmx_msr_low</a>, <a class="local col2 ref" href="#22vmx_msr_high" title='vmx_msr_high' data-ref="22vmx_msr_high">vmx_msr_high</a>);</td></tr>
<tr><th id="504">504</th><td>		<a class="local col4 ref" href="#24msr_ctl2" title='msr_ctl2' data-ref="24msr_ctl2">msr_ctl2</a> = <a class="local col2 ref" href="#22vmx_msr_high" title='vmx_msr_high' data-ref="22vmx_msr_high">vmx_msr_high</a> | <a class="local col1 ref" href="#21vmx_msr_low" title='vmx_msr_low' data-ref="21vmx_msr_low">vmx_msr_low</a>;</td></tr>
<tr><th id="505">505</th><td>		<b>if</b> ((<a class="local col4 ref" href="#24msr_ctl2" title='msr_ctl2' data-ref="24msr_ctl2">msr_ctl2</a> &amp; <a class="macro" href="#483" title="0x00000001" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC">X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC</a>) &amp;&amp;</td></tr>
<tr><th id="506">506</th><td>		    (<a class="local col3 ref" href="#23msr_ctl" title='msr_ctl' data-ref="23msr_ctl">msr_ctl</a> &amp; <a class="macro" href="#480" title="0x00200000" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW">X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW</a>))</td></tr>
<tr><th id="507">507</th><td>			<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 8*32+ 2), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#226" title="( 8*32+ 2)" data-ref="_M/X86_FEATURE_FLEXPRIORITY">X86_FEATURE_FLEXPRIORITY</a>);</td></tr>
<tr><th id="508">508</th><td>		<b>if</b> (<a class="local col4 ref" href="#24msr_ctl2" title='msr_ctl2' data-ref="24msr_ctl2">msr_ctl2</a> &amp; <a class="macro" href="#484" title="0x00000002" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS2_EPT">X86_VMX_FEATURE_PROC_CTLS2_EPT</a>)</td></tr>
<tr><th id="509">509</th><td>			<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 8*32+ 3), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#227" title="( 8*32+ 3)" data-ref="_M/X86_FEATURE_EPT">X86_FEATURE_EPT</a>);</td></tr>
<tr><th id="510">510</th><td>		<b>if</b> (<a class="local col4 ref" href="#24msr_ctl2" title='msr_ctl2' data-ref="24msr_ctl2">msr_ctl2</a> &amp; <a class="macro" href="#485" title="0x00000020" data-ref="_M/X86_VMX_FEATURE_PROC_CTLS2_VPID">X86_VMX_FEATURE_PROC_CTLS2_VPID</a>)</td></tr>
<tr><th id="511">511</th><td>			<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 8*32+ 4), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col0 ref" href="#20c" title='c' data-ref="20c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#228" title="( 8*32+ 4)" data-ref="_M/X86_FEATURE_VPID">X86_FEATURE_VPID</a>);</td></tr>
<tr><th id="512">512</th><td>	}</td></tr>
<tr><th id="513">513</th><td>}</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="init_intel_energy_perf" title='init_intel_energy_perf' data-type='void init_intel_energy_perf(struct cpuinfo_x86 * c)' data-ref="init_intel_energy_perf">init_intel_energy_perf</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col5 decl" id="25c" title='c' data-type='struct cpuinfo_x86 *' data-ref="25c">c</dfn>)</td></tr>
<tr><th id="516">516</th><td>{</td></tr>
<tr><th id="517">517</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col6 decl" id="26epb" title='epb' data-type='u64' data-ref="26epb">epb</dfn>;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>	<i>/*</i></td></tr>
<tr><th id="520">520</th><td><i>	 * Initialize MSR_IA32_ENERGY_PERF_BIAS if not already initialized.</i></td></tr>
<tr><th id="521">521</th><td><i>	 * (x86_energy_perf_policy(8) is available to change it at run-time.)</i></td></tr>
<tr><th id="522">522</th><td><i>	 */</i></td></tr>
<tr><th id="523">523</th><td>	<b>if</b> (!<a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 7*32+ 3)) &amp;&amp; ( (((( 7*32+ 3))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 7*32+ 3))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 7*32+ 3))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 7*32+ 3))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; (0) )) || (((( 7*32+ 3))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; (0) )) || (((( 7*32+ 3))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (((( 7*32+ 3))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 7*32+ 3))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 7*32+ 3))) ? constant_test_bit((( 7*32+ 3)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 7*32+ 3)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col5 ref" href="#25c" title='c' data-ref="25c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#196" title="( 7*32+ 3)" data-ref="_M/X86_FEATURE_EPB">X86_FEATURE_EPB</a>))</td></tr>
<tr><th id="524">524</th><td>		<b>return</b>;</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>	<a class="macro" href="../../include/asm/msr.h.html#256" title="((epb) = native_read_msr((0x000001b0)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#511" title="0x000001b0" data-ref="_M/MSR_IA32_ENERGY_PERF_BIAS">MSR_IA32_ENERGY_PERF_BIAS</a>, <a class="local col6 ref" href="#26epb" title='epb' data-ref="26epb">epb</a>);</td></tr>
<tr><th id="527">527</th><td>	<b>if</b> ((<a class="local col6 ref" href="#26epb" title='epb' data-ref="26epb">epb</a> &amp; <var>0xF</var>) != <a class="macro" href="../../include/asm/msr-index.h.html#512" title="0" data-ref="_M/ENERGY_PERF_BIAS_PERFORMANCE">ENERGY_PERF_BIAS_PERFORMANCE</a>)</td></tr>
<tr><th id="528">528</th><td>		<b>return</b>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>	<a class="macro" href="../../../../include/linux/printk.h.html#385" title="({ static bool __print_once __attribute__((__section__(&quot;.data..read_mostly&quot;))); bool __ret_print_once = !__print_once; if (!__print_once) { __print_once = true; printk(&quot;\001&quot; &quot;4&quot; &quot;ENERGY_PERF_BIAS: Set to &apos;normal&apos;, was &apos;performance&apos;\n&quot;); } __builtin_expect(!!(__ret_print_once), 0); })" data-ref="_M/pr_warn_once">pr_warn_once</a>(<q>"ENERGY_PERF_BIAS: Set to 'normal', was 'performance'\n"</q>);</td></tr>
<tr><th id="531">531</th><td>	<a class="macro" href="../../../../include/linux/printk.h.html#385" title="({ static bool __print_once __attribute__((__section__(&quot;.data..read_mostly&quot;))); bool __ret_print_once = !__print_once; if (!__print_once) { __print_once = true; printk(&quot;\001&quot; &quot;4&quot; &quot;ENERGY_PERF_BIAS: View and update with x86_energy_perf_policy(8)\n&quot;); } __builtin_expect(!!(__ret_print_once), 0); })" data-ref="_M/pr_warn_once">pr_warn_once</a>(<q>"ENERGY_PERF_BIAS: View and update with x86_energy_perf_policy(8)\n"</q>);</td></tr>
<tr><th id="532">532</th><td>	<a class="local col6 ref" href="#26epb" title='epb' data-ref="26epb">epb</a> = (<a class="local col6 ref" href="#26epb" title='epb' data-ref="26epb">epb</a> &amp; ~<var>0xF</var>) | <a class="macro" href="../../include/asm/msr-index.h.html#514" title="6" data-ref="_M/ENERGY_PERF_BIAS_NORMAL">ENERGY_PERF_BIAS_NORMAL</a>;</td></tr>
<tr><th id="533">533</th><td>	<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#511" title="0x000001b0" data-ref="_M/MSR_IA32_ENERGY_PERF_BIAS">MSR_IA32_ENERGY_PERF_BIAS</a>, <a class="local col6 ref" href="#26epb" title='epb' data-ref="26epb">epb</a>);</td></tr>
<tr><th id="534">534</th><td>}</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_bsp_resume" title='intel_bsp_resume' data-type='void intel_bsp_resume(struct cpuinfo_x86 * c)' data-ref="intel_bsp_resume">intel_bsp_resume</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col7 decl" id="27c" title='c' data-type='struct cpuinfo_x86 *' data-ref="27c">c</dfn>)</td></tr>
<tr><th id="537">537</th><td>{</td></tr>
<tr><th id="538">538</th><td>	<i>/*</i></td></tr>
<tr><th id="539">539</th><td><i>	 * MSR_IA32_ENERGY_PERF_BIAS is lost across suspend/resume,</i></td></tr>
<tr><th id="540">540</th><td><i>	 * so reinitialize it properly like during bootup:</i></td></tr>
<tr><th id="541">541</th><td><i>	 */</i></td></tr>
<tr><th id="542">542</th><td>	<a class="tu ref fn" href="#init_intel_energy_perf" title='init_intel_energy_perf' data-use='c' data-ref="init_intel_energy_perf">init_intel_energy_perf</a>(<a class="local col7 ref" href="#27c" title='c' data-ref="27c">c</a>);</td></tr>
<tr><th id="543">543</th><td>}</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="init_cpuid_fault" title='init_cpuid_fault' data-type='void init_cpuid_fault(struct cpuinfo_x86 * c)' data-ref="init_cpuid_fault">init_cpuid_fault</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col8 decl" id="28c" title='c' data-type='struct cpuinfo_x86 *' data-ref="28c">c</dfn>)</td></tr>
<tr><th id="546">546</th><td>{</td></tr>
<tr><th id="547">547</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col9 decl" id="29msr" title='msr' data-type='u64' data-ref="29msr">msr</dfn>;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>	<b>if</b> (!<a class="ref fn" href="../../include/asm/msr.h.html#rdmsrl_safe" title='rdmsrl_safe' data-ref="rdmsrl_safe">rdmsrl_safe</a>(<a class="macro" href="../../include/asm/msr-index.h.html#57" title="0x000000ce" data-ref="_M/MSR_PLATFORM_INFO">MSR_PLATFORM_INFO</a>, &amp;<a class="local col9 ref" href="#29msr" title='msr' data-ref="29msr">msr</a>)) {</td></tr>
<tr><th id="550">550</th><td>		<b>if</b> (<a class="local col9 ref" href="#29msr" title='msr' data-ref="29msr">msr</a> &amp; <a class="macro" href="../../include/asm/msr-index.h.html#59" title="(1ULL &lt;&lt; (31))" data-ref="_M/MSR_PLATFORM_INFO_CPUID_FAULT">MSR_PLATFORM_INFO_CPUID_FAULT</a>)</td></tr>
<tr><th id="551">551</th><td>			<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 7*32+ 1), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col8 ref" href="#28c" title='c' data-ref="28c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#194" title="( 7*32+ 1)" data-ref="_M/X86_FEATURE_CPUID_FAULT">X86_FEATURE_CPUID_FAULT</a>);</td></tr>
<tr><th id="552">552</th><td>	}</td></tr>
<tr><th id="553">553</th><td>}</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="init_intel_misc_features" title='init_intel_misc_features' data-type='void init_intel_misc_features(struct cpuinfo_x86 * c)' data-ref="init_intel_misc_features">init_intel_misc_features</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col0 decl" id="30c" title='c' data-type='struct cpuinfo_x86 *' data-ref="30c">c</dfn>)</td></tr>
<tr><th id="556">556</th><td>{</td></tr>
<tr><th id="557">557</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col1 decl" id="31msr" title='msr' data-type='u64' data-ref="31msr">msr</dfn>;</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>	<b>if</b> (<a class="ref fn" href="../../include/asm/msr.h.html#rdmsrl_safe" title='rdmsrl_safe' data-ref="rdmsrl_safe">rdmsrl_safe</a>(<a class="macro" href="../../include/asm/msr-index.h.html#596" title="0x00000140" data-ref="_M/MSR_MISC_FEATURES_ENABLES">MSR_MISC_FEATURES_ENABLES</a>, &amp;<a class="local col1 ref" href="#31msr" title='msr' data-ref="31msr">msr</a>))</td></tr>
<tr><th id="560">560</th><td>		<b>return</b>;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>	<i>/* Clear all MISC features */</i></td></tr>
<tr><th id="563">563</th><td>	<a class="macro" href="../../../../include/linux/percpu-defs.h.html#495" title="do { do { const void *__vpp_verify = (typeof((&amp;(msr_misc_features_shadow)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(msr_misc_features_shadow)) { case 1: do { typedef typeof((msr_misc_features_shadow)) pto_T__; if (0) { pto_T__ pto_tmp__; pto_tmp__ = (0); (void)pto_tmp__; } switch (sizeof((msr_misc_features_shadow))) { case 1: asm(&quot;mov&quot; &quot;b %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;qi&quot; ((pto_T__)(0))); break; case 2: asm(&quot;mov&quot; &quot;w %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(0))); break; case 4: asm(&quot;mov&quot; &quot;l %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(0))); break; case 8: asm(&quot;mov&quot; &quot;q %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;re&quot; ((pto_T__)(0))); break; default: __bad_percpu_size(); } } while (0);break; case 2: do { typedef typeof((msr_misc_features_shadow)) pto_T__; if (0) { pto_T__ pto_tmp__; pto_tmp__ = (0); (void)pto_tmp__; } switch (sizeof((msr_misc_features_shadow))) { case 1: asm(&quot;mov&quot; &quot;b %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;qi&quot; ((pto_T__)(0))); break; case 2: asm(&quot;mov&quot; &quot;w %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(0))); break; case 4: asm(&quot;mov&quot; &quot;l %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(0))); break; case 8: asm(&quot;mov&quot; &quot;q %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;re&quot; ((pto_T__)(0))); break; default: __bad_percpu_size(); } } while (0);break; case 4: do { typedef typeof((msr_misc_features_shadow)) pto_T__; if (0) { pto_T__ pto_tmp__; pto_tmp__ = (0); (void)pto_tmp__; } switch (sizeof((msr_misc_features_shadow))) { case 1: asm(&quot;mov&quot; &quot;b %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;qi&quot; ((pto_T__)(0))); break; case 2: asm(&quot;mov&quot; &quot;w %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(0))); break; case 4: asm(&quot;mov&quot; &quot;l %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(0))); break; case 8: asm(&quot;mov&quot; &quot;q %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;re&quot; ((pto_T__)(0))); break; default: __bad_percpu_size(); } } while (0);break; case 8: do { typedef typeof((msr_misc_features_shadow)) pto_T__; if (0) { pto_T__ pto_tmp__; pto_tmp__ = (0); (void)pto_tmp__; } switch (sizeof((msr_misc_features_shadow))) { case 1: asm(&quot;mov&quot; &quot;b %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;qi&quot; ((pto_T__)(0))); break; case 2: asm(&quot;mov&quot; &quot;w %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(0))); break; case 4: asm(&quot;mov&quot; &quot;l %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;ri&quot; ((pto_T__)(0))); break; case 8: asm(&quot;mov&quot; &quot;q %1,&quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;0&quot; : &quot;+m&quot; ((msr_misc_features_shadow)) : &quot;re&quot; ((pto_T__)(0))); break; default: __bad_percpu_size(); } } while (0);break; default: __bad_size_call_parameter();break; } } while (0)" data-ref="_M/this_cpu_write">this_cpu_write</a>(<a class="ref" href="../../include/asm/processor.h.html#916" title='msr_misc_features_shadow' data-ref="msr_misc_features_shadow">msr_misc_features_shadow</a>, <var>0</var>);</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>	<i>/* Check features and update capabilities and shadow control bits */</i></td></tr>
<tr><th id="566">566</th><td>	<a class="tu ref fn" href="#init_cpuid_fault" title='init_cpuid_fault' data-use='c' data-ref="init_cpuid_fault">init_cpuid_fault</a>(<a class="local col0 ref" href="#30c" title='c' data-ref="30c">c</a>);</td></tr>
<tr><th id="567">567</th><td>	<a class="tu ref fn" href="#probe_xeon_phi_r3mwait" title='probe_xeon_phi_r3mwait' data-use='c' data-ref="probe_xeon_phi_r3mwait">probe_xeon_phi_r3mwait</a>(<a class="local col0 ref" href="#30c" title='c' data-ref="30c">c</a>);</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>	<a class="local col1 ref" href="#31msr" title='msr' data-ref="31msr">msr</a> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#494" title="({ typeof(msr_misc_features_shadow) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(msr_misc_features_shadow)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(msr_misc_features_shadow)) { case 1: pscr_ret__ = ({ typeof(msr_misc_features_shadow) pfo_ret__; switch (sizeof(msr_misc_features_shadow)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(msr_misc_features_shadow) pfo_ret__; switch (sizeof(msr_misc_features_shadow)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(msr_misc_features_shadow) pfo_ret__; switch (sizeof(msr_misc_features_shadow)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(msr_misc_features_shadow) pfo_ret__; switch (sizeof(msr_misc_features_shadow)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (msr_misc_features_shadow)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; })" data-ref="_M/this_cpu_read">this_cpu_read</a>(<a class="ref" href="../../include/asm/processor.h.html#916" title='msr_misc_features_shadow' data-ref="msr_misc_features_shadow">msr_misc_features_shadow</a>);</td></tr>
<tr><th id="570">570</th><td>	<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#596" title="0x00000140" data-ref="_M/MSR_MISC_FEATURES_ENABLES">MSR_MISC_FEATURES_ENABLES</a>, <a class="local col1 ref" href="#31msr" title='msr' data-ref="31msr">msr</a>);</td></tr>
<tr><th id="571">571</th><td>}</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="init_intel" title='init_intel' data-type='void init_intel(struct cpuinfo_x86 * c)' data-ref="init_intel">init_intel</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col2 decl" id="32c" title='c' data-type='struct cpuinfo_x86 *' data-ref="32c">c</dfn>)</td></tr>
<tr><th id="574">574</th><td>{</td></tr>
<tr><th id="575">575</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="33l2" title='l2' data-type='unsigned int' data-ref="33l2">l2</dfn> = <var>0</var>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>	<a class="tu ref fn" href="#early_init_intel" title='early_init_intel' data-use='c' data-ref="early_init_intel">early_init_intel</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>	<a class="tu ref fn" href="#intel_workarounds" title='intel_workarounds' data-use='c' data-ref="intel_workarounds">intel_workarounds</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>	<i>/*</i></td></tr>
<tr><th id="582">582</th><td><i>	 * Detect the extended topology information if available. This</i></td></tr>
<tr><th id="583">583</th><td><i>	 * will reinitialise the initial_apicid which will be used</i></td></tr>
<tr><th id="584">584</th><td><i>	 * in init_intel_cacheinfo()</i></td></tr>
<tr><th id="585">585</th><td><i>	 */</i></td></tr>
<tr><th id="586">586</th><td>	<a class="ref fn" href="../../include/asm/processor.h.html#detect_extended_topology" title='detect_extended_topology' data-ref="detect_extended_topology">detect_extended_topology</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>	<b>if</b> (!<a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 3*32+22)) &amp;&amp; ( (((( 3*32+22))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 3*32+22))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 3*32+22))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 3*32+22))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; (0) )) || (((( 3*32+22))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; (0) )) || (((( 3*32+22))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (((( 3*32+22))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 3*32+22))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 3*32+22))) ? constant_test_bit((( 3*32+22)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 3*32+22)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#104" title="( 3*32+22)" data-ref="_M/X86_FEATURE_XTOPOLOGY">X86_FEATURE_XTOPOLOGY</a>)) {</td></tr>
<tr><th id="589">589</th><td>		<i>/*</i></td></tr>
<tr><th id="590">590</th><td><i>		 * let's use the legacy cpuid vector 0x1 and 0x4 for topology</i></td></tr>
<tr><th id="591">591</th><td><i>		 * detection.</i></td></tr>
<tr><th id="592">592</th><td><i>		 */</i></td></tr>
<tr><th id="593">593</th><td>		<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_max_cores" title='cpuinfo_x86::x86_max_cores' data-ref="cpuinfo_x86::x86_max_cores">x86_max_cores</a> = <a class="tu ref fn" href="#intel_num_cpu_cores" title='intel_num_cpu_cores' data-use='c' data-ref="intel_num_cpu_cores">intel_num_cpu_cores</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="594">594</th><td><u>#<span data-ppcond="594">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_32">CONFIG_X86_32</span></u></td></tr>
<tr><th id="595">595</th><td>		detect_ht(c);</td></tr>
<tr><th id="596">596</th><td><u>#<span data-ppcond="594">endif</span></u></td></tr>
<tr><th id="597">597</th><td>	}</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>	<a class="local col3 ref" href="#33l2" title='l2' data-ref="33l2">l2</a> = <a class="ref fn" href="../../include/asm/processor.h.html#init_intel_cacheinfo" title='init_intel_cacheinfo' data-ref="init_intel_cacheinfo">init_intel_cacheinfo</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>	<i>/* Detect legacy cache sizes if init_intel_cacheinfo did not */</i></td></tr>
<tr><th id="602">602</th><td>	<b>if</b> (<a class="local col3 ref" href="#33l2" title='l2' data-ref="33l2">l2</a> == <var>0</var>) {</td></tr>
<tr><th id="603">603</th><td>		<a class="ref fn" href="cpu.h.html#cpu_detect_cache_sizes" title='cpu_detect_cache_sizes' data-ref="cpu_detect_cache_sizes">cpu_detect_cache_sizes</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="604">604</th><td>		<a class="local col3 ref" href="#33l2" title='l2' data-ref="33l2">l2</a> = <a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_cache_size" title='cpuinfo_x86::x86_cache_size' data-ref="cpuinfo_x86::x86_cache_size">x86_cache_size</a>;</td></tr>
<tr><th id="605">605</th><td>	}</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>	<b>if</b> (<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::cpuid_level" title='cpuinfo_x86::cpuid_level' data-ref="cpuinfo_x86::cpuid_level">cpuid_level</a> &gt; <var>9</var>) {</td></tr>
<tr><th id="608">608</th><td>		<em>unsigned</em> <dfn class="local col4 decl" id="34eax" title='eax' data-type='unsigned int' data-ref="34eax">eax</dfn> = <a class="ref fn" href="../../include/asm/processor.h.html#cpuid_eax" title='cpuid_eax' data-ref="cpuid_eax">cpuid_eax</a>(<var>10</var>);</td></tr>
<tr><th id="609">609</th><td>		<i>/* Check for version and the number of counters */</i></td></tr>
<tr><th id="610">610</th><td>		<b>if</b> ((<a class="local col4 ref" href="#34eax" title='eax' data-ref="34eax">eax</a> &amp; <var>0xff</var>) &amp;&amp; (((<a class="local col4 ref" href="#34eax" title='eax' data-ref="34eax">eax</a>&gt;&gt;<var>8</var>) &amp; <var>0xff</var>) &gt; <var>1</var>))</td></tr>
<tr><th id="611">611</th><td>			<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+11), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#93" title="( 3*32+11)" data-ref="_M/X86_FEATURE_ARCH_PERFMON">X86_FEATURE_ARCH_PERFMON</a>);</td></tr>
<tr><th id="612">612</th><td>	}</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>	<b>if</b> (<a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 0*32+26)) &amp;&amp; ( (((( 0*32+26))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+26))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+26))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+26))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; (0) )) || (((( 0*32+26))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; (0) )) || (((( 0*32+26))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+26))) ? constant_test_bit((( 0*32+26)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 0*32+26)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#53" title="( 0*32+26)" data-ref="_M/X86_FEATURE_XMM2">X86_FEATURE_XMM2</a>))</td></tr>
<tr><th id="615">615</th><td>		<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+18), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#100" title="( 3*32+18)" data-ref="_M/X86_FEATURE_LFENCE_RDTSC">X86_FEATURE_LFENCE_RDTSC</a>);</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>	<b>if</b> (<a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 0*32+21)) &amp;&amp; ( (((( 0*32+21))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+21))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+21))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+21))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; (0) )) || (((( 0*32+21))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; (0) )) || (((( 0*32+21))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (((( 0*32+21))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+21))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+21))) ? constant_test_bit((( 0*32+21)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 0*32+21)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#48" title="( 0*32+21)" data-ref="_M/X86_FEATURE_DS">X86_FEATURE_DS</a>)) {</td></tr>
<tr><th id="618">618</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="35l1" title='l1' data-type='unsigned int' data-ref="35l1">l1</dfn>;</td></tr>
<tr><th id="619">619</th><td>		<a class="macro" href="../../include/asm/msr.h.html#244" title="do { u64 __val = native_read_msr((0x000001a0)); (void)((l1) = (u32)__val); (void)((l2) = (u32)(__val &gt;&gt; 32)); } while (0)" data-ref="_M/rdmsr">rdmsr</a>(<a class="macro" href="../../include/asm/msr-index.h.html#504" title="0x000001a0" data-ref="_M/MSR_IA32_MISC_ENABLE">MSR_IA32_MISC_ENABLE</a>, <a class="local col5 ref" href="#35l1" title='l1' data-ref="35l1">l1</a>, <a class="local col3 ref" href="#33l2" title='l2' data-ref="33l2">l2</a>);</td></tr>
<tr><th id="620">620</th><td>		<b>if</b> (!(<a class="local col5 ref" href="#35l1" title='l1' data-ref="35l1">l1</a> &amp; (<var>1</var>&lt;&lt;<var>11</var>)))</td></tr>
<tr><th id="621">621</th><td>			<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+13), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#95" title="( 3*32+13)" data-ref="_M/X86_FEATURE_BTS">X86_FEATURE_BTS</a>);</td></tr>
<tr><th id="622">622</th><td>		<b>if</b> (!(<a class="local col5 ref" href="#35l1" title='l1' data-ref="35l1">l1</a> &amp; (<var>1</var>&lt;&lt;<var>12</var>)))</td></tr>
<tr><th id="623">623</th><td>			<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+12), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#94" title="( 3*32+12)" data-ref="_M/X86_FEATURE_PEBS">X86_FEATURE_PEBS</a>);</td></tr>
<tr><th id="624">624</th><td>	}</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>	<b>if</b> (<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>6</var> &amp;&amp; <a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 0*32+19)) &amp;&amp; ( (((( 0*32+19))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+19))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+19))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+19))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; (0) )) || (((( 0*32+19))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; (0) )) || (((( 0*32+19))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+19))) ? constant_test_bit((( 0*32+19)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 0*32+19)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#47" title="( 0*32+19)" data-ref="_M/X86_FEATURE_CLFLUSH">X86_FEATURE_CLFLUSH</a>) &amp;&amp;</td></tr>
<tr><th id="627">627</th><td>	    (<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> == <var>29</var> || <a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> == <var>46</var> || <a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> == <var>47</var>))</td></tr>
<tr><th id="628">628</th><td>		<a class="macro" href="../../include/asm/cpufeature.h.html#207" title="set_bit(((19*32 + (7))), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_bug">set_cpu_bug</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#356" title="(19*32 + (7))" data-ref="_M/X86_BUG_CLFLUSH_MONITOR">X86_BUG_CLFLUSH_MONITOR</a>);</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>	<b>if</b> (<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>6</var> &amp;&amp; <a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 4*32+ 3)) &amp;&amp; ( (((( 4*32+ 3))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 4*32+ 3))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 4*32+ 3))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 4*32+ 3))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; (0) )) || (((( 4*32+ 3))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; (0) )) || (((( 4*32+ 3))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (((( 4*32+ 3))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 3))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 4*32+ 3))) ? constant_test_bit((( 4*32+ 3)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 4*32+ 3)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#118" title="( 4*32+ 3)" data-ref="_M/X86_FEATURE_MWAIT">X86_FEATURE_MWAIT</a>) &amp;&amp;</td></tr>
<tr><th id="631">631</th><td>		((<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> == <a class="macro" href="../../include/asm/intel-family.h.html#64" title="0x5C" data-ref="_M/INTEL_FAM6_ATOM_GOLDMONT">INTEL_FAM6_ATOM_GOLDMONT</a>)))</td></tr>
<tr><th id="632">632</th><td>		<a class="macro" href="../../include/asm/cpufeature.h.html#207" title="set_bit(((19*32 + (12))), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_bug">set_cpu_bug</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#367" title="(19*32 + (12))" data-ref="_M/X86_BUG_MONITOR">X86_BUG_MONITOR</a>);</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><u>#<span data-ppcond="634">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#828" data-ref="_M/CONFIG_X86_64">CONFIG_X86_64</a></u></td></tr>
<tr><th id="635">635</th><td>	<b>if</b> (<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>15</var>)</td></tr>
<tr><th id="636">636</th><td>		<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_cache_alignment" title='cpuinfo_x86::x86_cache_alignment' data-ref="cpuinfo_x86::x86_cache_alignment">x86_cache_alignment</a> = <a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_clflush_size" title='cpuinfo_x86::x86_clflush_size' data-ref="cpuinfo_x86::x86_clflush_size">x86_clflush_size</a> * <var>2</var>;</td></tr>
<tr><th id="637">637</th><td>	<b>if</b> (<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>6</var>)</td></tr>
<tr><th id="638">638</th><td>		<a class="macro" href="../../include/asm/cpufeature.h.html#131" title="set_bit(( 3*32+16), (unsigned long *)((c)-&gt;x86_capability))" data-ref="_M/set_cpu_cap">set_cpu_cap</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#98" title="( 3*32+16)" data-ref="_M/X86_FEATURE_REP_GOOD">X86_FEATURE_REP_GOOD</a>);</td></tr>
<tr><th id="639">639</th><td><u>#<span data-ppcond="634">else</span></u></td></tr>
<tr><th id="640">640</th><td>	<i>/*</i></td></tr>
<tr><th id="641">641</th><td><i>	 * Names for the Pentium II/Celeron processors</i></td></tr>
<tr><th id="642">642</th><td><i>	 * detectable only by also checking the cache size.</i></td></tr>
<tr><th id="643">643</th><td><i>	 * Dixon is NOT a Celeron.</i></td></tr>
<tr><th id="644">644</th><td><i>	 */</i></td></tr>
<tr><th id="645">645</th><td>	<b>if</b> (c-&gt;x86 == <var>6</var>) {</td></tr>
<tr><th id="646">646</th><td>		<em>char</em> *p = NULL;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>		<b>switch</b> (c-&gt;x86_model) {</td></tr>
<tr><th id="649">649</th><td>		<b>case</b> <var>5</var>:</td></tr>
<tr><th id="650">650</th><td>			<b>if</b> (l2 == <var>0</var>)</td></tr>
<tr><th id="651">651</th><td>				p = <q>"Celeron (Covington)"</q>;</td></tr>
<tr><th id="652">652</th><td>			<b>else</b> <b>if</b> (l2 == <var>256</var>)</td></tr>
<tr><th id="653">653</th><td>				p = <q>"Mobile Pentium II (Dixon)"</q>;</td></tr>
<tr><th id="654">654</th><td>			<b>break</b>;</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>		<b>case</b> <var>6</var>:</td></tr>
<tr><th id="657">657</th><td>			<b>if</b> (l2 == <var>128</var>)</td></tr>
<tr><th id="658">658</th><td>				p = <q>"Celeron (Mendocino)"</q>;</td></tr>
<tr><th id="659">659</th><td>			<b>else</b> <b>if</b> (c-&gt;x86_stepping == <var>0</var> || c-&gt;x86_stepping == <var>5</var>)</td></tr>
<tr><th id="660">660</th><td>				p = <q>"Celeron-A"</q>;</td></tr>
<tr><th id="661">661</th><td>			<b>break</b>;</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>		<b>case</b> <var>8</var>:</td></tr>
<tr><th id="664">664</th><td>			<b>if</b> (l2 == <var>128</var>)</td></tr>
<tr><th id="665">665</th><td>				p = <q>"Celeron (Coppermine)"</q>;</td></tr>
<tr><th id="666">666</th><td>			<b>break</b>;</td></tr>
<tr><th id="667">667</th><td>		}</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>		<b>if</b> (p)</td></tr>
<tr><th id="670">670</th><td>			strcpy(c-&gt;x86_model_id, p);</td></tr>
<tr><th id="671">671</th><td>	}</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>	<b>if</b> (c-&gt;x86 == <var>15</var>)</td></tr>
<tr><th id="674">674</th><td>		set_cpu_cap(c, X86_FEATURE_P4);</td></tr>
<tr><th id="675">675</th><td>	<b>if</b> (c-&gt;x86 == <var>6</var>)</td></tr>
<tr><th id="676">676</th><td>		set_cpu_cap(c, X86_FEATURE_P3);</td></tr>
<tr><th id="677">677</th><td><u>#<span data-ppcond="634">endif</span></u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>	<i>/* Work around errata */</i></td></tr>
<tr><th id="680">680</th><td>	<a class="tu ref fn" href="#srat_detect_node" title='srat_detect_node' data-use='c' data-ref="srat_detect_node">srat_detect_node</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>	<b>if</b> (<a class="macro" href="../../include/asm/cpufeature.h.html#110" title="(__builtin_constant_p(( 4*32+ 5)) &amp;&amp; ( (((( 4*32+ 5))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 4*32+ 5))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 4*32+ 5))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 4*32+ 5))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; (0) )) || (((( 4*32+ 5))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; (0) )) || (((( 4*32+ 5))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (((( 4*32+ 5))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 4*32+ 5))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 4*32+ 5))) ? constant_test_bit((( 4*32+ 5)), ((unsigned long *)((c)-&gt;x86_capability))) : variable_test_bit((( 4*32+ 5)), ((unsigned long *)((c)-&gt;x86_capability)))))" data-ref="_M/cpu_has">cpu_has</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>, <a class="macro" href="../../include/asm/cpufeatures.h.html#120" title="( 4*32+ 5)" data-ref="_M/X86_FEATURE_VMX">X86_FEATURE_VMX</a>))</td></tr>
<tr><th id="683">683</th><td>		<a class="tu ref fn" href="#detect_vmx_virtcap" title='detect_vmx_virtcap' data-use='c' data-ref="detect_vmx_virtcap">detect_vmx_virtcap</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>	<a class="tu ref fn" href="#init_intel_energy_perf" title='init_intel_energy_perf' data-use='c' data-ref="init_intel_energy_perf">init_intel_energy_perf</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>	<a class="tu ref fn" href="#init_intel_misc_features" title='init_intel_misc_features' data-use='c' data-ref="init_intel_misc_features">init_intel_misc_features</a>(<a class="local col2 ref" href="#32c" title='c' data-ref="32c">c</a>);</td></tr>
<tr><th id="688">688</th><td>}</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><u>#<span data-ppcond="690">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_32">CONFIG_X86_32</span></u></td></tr>
<tr><th id="691">691</th><td><em>static</em> <em>unsigned</em> <em>int</em> intel_size_cache(<b>struct</b> cpuinfo_x86 *c, <em>unsigned</em> <em>int</em> size)</td></tr>
<tr><th id="692">692</th><td>{</td></tr>
<tr><th id="693">693</th><td>	<i>/*</i></td></tr>
<tr><th id="694">694</th><td><i>	 * Intel PIII Tualatin. This comes in two flavours.</i></td></tr>
<tr><th id="695">695</th><td><i>	 * One has 256kb of cache, the other 512. We have no way</i></td></tr>
<tr><th id="696">696</th><td><i>	 * to determine which, so we use a boottime override</i></td></tr>
<tr><th id="697">697</th><td><i>	 * for the 512kb model, and assume 256 otherwise.</i></td></tr>
<tr><th id="698">698</th><td><i>	 */</i></td></tr>
<tr><th id="699">699</th><td>	<b>if</b> ((c-&gt;x86 == <var>6</var>) &amp;&amp; (c-&gt;x86_model == <var>11</var>) &amp;&amp; (size == <var>0</var>))</td></tr>
<tr><th id="700">700</th><td>		size = <var>256</var>;</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>	<i>/*</i></td></tr>
<tr><th id="703">703</th><td><i>	 * Intel Quark SoC X1000 contains a 4-way set associative</i></td></tr>
<tr><th id="704">704</th><td><i>	 * 16K cache with a 16 byte cache line and 256 lines per tag</i></td></tr>
<tr><th id="705">705</th><td><i>	 */</i></td></tr>
<tr><th id="706">706</th><td>	<b>if</b> ((c-&gt;x86 == <var>5</var>) &amp;&amp; (c-&gt;x86_model == <var>9</var>))</td></tr>
<tr><th id="707">707</th><td>		size = <var>16</var>;</td></tr>
<tr><th id="708">708</th><td>	<b>return</b> size;</td></tr>
<tr><th id="709">709</th><td>}</td></tr>
<tr><th id="710">710</th><td><u>#<span data-ppcond="690">endif</span></u></td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/TLB_INST_4K" data-ref="_M/TLB_INST_4K">TLB_INST_4K</dfn>	0x01</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/TLB_INST_4M" data-ref="_M/TLB_INST_4M">TLB_INST_4M</dfn>	0x02</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/TLB_INST_2M_4M" data-ref="_M/TLB_INST_2M_4M">TLB_INST_2M_4M</dfn>	0x03</u></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/TLB_INST_ALL" data-ref="_M/TLB_INST_ALL">TLB_INST_ALL</dfn>	0x05</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/TLB_INST_1G" data-ref="_M/TLB_INST_1G">TLB_INST_1G</dfn>	0x06</u></td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/TLB_DATA_4K" data-ref="_M/TLB_DATA_4K">TLB_DATA_4K</dfn>	0x11</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/TLB_DATA_4M" data-ref="_M/TLB_DATA_4M">TLB_DATA_4M</dfn>	0x12</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/TLB_DATA_2M_4M" data-ref="_M/TLB_DATA_2M_4M">TLB_DATA_2M_4M</dfn>	0x13</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/TLB_DATA_4K_4M" data-ref="_M/TLB_DATA_4K_4M">TLB_DATA_4K_4M</dfn>	0x14</u></td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/TLB_DATA_1G" data-ref="_M/TLB_DATA_1G">TLB_DATA_1G</dfn>	0x16</u></td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/TLB_DATA0_4K" data-ref="_M/TLB_DATA0_4K">TLB_DATA0_4K</dfn>	0x21</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/TLB_DATA0_4M" data-ref="_M/TLB_DATA0_4M">TLB_DATA0_4M</dfn>	0x22</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/TLB_DATA0_2M_4M" data-ref="_M/TLB_DATA0_2M_4M">TLB_DATA0_2M_4M</dfn>	0x23</u></td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/STLB_4K" data-ref="_M/STLB_4K">STLB_4K</dfn>		0x41</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/STLB_4K_2M" data-ref="_M/STLB_4K_2M">STLB_4K_2M</dfn>	0x42</u></td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="cpu.h.html#_tlb_table" title='_tlb_table' data-ref="_tlb_table">_tlb_table</a> <dfn class="tu decl def" id="intel_tlb_table" title='intel_tlb_table' data-type='const struct _tlb_table [37]' data-ref="intel_tlb_table">intel_tlb_table</dfn>[] = {</td></tr>
<tr><th id="734">734</th><td>	{ <var>0x01</var>, <a class="macro" href="#712" title="0x01" data-ref="_M/TLB_INST_4K">TLB_INST_4K</a>,		<var>32</var>,	<q>" TLB_INST 4 KByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="735">735</th><td>	{ <var>0x02</var>, <a class="macro" href="#713" title="0x02" data-ref="_M/TLB_INST_4M">TLB_INST_4M</a>,		<var>2</var>,	<q>" TLB_INST 4 MByte pages, full associative"</q> },</td></tr>
<tr><th id="736">736</th><td>	{ <var>0x03</var>, <a class="macro" href="#719" title="0x11" data-ref="_M/TLB_DATA_4K">TLB_DATA_4K</a>,		<var>64</var>,	<q>" TLB_DATA 4 KByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="737">737</th><td>	{ <var>0x04</var>, <a class="macro" href="#720" title="0x12" data-ref="_M/TLB_DATA_4M">TLB_DATA_4M</a>,		<var>8</var>,	<q>" TLB_DATA 4 MByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="738">738</th><td>	{ <var>0x05</var>, <a class="macro" href="#720" title="0x12" data-ref="_M/TLB_DATA_4M">TLB_DATA_4M</a>,		<var>32</var>,	<q>" TLB_DATA 4 MByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="739">739</th><td>	{ <var>0x0b</var>, <a class="macro" href="#713" title="0x02" data-ref="_M/TLB_INST_4M">TLB_INST_4M</a>,		<var>4</var>,	<q>" TLB_INST 4 MByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="740">740</th><td>	{ <var>0x4f</var>, <a class="macro" href="#712" title="0x01" data-ref="_M/TLB_INST_4K">TLB_INST_4K</a>,		<var>32</var>,	<q>" TLB_INST 4 KByte pages */"</q> },</td></tr>
<tr><th id="741">741</th><td>	{ <var>0x50</var>, <a class="macro" href="#716" title="0x05" data-ref="_M/TLB_INST_ALL">TLB_INST_ALL</a>,		<var>64</var>,	<q>" TLB_INST 4 KByte and 2-MByte or 4-MByte pages"</q> },</td></tr>
<tr><th id="742">742</th><td>	{ <var>0x51</var>, <a class="macro" href="#716" title="0x05" data-ref="_M/TLB_INST_ALL">TLB_INST_ALL</a>,		<var>128</var>,	<q>" TLB_INST 4 KByte and 2-MByte or 4-MByte pages"</q> },</td></tr>
<tr><th id="743">743</th><td>	{ <var>0x52</var>, <a class="macro" href="#716" title="0x05" data-ref="_M/TLB_INST_ALL">TLB_INST_ALL</a>,		<var>256</var>,	<q>" TLB_INST 4 KByte and 2-MByte or 4-MByte pages"</q> },</td></tr>
<tr><th id="744">744</th><td>	{ <var>0x55</var>, <a class="macro" href="#714" title="0x03" data-ref="_M/TLB_INST_2M_4M">TLB_INST_2M_4M</a>,		<var>7</var>,	<q>" TLB_INST 2-MByte or 4-MByte pages, fully associative"</q> },</td></tr>
<tr><th id="745">745</th><td>	{ <var>0x56</var>, <a class="macro" href="#727" title="0x22" data-ref="_M/TLB_DATA0_4M">TLB_DATA0_4M</a>,		<var>16</var>,	<q>" TLB_DATA0 4 MByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="746">746</th><td>	{ <var>0x57</var>, <a class="macro" href="#726" title="0x21" data-ref="_M/TLB_DATA0_4K">TLB_DATA0_4K</a>,		<var>16</var>,	<q>" TLB_DATA0 4 KByte pages, 4-way associative"</q> },</td></tr>
<tr><th id="747">747</th><td>	{ <var>0x59</var>, <a class="macro" href="#726" title="0x21" data-ref="_M/TLB_DATA0_4K">TLB_DATA0_4K</a>,		<var>16</var>,	<q>" TLB_DATA0 4 KByte pages, fully associative"</q> },</td></tr>
<tr><th id="748">748</th><td>	{ <var>0x5a</var>, <a class="macro" href="#728" title="0x23" data-ref="_M/TLB_DATA0_2M_4M">TLB_DATA0_2M_4M</a>,	<var>32</var>,	<q>" TLB_DATA0 2-MByte or 4 MByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="749">749</th><td>	{ <var>0x5b</var>, <a class="macro" href="#722" title="0x14" data-ref="_M/TLB_DATA_4K_4M">TLB_DATA_4K_4M</a>,		<var>64</var>,	<q>" TLB_DATA 4 KByte and 4 MByte pages"</q> },</td></tr>
<tr><th id="750">750</th><td>	{ <var>0x5c</var>, <a class="macro" href="#722" title="0x14" data-ref="_M/TLB_DATA_4K_4M">TLB_DATA_4K_4M</a>,		<var>128</var>,	<q>" TLB_DATA 4 KByte and 4 MByte pages"</q> },</td></tr>
<tr><th id="751">751</th><td>	{ <var>0x5d</var>, <a class="macro" href="#722" title="0x14" data-ref="_M/TLB_DATA_4K_4M">TLB_DATA_4K_4M</a>,		<var>256</var>,	<q>" TLB_DATA 4 KByte and 4 MByte pages"</q> },</td></tr>
<tr><th id="752">752</th><td>	{ <var>0x61</var>, <a class="macro" href="#712" title="0x01" data-ref="_M/TLB_INST_4K">TLB_INST_4K</a>,		<var>48</var>,	<q>" TLB_INST 4 KByte pages, full associative"</q> },</td></tr>
<tr><th id="753">753</th><td>	{ <var>0x63</var>, <a class="macro" href="#724" title="0x16" data-ref="_M/TLB_DATA_1G">TLB_DATA_1G</a>,		<var>4</var>,	<q>" TLB_DATA 1 GByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="754">754</th><td>	{ <var>0x6b</var>, <a class="macro" href="#719" title="0x11" data-ref="_M/TLB_DATA_4K">TLB_DATA_4K</a>,		<var>256</var>,	<q>" TLB_DATA 4 KByte pages, 8-way associative"</q> },</td></tr>
<tr><th id="755">755</th><td>	{ <var>0x6c</var>, <a class="macro" href="#721" title="0x13" data-ref="_M/TLB_DATA_2M_4M">TLB_DATA_2M_4M</a>,		<var>128</var>,	<q>" TLB_DATA 2 MByte or 4 MByte pages, 8-way associative"</q> },</td></tr>
<tr><th id="756">756</th><td>	{ <var>0x6d</var>, <a class="macro" href="#724" title="0x16" data-ref="_M/TLB_DATA_1G">TLB_DATA_1G</a>,		<var>16</var>,	<q>" TLB_DATA 1 GByte pages, fully associative"</q> },</td></tr>
<tr><th id="757">757</th><td>	{ <var>0x76</var>, <a class="macro" href="#714" title="0x03" data-ref="_M/TLB_INST_2M_4M">TLB_INST_2M_4M</a>,		<var>8</var>,	<q>" TLB_INST 2-MByte or 4-MByte pages, fully associative"</q> },</td></tr>
<tr><th id="758">758</th><td>	{ <var>0xb0</var>, <a class="macro" href="#712" title="0x01" data-ref="_M/TLB_INST_4K">TLB_INST_4K</a>,		<var>128</var>,	<q>" TLB_INST 4 KByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="759">759</th><td>	{ <var>0xb1</var>, <a class="macro" href="#714" title="0x03" data-ref="_M/TLB_INST_2M_4M">TLB_INST_2M_4M</a>,		<var>4</var>,	<q>" TLB_INST 2M pages, 4-way, 8 entries or 4M pages, 4-way entries"</q> },</td></tr>
<tr><th id="760">760</th><td>	{ <var>0xb2</var>, <a class="macro" href="#712" title="0x01" data-ref="_M/TLB_INST_4K">TLB_INST_4K</a>,		<var>64</var>,	<q>" TLB_INST 4KByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="761">761</th><td>	{ <var>0xb3</var>, <a class="macro" href="#719" title="0x11" data-ref="_M/TLB_DATA_4K">TLB_DATA_4K</a>,		<var>128</var>,	<q>" TLB_DATA 4 KByte pages, 4-way set associative"</q> },</td></tr>
<tr><th id="762">762</th><td>	{ <var>0xb4</var>, <a class="macro" href="#719" title="0x11" data-ref="_M/TLB_DATA_4K">TLB_DATA_4K</a>,		<var>256</var>,	<q>" TLB_DATA 4 KByte pages, 4-way associative"</q> },</td></tr>
<tr><th id="763">763</th><td>	{ <var>0xb5</var>, <a class="macro" href="#712" title="0x01" data-ref="_M/TLB_INST_4K">TLB_INST_4K</a>,		<var>64</var>,	<q>" TLB_INST 4 KByte pages, 8-way set associative"</q> },</td></tr>
<tr><th id="764">764</th><td>	{ <var>0xb6</var>, <a class="macro" href="#712" title="0x01" data-ref="_M/TLB_INST_4K">TLB_INST_4K</a>,		<var>128</var>,	<q>" TLB_INST 4 KByte pages, 8-way set associative"</q> },</td></tr>
<tr><th id="765">765</th><td>	{ <var>0xba</var>, <a class="macro" href="#719" title="0x11" data-ref="_M/TLB_DATA_4K">TLB_DATA_4K</a>,		<var>64</var>,	<q>" TLB_DATA 4 KByte pages, 4-way associative"</q> },</td></tr>
<tr><th id="766">766</th><td>	{ <var>0xc0</var>, <a class="macro" href="#722" title="0x14" data-ref="_M/TLB_DATA_4K_4M">TLB_DATA_4K_4M</a>,		<var>8</var>,	<q>" TLB_DATA 4 KByte and 4 MByte pages, 4-way associative"</q> },</td></tr>
<tr><th id="767">767</th><td>	{ <var>0xc1</var>, <a class="macro" href="#731" title="0x42" data-ref="_M/STLB_4K_2M">STLB_4K_2M</a>,		<var>1024</var>,	<q>" STLB 4 KByte and 2 MByte pages, 8-way associative"</q> },</td></tr>
<tr><th id="768">768</th><td>	{ <var>0xc2</var>, <a class="macro" href="#721" title="0x13" data-ref="_M/TLB_DATA_2M_4M">TLB_DATA_2M_4M</a>,		<var>16</var>,	<q>" DTLB 2 MByte/4MByte pages, 4-way associative"</q> },</td></tr>
<tr><th id="769">769</th><td>	{ <var>0xca</var>, <a class="macro" href="#730" title="0x41" data-ref="_M/STLB_4K">STLB_4K</a>,		<var>512</var>,	<q>" STLB 4 KByte pages, 4-way associative"</q> },</td></tr>
<tr><th id="770">770</th><td>	{ <var>0x00</var>, <var>0</var>, <var>0</var> }</td></tr>
<tr><th id="771">771</th><td>};</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_tlb_lookup" title='intel_tlb_lookup' data-type='void intel_tlb_lookup(const unsigned char desc)' data-ref="intel_tlb_lookup">intel_tlb_lookup</dfn>(<em>const</em> <em>unsigned</em> <em>char</em> <dfn class="local col6 decl" id="36desc" title='desc' data-type='const unsigned char' data-ref="36desc">desc</dfn>)</td></tr>
<tr><th id="774">774</th><td>{</td></tr>
<tr><th id="775">775</th><td>	<em>unsigned</em> <em>char</em> <dfn class="local col7 decl" id="37k" title='k' data-type='unsigned char' data-ref="37k">k</dfn>;</td></tr>
<tr><th id="776">776</th><td>	<b>if</b> (<a class="local col6 ref" href="#36desc" title='desc' data-ref="36desc">desc</a> == <var>0</var>)</td></tr>
<tr><th id="777">777</th><td>		<b>return</b>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>	<i>/* look up this descriptor in the table */</i></td></tr>
<tr><th id="780">780</th><td>	<b>for</b> (<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a> = <var>0</var>; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::descriptor" title='_tlb_table::descriptor' data-ref="_tlb_table::descriptor">descriptor</a> != <a class="local col6 ref" href="#36desc" title='desc' data-ref="36desc">desc</a> &amp;&amp; \</td></tr>
<tr><th id="781">781</th><td>			<a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::descriptor" title='_tlb_table::descriptor' data-ref="_tlb_table::descriptor">descriptor</a> != <var>0</var>; <a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>++)</td></tr>
<tr><th id="782">782</th><td>		;</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>	<b>if</b> (<a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::tlb_type" title='_tlb_table::tlb_type' data-ref="_tlb_table::tlb_type">tlb_type</a> == <var>0</var>)</td></tr>
<tr><th id="785">785</th><td>		<b>return</b>;</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>	<b>switch</b> (<a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::tlb_type" title='_tlb_table::tlb_type' data-ref="_tlb_table::tlb_type">tlb_type</a>) {</td></tr>
<tr><th id="788">788</th><td>	<b>case</b> <a class="macro" href="#730" title="0x41" data-ref="_M/STLB_4K">STLB_4K</a>:</td></tr>
<tr><th id="789">789</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4k" title='tlb_lli_4k' data-ref="tlb_lli_4k">tlb_lli_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="790">790</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4k" title='tlb_lli_4k' data-ref="tlb_lli_4k">tlb_lli_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="791">791</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4k" title='tlb_lld_4k' data-ref="tlb_lld_4k">tlb_lld_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="792">792</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4k" title='tlb_lld_4k' data-ref="tlb_lld_4k">tlb_lld_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="793">793</th><td>		<b>break</b>;</td></tr>
<tr><th id="794">794</th><td>	<b>case</b> <a class="macro" href="#731" title="0x42" data-ref="_M/STLB_4K_2M">STLB_4K_2M</a>:</td></tr>
<tr><th id="795">795</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4k" title='tlb_lli_4k' data-ref="tlb_lli_4k">tlb_lli_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="796">796</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4k" title='tlb_lli_4k' data-ref="tlb_lli_4k">tlb_lli_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="797">797</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4k" title='tlb_lld_4k' data-ref="tlb_lld_4k">tlb_lld_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="798">798</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4k" title='tlb_lld_4k' data-ref="tlb_lld_4k">tlb_lld_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="799">799</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_2m" title='tlb_lli_2m' data-ref="tlb_lli_2m">tlb_lli_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="800">800</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_2m" title='tlb_lli_2m' data-ref="tlb_lli_2m">tlb_lli_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="801">801</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_2m" title='tlb_lld_2m' data-ref="tlb_lld_2m">tlb_lld_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="802">802</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_2m" title='tlb_lld_2m' data-ref="tlb_lld_2m">tlb_lld_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="803">803</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4m" title='tlb_lli_4m' data-ref="tlb_lli_4m">tlb_lli_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="804">804</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4m" title='tlb_lli_4m' data-ref="tlb_lli_4m">tlb_lli_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="805">805</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4m" title='tlb_lld_4m' data-ref="tlb_lld_4m">tlb_lld_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="806">806</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4m" title='tlb_lld_4m' data-ref="tlb_lld_4m">tlb_lld_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="807">807</th><td>		<b>break</b>;</td></tr>
<tr><th id="808">808</th><td>	<b>case</b> <a class="macro" href="#716" title="0x05" data-ref="_M/TLB_INST_ALL">TLB_INST_ALL</a>:</td></tr>
<tr><th id="809">809</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4k" title='tlb_lli_4k' data-ref="tlb_lli_4k">tlb_lli_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="810">810</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4k" title='tlb_lli_4k' data-ref="tlb_lli_4k">tlb_lli_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="811">811</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_2m" title='tlb_lli_2m' data-ref="tlb_lli_2m">tlb_lli_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="812">812</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_2m" title='tlb_lli_2m' data-ref="tlb_lli_2m">tlb_lli_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="813">813</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4m" title='tlb_lli_4m' data-ref="tlb_lli_4m">tlb_lli_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="814">814</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4m" title='tlb_lli_4m' data-ref="tlb_lli_4m">tlb_lli_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="815">815</th><td>		<b>break</b>;</td></tr>
<tr><th id="816">816</th><td>	<b>case</b> <a class="macro" href="#712" title="0x01" data-ref="_M/TLB_INST_4K">TLB_INST_4K</a>:</td></tr>
<tr><th id="817">817</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4k" title='tlb_lli_4k' data-ref="tlb_lli_4k">tlb_lli_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="818">818</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4k" title='tlb_lli_4k' data-ref="tlb_lli_4k">tlb_lli_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="819">819</th><td>		<b>break</b>;</td></tr>
<tr><th id="820">820</th><td>	<b>case</b> <a class="macro" href="#713" title="0x02" data-ref="_M/TLB_INST_4M">TLB_INST_4M</a>:</td></tr>
<tr><th id="821">821</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4m" title='tlb_lli_4m' data-ref="tlb_lli_4m">tlb_lli_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="822">822</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4m" title='tlb_lli_4m' data-ref="tlb_lli_4m">tlb_lli_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="823">823</th><td>		<b>break</b>;</td></tr>
<tr><th id="824">824</th><td>	<b>case</b> <a class="macro" href="#714" title="0x03" data-ref="_M/TLB_INST_2M_4M">TLB_INST_2M_4M</a>:</td></tr>
<tr><th id="825">825</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_2m" title='tlb_lli_2m' data-ref="tlb_lli_2m">tlb_lli_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="826">826</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_2m" title='tlb_lli_2m' data-ref="tlb_lli_2m">tlb_lli_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="827">827</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4m" title='tlb_lli_4m' data-ref="tlb_lli_4m">tlb_lli_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="828">828</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lli_4m" title='tlb_lli_4m' data-ref="tlb_lli_4m">tlb_lli_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="829">829</th><td>		<b>break</b>;</td></tr>
<tr><th id="830">830</th><td>	<b>case</b> <a class="macro" href="#719" title="0x11" data-ref="_M/TLB_DATA_4K">TLB_DATA_4K</a>:</td></tr>
<tr><th id="831">831</th><td>	<b>case</b> <a class="macro" href="#726" title="0x21" data-ref="_M/TLB_DATA0_4K">TLB_DATA0_4K</a>:</td></tr>
<tr><th id="832">832</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4k" title='tlb_lld_4k' data-ref="tlb_lld_4k">tlb_lld_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="833">833</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4k" title='tlb_lld_4k' data-ref="tlb_lld_4k">tlb_lld_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="834">834</th><td>		<b>break</b>;</td></tr>
<tr><th id="835">835</th><td>	<b>case</b> <a class="macro" href="#720" title="0x12" data-ref="_M/TLB_DATA_4M">TLB_DATA_4M</a>:</td></tr>
<tr><th id="836">836</th><td>	<b>case</b> <a class="macro" href="#727" title="0x22" data-ref="_M/TLB_DATA0_4M">TLB_DATA0_4M</a>:</td></tr>
<tr><th id="837">837</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4m" title='tlb_lld_4m' data-ref="tlb_lld_4m">tlb_lld_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="838">838</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4m" title='tlb_lld_4m' data-ref="tlb_lld_4m">tlb_lld_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="839">839</th><td>		<b>break</b>;</td></tr>
<tr><th id="840">840</th><td>	<b>case</b> <a class="macro" href="#721" title="0x13" data-ref="_M/TLB_DATA_2M_4M">TLB_DATA_2M_4M</a>:</td></tr>
<tr><th id="841">841</th><td>	<b>case</b> <a class="macro" href="#728" title="0x23" data-ref="_M/TLB_DATA0_2M_4M">TLB_DATA0_2M_4M</a>:</td></tr>
<tr><th id="842">842</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_2m" title='tlb_lld_2m' data-ref="tlb_lld_2m">tlb_lld_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="843">843</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_2m" title='tlb_lld_2m' data-ref="tlb_lld_2m">tlb_lld_2m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="844">844</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4m" title='tlb_lld_4m' data-ref="tlb_lld_4m">tlb_lld_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="845">845</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4m" title='tlb_lld_4m' data-ref="tlb_lld_4m">tlb_lld_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="846">846</th><td>		<b>break</b>;</td></tr>
<tr><th id="847">847</th><td>	<b>case</b> <a class="macro" href="#722" title="0x14" data-ref="_M/TLB_DATA_4K_4M">TLB_DATA_4K_4M</a>:</td></tr>
<tr><th id="848">848</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4k" title='tlb_lld_4k' data-ref="tlb_lld_4k">tlb_lld_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="849">849</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4k" title='tlb_lld_4k' data-ref="tlb_lld_4k">tlb_lld_4k</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="850">850</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4m" title='tlb_lld_4m' data-ref="tlb_lld_4m">tlb_lld_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="851">851</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_4m" title='tlb_lld_4m' data-ref="tlb_lld_4m">tlb_lld_4m</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="852">852</th><td>		<b>break</b>;</td></tr>
<tr><th id="853">853</th><td>	<b>case</b> <a class="macro" href="#724" title="0x16" data-ref="_M/TLB_DATA_1G">TLB_DATA_1G</a>:</td></tr>
<tr><th id="854">854</th><td>		<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_1g" title='tlb_lld_1g' data-ref="tlb_lld_1g">tlb_lld_1g</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] &lt; <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>)</td></tr>
<tr><th id="855">855</th><td>			<a class="ref" href="../../include/asm/processor.h.html#tlb_lld_1g" title='tlb_lld_1g' data-ref="tlb_lld_1g">tlb_lld_1g</a>[<a class="enum" href="../../include/asm/processor.h.html#ENTRIES" title='ENTRIES' data-ref="ENTRIES">ENTRIES</a>] = <a class="tu ref" href="#intel_tlb_table" title='intel_tlb_table' data-use='m' data-ref="intel_tlb_table">intel_tlb_table</a>[<a class="local col7 ref" href="#37k" title='k' data-ref="37k">k</a>].<a class="ref field" href="cpu.h.html#_tlb_table::entries" title='_tlb_table::entries' data-ref="_tlb_table::entries">entries</a>;</td></tr>
<tr><th id="856">856</th><td>		<b>break</b>;</td></tr>
<tr><th id="857">857</th><td>	}</td></tr>
<tr><th id="858">858</th><td>}</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_detect_tlb" title='intel_detect_tlb' data-type='void intel_detect_tlb(struct cpuinfo_x86 * c)' data-ref="intel_detect_tlb">intel_detect_tlb</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col8 decl" id="38c" title='c' data-type='struct cpuinfo_x86 *' data-ref="38c">c</dfn>)</td></tr>
<tr><th id="861">861</th><td>{</td></tr>
<tr><th id="862">862</th><td>	<em>int</em> <dfn class="local col9 decl" id="39i" title='i' data-type='int' data-ref="39i">i</dfn>, <dfn class="local col0 decl" id="40j" title='j' data-type='int' data-ref="40j">j</dfn>, <dfn class="local col1 decl" id="41n" title='n' data-type='int' data-ref="41n">n</dfn>;</td></tr>
<tr><th id="863">863</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="42regs" title='regs' data-type='unsigned int [4]' data-ref="42regs">regs</dfn>[<var>4</var>];</td></tr>
<tr><th id="864">864</th><td>	<em>unsigned</em> <em>char</em> *<dfn class="local col3 decl" id="43desc" title='desc' data-type='unsigned char *' data-ref="43desc">desc</dfn> = (<em>unsigned</em> <em>char</em> *)<a class="local col2 ref" href="#42regs" title='regs' data-ref="42regs">regs</a>;</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>	<b>if</b> (<a class="local col8 ref" href="#38c" title='c' data-ref="38c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::cpuid_level" title='cpuinfo_x86::cpuid_level' data-ref="cpuinfo_x86::cpuid_level">cpuid_level</a> &lt; <var>2</var>)</td></tr>
<tr><th id="867">867</th><td>		<b>return</b>;</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>	<i>/* Number of times to iterate */</i></td></tr>
<tr><th id="870">870</th><td>	<a class="local col1 ref" href="#41n" title='n' data-ref="41n">n</a> = <a class="ref fn" href="../../include/asm/processor.h.html#cpuid_eax" title='cpuid_eax' data-ref="cpuid_eax">cpuid_eax</a>(<var>2</var>) &amp; <var>0xFF</var>;</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>	<b>for</b> (<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> = <var>0</var> ; <a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> &lt; <a class="local col1 ref" href="#41n" title='n' data-ref="41n">n</a> ; <a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>++) {</td></tr>
<tr><th id="873">873</th><td>		<a class="ref fn" href="../../include/asm/processor.h.html#cpuid" title='cpuid' data-ref="cpuid">cpuid</a>(<var>2</var>, &amp;<a class="local col2 ref" href="#42regs" title='regs' data-ref="42regs">regs</a>[<var>0</var>], &amp;<a class="local col2 ref" href="#42regs" title='regs' data-ref="42regs">regs</a>[<var>1</var>], &amp;<a class="local col2 ref" href="#42regs" title='regs' data-ref="42regs">regs</a>[<var>2</var>], &amp;<a class="local col2 ref" href="#42regs" title='regs' data-ref="42regs">regs</a>[<var>3</var>]);</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>		<i>/* If bit 31 is set, this is an unknown format */</i></td></tr>
<tr><th id="876">876</th><td>		<b>for</b> (<a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a> = <var>0</var> ; <a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a> &lt; <var>3</var> ; <a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a>++)</td></tr>
<tr><th id="877">877</th><td>			<b>if</b> (<a class="local col2 ref" href="#42regs" title='regs' data-ref="42regs">regs</a>[<a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a>] &amp; (<var>1</var> &lt;&lt; <var>31</var>))</td></tr>
<tr><th id="878">878</th><td>				<a class="local col2 ref" href="#42regs" title='regs' data-ref="42regs">regs</a>[<a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a>] = <var>0</var>;</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>		<i>/* Byte 0 is level count, not a descriptor */</i></td></tr>
<tr><th id="881">881</th><td>		<b>for</b> (<a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a> = <var>1</var> ; <a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a> &lt; <var>16</var> ; <a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a>++)</td></tr>
<tr><th id="882">882</th><td>			<a class="tu ref fn" href="#intel_tlb_lookup" title='intel_tlb_lookup' data-use='c' data-ref="intel_tlb_lookup">intel_tlb_lookup</a>(<a class="local col3 ref" href="#43desc" title='desc' data-ref="43desc">desc</a>[<a class="local col0 ref" href="#40j" title='j' data-ref="40j">j</a>]);</td></tr>
<tr><th id="883">883</th><td>	}</td></tr>
<tr><th id="884">884</th><td>}</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="cpu.h.html#cpu_dev" title='cpu_dev' data-ref="cpu_dev">cpu_dev</a> <dfn class="tu decl def" id="intel_cpu_dev" title='intel_cpu_dev' data-type='const struct cpu_dev' data-ref="intel_cpu_dev">intel_cpu_dev</dfn> = {</td></tr>
<tr><th id="887">887</th><td>	.<a class="ref field" href="cpu.h.html#cpu_dev::c_vendor" title='cpu_dev::c_vendor' data-ref="cpu_dev::c_vendor">c_vendor</a>	= <q>"Intel"</q>,</td></tr>
<tr><th id="888">888</th><td>	.<a class="ref field" href="cpu.h.html#cpu_dev::c_ident" title='cpu_dev::c_ident' data-ref="cpu_dev::c_ident">c_ident</a>	= { <q>"GenuineIntel"</q> },</td></tr>
<tr><th id="889">889</th><td><u>#<span data-ppcond="889">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_32">CONFIG_X86_32</span></u></td></tr>
<tr><th id="890">890</th><td>	.legacy_models = {</td></tr>
<tr><th id="891">891</th><td>		{ .family = <var>4</var>, .model_names =</td></tr>
<tr><th id="892">892</th><td>		  {</td></tr>
<tr><th id="893">893</th><td>			  [<var>0</var>] = <q>"486 DX-25/33"</q>,</td></tr>
<tr><th id="894">894</th><td>			  [<var>1</var>] = <q>"486 DX-50"</q>,</td></tr>
<tr><th id="895">895</th><td>			  [<var>2</var>] = <q>"486 SX"</q>,</td></tr>
<tr><th id="896">896</th><td>			  [<var>3</var>] = <q>"486 DX/2"</q>,</td></tr>
<tr><th id="897">897</th><td>			  [<var>4</var>] = <q>"486 SL"</q>,</td></tr>
<tr><th id="898">898</th><td>			  [<var>5</var>] = <q>"486 SX/2"</q>,</td></tr>
<tr><th id="899">899</th><td>			  [<var>7</var>] = <q>"486 DX/2-WB"</q>,</td></tr>
<tr><th id="900">900</th><td>			  [<var>8</var>] = <q>"486 DX/4"</q>,</td></tr>
<tr><th id="901">901</th><td>			  [<var>9</var>] = <q>"486 DX/4-WB"</q></td></tr>
<tr><th id="902">902</th><td>		  }</td></tr>
<tr><th id="903">903</th><td>		},</td></tr>
<tr><th id="904">904</th><td>		{ .family = <var>5</var>, .model_names =</td></tr>
<tr><th id="905">905</th><td>		  {</td></tr>
<tr><th id="906">906</th><td>			  [<var>0</var>] = <q>"Pentium 60/66 A-step"</q>,</td></tr>
<tr><th id="907">907</th><td>			  [<var>1</var>] = <q>"Pentium 60/66"</q>,</td></tr>
<tr><th id="908">908</th><td>			  [<var>2</var>] = <q>"Pentium 75 - 200"</q>,</td></tr>
<tr><th id="909">909</th><td>			  [<var>3</var>] = <q>"OverDrive PODP5V83"</q>,</td></tr>
<tr><th id="910">910</th><td>			  [<var>4</var>] = <q>"Pentium MMX"</q>,</td></tr>
<tr><th id="911">911</th><td>			  [<var>7</var>] = <q>"Mobile Pentium 75 - 200"</q>,</td></tr>
<tr><th id="912">912</th><td>			  [<var>8</var>] = <q>"Mobile Pentium MMX"</q>,</td></tr>
<tr><th id="913">913</th><td>			  [<var>9</var>] = <q>"Quark SoC X1000"</q>,</td></tr>
<tr><th id="914">914</th><td>		  }</td></tr>
<tr><th id="915">915</th><td>		},</td></tr>
<tr><th id="916">916</th><td>		{ .family = <var>6</var>, .model_names =</td></tr>
<tr><th id="917">917</th><td>		  {</td></tr>
<tr><th id="918">918</th><td>			  [<var>0</var>] = <q>"Pentium Pro A-step"</q>,</td></tr>
<tr><th id="919">919</th><td>			  [<var>1</var>] = <q>"Pentium Pro"</q>,</td></tr>
<tr><th id="920">920</th><td>			  [<var>3</var>] = <q>"Pentium II (Klamath)"</q>,</td></tr>
<tr><th id="921">921</th><td>			  [<var>4</var>] = <q>"Pentium II (Deschutes)"</q>,</td></tr>
<tr><th id="922">922</th><td>			  [<var>5</var>] = <q>"Pentium II (Deschutes)"</q>,</td></tr>
<tr><th id="923">923</th><td>			  [<var>6</var>] = <q>"Mobile Pentium II"</q>,</td></tr>
<tr><th id="924">924</th><td>			  [<var>7</var>] = <q>"Pentium III (Katmai)"</q>,</td></tr>
<tr><th id="925">925</th><td>			  [<var>8</var>] = <q>"Pentium III (Coppermine)"</q>,</td></tr>
<tr><th id="926">926</th><td>			  [<var>10</var>] = <q>"Pentium III (Cascades)"</q>,</td></tr>
<tr><th id="927">927</th><td>			  [<var>11</var>] = <q>"Pentium III (Tualatin)"</q>,</td></tr>
<tr><th id="928">928</th><td>		  }</td></tr>
<tr><th id="929">929</th><td>		},</td></tr>
<tr><th id="930">930</th><td>		{ .family = <var>15</var>, .model_names =</td></tr>
<tr><th id="931">931</th><td>		  {</td></tr>
<tr><th id="932">932</th><td>			  [<var>0</var>] = <q>"Pentium 4 (Unknown)"</q>,</td></tr>
<tr><th id="933">933</th><td>			  [<var>1</var>] = <q>"Pentium 4 (Willamette)"</q>,</td></tr>
<tr><th id="934">934</th><td>			  [<var>2</var>] = <q>"Pentium 4 (Northwood)"</q>,</td></tr>
<tr><th id="935">935</th><td>			  [<var>4</var>] = <q>"Pentium 4 (Foster)"</q>,</td></tr>
<tr><th id="936">936</th><td>			  [<var>5</var>] = <q>"Pentium 4 (Foster)"</q>,</td></tr>
<tr><th id="937">937</th><td>		  }</td></tr>
<tr><th id="938">938</th><td>		},</td></tr>
<tr><th id="939">939</th><td>	},</td></tr>
<tr><th id="940">940</th><td>	.legacy_cache_size = intel_size_cache,</td></tr>
<tr><th id="941">941</th><td><u>#<span data-ppcond="889">endif</span></u></td></tr>
<tr><th id="942">942</th><td>	.<a class="ref field" href="cpu.h.html#cpu_dev::c_detect_tlb" title='cpu_dev::c_detect_tlb' data-ref="cpu_dev::c_detect_tlb">c_detect_tlb</a>	= <a class="tu ref fn" href="#intel_detect_tlb" title='intel_detect_tlb' data-ref="intel_detect_tlb">intel_detect_tlb</a>,</td></tr>
<tr><th id="943">943</th><td>	.<a class="ref field" href="cpu.h.html#cpu_dev::c_early_init" title='cpu_dev::c_early_init' data-ref="cpu_dev::c_early_init">c_early_init</a>   = <a class="tu ref fn" href="#early_init_intel" title='early_init_intel' data-ref="early_init_intel">early_init_intel</a>,</td></tr>
<tr><th id="944">944</th><td>	.<a class="ref field" href="cpu.h.html#cpu_dev::c_init" title='cpu_dev::c_init' data-ref="cpu_dev::c_init">c_init</a>		= <a class="tu ref fn" href="#init_intel" title='init_intel' data-ref="init_intel">init_intel</a>,</td></tr>
<tr><th id="945">945</th><td>	.<a class="ref field" href="cpu.h.html#cpu_dev::c_bsp_resume" title='cpu_dev::c_bsp_resume' data-ref="cpu_dev::c_bsp_resume">c_bsp_resume</a>	= <a class="tu ref fn" href="#intel_bsp_resume" title='intel_bsp_resume' data-ref="intel_bsp_resume">intel_bsp_resume</a>,</td></tr>
<tr><th id="946">946</th><td>	.<a class="ref field" href="cpu.h.html#cpu_dev::c_x86_vendor" title='cpu_dev::c_x86_vendor' data-ref="cpu_dev::c_x86_vendor">c_x86_vendor</a>	= <a class="macro" href="../../include/asm/processor.h.html#148" title="0" data-ref="_M/X86_VENDOR_INTEL">X86_VENDOR_INTEL</a>,</td></tr>
<tr><th id="947">947</th><td>};</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><a class="macro" href="cpu.h.html#40" title="static const struct cpu_dev *const __cpu_dev_intel_cpu_dev __attribute__((__used__)) __attribute__((__section__(&quot;.x86_cpu_dev.init&quot;))) = &amp;intel_cpu_dev;" data-ref="_M/cpu_dev_register">cpu_dev_register</a>(<a class="tu ref" href="#intel_cpu_dev" title='intel_cpu_dev' data-use='a' data-ref="intel_cpu_dev">intel_cpu_dev</a>);</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Jul-31</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
