
LIDAR_v_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa40  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800abf0  0800abf0  0001abf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b040  0800b040  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b040  0800b040  0001b040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b048  0800b048  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b048  0800b048  0001b048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b04c  0800b04c  0001b04c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800b050  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          00001854  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001a28  20001a28  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015d3e  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002cd9  00000000  00000000  00035f85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001288  00000000  00000000  00038c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e75  00000000  00000000  00039ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000266db  00000000  00000000  0003ad5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000156aa  00000000  00000000  00061438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e4d22  00000000  00000000  00076ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006554  00000000  00000000  0015b804  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00161d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800abd8 	.word	0x0800abd8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	0800abd8 	.word	0x0800abd8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a6 	b.w	800100c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9e08      	ldr	r6, [sp, #32]
 8000d4a:	460d      	mov	r5, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	460f      	mov	r7, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4694      	mov	ip, r2
 8000d58:	d965      	bls.n	8000e26 <__udivmoddi4+0xe2>
 8000d5a:	fab2 f382 	clz	r3, r2
 8000d5e:	b143      	cbz	r3, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d64:	f1c3 0220 	rsb	r2, r3, #32
 8000d68:	409f      	lsls	r7, r3
 8000d6a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6e:	4317      	orrs	r7, r2
 8000d70:	409c      	lsls	r4, r3
 8000d72:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d76:	fa1f f58c 	uxth.w	r5, ip
 8000d7a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d7e:	0c22      	lsrs	r2, r4, #16
 8000d80:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d84:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d88:	fb01 f005 	mul.w	r0, r1, r5
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d90:	eb1c 0202 	adds.w	r2, ip, r2
 8000d94:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d98:	f080 811c 	bcs.w	8000fd4 <__udivmoddi4+0x290>
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	f240 8119 	bls.w	8000fd4 <__udivmoddi4+0x290>
 8000da2:	3902      	subs	r1, #2
 8000da4:	4462      	add	r2, ip
 8000da6:	1a12      	subs	r2, r2, r0
 8000da8:	b2a4      	uxth	r4, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db6:	fb00 f505 	mul.w	r5, r0, r5
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	d90a      	bls.n	8000dd4 <__udivmoddi4+0x90>
 8000dbe:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc6:	f080 8107 	bcs.w	8000fd8 <__udivmoddi4+0x294>
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	f240 8104 	bls.w	8000fd8 <__udivmoddi4+0x294>
 8000dd0:	4464      	add	r4, ip
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11e      	cbz	r6, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40dc      	lsrs	r4, r3
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c6 4300 	strd	r4, r3, [r6]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0xbc>
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	f000 80ed 	beq.w	8000fce <__udivmoddi4+0x28a>
 8000df4:	2100      	movs	r1, #0
 8000df6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e00:	fab3 f183 	clz	r1, r3
 8000e04:	2900      	cmp	r1, #0
 8000e06:	d149      	bne.n	8000e9c <__udivmoddi4+0x158>
 8000e08:	42ab      	cmp	r3, r5
 8000e0a:	d302      	bcc.n	8000e12 <__udivmoddi4+0xce>
 8000e0c:	4282      	cmp	r2, r0
 8000e0e:	f200 80f8 	bhi.w	8001002 <__udivmoddi4+0x2be>
 8000e12:	1a84      	subs	r4, r0, r2
 8000e14:	eb65 0203 	sbc.w	r2, r5, r3
 8000e18:	2001      	movs	r0, #1
 8000e1a:	4617      	mov	r7, r2
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d0e2      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	e9c6 4700 	strd	r4, r7, [r6]
 8000e24:	e7df      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e26:	b902      	cbnz	r2, 8000e2a <__udivmoddi4+0xe6>
 8000e28:	deff      	udf	#255	; 0xff
 8000e2a:	fab2 f382 	clz	r3, r2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f040 8090 	bne.w	8000f54 <__udivmoddi4+0x210>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e3a:	fa1f fe8c 	uxth.w	lr, ip
 8000e3e:	2101      	movs	r1, #1
 8000e40:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e44:	fb07 2015 	mls	r0, r7, r5, r2
 8000e48:	0c22      	lsrs	r2, r4, #16
 8000e4a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4e:	fb0e f005 	mul.w	r0, lr, r5
 8000e52:	4290      	cmp	r0, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e56:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x122>
 8000e60:	4290      	cmp	r0, r2
 8000e62:	f200 80cb 	bhi.w	8000ffc <__udivmoddi4+0x2b8>
 8000e66:	4645      	mov	r5, r8
 8000e68:	1a12      	subs	r2, r2, r0
 8000e6a:	b2a4      	uxth	r4, r4
 8000e6c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e70:	fb07 2210 	mls	r2, r7, r0, r2
 8000e74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e78:	fb0e fe00 	mul.w	lr, lr, r0
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x14e>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x14c>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	f200 80bb 	bhi.w	8001006 <__udivmoddi4+0x2c2>
 8000e90:	4610      	mov	r0, r2
 8000e92:	eba4 040e 	sub.w	r4, r4, lr
 8000e96:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e9a:	e79f      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e9c:	f1c1 0720 	rsb	r7, r1, #32
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ea6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eaa:	fa05 f401 	lsl.w	r4, r5, r1
 8000eae:	fa20 f307 	lsr.w	r3, r0, r7
 8000eb2:	40fd      	lsrs	r5, r7
 8000eb4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb8:	4323      	orrs	r3, r4
 8000eba:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ebe:	fa1f fe8c 	uxth.w	lr, ip
 8000ec2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ecc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ed0:	42a5      	cmp	r5, r4
 8000ed2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eda:	d90b      	bls.n	8000ef4 <__udivmoddi4+0x1b0>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ee4:	f080 8088 	bcs.w	8000ff8 <__udivmoddi4+0x2b4>
 8000ee8:	42a5      	cmp	r5, r4
 8000eea:	f240 8085 	bls.w	8000ff8 <__udivmoddi4+0x2b4>
 8000eee:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef2:	4464      	add	r4, ip
 8000ef4:	1b64      	subs	r4, r4, r5
 8000ef6:	b29d      	uxth	r5, r3
 8000ef8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000efc:	fb09 4413 	mls	r4, r9, r3, r4
 8000f00:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f04:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x1da>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f14:	d26c      	bcs.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f16:	45a6      	cmp	lr, r4
 8000f18:	d96a      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f1a:	3b02      	subs	r3, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f22:	fba3 9502 	umull	r9, r5, r3, r2
 8000f26:	eba4 040e 	sub.w	r4, r4, lr
 8000f2a:	42ac      	cmp	r4, r5
 8000f2c:	46c8      	mov	r8, r9
 8000f2e:	46ae      	mov	lr, r5
 8000f30:	d356      	bcc.n	8000fe0 <__udivmoddi4+0x29c>
 8000f32:	d053      	beq.n	8000fdc <__udivmoddi4+0x298>
 8000f34:	b156      	cbz	r6, 8000f4c <__udivmoddi4+0x208>
 8000f36:	ebb0 0208 	subs.w	r2, r0, r8
 8000f3a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f42:	40ca      	lsrs	r2, r1
 8000f44:	40cc      	lsrs	r4, r1
 8000f46:	4317      	orrs	r7, r2
 8000f48:	e9c6 7400 	strd	r7, r4, [r6]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f54:	f1c3 0120 	rsb	r1, r3, #32
 8000f58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f5c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f60:	fa25 f101 	lsr.w	r1, r5, r1
 8000f64:	409d      	lsls	r5, r3
 8000f66:	432a      	orrs	r2, r5
 8000f68:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f6c:	fa1f fe8c 	uxth.w	lr, ip
 8000f70:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f74:	fb07 1510 	mls	r5, r7, r0, r1
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f7e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f82:	428d      	cmp	r5, r1
 8000f84:	fa04 f403 	lsl.w	r4, r4, r3
 8000f88:	d908      	bls.n	8000f9c <__udivmoddi4+0x258>
 8000f8a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f8e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f92:	d22f      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f94:	428d      	cmp	r5, r1
 8000f96:	d92d      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f98:	3802      	subs	r0, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	1b49      	subs	r1, r1, r5
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fa4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fa8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fac:	fb05 f10e 	mul.w	r1, r5, lr
 8000fb0:	4291      	cmp	r1, r2
 8000fb2:	d908      	bls.n	8000fc6 <__udivmoddi4+0x282>
 8000fb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fb8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fbc:	d216      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000fbe:	4291      	cmp	r1, r2
 8000fc0:	d914      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000fc2:	3d02      	subs	r5, #2
 8000fc4:	4462      	add	r2, ip
 8000fc6:	1a52      	subs	r2, r2, r1
 8000fc8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fcc:	e738      	b.n	8000e40 <__udivmoddi4+0xfc>
 8000fce:	4631      	mov	r1, r6
 8000fd0:	4630      	mov	r0, r6
 8000fd2:	e708      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000fd4:	4639      	mov	r1, r7
 8000fd6:	e6e6      	b.n	8000da6 <__udivmoddi4+0x62>
 8000fd8:	4610      	mov	r0, r2
 8000fda:	e6fb      	b.n	8000dd4 <__udivmoddi4+0x90>
 8000fdc:	4548      	cmp	r0, r9
 8000fde:	d2a9      	bcs.n	8000f34 <__udivmoddi4+0x1f0>
 8000fe0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fe4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	e7a3      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8000fec:	4645      	mov	r5, r8
 8000fee:	e7ea      	b.n	8000fc6 <__udivmoddi4+0x282>
 8000ff0:	462b      	mov	r3, r5
 8000ff2:	e794      	b.n	8000f1e <__udivmoddi4+0x1da>
 8000ff4:	4640      	mov	r0, r8
 8000ff6:	e7d1      	b.n	8000f9c <__udivmoddi4+0x258>
 8000ff8:	46d0      	mov	r8, sl
 8000ffa:	e77b      	b.n	8000ef4 <__udivmoddi4+0x1b0>
 8000ffc:	3d02      	subs	r5, #2
 8000ffe:	4462      	add	r2, ip
 8001000:	e732      	b.n	8000e68 <__udivmoddi4+0x124>
 8001002:	4608      	mov	r0, r1
 8001004:	e70a      	b.n	8000e1c <__udivmoddi4+0xd8>
 8001006:	4464      	add	r4, ip
 8001008:	3802      	subs	r0, #2
 800100a:	e742      	b.n	8000e92 <__udivmoddi4+0x14e>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001014:	f001 f860 	bl	80020d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001018:	f000 f81e 	bl	8001058 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800101c:	f000 fa44 	bl	80014a8 <MX_GPIO_Init>
  MX_ETH_Init();
 8001020:	f000 f884 	bl	800112c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001024:	f000 f9e8 	bl	80013f8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001028:	f000 fa10 	bl	800144c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 800102c:	f000 f8cc 	bl	80011c8 <MX_TIM1_Init>
  MX_UART5_Init();
 8001030:	f000 f9b8 	bl	80013a4 <MX_UART5_Init>
  MX_UART4_Init();
 8001034:	f000 f98c 	bl	8001350 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  RX_Struct_Init();
 8001038:	f000 fb02 	bl	8001640 <RX_Struct_Init>
  RX_Init();
 800103c:	f000 fb24 	bl	8001688 <RX_Init>
  Task_Struct_Init();
 8001040:	f000 fffe 	bl	8002040 <Task_Struct_Init>
  Task_Init();
 8001044:	f001 f808 	bl	8002058 <Task_Init>
  printf(" Init OK!!\n\n\r");
 8001048:	4802      	ldr	r0, [pc, #8]	; (8001054 <main+0x44>)
 800104a:	f006 f82b 	bl	80070a4 <iprintf>
    /* USER CODE BEGIN 3 */

	  // RX MSG Check
	  //RX_Doing();
	 //motor_test();
	  RX_Debug();
 800104e:	f000 fb45 	bl	80016dc <RX_Debug>
 8001052:	e7fc      	b.n	800104e <main+0x3e>
 8001054:	0800abf0 	.word	0x0800abf0

08001058 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b094      	sub	sp, #80	; 0x50
 800105c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800105e:	f107 0320 	add.w	r3, r7, #32
 8001062:	2230      	movs	r2, #48	; 0x30
 8001064:	2100      	movs	r1, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f006 f947 	bl	80072fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800106c:	f107 030c 	add.w	r3, r7, #12
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
 800107a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800107c:	2300      	movs	r3, #0
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	4b28      	ldr	r3, [pc, #160]	; (8001124 <SystemClock_Config+0xcc>)
 8001082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001084:	4a27      	ldr	r2, [pc, #156]	; (8001124 <SystemClock_Config+0xcc>)
 8001086:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800108a:	6413      	str	r3, [r2, #64]	; 0x40
 800108c:	4b25      	ldr	r3, [pc, #148]	; (8001124 <SystemClock_Config+0xcc>)
 800108e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001094:	60bb      	str	r3, [r7, #8]
 8001096:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001098:	2300      	movs	r3, #0
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	4b22      	ldr	r3, [pc, #136]	; (8001128 <SystemClock_Config+0xd0>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a21      	ldr	r2, [pc, #132]	; (8001128 <SystemClock_Config+0xd0>)
 80010a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010a6:	6013      	str	r3, [r2, #0]
 80010a8:	4b1f      	ldr	r3, [pc, #124]	; (8001128 <SystemClock_Config+0xd0>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010b0:	607b      	str	r3, [r7, #4]
 80010b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010b4:	2301      	movs	r3, #1
 80010b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010b8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80010bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010be:	2302      	movs	r3, #2
 80010c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010c8:	2304      	movs	r3, #4
 80010ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010cc:	23a8      	movs	r3, #168	; 0xa8
 80010ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010d0:	2302      	movs	r3, #2
 80010d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010d4:	2307      	movs	r3, #7
 80010d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d8:	f107 0320 	add.w	r3, r7, #32
 80010dc:	4618      	mov	r0, r3
 80010de:	f002 f83f 	bl	8003160 <HAL_RCC_OscConfig>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010e8:	f000 faa4 	bl	8001634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ec:	230f      	movs	r3, #15
 80010ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f0:	2302      	movs	r3, #2
 80010f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010f8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001102:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	2105      	movs	r1, #5
 800110a:	4618      	mov	r0, r3
 800110c:	f002 faa0 	bl	8003650 <HAL_RCC_ClockConfig>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001116:	f000 fa8d 	bl	8001634 <Error_Handler>
  }
}
 800111a:	bf00      	nop
 800111c:	3750      	adds	r7, #80	; 0x50
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40023800 	.word	0x40023800
 8001128:	40007000 	.word	0x40007000

0800112c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001130:	4b1f      	ldr	r3, [pc, #124]	; (80011b0 <MX_ETH_Init+0x84>)
 8001132:	4a20      	ldr	r2, [pc, #128]	; (80011b4 <MX_ETH_Init+0x88>)
 8001134:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001136:	4b20      	ldr	r3, [pc, #128]	; (80011b8 <MX_ETH_Init+0x8c>)
 8001138:	2200      	movs	r2, #0
 800113a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800113c:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <MX_ETH_Init+0x8c>)
 800113e:	2280      	movs	r2, #128	; 0x80
 8001140:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001142:	4b1d      	ldr	r3, [pc, #116]	; (80011b8 <MX_ETH_Init+0x8c>)
 8001144:	22e1      	movs	r2, #225	; 0xe1
 8001146:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001148:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <MX_ETH_Init+0x8c>)
 800114a:	2200      	movs	r2, #0
 800114c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800114e:	4b1a      	ldr	r3, [pc, #104]	; (80011b8 <MX_ETH_Init+0x8c>)
 8001150:	2200      	movs	r2, #0
 8001152:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001154:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <MX_ETH_Init+0x8c>)
 8001156:	2200      	movs	r2, #0
 8001158:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <MX_ETH_Init+0x84>)
 800115c:	4a16      	ldr	r2, [pc, #88]	; (80011b8 <MX_ETH_Init+0x8c>)
 800115e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001160:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <MX_ETH_Init+0x84>)
 8001162:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001166:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001168:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_ETH_Init+0x84>)
 800116a:	4a14      	ldr	r2, [pc, #80]	; (80011bc <MX_ETH_Init+0x90>)
 800116c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800116e:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <MX_ETH_Init+0x84>)
 8001170:	4a13      	ldr	r2, [pc, #76]	; (80011c0 <MX_ETH_Init+0x94>)
 8001172:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001174:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <MX_ETH_Init+0x84>)
 8001176:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800117a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800117c:	480c      	ldr	r0, [pc, #48]	; (80011b0 <MX_ETH_Init+0x84>)
 800117e:	f001 f9e5 	bl	800254c <HAL_ETH_Init>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001188:	f000 fa54 	bl	8001634 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800118c:	2238      	movs	r2, #56	; 0x38
 800118e:	2100      	movs	r1, #0
 8001190:	480c      	ldr	r0, [pc, #48]	; (80011c4 <MX_ETH_Init+0x98>)
 8001192:	f006 f8b2 	bl	80072fa <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001196:	4b0b      	ldr	r3, [pc, #44]	; (80011c4 <MX_ETH_Init+0x98>)
 8001198:	2221      	movs	r2, #33	; 0x21
 800119a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800119c:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <MX_ETH_Init+0x98>)
 800119e:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80011a2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80011a4:	4b07      	ldr	r3, [pc, #28]	; (80011c4 <MX_ETH_Init+0x98>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000368 	.word	0x20000368
 80011b4:	40028000 	.word	0x40028000
 80011b8:	20000a38 	.word	0x20000a38
 80011bc:	200002c8 	.word	0x200002c8
 80011c0:	20000228 	.word	0x20000228
 80011c4:	200001f0 	.word	0x200001f0

080011c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b096      	sub	sp, #88	; 0x58
 80011cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
 80011f0:	609a      	str	r2, [r3, #8]
 80011f2:	60da      	str	r2, [r3, #12]
 80011f4:	611a      	str	r2, [r3, #16]
 80011f6:	615a      	str	r2, [r3, #20]
 80011f8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	2220      	movs	r2, #32
 80011fe:	2100      	movs	r1, #0
 8001200:	4618      	mov	r0, r3
 8001202:	f006 f87a 	bl	80072fa <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001206:	4b50      	ldr	r3, [pc, #320]	; (8001348 <MX_TIM1_Init+0x180>)
 8001208:	4a50      	ldr	r2, [pc, #320]	; (800134c <MX_TIM1_Init+0x184>)
 800120a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 800120c:	4b4e      	ldr	r3, [pc, #312]	; (8001348 <MX_TIM1_Init+0x180>)
 800120e:	2253      	movs	r2, #83	; 0x53
 8001210:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001212:	4b4d      	ldr	r3, [pc, #308]	; (8001348 <MX_TIM1_Init+0x180>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8001218:	4b4b      	ldr	r3, [pc, #300]	; (8001348 <MX_TIM1_Init+0x180>)
 800121a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800121e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001220:	4b49      	ldr	r3, [pc, #292]	; (8001348 <MX_TIM1_Init+0x180>)
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001226:	4b48      	ldr	r3, [pc, #288]	; (8001348 <MX_TIM1_Init+0x180>)
 8001228:	2200      	movs	r2, #0
 800122a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800122c:	4b46      	ldr	r3, [pc, #280]	; (8001348 <MX_TIM1_Init+0x180>)
 800122e:	2200      	movs	r2, #0
 8001230:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001232:	4845      	ldr	r0, [pc, #276]	; (8001348 <MX_TIM1_Init+0x180>)
 8001234:	f002 fc2c 	bl	8003a90 <HAL_TIM_Base_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800123e:	f000 f9f9 	bl	8001634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001242:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001246:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001248:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800124c:	4619      	mov	r1, r3
 800124e:	483e      	ldr	r0, [pc, #248]	; (8001348 <MX_TIM1_Init+0x180>)
 8001250:	f002 ffa6 	bl	80041a0 <HAL_TIM_ConfigClockSource>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800125a:	f000 f9eb 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800125e:	483a      	ldr	r0, [pc, #232]	; (8001348 <MX_TIM1_Init+0x180>)
 8001260:	f002 fc65 	bl	8003b2e <HAL_TIM_PWM_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800126a:	f000 f9e3 	bl	8001634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800126e:	2300      	movs	r3, #0
 8001270:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001272:	2300      	movs	r3, #0
 8001274:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001276:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800127a:	4619      	mov	r1, r3
 800127c:	4832      	ldr	r0, [pc, #200]	; (8001348 <MX_TIM1_Init+0x180>)
 800127e:	f003 fb8f 	bl	80049a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001288:	f000 f9d4 	bl	8001634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800128c:	2360      	movs	r3, #96	; 0x60
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001298:	2300      	movs	r3, #0
 800129a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800129c:	2300      	movs	r3, #0
 800129e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012a0:	2300      	movs	r3, #0
 80012a2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012a4:	2300      	movs	r3, #0
 80012a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ac:	2200      	movs	r2, #0
 80012ae:	4619      	mov	r1, r3
 80012b0:	4825      	ldr	r0, [pc, #148]	; (8001348 <MX_TIM1_Init+0x180>)
 80012b2:	f002 feb3 	bl	800401c <HAL_TIM_PWM_ConfigChannel>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80012bc:	f000 f9ba 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c4:	2204      	movs	r2, #4
 80012c6:	4619      	mov	r1, r3
 80012c8:	481f      	ldr	r0, [pc, #124]	; (8001348 <MX_TIM1_Init+0x180>)
 80012ca:	f002 fea7 	bl	800401c <HAL_TIM_PWM_ConfigChannel>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80012d4:	f000 f9ae 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012dc:	2208      	movs	r2, #8
 80012de:	4619      	mov	r1, r3
 80012e0:	4819      	ldr	r0, [pc, #100]	; (8001348 <MX_TIM1_Init+0x180>)
 80012e2:	f002 fe9b 	bl	800401c <HAL_TIM_PWM_ConfigChannel>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80012ec:	f000 f9a2 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f4:	220c      	movs	r2, #12
 80012f6:	4619      	mov	r1, r3
 80012f8:	4813      	ldr	r0, [pc, #76]	; (8001348 <MX_TIM1_Init+0x180>)
 80012fa:	f002 fe8f 	bl	800401c <HAL_TIM_PWM_ConfigChannel>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001304:	f000 f996 	bl	8001634 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001308:	2300      	movs	r3, #0
 800130a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800130c:	2300      	movs	r3, #0
 800130e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800131c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001320:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001322:	2300      	movs	r3, #0
 8001324:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001326:	1d3b      	adds	r3, r7, #4
 8001328:	4619      	mov	r1, r3
 800132a:	4807      	ldr	r0, [pc, #28]	; (8001348 <MX_TIM1_Init+0x180>)
 800132c:	f003 fbb4 	bl	8004a98 <HAL_TIMEx_ConfigBreakDeadTime>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8001336:	f000 f97d 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800133a:	4803      	ldr	r0, [pc, #12]	; (8001348 <MX_TIM1_Init+0x180>)
 800133c:	f000 fbce 	bl	8001adc <HAL_TIM_MspPostInit>

}
 8001340:	bf00      	nop
 8001342:	3758      	adds	r7, #88	; 0x58
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000418 	.word	0x20000418
 800134c:	40010000 	.word	0x40010000

08001350 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001354:	4b11      	ldr	r3, [pc, #68]	; (800139c <MX_UART4_Init+0x4c>)
 8001356:	4a12      	ldr	r2, [pc, #72]	; (80013a0 <MX_UART4_Init+0x50>)
 8001358:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800135a:	4b10      	ldr	r3, [pc, #64]	; (800139c <MX_UART4_Init+0x4c>)
 800135c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001360:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b0e      	ldr	r3, [pc, #56]	; (800139c <MX_UART4_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <MX_UART4_Init+0x4c>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <MX_UART4_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <MX_UART4_Init+0x4c>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b08      	ldr	r3, [pc, #32]	; (800139c <MX_UART4_Init+0x4c>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001380:	4b06      	ldr	r3, [pc, #24]	; (800139c <MX_UART4_Init+0x4c>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <MX_UART4_Init+0x4c>)
 8001388:	f003 fbec 	bl	8004b64 <HAL_UART_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001392:	f000 f94f 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000460 	.word	0x20000460
 80013a0:	40004c00 	.word	0x40004c00

080013a4 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80013a8:	4b11      	ldr	r3, [pc, #68]	; (80013f0 <MX_UART5_Init+0x4c>)
 80013aa:	4a12      	ldr	r2, [pc, #72]	; (80013f4 <MX_UART5_Init+0x50>)
 80013ac:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80013ae:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <MX_UART5_Init+0x4c>)
 80013b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013b4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80013b6:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <MX_UART5_Init+0x4c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80013bc:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <MX_UART5_Init+0x4c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <MX_UART5_Init+0x4c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80013c8:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <MX_UART5_Init+0x4c>)
 80013ca:	220c      	movs	r2, #12
 80013cc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ce:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <MX_UART5_Init+0x4c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d4:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <MX_UART5_Init+0x4c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80013da:	4805      	ldr	r0, [pc, #20]	; (80013f0 <MX_UART5_Init+0x4c>)
 80013dc:	f003 fbc2 	bl	8004b64 <HAL_UART_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80013e6:	f000 f925 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200004a4 	.word	0x200004a4
 80013f4:	40005000 	.word	0x40005000

080013f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013fc:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_USART3_UART_Init+0x4c>)
 80013fe:	4a12      	ldr	r2, [pc, #72]	; (8001448 <MX_USART3_UART_Init+0x50>)
 8001400:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001402:	4b10      	ldr	r3, [pc, #64]	; (8001444 <MX_USART3_UART_Init+0x4c>)
 8001404:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001408:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_USART3_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_USART3_UART_Init+0x4c>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <MX_USART3_UART_Init+0x4c>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800141c:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_USART3_UART_Init+0x4c>)
 800141e:	220c      	movs	r2, #12
 8001420:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001422:	4b08      	ldr	r3, [pc, #32]	; (8001444 <MX_USART3_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_USART3_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800142e:	4805      	ldr	r0, [pc, #20]	; (8001444 <MX_USART3_UART_Init+0x4c>)
 8001430:	f003 fb98 	bl	8004b64 <HAL_UART_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800143a:	f000 f8fb 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200004e8 	.word	0x200004e8
 8001448:	40004800 	.word	0x40004800

0800144c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001450:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001452:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001456:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001458:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800145a:	2204      	movs	r2, #4
 800145c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800145e:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001460:	2202      	movs	r2, #2
 8001462:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001464:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001466:	2200      	movs	r2, #0
 8001468:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800146a:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800146c:	2202      	movs	r2, #2
 800146e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001470:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001472:	2201      	movs	r2, #1
 8001474:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001476:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001478:	2200      	movs	r2, #0
 800147a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800147c:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800147e:	2200      	movs	r2, #0
 8001480:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001482:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001484:	2201      	movs	r2, #1
 8001486:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001488:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800148a:	2200      	movs	r2, #0
 800148c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800148e:	4805      	ldr	r0, [pc, #20]	; (80014a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001490:	f001 fd49 	bl	8002f26 <HAL_PCD_Init>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800149a:	f000 f8cb 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	2000052c 	.word	0x2000052c

080014a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08c      	sub	sp, #48	; 0x30
 80014ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
 80014c2:	4b53      	ldr	r3, [pc, #332]	; (8001610 <MX_GPIO_Init+0x168>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	4a52      	ldr	r2, [pc, #328]	; (8001610 <MX_GPIO_Init+0x168>)
 80014c8:	f043 0304 	orr.w	r3, r3, #4
 80014cc:	6313      	str	r3, [r2, #48]	; 0x30
 80014ce:	4b50      	ldr	r3, [pc, #320]	; (8001610 <MX_GPIO_Init+0x168>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	f003 0304 	and.w	r3, r3, #4
 80014d6:	61bb      	str	r3, [r7, #24]
 80014d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
 80014de:	4b4c      	ldr	r3, [pc, #304]	; (8001610 <MX_GPIO_Init+0x168>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a4b      	ldr	r2, [pc, #300]	; (8001610 <MX_GPIO_Init+0x168>)
 80014e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b49      	ldr	r3, [pc, #292]	; (8001610 <MX_GPIO_Init+0x168>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	613b      	str	r3, [r7, #16]
 80014fa:	4b45      	ldr	r3, [pc, #276]	; (8001610 <MX_GPIO_Init+0x168>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a44      	ldr	r2, [pc, #272]	; (8001610 <MX_GPIO_Init+0x168>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b42      	ldr	r3, [pc, #264]	; (8001610 <MX_GPIO_Init+0x168>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	4b3e      	ldr	r3, [pc, #248]	; (8001610 <MX_GPIO_Init+0x168>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	4a3d      	ldr	r2, [pc, #244]	; (8001610 <MX_GPIO_Init+0x168>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	6313      	str	r3, [r2, #48]	; 0x30
 8001522:	4b3b      	ldr	r3, [pc, #236]	; (8001610 <MX_GPIO_Init+0x168>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	4b37      	ldr	r3, [pc, #220]	; (8001610 <MX_GPIO_Init+0x168>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	4a36      	ldr	r2, [pc, #216]	; (8001610 <MX_GPIO_Init+0x168>)
 8001538:	f043 0310 	orr.w	r3, r3, #16
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
 800153e:	4b34      	ldr	r3, [pc, #208]	; (8001610 <MX_GPIO_Init+0x168>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f003 0310 	and.w	r3, r3, #16
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	4b30      	ldr	r3, [pc, #192]	; (8001610 <MX_GPIO_Init+0x168>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	4a2f      	ldr	r2, [pc, #188]	; (8001610 <MX_GPIO_Init+0x168>)
 8001554:	f043 0308 	orr.w	r3, r3, #8
 8001558:	6313      	str	r3, [r2, #48]	; 0x30
 800155a:	4b2d      	ldr	r3, [pc, #180]	; (8001610 <MX_GPIO_Init+0x168>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	f003 0308 	and.w	r3, r3, #8
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	603b      	str	r3, [r7, #0]
 800156a:	4b29      	ldr	r3, [pc, #164]	; (8001610 <MX_GPIO_Init+0x168>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a28      	ldr	r2, [pc, #160]	; (8001610 <MX_GPIO_Init+0x168>)
 8001570:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b26      	ldr	r3, [pc, #152]	; (8001610 <MX_GPIO_Init+0x168>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800157e:	603b      	str	r3, [r7, #0]
 8001580:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f244 0181 	movw	r1, #16513	; 0x4081
 8001588:	4822      	ldr	r0, [pc, #136]	; (8001614 <MX_GPIO_Init+0x16c>)
 800158a:	f001 fcb3 	bl	8002ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	2140      	movs	r1, #64	; 0x40
 8001592:	4821      	ldr	r0, [pc, #132]	; (8001618 <MX_GPIO_Init+0x170>)
 8001594:	f001 fcae 	bl	8002ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001598:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800159c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800159e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80015a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80015a8:	f107 031c 	add.w	r3, r7, #28
 80015ac:	4619      	mov	r1, r3
 80015ae:	481b      	ldr	r0, [pc, #108]	; (800161c <MX_GPIO_Init+0x174>)
 80015b0:	f001 faf4 	bl	8002b9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80015b4:	f244 0381 	movw	r3, #16513	; 0x4081
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ba:	2301      	movs	r3, #1
 80015bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c2:	2300      	movs	r3, #0
 80015c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c6:	f107 031c 	add.w	r3, r7, #28
 80015ca:	4619      	mov	r1, r3
 80015cc:	4811      	ldr	r0, [pc, #68]	; (8001614 <MX_GPIO_Init+0x16c>)
 80015ce:	f001 fae5 	bl	8002b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80015d2:	2340      	movs	r3, #64	; 0x40
 80015d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d6:	2301      	movs	r3, #1
 80015d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015de:	2300      	movs	r3, #0
 80015e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80015e2:	f107 031c 	add.w	r3, r7, #28
 80015e6:	4619      	mov	r1, r3
 80015e8:	480b      	ldr	r0, [pc, #44]	; (8001618 <MX_GPIO_Init+0x170>)
 80015ea:	f001 fad7 	bl	8002b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015f2:	2300      	movs	r3, #0
 80015f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80015fa:	f107 031c 	add.w	r3, r7, #28
 80015fe:	4619      	mov	r1, r3
 8001600:	4805      	ldr	r0, [pc, #20]	; (8001618 <MX_GPIO_Init+0x170>)
 8001602:	f001 facb 	bl	8002b9c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001606:	bf00      	nop
 8001608:	3730      	adds	r7, #48	; 0x30
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40023800 	.word	0x40023800
 8001614:	40020400 	.word	0x40020400
 8001618:	40021800 	.word	0x40021800
 800161c:	40020800 	.word	0x40020800

08001620 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]

}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001638:	b672      	cpsid	i
}
 800163a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800163c:	e7fe      	b.n	800163c <Error_Handler+0x8>
	...

08001640 <RX_Struct_Init>:
_sRX_TMP sRX_TMP; // 구조체 선언
_sRX_MSG sRX_MSG; // 구조체 선언
_uData uData;
//
void RX_Struct_Init()
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	memset(&sRX_Debug, 0, sizeof(sRX_Debug));
 8001644:	f240 4206 	movw	r2, #1030	; 0x406
 8001648:	2100      	movs	r1, #0
 800164a:	480b      	ldr	r0, [pc, #44]	; (8001678 <RX_Struct_Init+0x38>)
 800164c:	f005 fe55 	bl	80072fa <memset>
	memset(&sRX_BLE, 0, sizeof(sRX_BLE));
 8001650:	f240 4206 	movw	r2, #1030	; 0x406
 8001654:	2100      	movs	r1, #0
 8001656:	4809      	ldr	r0, [pc, #36]	; (800167c <RX_Struct_Init+0x3c>)
 8001658:	f005 fe4f 	bl	80072fa <memset>
	//
	memset(&sRX_TMP, 0, sizeof(sRX_TMP));
 800165c:	f240 4206 	movw	r2, #1030	; 0x406
 8001660:	2100      	movs	r1, #0
 8001662:	4807      	ldr	r0, [pc, #28]	; (8001680 <RX_Struct_Init+0x40>)
 8001664:	f005 fe49 	bl	80072fa <memset>
	memset(&sRX_MSG, 0, sizeof(sRX_MSG));
 8001668:	f44f 729d 	mov.w	r2, #314	; 0x13a
 800166c:	2100      	movs	r1, #0
 800166e:	4805      	ldr	r0, [pc, #20]	; (8001684 <RX_Struct_Init+0x44>)
 8001670:	f005 fe43 	bl	80072fa <memset>
}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000a40 	.word	0x20000a40
 800167c:	20000f84 	.word	0x20000f84
 8001680:	2000138c 	.word	0x2000138c
 8001684:	20001794 	.word	0x20001794

08001688 <RX_Init>:

void RX_Init()
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	setvbuf(stdout, NULL, _IONBF, 0);
 800168c:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <RX_Init+0x38>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	6898      	ldr	r0, [r3, #8]
 8001692:	2300      	movs	r3, #0
 8001694:	2202      	movs	r2, #2
 8001696:	2100      	movs	r1, #0
 8001698:	f005 fd1e 	bl	80070d8 <setvbuf>
	HAL_UART_Receive_IT(&huart3, &sRX_Debug.tmp, 1);
 800169c:	2201      	movs	r2, #1
 800169e:	4909      	ldr	r1, [pc, #36]	; (80016c4 <RX_Init+0x3c>)
 80016a0:	4809      	ldr	r0, [pc, #36]	; (80016c8 <RX_Init+0x40>)
 80016a2:	f003 fb3e 	bl	8004d22 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart4, &sRX_BLE.tmp, 1);
 80016a6:	2201      	movs	r2, #1
 80016a8:	4908      	ldr	r1, [pc, #32]	; (80016cc <RX_Init+0x44>)
 80016aa:	4809      	ldr	r0, [pc, #36]	; (80016d0 <RX_Init+0x48>)
 80016ac:	f003 fb39 	bl	8004d22 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart5, &sRX_TMP.tmp, 1);
 80016b0:	2201      	movs	r2, #1
 80016b2:	4908      	ldr	r1, [pc, #32]	; (80016d4 <RX_Init+0x4c>)
 80016b4:	4808      	ldr	r0, [pc, #32]	; (80016d8 <RX_Init+0x50>)
 80016b6:	f003 fb34 	bl	8004d22 <HAL_UART_Receive_IT>
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000064 	.word	0x20000064
 80016c4:	20000a40 	.word	0x20000a40
 80016c8:	200004e8 	.word	0x200004e8
 80016cc:	20000f84 	.word	0x20000f84
 80016d0:	20000460 	.word	0x20000460
 80016d4:	2000138c 	.word	0x2000138c
 80016d8:	200004a4 	.word	0x200004a4

080016dc <RX_Debug>:

	}
}

void RX_Debug()
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	if (sRX_Debug.pop_cnt != sRX_Debug.push_cnt)
 80016e0:	4b2a      	ldr	r3, [pc, #168]	; (800178c <RX_Debug+0xb0>)
 80016e2:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80016e6:	4b29      	ldr	r3, [pc, #164]	; (800178c <RX_Debug+0xb0>)
 80016e8:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d04a      	beq.n	8001786 <RX_Debug+0xaa>
	{
		sRX_Debug_Save.tmp = sRX_Debug.rxbuf[sRX_Debug.pop_cnt++];
 80016f0:	4b26      	ldr	r3, [pc, #152]	; (800178c <RX_Debug+0xb0>)
 80016f2:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80016f6:	1c5a      	adds	r2, r3, #1
 80016f8:	b291      	uxth	r1, r2
 80016fa:	4a24      	ldr	r2, [pc, #144]	; (800178c <RX_Debug+0xb0>)
 80016fc:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8001700:	461a      	mov	r2, r3
 8001702:	4b22      	ldr	r3, [pc, #136]	; (800178c <RX_Debug+0xb0>)
 8001704:	4413      	add	r3, r2
 8001706:	785a      	ldrb	r2, [r3, #1]
 8001708:	4b21      	ldr	r3, [pc, #132]	; (8001790 <RX_Debug+0xb4>)
 800170a:	705a      	strb	r2, [r3, #1]
		sRX_Debug.pop_cnt %= MAX_RX_SIZE;
 800170c:	4b1f      	ldr	r3, [pc, #124]	; (800178c <RX_Debug+0xb0>)
 800170e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8001712:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001716:	b29a      	uxth	r2, r3
 8001718:	4b1c      	ldr	r3, [pc, #112]	; (800178c <RX_Debug+0xb0>)
 800171a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
		//
		printf("%c", sRX_Debug_Save.tmp);
 800171e:	4b1c      	ldr	r3, [pc, #112]	; (8001790 <RX_Debug+0xb4>)
 8001720:	785b      	ldrb	r3, [r3, #1]
 8001722:	4618      	mov	r0, r3
 8001724:	f005 fcd0 	bl	80070c8 <putchar>
		sRX_Debug_Save.rxbuf[sRX_Debug_Save.cnt++] = sRX_Debug_Save.tmp;
 8001728:	4b19      	ldr	r3, [pc, #100]	; (8001790 <RX_Debug+0xb4>)
 800172a:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 800172e:	1c5a      	adds	r2, r3, #1
 8001730:	b291      	uxth	r1, r2
 8001732:	4a17      	ldr	r2, [pc, #92]	; (8001790 <RX_Debug+0xb4>)
 8001734:	f8a2 1138 	strh.w	r1, [r2, #312]	; 0x138
 8001738:	4619      	mov	r1, r3
 800173a:	4b15      	ldr	r3, [pc, #84]	; (8001790 <RX_Debug+0xb4>)
 800173c:	785a      	ldrb	r2, [r3, #1]
 800173e:	4b14      	ldr	r3, [pc, #80]	; (8001790 <RX_Debug+0xb4>)
 8001740:	440b      	add	r3, r1
 8001742:	709a      	strb	r2, [r3, #2]
		sRX_Debug_Save.cnt %= MAX_RX_SIZE;
 8001744:	4b12      	ldr	r3, [pc, #72]	; (8001790 <RX_Debug+0xb4>)
 8001746:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 800174a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800174e:	b29a      	uxth	r2, r3
 8001750:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <RX_Debug+0xb4>)
 8001752:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138

		// check
		if ((sRX_Debug_Save.tmp == '\n') || (sRX_Debug_Save.tmp == '\r'))
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <RX_Debug+0xb4>)
 8001758:	785b      	ldrb	r3, [r3, #1]
 800175a:	2b0a      	cmp	r3, #10
 800175c:	d003      	beq.n	8001766 <RX_Debug+0x8a>
 800175e:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <RX_Debug+0xb4>)
 8001760:	785b      	ldrb	r3, [r3, #1]
 8001762:	2b0d      	cmp	r3, #13
 8001764:	d10f      	bne.n	8001786 <RX_Debug+0xaa>
		{
			HAL_UART_Transmit(&huart4, &sRX_Debug_Save.rxbuf[0], (sRX_Debug_Save.cnt - 1), 20);
 8001766:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <RX_Debug+0xb4>)
 8001768:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 800176c:	3b01      	subs	r3, #1
 800176e:	b29a      	uxth	r2, r3
 8001770:	2314      	movs	r3, #20
 8001772:	4908      	ldr	r1, [pc, #32]	; (8001794 <RX_Debug+0xb8>)
 8001774:	4808      	ldr	r0, [pc, #32]	; (8001798 <RX_Debug+0xbc>)
 8001776:	f003 fa42 	bl	8004bfe <HAL_UART_Transmit>

			// init
			memset(&sRX_Debug_Save, 0, sizeof(sRX_Debug_Save));
 800177a:	f44f 729d 	mov.w	r2, #314	; 0x13a
 800177e:	2100      	movs	r1, #0
 8001780:	4803      	ldr	r0, [pc, #12]	; (8001790 <RX_Debug+0xb4>)
 8001782:	f005 fdba 	bl	80072fa <memset>
		}
	}
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000a40 	.word	0x20000a40
 8001790:	20000e48 	.word	0x20000e48
 8001794:	20000e4a 	.word	0x20000e4a
 8001798:	20000460 	.word	0x20000460

0800179c <__io_putchar>:

int __io_putchar(int ch)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
	while (HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, 1) != HAL_OK);
 80017a4:	bf00      	nop
 80017a6:	1d39      	adds	r1, r7, #4
 80017a8:	2301      	movs	r3, #1
 80017aa:	2201      	movs	r2, #1
 80017ac:	4805      	ldr	r0, [pc, #20]	; (80017c4 <__io_putchar+0x28>)
 80017ae:	f003 fa26 	bl	8004bfe <HAL_UART_Transmit>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1f6      	bne.n	80017a6 <__io_putchar+0xa>
	return ch;
 80017b8:	687b      	ldr	r3, [r7, #4]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	200004e8 	.word	0x200004e8

080017c8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) // 인터럽트로 값을 저장
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart3.Instance)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b2c      	ldr	r3, [pc, #176]	; (8001888 <HAL_UART_RxCpltCallback+0xc0>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d11c      	bne.n	8001816 <HAL_UART_RxCpltCallback+0x4e>
	{
		sRX_Debug.rxbuf[sRX_Debug.push_cnt++] = sRX_Debug.tmp;
 80017dc:	4b2b      	ldr	r3, [pc, #172]	; (800188c <HAL_UART_RxCpltCallback+0xc4>)
 80017de:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 80017e2:	1c5a      	adds	r2, r3, #1
 80017e4:	b291      	uxth	r1, r2
 80017e6:	4a29      	ldr	r2, [pc, #164]	; (800188c <HAL_UART_RxCpltCallback+0xc4>)
 80017e8:	f8a2 1404 	strh.w	r1, [r2, #1028]	; 0x404
 80017ec:	4619      	mov	r1, r3
 80017ee:	4b27      	ldr	r3, [pc, #156]	; (800188c <HAL_UART_RxCpltCallback+0xc4>)
 80017f0:	781a      	ldrb	r2, [r3, #0]
 80017f2:	4b26      	ldr	r3, [pc, #152]	; (800188c <HAL_UART_RxCpltCallback+0xc4>)
 80017f4:	440b      	add	r3, r1
 80017f6:	705a      	strb	r2, [r3, #1]
		sRX_Debug.push_cnt %= MAX_RX_SIZE;
 80017f8:	4b24      	ldr	r3, [pc, #144]	; (800188c <HAL_UART_RxCpltCallback+0xc4>)
 80017fa:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 80017fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001802:	b29a      	uxth	r2, r3
 8001804:	4b21      	ldr	r3, [pc, #132]	; (800188c <HAL_UART_RxCpltCallback+0xc4>)
 8001806:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
		HAL_UART_Receive_IT(&huart3, &sRX_Debug.tmp, 1);
 800180a:	2201      	movs	r2, #1
 800180c:	491f      	ldr	r1, [pc, #124]	; (800188c <HAL_UART_RxCpltCallback+0xc4>)
 800180e:	481e      	ldr	r0, [pc, #120]	; (8001888 <HAL_UART_RxCpltCallback+0xc0>)
 8001810:	f003 fa87 	bl	8004d22 <HAL_UART_Receive_IT>
	{
		sRX_TMP.rxbuf[sRX_TMP.push_cnt++] = sRX_TMP.tmp;
		sRX_TMP.push_cnt %= MAX_RX_SIZE;
		HAL_UART_Receive_IT(&huart5, &sRX_TMP.tmp, 1);
	}
}
 8001814:	e033      	b.n	800187e <HAL_UART_RxCpltCallback+0xb6>
	else if (huart->Instance == huart4.Instance)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	4b1d      	ldr	r3, [pc, #116]	; (8001890 <HAL_UART_RxCpltCallback+0xc8>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	429a      	cmp	r2, r3
 8001820:	d10b      	bne.n	800183a <HAL_UART_RxCpltCallback+0x72>
		HAL_UART_Transmit(&huart3, &sRX_BLE.tmp, 1, 1);
 8001822:	2301      	movs	r3, #1
 8001824:	2201      	movs	r2, #1
 8001826:	491b      	ldr	r1, [pc, #108]	; (8001894 <HAL_UART_RxCpltCallback+0xcc>)
 8001828:	4817      	ldr	r0, [pc, #92]	; (8001888 <HAL_UART_RxCpltCallback+0xc0>)
 800182a:	f003 f9e8 	bl	8004bfe <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart4, &sRX_BLE.tmp, 1);
 800182e:	2201      	movs	r2, #1
 8001830:	4918      	ldr	r1, [pc, #96]	; (8001894 <HAL_UART_RxCpltCallback+0xcc>)
 8001832:	4817      	ldr	r0, [pc, #92]	; (8001890 <HAL_UART_RxCpltCallback+0xc8>)
 8001834:	f003 fa75 	bl	8004d22 <HAL_UART_Receive_IT>
}
 8001838:	e021      	b.n	800187e <HAL_UART_RxCpltCallback+0xb6>
	else if (huart->Instance == huart5.Instance) // UART5에서 instance가 발생하면
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	4b16      	ldr	r3, [pc, #88]	; (8001898 <HAL_UART_RxCpltCallback+0xd0>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	429a      	cmp	r2, r3
 8001844:	d11b      	bne.n	800187e <HAL_UART_RxCpltCallback+0xb6>
		sRX_TMP.rxbuf[sRX_TMP.push_cnt++] = sRX_TMP.tmp;
 8001846:	4b15      	ldr	r3, [pc, #84]	; (800189c <HAL_UART_RxCpltCallback+0xd4>)
 8001848:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 800184c:	1c5a      	adds	r2, r3, #1
 800184e:	b291      	uxth	r1, r2
 8001850:	4a12      	ldr	r2, [pc, #72]	; (800189c <HAL_UART_RxCpltCallback+0xd4>)
 8001852:	f8a2 1404 	strh.w	r1, [r2, #1028]	; 0x404
 8001856:	4619      	mov	r1, r3
 8001858:	4b10      	ldr	r3, [pc, #64]	; (800189c <HAL_UART_RxCpltCallback+0xd4>)
 800185a:	781a      	ldrb	r2, [r3, #0]
 800185c:	4b0f      	ldr	r3, [pc, #60]	; (800189c <HAL_UART_RxCpltCallback+0xd4>)
 800185e:	440b      	add	r3, r1
 8001860:	705a      	strb	r2, [r3, #1]
		sRX_TMP.push_cnt %= MAX_RX_SIZE;
 8001862:	4b0e      	ldr	r3, [pc, #56]	; (800189c <HAL_UART_RxCpltCallback+0xd4>)
 8001864:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8001868:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800186c:	b29a      	uxth	r2, r3
 800186e:	4b0b      	ldr	r3, [pc, #44]	; (800189c <HAL_UART_RxCpltCallback+0xd4>)
 8001870:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
		HAL_UART_Receive_IT(&huart5, &sRX_TMP.tmp, 1);
 8001874:	2201      	movs	r2, #1
 8001876:	4909      	ldr	r1, [pc, #36]	; (800189c <HAL_UART_RxCpltCallback+0xd4>)
 8001878:	4807      	ldr	r0, [pc, #28]	; (8001898 <HAL_UART_RxCpltCallback+0xd0>)
 800187a:	f003 fa52 	bl	8004d22 <HAL_UART_Receive_IT>
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200004e8 	.word	0x200004e8
 800188c:	20000a40 	.word	0x20000a40
 8001890:	20000460 	.word	0x20000460
 8001894:	20000f84 	.word	0x20000f84
 8001898:	200004a4 	.word	0x200004a4
 800189c:	2000138c 	.word	0x2000138c

080018a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	4b10      	ldr	r3, [pc, #64]	; (80018ec <HAL_MspInit+0x4c>)
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	4a0f      	ldr	r2, [pc, #60]	; (80018ec <HAL_MspInit+0x4c>)
 80018b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018b4:	6453      	str	r3, [r2, #68]	; 0x44
 80018b6:	4b0d      	ldr	r3, [pc, #52]	; (80018ec <HAL_MspInit+0x4c>)
 80018b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	603b      	str	r3, [r7, #0]
 80018c6:	4b09      	ldr	r3, [pc, #36]	; (80018ec <HAL_MspInit+0x4c>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	4a08      	ldr	r2, [pc, #32]	; (80018ec <HAL_MspInit+0x4c>)
 80018cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d0:	6413      	str	r3, [r2, #64]	; 0x40
 80018d2:	4b06      	ldr	r3, [pc, #24]	; (80018ec <HAL_MspInit+0x4c>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018da:	603b      	str	r3, [r7, #0]
 80018dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40023800 	.word	0x40023800

080018f0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08e      	sub	sp, #56	; 0x38
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a55      	ldr	r2, [pc, #340]	; (8001a64 <HAL_ETH_MspInit+0x174>)
 800190e:	4293      	cmp	r3, r2
 8001910:	f040 80a4 	bne.w	8001a5c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001914:	2300      	movs	r3, #0
 8001916:	623b      	str	r3, [r7, #32]
 8001918:	4b53      	ldr	r3, [pc, #332]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800191a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191c:	4a52      	ldr	r2, [pc, #328]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800191e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001922:	6313      	str	r3, [r2, #48]	; 0x30
 8001924:	4b50      	ldr	r3, [pc, #320]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001928:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192c:	623b      	str	r3, [r7, #32]
 800192e:	6a3b      	ldr	r3, [r7, #32]
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
 8001934:	4b4c      	ldr	r3, [pc, #304]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001938:	4a4b      	ldr	r2, [pc, #300]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800193a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800193e:	6313      	str	r3, [r2, #48]	; 0x30
 8001940:	4b49      	ldr	r3, [pc, #292]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001944:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001948:	61fb      	str	r3, [r7, #28]
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	2300      	movs	r3, #0
 800194e:	61bb      	str	r3, [r7, #24]
 8001950:	4b45      	ldr	r3, [pc, #276]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001954:	4a44      	ldr	r2, [pc, #272]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001956:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800195a:	6313      	str	r3, [r2, #48]	; 0x30
 800195c:	4b42      	ldr	r3, [pc, #264]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800195e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001960:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001964:	61bb      	str	r3, [r7, #24]
 8001966:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	4b3e      	ldr	r3, [pc, #248]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800196e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001970:	4a3d      	ldr	r2, [pc, #244]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001972:	f043 0304 	orr.w	r3, r3, #4
 8001976:	6313      	str	r3, [r2, #48]	; 0x30
 8001978:	4b3b      	ldr	r3, [pc, #236]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800197a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001984:	2300      	movs	r3, #0
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	4b37      	ldr	r3, [pc, #220]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800198a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198c:	4a36      	ldr	r2, [pc, #216]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	6313      	str	r3, [r2, #48]	; 0x30
 8001994:	4b34      	ldr	r3, [pc, #208]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	4b30      	ldr	r3, [pc, #192]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a8:	4a2f      	ldr	r2, [pc, #188]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019aa:	f043 0302 	orr.w	r3, r3, #2
 80019ae:	6313      	str	r3, [r2, #48]	; 0x30
 80019b0:	4b2d      	ldr	r3, [pc, #180]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80019bc:	2300      	movs	r3, #0
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	4b29      	ldr	r3, [pc, #164]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c4:	4a28      	ldr	r2, [pc, #160]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ca:	6313      	str	r3, [r2, #48]	; 0x30
 80019cc:	4b26      	ldr	r3, [pc, #152]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80019d8:	2332      	movs	r3, #50	; 0x32
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019dc:	2302      	movs	r3, #2
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e4:	2303      	movs	r3, #3
 80019e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80019e8:	230b      	movs	r3, #11
 80019ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f0:	4619      	mov	r1, r3
 80019f2:	481e      	ldr	r0, [pc, #120]	; (8001a6c <HAL_ETH_MspInit+0x17c>)
 80019f4:	f001 f8d2 	bl	8002b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80019f8:	2386      	movs	r3, #134	; 0x86
 80019fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a08:	230b      	movs	r3, #11
 8001a0a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a10:	4619      	mov	r1, r3
 8001a12:	4817      	ldr	r0, [pc, #92]	; (8001a70 <HAL_ETH_MspInit+0x180>)
 8001a14:	f001 f8c2 	bl	8002b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001a18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a26:	2303      	movs	r3, #3
 8001a28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a2a:	230b      	movs	r3, #11
 8001a2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001a2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a32:	4619      	mov	r1, r3
 8001a34:	480f      	ldr	r0, [pc, #60]	; (8001a74 <HAL_ETH_MspInit+0x184>)
 8001a36:	f001 f8b1 	bl	8002b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001a3a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001a3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a4c:	230b      	movs	r3, #11
 8001a4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a54:	4619      	mov	r1, r3
 8001a56:	4808      	ldr	r0, [pc, #32]	; (8001a78 <HAL_ETH_MspInit+0x188>)
 8001a58:	f001 f8a0 	bl	8002b9c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001a5c:	bf00      	nop
 8001a5e:	3738      	adds	r7, #56	; 0x38
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40028000 	.word	0x40028000
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020800 	.word	0x40020800
 8001a70:	40020000 	.word	0x40020000
 8001a74:	40020400 	.word	0x40020400
 8001a78:	40021800 	.word	0x40021800

08001a7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a12      	ldr	r2, [pc, #72]	; (8001ad4 <HAL_TIM_Base_MspInit+0x58>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d11d      	bne.n	8001aca <HAL_TIM_Base_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <HAL_TIM_Base_MspInit+0x5c>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a96:	4a10      	ldr	r2, [pc, #64]	; (8001ad8 <HAL_TIM_Base_MspInit+0x5c>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <HAL_TIM_Base_MspInit+0x5c>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2100      	movs	r1, #0
 8001aae:	2018      	movs	r0, #24
 8001ab0:	f000 fc83 	bl	80023ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001ab4:	2018      	movs	r0, #24
 8001ab6:	f000 fc9c 	bl	80023f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2100      	movs	r1, #0
 8001abe:	2019      	movs	r0, #25
 8001ac0:	f000 fc7b 	bl	80023ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ac4:	2019      	movs	r0, #25
 8001ac6:	f000 fc94 	bl	80023f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40010000 	.word	0x40010000
 8001ad8:	40023800 	.word	0x40023800

08001adc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b088      	sub	sp, #32
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 030c 	add.w	r3, r7, #12
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a12      	ldr	r2, [pc, #72]	; (8001b44 <HAL_TIM_MspPostInit+0x68>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d11e      	bne.n	8001b3c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a10      	ldr	r2, [pc, #64]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b08:	f043 0310 	orr.w	r3, r3, #16
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0310 	and.w	r3, r3, #16
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001b1a:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8001b1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b20:	2302      	movs	r3, #2
 8001b22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b30:	f107 030c 	add.w	r3, r7, #12
 8001b34:	4619      	mov	r1, r3
 8001b36:	4805      	ldr	r0, [pc, #20]	; (8001b4c <HAL_TIM_MspPostInit+0x70>)
 8001b38:	f001 f830 	bl	8002b9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b3c:	bf00      	nop
 8001b3e:	3720      	adds	r7, #32
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40010000 	.word	0x40010000
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40021000 	.word	0x40021000

08001b50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08e      	sub	sp, #56	; 0x38
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a67      	ldr	r2, [pc, #412]	; (8001d0c <HAL_UART_MspInit+0x1bc>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d135      	bne.n	8001bde <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	623b      	str	r3, [r7, #32]
 8001b76:	4b66      	ldr	r3, [pc, #408]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	4a65      	ldr	r2, [pc, #404]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001b7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001b80:	6413      	str	r3, [r2, #64]	; 0x40
 8001b82:	4b63      	ldr	r3, [pc, #396]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b8a:	623b      	str	r3, [r7, #32]
 8001b8c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61fb      	str	r3, [r7, #28]
 8001b92:	4b5f      	ldr	r3, [pc, #380]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	4a5e      	ldr	r2, [pc, #376]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001b98:	f043 0304 	orr.w	r3, r3, #4
 8001b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9e:	4b5c      	ldr	r3, [pc, #368]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	f003 0304 	and.w	r3, r3, #4
 8001ba6:	61fb      	str	r3, [r7, #28]
 8001ba8:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001baa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4853      	ldr	r0, [pc, #332]	; (8001d14 <HAL_UART_MspInit+0x1c4>)
 8001bc8:	f000 ffe8 	bl	8002b9c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 2, 0);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2102      	movs	r1, #2
 8001bd0:	2034      	movs	r0, #52	; 0x34
 8001bd2:	f000 fbf2 	bl	80023ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001bd6:	2034      	movs	r0, #52	; 0x34
 8001bd8:	f000 fc0b 	bl	80023f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001bdc:	e092      	b.n	8001d04 <HAL_UART_MspInit+0x1b4>
  else if(huart->Instance==UART5)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a4d      	ldr	r2, [pc, #308]	; (8001d18 <HAL_UART_MspInit+0x1c8>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d153      	bne.n	8001c90 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001be8:	2300      	movs	r3, #0
 8001bea:	61bb      	str	r3, [r7, #24]
 8001bec:	4b48      	ldr	r3, [pc, #288]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf0:	4a47      	ldr	r2, [pc, #284]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001bf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf8:	4b45      	ldr	r3, [pc, #276]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c00:	61bb      	str	r3, [r7, #24]
 8001c02:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
 8001c08:	4b41      	ldr	r3, [pc, #260]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0c:	4a40      	ldr	r2, [pc, #256]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001c0e:	f043 0304 	orr.w	r3, r3, #4
 8001c12:	6313      	str	r3, [r2, #48]	; 0x30
 8001c14:	4b3e      	ldr	r3, [pc, #248]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c20:	2300      	movs	r3, #0
 8001c22:	613b      	str	r3, [r7, #16]
 8001c24:	4b3a      	ldr	r3, [pc, #232]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c28:	4a39      	ldr	r2, [pc, #228]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001c2a:	f043 0308 	orr.w	r3, r3, #8
 8001c2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c30:	4b37      	ldr	r3, [pc, #220]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c34:	f003 0308 	and.w	r3, r3, #8
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001c3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001c4e:	2308      	movs	r3, #8
 8001c50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c56:	4619      	mov	r1, r3
 8001c58:	482e      	ldr	r0, [pc, #184]	; (8001d14 <HAL_UART_MspInit+0x1c4>)
 8001c5a:	f000 ff9f 	bl	8002b9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c5e:	2304      	movs	r3, #4
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c62:	2302      	movs	r3, #2
 8001c64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001c6e:	2308      	movs	r3, #8
 8001c70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c76:	4619      	mov	r1, r3
 8001c78:	4828      	ldr	r0, [pc, #160]	; (8001d1c <HAL_UART_MspInit+0x1cc>)
 8001c7a:	f000 ff8f 	bl	8002b9c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 1, 0);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2101      	movs	r1, #1
 8001c82:	2035      	movs	r0, #53	; 0x35
 8001c84:	f000 fb99 	bl	80023ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001c88:	2035      	movs	r0, #53	; 0x35
 8001c8a:	f000 fbb2 	bl	80023f2 <HAL_NVIC_EnableIRQ>
}
 8001c8e:	e039      	b.n	8001d04 <HAL_UART_MspInit+0x1b4>
  else if(huart->Instance==USART3)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a22      	ldr	r2, [pc, #136]	; (8001d20 <HAL_UART_MspInit+0x1d0>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d134      	bne.n	8001d04 <HAL_UART_MspInit+0x1b4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca2:	4a1b      	ldr	r2, [pc, #108]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001ca4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8001caa:	4b19      	ldr	r3, [pc, #100]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	4a14      	ldr	r2, [pc, #80]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001cc0:	f043 0308 	orr.w	r3, r3, #8
 8001cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc6:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <HAL_UART_MspInit+0x1c0>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001cd2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ce4:	2307      	movs	r3, #7
 8001ce6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ce8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cec:	4619      	mov	r1, r3
 8001cee:	480b      	ldr	r0, [pc, #44]	; (8001d1c <HAL_UART_MspInit+0x1cc>)
 8001cf0:	f000 ff54 	bl	8002b9c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	2103      	movs	r1, #3
 8001cf8:	2027      	movs	r0, #39	; 0x27
 8001cfa:	f000 fb5e 	bl	80023ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001cfe:	2027      	movs	r0, #39	; 0x27
 8001d00:	f000 fb77 	bl	80023f2 <HAL_NVIC_EnableIRQ>
}
 8001d04:	bf00      	nop
 8001d06:	3738      	adds	r7, #56	; 0x38
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40004c00 	.word	0x40004c00
 8001d10:	40023800 	.word	0x40023800
 8001d14:	40020800 	.word	0x40020800
 8001d18:	40005000 	.word	0x40005000
 8001d1c:	40020c00 	.word	0x40020c00
 8001d20:	40004800 	.word	0x40004800

08001d24 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08a      	sub	sp, #40	; 0x28
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	60da      	str	r2, [r3, #12]
 8001d3a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d44:	d13f      	bne.n	8001dc6 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	613b      	str	r3, [r7, #16]
 8001d4a:	4b21      	ldr	r3, [pc, #132]	; (8001dd0 <HAL_PCD_MspInit+0xac>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a20      	ldr	r2, [pc, #128]	; (8001dd0 <HAL_PCD_MspInit+0xac>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b1e      	ldr	r3, [pc, #120]	; (8001dd0 <HAL_PCD_MspInit+0xac>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	613b      	str	r3, [r7, #16]
 8001d60:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001d62:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d70:	2303      	movs	r3, #3
 8001d72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001d74:	230a      	movs	r3, #10
 8001d76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d78:	f107 0314 	add.w	r3, r7, #20
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4815      	ldr	r0, [pc, #84]	; (8001dd4 <HAL_PCD_MspInit+0xb0>)
 8001d80:	f000 ff0c 	bl	8002b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001d84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001d92:	f107 0314 	add.w	r3, r7, #20
 8001d96:	4619      	mov	r1, r3
 8001d98:	480e      	ldr	r0, [pc, #56]	; (8001dd4 <HAL_PCD_MspInit+0xb0>)
 8001d9a:	f000 feff 	bl	8002b9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001d9e:	4b0c      	ldr	r3, [pc, #48]	; (8001dd0 <HAL_PCD_MspInit+0xac>)
 8001da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da2:	4a0b      	ldr	r2, [pc, #44]	; (8001dd0 <HAL_PCD_MspInit+0xac>)
 8001da4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001da8:	6353      	str	r3, [r2, #52]	; 0x34
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <HAL_PCD_MspInit+0xac>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db2:	4a07      	ldr	r2, [pc, #28]	; (8001dd0 <HAL_PCD_MspInit+0xac>)
 8001db4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001db8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dba:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HAL_PCD_MspInit+0xac>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001dc6:	bf00      	nop
 8001dc8:	3728      	adds	r7, #40	; 0x28
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40020000 	.word	0x40020000

08001dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ddc:	e7fe      	b.n	8001ddc <NMI_Handler+0x4>

08001dde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dde:	b480      	push	{r7}
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001de2:	e7fe      	b.n	8001de2 <HardFault_Handler+0x4>

08001de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de8:	e7fe      	b.n	8001de8 <MemManage_Handler+0x4>

08001dea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dea:	b480      	push	{r7}
 8001dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dee:	e7fe      	b.n	8001dee <BusFault_Handler+0x4>

08001df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001df4:	e7fe      	b.n	8001df4 <UsageFault_Handler+0x4>

08001df6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001df6:	b480      	push	{r7}
 8001df8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e12:	b480      	push	{r7}
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e24:	f000 f9aa 	bl	800217c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e28:	bf00      	nop
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e30:	4802      	ldr	r0, [pc, #8]	; (8001e3c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001e32:	f001 ffeb 	bl	8003e0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000418 	.word	0x20000418

08001e40 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e44:	4802      	ldr	r0, [pc, #8]	; (8001e50 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001e46:	f001 ffe1 	bl	8003e0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000418 	.word	0x20000418

08001e54 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e58:	4802      	ldr	r0, [pc, #8]	; (8001e64 <USART3_IRQHandler+0x10>)
 8001e5a:	f002 ff93 	bl	8004d84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	200004e8 	.word	0x200004e8

08001e68 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <UART4_IRQHandler+0x10>)
 8001e6e:	f002 ff89 	bl	8004d84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000460 	.word	0x20000460

08001e7c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001e80:	4802      	ldr	r0, [pc, #8]	; (8001e8c <UART5_IRQHandler+0x10>)
 8001e82:	f002 ff7f 	bl	8004d84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	200004a4 	.word	0x200004a4

08001e90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  return 1;
 8001e94:	2301      	movs	r3, #1
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <_kill>:

int _kill(int pid, int sig)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001eaa:	f005 fa79 	bl	80073a0 <__errno>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2216      	movs	r2, #22
 8001eb2:	601a      	str	r2, [r3, #0]
  return -1;
 8001eb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <_exit>:

void _exit (int status)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff ffe7 	bl	8001ea0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ed2:	e7fe      	b.n	8001ed2 <_exit+0x12>

08001ed4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	e00a      	b.n	8001efc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ee6:	f3af 8000 	nop.w
 8001eea:	4601      	mov	r1, r0
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	1c5a      	adds	r2, r3, #1
 8001ef0:	60ba      	str	r2, [r7, #8]
 8001ef2:	b2ca      	uxtb	r2, r1
 8001ef4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	dbf0      	blt.n	8001ee6 <_read+0x12>
  }

  return len;
 8001f04:	687b      	ldr	r3, [r7, #4]
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b086      	sub	sp, #24
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	60f8      	str	r0, [r7, #12]
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	617b      	str	r3, [r7, #20]
 8001f1e:	e009      	b.n	8001f34 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	1c5a      	adds	r2, r3, #1
 8001f24:	60ba      	str	r2, [r7, #8]
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff fc37 	bl	800179c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	3301      	adds	r3, #1
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	697a      	ldr	r2, [r7, #20]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	dbf1      	blt.n	8001f20 <_write+0x12>
  }
  return len;
 8001f3c:	687b      	ldr	r3, [r7, #4]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <_close>:

int _close(int file)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f6e:	605a      	str	r2, [r3, #4]
  return 0;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <_isatty>:

int _isatty(int file)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f86:	2301      	movs	r3, #1
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3714      	adds	r7, #20
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
	...

08001fb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b086      	sub	sp, #24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fb8:	4a14      	ldr	r2, [pc, #80]	; (800200c <_sbrk+0x5c>)
 8001fba:	4b15      	ldr	r3, [pc, #84]	; (8002010 <_sbrk+0x60>)
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fc4:	4b13      	ldr	r3, [pc, #76]	; (8002014 <_sbrk+0x64>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d102      	bne.n	8001fd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <_sbrk+0x64>)
 8001fce:	4a12      	ldr	r2, [pc, #72]	; (8002018 <_sbrk+0x68>)
 8001fd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <_sbrk+0x64>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d207      	bcs.n	8001ff0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fe0:	f005 f9de 	bl	80073a0 <__errno>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fea:	f04f 33ff 	mov.w	r3, #4294967295
 8001fee:	e009      	b.n	8002004 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ff0:	4b08      	ldr	r3, [pc, #32]	; (8002014 <_sbrk+0x64>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ff6:	4b07      	ldr	r3, [pc, #28]	; (8002014 <_sbrk+0x64>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	4a05      	ldr	r2, [pc, #20]	; (8002014 <_sbrk+0x64>)
 8002000:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002002:	68fb      	ldr	r3, [r7, #12]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20030000 	.word	0x20030000
 8002010:	00000400 	.word	0x00000400
 8002014:	200018d0 	.word	0x200018d0
 8002018:	20001a28 	.word	0x20001a28

0800201c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002020:	4b06      	ldr	r3, [pc, #24]	; (800203c <SystemInit+0x20>)
 8002022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002026:	4a05      	ldr	r2, [pc, #20]	; (800203c <SystemInit+0x20>)
 8002028:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800202c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	e000ed00 	.word	0xe000ed00

08002040 <Task_Struct_Init>:
extern TIM_HandleTypeDef htim1;
_sTask sTask;
//
//
void Task_Struct_Init()
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
	memset(&sTask, 0, sizeof(struct _sTask));
 8002044:	2202      	movs	r2, #2
 8002046:	2100      	movs	r1, #0
 8002048:	4802      	ldr	r0, [pc, #8]	; (8002054 <Task_Struct_Init+0x14>)
 800204a:	f005 f956 	bl	80072fa <memset>
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	200018d4 	.word	0x200018d4

08002058 <Task_Init>:

void Task_Init()
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 800205c:	2100      	movs	r1, #0
 800205e:	4808      	ldr	r0, [pc, #32]	; (8002080 <Task_Init+0x28>)
 8002060:	f001 fdbe 	bl	8003be0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2);
 8002064:	2104      	movs	r1, #4
 8002066:	4806      	ldr	r0, [pc, #24]	; (8002080 <Task_Init+0x28>)
 8002068:	f001 fdba 	bl	8003be0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_3);
 800206c:	2108      	movs	r1, #8
 800206e:	4804      	ldr	r0, [pc, #16]	; (8002080 <Task_Init+0x28>)
 8002070:	f001 fdb6 	bl	8003be0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_4);
 8002074:	210c      	movs	r1, #12
 8002076:	4802      	ldr	r0, [pc, #8]	; (8002080 <Task_Init+0x28>)
 8002078:	f001 fdb2 	bl	8003be0 <HAL_TIM_PWM_Start_IT>
}
 800207c:	bf00      	nop
 800207e:	bd80      	pop	{r7, pc}
 8002080:	20000418 	.word	0x20000418

08002084 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002084:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020bc <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002088:	480d      	ldr	r0, [pc, #52]	; (80020c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800208a:	490e      	ldr	r1, [pc, #56]	; (80020c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800208c:	4a0e      	ldr	r2, [pc, #56]	; (80020c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800208e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002090:	e002      	b.n	8002098 <LoopCopyDataInit>

08002092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002096:	3304      	adds	r3, #4

08002098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800209a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800209c:	d3f9      	bcc.n	8002092 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800209e:	4a0b      	ldr	r2, [pc, #44]	; (80020cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020a0:	4c0b      	ldr	r4, [pc, #44]	; (80020d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020a4:	e001      	b.n	80020aa <LoopFillZerobss>

080020a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020a8:	3204      	adds	r2, #4

080020aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020ac:	d3fb      	bcc.n	80020a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020ae:	f7ff ffb5 	bl	800201c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020b2:	f005 f97b 	bl	80073ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020b6:	f7fe ffab 	bl	8001010 <main>
  bx  lr    
 80020ba:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80020bc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80020c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020c4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80020c8:	0800b050 	.word	0x0800b050
  ldr r2, =_sbss
 80020cc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80020d0:	20001a28 	.word	0x20001a28

080020d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020d4:	e7fe      	b.n	80020d4 <ADC_IRQHandler>
	...

080020d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020dc:	4b0e      	ldr	r3, [pc, #56]	; (8002118 <HAL_Init+0x40>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a0d      	ldr	r2, [pc, #52]	; (8002118 <HAL_Init+0x40>)
 80020e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020e8:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <HAL_Init+0x40>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a0a      	ldr	r2, [pc, #40]	; (8002118 <HAL_Init+0x40>)
 80020ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020f4:	4b08      	ldr	r3, [pc, #32]	; (8002118 <HAL_Init+0x40>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a07      	ldr	r2, [pc, #28]	; (8002118 <HAL_Init+0x40>)
 80020fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002100:	2003      	movs	r0, #3
 8002102:	f000 f94f 	bl	80023a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002106:	2000      	movs	r0, #0
 8002108:	f000 f808 	bl	800211c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800210c:	f7ff fbc8 	bl	80018a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40023c00 	.word	0x40023c00

0800211c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002124:	4b12      	ldr	r3, [pc, #72]	; (8002170 <HAL_InitTick+0x54>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b12      	ldr	r3, [pc, #72]	; (8002174 <HAL_InitTick+0x58>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	4619      	mov	r1, r3
 800212e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002132:	fbb3 f3f1 	udiv	r3, r3, r1
 8002136:	fbb2 f3f3 	udiv	r3, r2, r3
 800213a:	4618      	mov	r0, r3
 800213c:	f000 f967 	bl	800240e <HAL_SYSTICK_Config>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e00e      	b.n	8002168 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2b0f      	cmp	r3, #15
 800214e:	d80a      	bhi.n	8002166 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002150:	2200      	movs	r2, #0
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	f04f 30ff 	mov.w	r0, #4294967295
 8002158:	f000 f92f 	bl	80023ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800215c:	4a06      	ldr	r2, [pc, #24]	; (8002178 <HAL_InitTick+0x5c>)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002162:	2300      	movs	r3, #0
 8002164:	e000      	b.n	8002168 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
}
 8002168:	4618      	mov	r0, r3
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20000000 	.word	0x20000000
 8002174:	20000008 	.word	0x20000008
 8002178:	20000004 	.word	0x20000004

0800217c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <HAL_IncTick+0x20>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	461a      	mov	r2, r3
 8002186:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <HAL_IncTick+0x24>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4413      	add	r3, r2
 800218c:	4a04      	ldr	r2, [pc, #16]	; (80021a0 <HAL_IncTick+0x24>)
 800218e:	6013      	str	r3, [r2, #0]
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	20000008 	.word	0x20000008
 80021a0:	200018d8 	.word	0x200018d8

080021a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  return uwTick;
 80021a8:	4b03      	ldr	r3, [pc, #12]	; (80021b8 <HAL_GetTick+0x14>)
 80021aa:	681b      	ldr	r3, [r3, #0]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	200018d8 	.word	0x200018d8

080021bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021c4:	f7ff ffee 	bl	80021a4 <HAL_GetTick>
 80021c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d4:	d005      	beq.n	80021e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021d6:	4b0a      	ldr	r3, [pc, #40]	; (8002200 <HAL_Delay+0x44>)
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	461a      	mov	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4413      	add	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021e2:	bf00      	nop
 80021e4:	f7ff ffde 	bl	80021a4 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d8f7      	bhi.n	80021e4 <HAL_Delay+0x28>
  {
  }
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000008 	.word	0x20000008

08002204 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002214:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <__NVIC_SetPriorityGrouping+0x44>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002220:	4013      	ands	r3, r2
 8002222:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800222c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002234:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002236:	4a04      	ldr	r2, [pc, #16]	; (8002248 <__NVIC_SetPriorityGrouping+0x44>)
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	60d3      	str	r3, [r2, #12]
}
 800223c:	bf00      	nop
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002250:	4b04      	ldr	r3, [pc, #16]	; (8002264 <__NVIC_GetPriorityGrouping+0x18>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	0a1b      	lsrs	r3, r3, #8
 8002256:	f003 0307 	and.w	r3, r3, #7
}
 800225a:	4618      	mov	r0, r3
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	e000ed00 	.word	0xe000ed00

08002268 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002276:	2b00      	cmp	r3, #0
 8002278:	db0b      	blt.n	8002292 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	f003 021f 	and.w	r2, r3, #31
 8002280:	4907      	ldr	r1, [pc, #28]	; (80022a0 <__NVIC_EnableIRQ+0x38>)
 8002282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002286:	095b      	lsrs	r3, r3, #5
 8002288:	2001      	movs	r0, #1
 800228a:	fa00 f202 	lsl.w	r2, r0, r2
 800228e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	e000e100 	.word	0xe000e100

080022a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	6039      	str	r1, [r7, #0]
 80022ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	db0a      	blt.n	80022ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	b2da      	uxtb	r2, r3
 80022bc:	490c      	ldr	r1, [pc, #48]	; (80022f0 <__NVIC_SetPriority+0x4c>)
 80022be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c2:	0112      	lsls	r2, r2, #4
 80022c4:	b2d2      	uxtb	r2, r2
 80022c6:	440b      	add	r3, r1
 80022c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022cc:	e00a      	b.n	80022e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	4908      	ldr	r1, [pc, #32]	; (80022f4 <__NVIC_SetPriority+0x50>)
 80022d4:	79fb      	ldrb	r3, [r7, #7]
 80022d6:	f003 030f 	and.w	r3, r3, #15
 80022da:	3b04      	subs	r3, #4
 80022dc:	0112      	lsls	r2, r2, #4
 80022de:	b2d2      	uxtb	r2, r2
 80022e0:	440b      	add	r3, r1
 80022e2:	761a      	strb	r2, [r3, #24]
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	e000e100 	.word	0xe000e100
 80022f4:	e000ed00 	.word	0xe000ed00

080022f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b089      	sub	sp, #36	; 0x24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f003 0307 	and.w	r3, r3, #7
 800230a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	f1c3 0307 	rsb	r3, r3, #7
 8002312:	2b04      	cmp	r3, #4
 8002314:	bf28      	it	cs
 8002316:	2304      	movcs	r3, #4
 8002318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	3304      	adds	r3, #4
 800231e:	2b06      	cmp	r3, #6
 8002320:	d902      	bls.n	8002328 <NVIC_EncodePriority+0x30>
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	3b03      	subs	r3, #3
 8002326:	e000      	b.n	800232a <NVIC_EncodePriority+0x32>
 8002328:	2300      	movs	r3, #0
 800232a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800232c:	f04f 32ff 	mov.w	r2, #4294967295
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	43da      	mvns	r2, r3
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	401a      	ands	r2, r3
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002340:	f04f 31ff 	mov.w	r1, #4294967295
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	fa01 f303 	lsl.w	r3, r1, r3
 800234a:	43d9      	mvns	r1, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002350:	4313      	orrs	r3, r2
         );
}
 8002352:	4618      	mov	r0, r3
 8002354:	3724      	adds	r7, #36	; 0x24
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
	...

08002360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3b01      	subs	r3, #1
 800236c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002370:	d301      	bcc.n	8002376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002372:	2301      	movs	r3, #1
 8002374:	e00f      	b.n	8002396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002376:	4a0a      	ldr	r2, [pc, #40]	; (80023a0 <SysTick_Config+0x40>)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3b01      	subs	r3, #1
 800237c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800237e:	210f      	movs	r1, #15
 8002380:	f04f 30ff 	mov.w	r0, #4294967295
 8002384:	f7ff ff8e 	bl	80022a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002388:	4b05      	ldr	r3, [pc, #20]	; (80023a0 <SysTick_Config+0x40>)
 800238a:	2200      	movs	r2, #0
 800238c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800238e:	4b04      	ldr	r3, [pc, #16]	; (80023a0 <SysTick_Config+0x40>)
 8002390:	2207      	movs	r2, #7
 8002392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	e000e010 	.word	0xe000e010

080023a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f7ff ff29 	bl	8002204 <__NVIC_SetPriorityGrouping>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b086      	sub	sp, #24
 80023be:	af00      	add	r7, sp, #0
 80023c0:	4603      	mov	r3, r0
 80023c2:	60b9      	str	r1, [r7, #8]
 80023c4:	607a      	str	r2, [r7, #4]
 80023c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023cc:	f7ff ff3e 	bl	800224c <__NVIC_GetPriorityGrouping>
 80023d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	68b9      	ldr	r1, [r7, #8]
 80023d6:	6978      	ldr	r0, [r7, #20]
 80023d8:	f7ff ff8e 	bl	80022f8 <NVIC_EncodePriority>
 80023dc:	4602      	mov	r2, r0
 80023de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023e2:	4611      	mov	r1, r2
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff ff5d 	bl	80022a4 <__NVIC_SetPriority>
}
 80023ea:	bf00      	nop
 80023ec:	3718      	adds	r7, #24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b082      	sub	sp, #8
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	4603      	mov	r3, r0
 80023fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ff31 	bl	8002268 <__NVIC_EnableIRQ>
}
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff ffa2 	bl	8002360 <SysTick_Config>
 800241c:	4603      	mov	r3, r0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b084      	sub	sp, #16
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002432:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002434:	f7ff feb6 	bl	80021a4 <HAL_GetTick>
 8002438:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d008      	beq.n	8002458 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2280      	movs	r2, #128	; 0x80
 800244a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e052      	b.n	80024fe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0216 	bic.w	r2, r2, #22
 8002466:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	695a      	ldr	r2, [r3, #20]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002476:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247c:	2b00      	cmp	r3, #0
 800247e:	d103      	bne.n	8002488 <HAL_DMA_Abort+0x62>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002484:	2b00      	cmp	r3, #0
 8002486:	d007      	beq.n	8002498 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f022 0208 	bic.w	r2, r2, #8
 8002496:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f022 0201 	bic.w	r2, r2, #1
 80024a6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024a8:	e013      	b.n	80024d2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024aa:	f7ff fe7b 	bl	80021a4 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b05      	cmp	r3, #5
 80024b6:	d90c      	bls.n	80024d2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2220      	movs	r2, #32
 80024bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2203      	movs	r2, #3
 80024c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e015      	b.n	80024fe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0301 	and.w	r3, r3, #1
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1e4      	bne.n	80024aa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024e4:	223f      	movs	r2, #63	; 0x3f
 80024e6:	409a      	lsls	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002506:	b480      	push	{r7}
 8002508:	b083      	sub	sp, #12
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d004      	beq.n	8002524 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2280      	movs	r2, #128	; 0x80
 800251e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e00c      	b.n	800253e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2205      	movs	r2, #5
 8002528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 0201 	bic.w	r2, r2, #1
 800253a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
	...

0800254c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e06c      	b.n	8002638 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002564:	2b00      	cmp	r3, #0
 8002566:	d106      	bne.n	8002576 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2223      	movs	r2, #35	; 0x23
 800256c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7ff f9bd 	bl	80018f0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	4b31      	ldr	r3, [pc, #196]	; (8002640 <HAL_ETH_Init+0xf4>)
 800257c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800257e:	4a30      	ldr	r2, [pc, #192]	; (8002640 <HAL_ETH_Init+0xf4>)
 8002580:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002584:	6453      	str	r3, [r2, #68]	; 0x44
 8002586:	4b2e      	ldr	r3, [pc, #184]	; (8002640 <HAL_ETH_Init+0xf4>)
 8002588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800258e:	60bb      	str	r3, [r7, #8]
 8002590:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002592:	4b2c      	ldr	r3, [pc, #176]	; (8002644 <HAL_ETH_Init+0xf8>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	4a2b      	ldr	r2, [pc, #172]	; (8002644 <HAL_ETH_Init+0xf8>)
 8002598:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800259c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800259e:	4b29      	ldr	r3, [pc, #164]	; (8002644 <HAL_ETH_Init+0xf8>)
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	4927      	ldr	r1, [pc, #156]	; (8002644 <HAL_ETH_Init+0xf8>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80025ac:	4b25      	ldr	r3, [pc, #148]	; (8002644 <HAL_ETH_Init+0xf8>)
 80025ae:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	f043 0301 	orr.w	r3, r3, #1
 80025c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80025c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025c8:	f7ff fdec 	bl	80021a4 <HAL_GetTick>
 80025cc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80025ce:	e011      	b.n	80025f4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80025d0:	f7ff fde8 	bl	80021a4 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80025de:	d909      	bls.n	80025f4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2204      	movs	r2, #4
 80025e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	22e0      	movs	r2, #224	; 0xe0
 80025ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e021      	b.n	8002638 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1e4      	bne.n	80025d0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 f958 	bl	80028bc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f000 f9ff 	bl	8002a10 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 fa55 	bl	8002ac2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	461a      	mov	r2, r3
 800261e:	2100      	movs	r1, #0
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 f9bd 	bl	80029a0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2210      	movs	r2, #16
 8002632:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40023800 	.word	0x40023800
 8002644:	40013800 	.word	0x40013800

08002648 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	4b51      	ldr	r3, [pc, #324]	; (80027a4 <ETH_SetMACConfig+0x15c>)
 800265e:	4013      	ands	r3, r2
 8002660:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	7c1b      	ldrb	r3, [r3, #16]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d102      	bne.n	8002670 <ETH_SetMACConfig+0x28>
 800266a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800266e:	e000      	b.n	8002672 <ETH_SetMACConfig+0x2a>
 8002670:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	7c5b      	ldrb	r3, [r3, #17]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d102      	bne.n	8002680 <ETH_SetMACConfig+0x38>
 800267a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800267e:	e000      	b.n	8002682 <ETH_SetMACConfig+0x3a>
 8002680:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002682:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002688:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	7fdb      	ldrb	r3, [r3, #31]
 800268e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002690:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002696:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	7f92      	ldrb	r2, [r2, #30]
 800269c:	2a00      	cmp	r2, #0
 800269e:	d102      	bne.n	80026a6 <ETH_SetMACConfig+0x5e>
 80026a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026a4:	e000      	b.n	80026a8 <ETH_SetMACConfig+0x60>
 80026a6:	2200      	movs	r2, #0
                        macconf->Speed |
 80026a8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	7f1b      	ldrb	r3, [r3, #28]
 80026ae:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80026b0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80026b6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	791b      	ldrb	r3, [r3, #4]
 80026bc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80026be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80026c6:	2a00      	cmp	r2, #0
 80026c8:	d102      	bne.n	80026d0 <ETH_SetMACConfig+0x88>
 80026ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ce:	e000      	b.n	80026d2 <ETH_SetMACConfig+0x8a>
 80026d0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80026d2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	7bdb      	ldrb	r3, [r3, #15]
 80026d8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80026da:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80026e0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80026e8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80026ea:	4313      	orrs	r3, r2
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002702:	2001      	movs	r0, #1
 8002704:	f7ff fd5a 	bl	80021bc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002718:	68fa      	ldr	r2, [r7, #12]
 800271a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800271e:	4013      	ands	r3, r2
 8002720:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002726:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800272e:	2a00      	cmp	r2, #0
 8002730:	d101      	bne.n	8002736 <ETH_SetMACConfig+0xee>
 8002732:	2280      	movs	r2, #128	; 0x80
 8002734:	e000      	b.n	8002738 <ETH_SetMACConfig+0xf0>
 8002736:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002738:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800273e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002740:	683a      	ldr	r2, [r7, #0]
 8002742:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002746:	2a01      	cmp	r2, #1
 8002748:	d101      	bne.n	800274e <ETH_SetMACConfig+0x106>
 800274a:	2208      	movs	r2, #8
 800274c:	e000      	b.n	8002750 <ETH_SetMACConfig+0x108>
 800274e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002750:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002752:	683a      	ldr	r2, [r7, #0]
 8002754:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002758:	2a01      	cmp	r2, #1
 800275a:	d101      	bne.n	8002760 <ETH_SetMACConfig+0x118>
 800275c:	2204      	movs	r2, #4
 800275e:	e000      	b.n	8002762 <ETH_SetMACConfig+0x11a>
 8002760:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002762:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800276a:	2a01      	cmp	r2, #1
 800276c:	d101      	bne.n	8002772 <ETH_SetMACConfig+0x12a>
 800276e:	2202      	movs	r2, #2
 8002770:	e000      	b.n	8002774 <ETH_SetMACConfig+0x12c>
 8002772:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002774:	4313      	orrs	r3, r2
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	4313      	orrs	r3, r2
 800277a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800278c:	2001      	movs	r0, #1
 800278e:	f7ff fd15 	bl	80021bc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	619a      	str	r2, [r3, #24]
}
 800279a:	bf00      	nop
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	ff20810f 	.word	0xff20810f

080027a8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	4b3d      	ldr	r3, [pc, #244]	; (80028b8 <ETH_SetDMAConfig+0x110>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	7b1b      	ldrb	r3, [r3, #12]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d102      	bne.n	80027d4 <ETH_SetDMAConfig+0x2c>
 80027ce:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80027d2:	e000      	b.n	80027d6 <ETH_SetDMAConfig+0x2e>
 80027d4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	7b5b      	ldrb	r3, [r3, #13]
 80027da:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80027dc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80027de:	683a      	ldr	r2, [r7, #0]
 80027e0:	7f52      	ldrb	r2, [r2, #29]
 80027e2:	2a00      	cmp	r2, #0
 80027e4:	d102      	bne.n	80027ec <ETH_SetDMAConfig+0x44>
 80027e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80027ea:	e000      	b.n	80027ee <ETH_SetDMAConfig+0x46>
 80027ec:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80027ee:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	7b9b      	ldrb	r3, [r3, #14]
 80027f4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80027f6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80027fc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	7f1b      	ldrb	r3, [r3, #28]
 8002802:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002804:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	7f9b      	ldrb	r3, [r3, #30]
 800280a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800280c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002812:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800281a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800281c:	4313      	orrs	r3, r2
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	4313      	orrs	r3, r2
 8002822:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800282c:	461a      	mov	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800283e:	2001      	movs	r0, #1
 8002840:	f7ff fcbc 	bl	80021bc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800284c:	461a      	mov	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	791b      	ldrb	r3, [r3, #4]
 8002856:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800285c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002862:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002868:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002870:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002872:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002878:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800287a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002880:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6812      	ldr	r2, [r2, #0]
 8002886:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800288a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800288e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800289c:	2001      	movs	r0, #1
 800289e:	f7ff fc8d 	bl	80021bc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80028aa:	461a      	mov	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6013      	str	r3, [r2, #0]
}
 80028b0:	bf00      	nop
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	f8de3f23 	.word	0xf8de3f23

080028bc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b0a6      	sub	sp, #152	; 0x98
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80028c4:	2301      	movs	r3, #1
 80028c6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80028ca:	2301      	movs	r3, #1
 80028cc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80028d0:	2300      	movs	r3, #0
 80028d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80028d4:	2300      	movs	r3, #0
 80028d6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80028da:	2301      	movs	r3, #1
 80028dc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80028e0:	2300      	movs	r3, #0
 80028e2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80028e6:	2301      	movs	r3, #1
 80028e8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80028ec:	2300      	movs	r3, #0
 80028ee:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80028f2:	2300      	movs	r3, #0
 80028f4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80028f8:	2300      	movs	r3, #0
 80028fa:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80028fc:	2300      	movs	r3, #0
 80028fe:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002902:	2300      	movs	r3, #0
 8002904:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002906:	2300      	movs	r3, #0
 8002908:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800290c:	2300      	movs	r3, #0
 800290e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002912:	2300      	movs	r3, #0
 8002914:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002918:	2300      	movs	r3, #0
 800291a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800291e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002922:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002924:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002928:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800292a:	2300      	movs	r3, #0
 800292c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002930:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002934:	4619      	mov	r1, r3
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7ff fe86 	bl	8002648 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800293c:	2301      	movs	r3, #1
 800293e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002940:	2301      	movs	r3, #1
 8002942:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002944:	2301      	movs	r3, #1
 8002946:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800294a:	2301      	movs	r3, #1
 800294c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800294e:	2300      	movs	r3, #0
 8002950:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002952:	2300      	movs	r3, #0
 8002954:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002958:	2300      	movs	r3, #0
 800295a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800295e:	2300      	movs	r3, #0
 8002960:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002962:	2301      	movs	r3, #1
 8002964:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002968:	2301      	movs	r3, #1
 800296a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800296c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002970:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002972:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002976:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002978:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800297c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800297e:	2301      	movs	r3, #1
 8002980:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002984:	2300      	movs	r3, #0
 8002986:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002988:	2300      	movs	r3, #0
 800298a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800298c:	f107 0308 	add.w	r3, r7, #8
 8002990:	4619      	mov	r1, r3
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7ff ff08 	bl	80027a8 <ETH_SetDMAConfig>
}
 8002998:	bf00      	nop
 800299a:	3798      	adds	r7, #152	; 0x98
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b087      	sub	sp, #28
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3305      	adds	r3, #5
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	021b      	lsls	r3, r3, #8
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	3204      	adds	r2, #4
 80029b8:	7812      	ldrb	r2, [r2, #0]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80029be:	68ba      	ldr	r2, [r7, #8]
 80029c0:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <ETH_MACAddressConfig+0x68>)
 80029c2:	4413      	add	r3, r2
 80029c4:	461a      	mov	r2, r3
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	3303      	adds	r3, #3
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	061a      	lsls	r2, r3, #24
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	3302      	adds	r3, #2
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	041b      	lsls	r3, r3, #16
 80029da:	431a      	orrs	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3301      	adds	r3, #1
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	021b      	lsls	r3, r3, #8
 80029e4:	4313      	orrs	r3, r2
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	7812      	ldrb	r2, [r2, #0]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <ETH_MACAddressConfig+0x6c>)
 80029f2:	4413      	add	r3, r2
 80029f4:	461a      	mov	r2, r3
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	6013      	str	r3, [r2, #0]
}
 80029fa:	bf00      	nop
 80029fc:	371c      	adds	r7, #28
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40028040 	.word	0x40028040
 8002a0c:	40028044 	.word	0x40028044

08002a10 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	e03e      	b.n	8002a9c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	68d9      	ldr	r1, [r3, #12]
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	4613      	mov	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	440b      	add	r3, r1
 8002a2e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	2200      	movs	r2, #0
 8002a34:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	2200      	movs	r2, #0
 8002a46:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002a48:	68b9      	ldr	r1, [r7, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	3206      	adds	r2, #6
 8002a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d80c      	bhi.n	8002a80 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	68d9      	ldr	r1, [r3, #12]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	4613      	mov	r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	440b      	add	r3, r1
 8002a78:	461a      	mov	r2, r3
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	60da      	str	r2, [r3, #12]
 8002a7e:	e004      	b.n	8002a8a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	461a      	mov	r2, r3
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2b03      	cmp	r3, #3
 8002aa0:	d9bd      	bls.n	8002a1e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68da      	ldr	r2, [r3, #12]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ab4:	611a      	str	r2, [r3, #16]
}
 8002ab6:	bf00      	nop
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b085      	sub	sp, #20
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
 8002ace:	e046      	b.n	8002b5e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6919      	ldr	r1, [r3, #16]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4413      	add	r3, r2
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	440b      	add	r3, r1
 8002ae0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	2200      	movs	r2, #0
 8002aec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	2200      	movs	r2, #0
 8002af2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	2200      	movs	r2, #0
 8002af8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2200      	movs	r2, #0
 8002afe:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2200      	movs	r2, #0
 8002b04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002b0c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002b14:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002b22:	68b9      	ldr	r1, [r7, #8]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	3212      	adds	r2, #18
 8002b2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d80c      	bhi.n	8002b4e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6919      	ldr	r1, [r3, #16]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	1c5a      	adds	r2, r3, #1
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	440b      	add	r3, r1
 8002b46:	461a      	mov	r2, r3
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	60da      	str	r2, [r3, #12]
 8002b4c:	e004      	b.n	8002b58 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	461a      	mov	r2, r3
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d9b5      	bls.n	8002ad0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b8e:	60da      	str	r2, [r3, #12]
}
 8002b90:	bf00      	nop
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b089      	sub	sp, #36	; 0x24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002baa:	2300      	movs	r3, #0
 8002bac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61fb      	str	r3, [r7, #28]
 8002bb6:	e177      	b.n	8002ea8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bb8:	2201      	movs	r2, #1
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	f040 8166 	bne.w	8002ea2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d005      	beq.n	8002bee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d130      	bne.n	8002c50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4013      	ands	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	68da      	ldr	r2, [r3, #12]
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c24:	2201      	movs	r2, #1
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	43db      	mvns	r3, r3
 8002c2e:	69ba      	ldr	r2, [r7, #24]
 8002c30:	4013      	ands	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	091b      	lsrs	r3, r3, #4
 8002c3a:	f003 0201 	and.w	r2, r3, #1
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f003 0303 	and.w	r3, r3, #3
 8002c58:	2b03      	cmp	r3, #3
 8002c5a:	d017      	beq.n	8002c8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	2203      	movs	r2, #3
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4013      	ands	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d123      	bne.n	8002ce0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	08da      	lsrs	r2, r3, #3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	3208      	adds	r2, #8
 8002ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	f003 0307 	and.w	r3, r3, #7
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	220f      	movs	r2, #15
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	691a      	ldr	r2, [r3, #16]
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	08da      	lsrs	r2, r3, #3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3208      	adds	r2, #8
 8002cda:	69b9      	ldr	r1, [r7, #24]
 8002cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	2203      	movs	r2, #3
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	43db      	mvns	r3, r3
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f003 0203 	and.w	r2, r3, #3
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80c0 	beq.w	8002ea2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	4b66      	ldr	r3, [pc, #408]	; (8002ec0 <HAL_GPIO_Init+0x324>)
 8002d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2a:	4a65      	ldr	r2, [pc, #404]	; (8002ec0 <HAL_GPIO_Init+0x324>)
 8002d2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d30:	6453      	str	r3, [r2, #68]	; 0x44
 8002d32:	4b63      	ldr	r3, [pc, #396]	; (8002ec0 <HAL_GPIO_Init+0x324>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d3e:	4a61      	ldr	r2, [pc, #388]	; (8002ec4 <HAL_GPIO_Init+0x328>)
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	089b      	lsrs	r3, r3, #2
 8002d44:	3302      	adds	r3, #2
 8002d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	220f      	movs	r2, #15
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a58      	ldr	r2, [pc, #352]	; (8002ec8 <HAL_GPIO_Init+0x32c>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d037      	beq.n	8002dda <HAL_GPIO_Init+0x23e>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a57      	ldr	r2, [pc, #348]	; (8002ecc <HAL_GPIO_Init+0x330>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d031      	beq.n	8002dd6 <HAL_GPIO_Init+0x23a>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a56      	ldr	r2, [pc, #344]	; (8002ed0 <HAL_GPIO_Init+0x334>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d02b      	beq.n	8002dd2 <HAL_GPIO_Init+0x236>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a55      	ldr	r2, [pc, #340]	; (8002ed4 <HAL_GPIO_Init+0x338>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d025      	beq.n	8002dce <HAL_GPIO_Init+0x232>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a54      	ldr	r2, [pc, #336]	; (8002ed8 <HAL_GPIO_Init+0x33c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d01f      	beq.n	8002dca <HAL_GPIO_Init+0x22e>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a53      	ldr	r2, [pc, #332]	; (8002edc <HAL_GPIO_Init+0x340>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d019      	beq.n	8002dc6 <HAL_GPIO_Init+0x22a>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a52      	ldr	r2, [pc, #328]	; (8002ee0 <HAL_GPIO_Init+0x344>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d013      	beq.n	8002dc2 <HAL_GPIO_Init+0x226>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a51      	ldr	r2, [pc, #324]	; (8002ee4 <HAL_GPIO_Init+0x348>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d00d      	beq.n	8002dbe <HAL_GPIO_Init+0x222>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a50      	ldr	r2, [pc, #320]	; (8002ee8 <HAL_GPIO_Init+0x34c>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d007      	beq.n	8002dba <HAL_GPIO_Init+0x21e>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a4f      	ldr	r2, [pc, #316]	; (8002eec <HAL_GPIO_Init+0x350>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d101      	bne.n	8002db6 <HAL_GPIO_Init+0x21a>
 8002db2:	2309      	movs	r3, #9
 8002db4:	e012      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002db6:	230a      	movs	r3, #10
 8002db8:	e010      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002dba:	2308      	movs	r3, #8
 8002dbc:	e00e      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002dbe:	2307      	movs	r3, #7
 8002dc0:	e00c      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002dc2:	2306      	movs	r3, #6
 8002dc4:	e00a      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002dc6:	2305      	movs	r3, #5
 8002dc8:	e008      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002dca:	2304      	movs	r3, #4
 8002dcc:	e006      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e004      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	e002      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e000      	b.n	8002ddc <HAL_GPIO_Init+0x240>
 8002dda:	2300      	movs	r3, #0
 8002ddc:	69fa      	ldr	r2, [r7, #28]
 8002dde:	f002 0203 	and.w	r2, r2, #3
 8002de2:	0092      	lsls	r2, r2, #2
 8002de4:	4093      	lsls	r3, r2
 8002de6:	69ba      	ldr	r2, [r7, #24]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002dec:	4935      	ldr	r1, [pc, #212]	; (8002ec4 <HAL_GPIO_Init+0x328>)
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	089b      	lsrs	r3, r3, #2
 8002df2:	3302      	adds	r3, #2
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dfa:	4b3d      	ldr	r3, [pc, #244]	; (8002ef0 <HAL_GPIO_Init+0x354>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	43db      	mvns	r3, r3
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	4013      	ands	r3, r2
 8002e08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e1e:	4a34      	ldr	r2, [pc, #208]	; (8002ef0 <HAL_GPIO_Init+0x354>)
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e24:	4b32      	ldr	r3, [pc, #200]	; (8002ef0 <HAL_GPIO_Init+0x354>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	69ba      	ldr	r2, [r7, #24]
 8002e30:	4013      	ands	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d003      	beq.n	8002e48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e48:	4a29      	ldr	r2, [pc, #164]	; (8002ef0 <HAL_GPIO_Init+0x354>)
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e4e:	4b28      	ldr	r3, [pc, #160]	; (8002ef0 <HAL_GPIO_Init+0x354>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	43db      	mvns	r3, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e72:	4a1f      	ldr	r2, [pc, #124]	; (8002ef0 <HAL_GPIO_Init+0x354>)
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e78:	4b1d      	ldr	r3, [pc, #116]	; (8002ef0 <HAL_GPIO_Init+0x354>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d003      	beq.n	8002e9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e9c:	4a14      	ldr	r2, [pc, #80]	; (8002ef0 <HAL_GPIO_Init+0x354>)
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	61fb      	str	r3, [r7, #28]
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	2b0f      	cmp	r3, #15
 8002eac:	f67f ae84 	bls.w	8002bb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002eb0:	bf00      	nop
 8002eb2:	bf00      	nop
 8002eb4:	3724      	adds	r7, #36	; 0x24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	40023800 	.word	0x40023800
 8002ec4:	40013800 	.word	0x40013800
 8002ec8:	40020000 	.word	0x40020000
 8002ecc:	40020400 	.word	0x40020400
 8002ed0:	40020800 	.word	0x40020800
 8002ed4:	40020c00 	.word	0x40020c00
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	40021400 	.word	0x40021400
 8002ee0:	40021800 	.word	0x40021800
 8002ee4:	40021c00 	.word	0x40021c00
 8002ee8:	40022000 	.word	0x40022000
 8002eec:	40022400 	.word	0x40022400
 8002ef0:	40013c00 	.word	0x40013c00

08002ef4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	807b      	strh	r3, [r7, #2]
 8002f00:	4613      	mov	r3, r2
 8002f02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f04:	787b      	ldrb	r3, [r7, #1]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f0a:	887a      	ldrh	r2, [r7, #2]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f10:	e003      	b.n	8002f1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f12:	887b      	ldrh	r3, [r7, #2]
 8002f14:	041a      	lsls	r2, r3, #16
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	619a      	str	r2, [r3, #24]
}
 8002f1a:	bf00      	nop
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f26:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f28:	b08f      	sub	sp, #60	; 0x3c
 8002f2a:	af0a      	add	r7, sp, #40	; 0x28
 8002f2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e10f      	b.n	8003158 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d106      	bne.n	8002f58 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7fe fee6 	bl	8001d24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d102      	bne.n	8002f72 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f002 fecd 	bl	8005d16 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	603b      	str	r3, [r7, #0]
 8002f82:	687e      	ldr	r6, [r7, #4]
 8002f84:	466d      	mov	r5, sp
 8002f86:	f106 0410 	add.w	r4, r6, #16
 8002f8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f92:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002f96:	e885 0003 	stmia.w	r5, {r0, r1}
 8002f9a:	1d33      	adds	r3, r6, #4
 8002f9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f9e:	6838      	ldr	r0, [r7, #0]
 8002fa0:	f002 fe58 	bl	8005c54 <USB_CoreInit>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d005      	beq.n	8002fb6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2202      	movs	r2, #2
 8002fae:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e0d0      	b.n	8003158 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2100      	movs	r1, #0
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f002 febb 	bl	8005d38 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	73fb      	strb	r3, [r7, #15]
 8002fc6:	e04a      	b.n	800305e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002fc8:	7bfa      	ldrb	r2, [r7, #15]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	4413      	add	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	333d      	adds	r3, #61	; 0x3d
 8002fd8:	2201      	movs	r2, #1
 8002fda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002fdc:	7bfa      	ldrb	r2, [r7, #15]
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	4413      	add	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	333c      	adds	r3, #60	; 0x3c
 8002fec:	7bfa      	ldrb	r2, [r7, #15]
 8002fee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002ff0:	7bfa      	ldrb	r2, [r7, #15]
 8002ff2:	7bfb      	ldrb	r3, [r7, #15]
 8002ff4:	b298      	uxth	r0, r3
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	4413      	add	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	3344      	adds	r3, #68	; 0x44
 8003004:	4602      	mov	r2, r0
 8003006:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003008:	7bfa      	ldrb	r2, [r7, #15]
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	3340      	adds	r3, #64	; 0x40
 8003018:	2200      	movs	r2, #0
 800301a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800301c:	7bfa      	ldrb	r2, [r7, #15]
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	4613      	mov	r3, r2
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	4413      	add	r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	3348      	adds	r3, #72	; 0x48
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003030:	7bfa      	ldrb	r2, [r7, #15]
 8003032:	6879      	ldr	r1, [r7, #4]
 8003034:	4613      	mov	r3, r2
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	4413      	add	r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	440b      	add	r3, r1
 800303e:	334c      	adds	r3, #76	; 0x4c
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003044:	7bfa      	ldrb	r2, [r7, #15]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	00db      	lsls	r3, r3, #3
 800304c:	4413      	add	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	3354      	adds	r3, #84	; 0x54
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003058:	7bfb      	ldrb	r3, [r7, #15]
 800305a:	3301      	adds	r3, #1
 800305c:	73fb      	strb	r3, [r7, #15]
 800305e:	7bfa      	ldrb	r2, [r7, #15]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	429a      	cmp	r2, r3
 8003066:	d3af      	bcc.n	8002fc8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003068:	2300      	movs	r3, #0
 800306a:	73fb      	strb	r3, [r7, #15]
 800306c:	e044      	b.n	80030f8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800306e:	7bfa      	ldrb	r2, [r7, #15]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003080:	2200      	movs	r2, #0
 8003082:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003084:	7bfa      	ldrb	r2, [r7, #15]
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	4613      	mov	r3, r2
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	4413      	add	r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003096:	7bfa      	ldrb	r2, [r7, #15]
 8003098:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800309a:	7bfa      	ldrb	r2, [r7, #15]
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	4613      	mov	r3, r2
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	4413      	add	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80030b0:	7bfa      	ldrb	r2, [r7, #15]
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	4413      	add	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80030c6:	7bfa      	ldrb	r2, [r7, #15]
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	4613      	mov	r3, r2
 80030cc:	00db      	lsls	r3, r3, #3
 80030ce:	4413      	add	r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	440b      	add	r3, r1
 80030d4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80030dc:	7bfa      	ldrb	r2, [r7, #15]
 80030de:	6879      	ldr	r1, [r7, #4]
 80030e0:	4613      	mov	r3, r2
 80030e2:	00db      	lsls	r3, r3, #3
 80030e4:	4413      	add	r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	440b      	add	r3, r1
 80030ea:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
 80030f4:	3301      	adds	r3, #1
 80030f6:	73fb      	strb	r3, [r7, #15]
 80030f8:	7bfa      	ldrb	r2, [r7, #15]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d3b5      	bcc.n	800306e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	603b      	str	r3, [r7, #0]
 8003108:	687e      	ldr	r6, [r7, #4]
 800310a:	466d      	mov	r5, sp
 800310c:	f106 0410 	add.w	r4, r6, #16
 8003110:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003112:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003114:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003116:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003118:	e894 0003 	ldmia.w	r4, {r0, r1}
 800311c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003120:	1d33      	adds	r3, r6, #4
 8003122:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003124:	6838      	ldr	r0, [r7, #0]
 8003126:	f002 fe53 	bl	8005dd0 <USB_DevInit>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d005      	beq.n	800313c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2202      	movs	r2, #2
 8003134:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e00d      	b.n	8003158 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f003 f81e 	bl	8006192 <USB_DevDisconnect>

  return HAL_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003160 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e267      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d075      	beq.n	800326a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800317e:	4b88      	ldr	r3, [pc, #544]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 030c 	and.w	r3, r3, #12
 8003186:	2b04      	cmp	r3, #4
 8003188:	d00c      	beq.n	80031a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800318a:	4b85      	ldr	r3, [pc, #532]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003192:	2b08      	cmp	r3, #8
 8003194:	d112      	bne.n	80031bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003196:	4b82      	ldr	r3, [pc, #520]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800319e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031a2:	d10b      	bne.n	80031bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a4:	4b7e      	ldr	r3, [pc, #504]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d05b      	beq.n	8003268 <HAL_RCC_OscConfig+0x108>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d157      	bne.n	8003268 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e242      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031c4:	d106      	bne.n	80031d4 <HAL_RCC_OscConfig+0x74>
 80031c6:	4b76      	ldr	r3, [pc, #472]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a75      	ldr	r2, [pc, #468]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031d0:	6013      	str	r3, [r2, #0]
 80031d2:	e01d      	b.n	8003210 <HAL_RCC_OscConfig+0xb0>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031dc:	d10c      	bne.n	80031f8 <HAL_RCC_OscConfig+0x98>
 80031de:	4b70      	ldr	r3, [pc, #448]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a6f      	ldr	r2, [pc, #444]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	4b6d      	ldr	r3, [pc, #436]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a6c      	ldr	r2, [pc, #432]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e00b      	b.n	8003210 <HAL_RCC_OscConfig+0xb0>
 80031f8:	4b69      	ldr	r3, [pc, #420]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a68      	ldr	r2, [pc, #416]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	4b66      	ldr	r3, [pc, #408]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a65      	ldr	r2, [pc, #404]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 800320a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800320e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d013      	beq.n	8003240 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003218:	f7fe ffc4 	bl	80021a4 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003220:	f7fe ffc0 	bl	80021a4 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b64      	cmp	r3, #100	; 0x64
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e207      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003232:	4b5b      	ldr	r3, [pc, #364]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0xc0>
 800323e:	e014      	b.n	800326a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7fe ffb0 	bl	80021a4 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003248:	f7fe ffac 	bl	80021a4 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b64      	cmp	r3, #100	; 0x64
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e1f3      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800325a:	4b51      	ldr	r3, [pc, #324]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0xe8>
 8003266:	e000      	b.n	800326a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d063      	beq.n	800333e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003276:	4b4a      	ldr	r3, [pc, #296]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00b      	beq.n	800329a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003282:	4b47      	ldr	r3, [pc, #284]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800328a:	2b08      	cmp	r3, #8
 800328c:	d11c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800328e:	4b44      	ldr	r3, [pc, #272]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d116      	bne.n	80032c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800329a:	4b41      	ldr	r3, [pc, #260]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_RCC_OscConfig+0x152>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d001      	beq.n	80032b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e1c7      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b2:	4b3b      	ldr	r3, [pc, #236]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	4937      	ldr	r1, [pc, #220]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032c6:	e03a      	b.n	800333e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d020      	beq.n	8003312 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d0:	4b34      	ldr	r3, [pc, #208]	; (80033a4 <HAL_RCC_OscConfig+0x244>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d6:	f7fe ff65 	bl	80021a4 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032de:	f7fe ff61 	bl	80021a4 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e1a8      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f0:	4b2b      	ldr	r3, [pc, #172]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fc:	4b28      	ldr	r3, [pc, #160]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	4925      	ldr	r1, [pc, #148]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 800330c:	4313      	orrs	r3, r2
 800330e:	600b      	str	r3, [r1, #0]
 8003310:	e015      	b.n	800333e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003312:	4b24      	ldr	r3, [pc, #144]	; (80033a4 <HAL_RCC_OscConfig+0x244>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003318:	f7fe ff44 	bl	80021a4 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003320:	f7fe ff40 	bl	80021a4 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e187      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003332:	4b1b      	ldr	r3, [pc, #108]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f0      	bne.n	8003320 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d036      	beq.n	80033b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d016      	beq.n	8003380 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003352:	4b15      	ldr	r3, [pc, #84]	; (80033a8 <HAL_RCC_OscConfig+0x248>)
 8003354:	2201      	movs	r2, #1
 8003356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003358:	f7fe ff24 	bl	80021a4 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003360:	f7fe ff20 	bl	80021a4 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e167      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003372:	4b0b      	ldr	r3, [pc, #44]	; (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x200>
 800337e:	e01b      	b.n	80033b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003380:	4b09      	ldr	r3, [pc, #36]	; (80033a8 <HAL_RCC_OscConfig+0x248>)
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003386:	f7fe ff0d 	bl	80021a4 <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800338c:	e00e      	b.n	80033ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800338e:	f7fe ff09 	bl	80021a4 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d907      	bls.n	80033ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e150      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
 80033a0:	40023800 	.word	0x40023800
 80033a4:	42470000 	.word	0x42470000
 80033a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033ac:	4b88      	ldr	r3, [pc, #544]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1ea      	bne.n	800338e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f000 8097 	beq.w	80034f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033c6:	2300      	movs	r3, #0
 80033c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ca:	4b81      	ldr	r3, [pc, #516]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10f      	bne.n	80033f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	60bb      	str	r3, [r7, #8]
 80033da:	4b7d      	ldr	r3, [pc, #500]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	4a7c      	ldr	r2, [pc, #496]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033e4:	6413      	str	r3, [r2, #64]	; 0x40
 80033e6:	4b7a      	ldr	r3, [pc, #488]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ee:	60bb      	str	r3, [r7, #8]
 80033f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033f2:	2301      	movs	r3, #1
 80033f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f6:	4b77      	ldr	r3, [pc, #476]	; (80035d4 <HAL_RCC_OscConfig+0x474>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d118      	bne.n	8003434 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003402:	4b74      	ldr	r3, [pc, #464]	; (80035d4 <HAL_RCC_OscConfig+0x474>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a73      	ldr	r2, [pc, #460]	; (80035d4 <HAL_RCC_OscConfig+0x474>)
 8003408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800340c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800340e:	f7fe fec9 	bl	80021a4 <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003414:	e008      	b.n	8003428 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003416:	f7fe fec5 	bl	80021a4 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b02      	cmp	r3, #2
 8003422:	d901      	bls.n	8003428 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e10c      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003428:	4b6a      	ldr	r3, [pc, #424]	; (80035d4 <HAL_RCC_OscConfig+0x474>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003430:	2b00      	cmp	r3, #0
 8003432:	d0f0      	beq.n	8003416 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d106      	bne.n	800344a <HAL_RCC_OscConfig+0x2ea>
 800343c:	4b64      	ldr	r3, [pc, #400]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 800343e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003440:	4a63      	ldr	r2, [pc, #396]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003442:	f043 0301 	orr.w	r3, r3, #1
 8003446:	6713      	str	r3, [r2, #112]	; 0x70
 8003448:	e01c      	b.n	8003484 <HAL_RCC_OscConfig+0x324>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2b05      	cmp	r3, #5
 8003450:	d10c      	bne.n	800346c <HAL_RCC_OscConfig+0x30c>
 8003452:	4b5f      	ldr	r3, [pc, #380]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003456:	4a5e      	ldr	r2, [pc, #376]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003458:	f043 0304 	orr.w	r3, r3, #4
 800345c:	6713      	str	r3, [r2, #112]	; 0x70
 800345e:	4b5c      	ldr	r3, [pc, #368]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003462:	4a5b      	ldr	r2, [pc, #364]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	6713      	str	r3, [r2, #112]	; 0x70
 800346a:	e00b      	b.n	8003484 <HAL_RCC_OscConfig+0x324>
 800346c:	4b58      	ldr	r3, [pc, #352]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 800346e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003470:	4a57      	ldr	r2, [pc, #348]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003472:	f023 0301 	bic.w	r3, r3, #1
 8003476:	6713      	str	r3, [r2, #112]	; 0x70
 8003478:	4b55      	ldr	r3, [pc, #340]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 800347a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347c:	4a54      	ldr	r2, [pc, #336]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 800347e:	f023 0304 	bic.w	r3, r3, #4
 8003482:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d015      	beq.n	80034b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348c:	f7fe fe8a 	bl	80021a4 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003492:	e00a      	b.n	80034aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003494:	f7fe fe86 	bl	80021a4 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	f241 3288 	movw	r2, #5000	; 0x1388
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e0cb      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034aa:	4b49      	ldr	r3, [pc, #292]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0ee      	beq.n	8003494 <HAL_RCC_OscConfig+0x334>
 80034b6:	e014      	b.n	80034e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b8:	f7fe fe74 	bl	80021a4 <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034be:	e00a      	b.n	80034d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034c0:	f7fe fe70 	bl	80021a4 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e0b5      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d6:	4b3e      	ldr	r3, [pc, #248]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1ee      	bne.n	80034c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034e2:	7dfb      	ldrb	r3, [r7, #23]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d105      	bne.n	80034f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034e8:	4b39      	ldr	r3, [pc, #228]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ec:	4a38      	ldr	r2, [pc, #224]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 80a1 	beq.w	8003640 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034fe:	4b34      	ldr	r3, [pc, #208]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b08      	cmp	r3, #8
 8003508:	d05c      	beq.n	80035c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	2b02      	cmp	r3, #2
 8003510:	d141      	bne.n	8003596 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003512:	4b31      	ldr	r3, [pc, #196]	; (80035d8 <HAL_RCC_OscConfig+0x478>)
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003518:	f7fe fe44 	bl	80021a4 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003520:	f7fe fe40 	bl	80021a4 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e087      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003532:	4b27      	ldr	r3, [pc, #156]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1f0      	bne.n	8003520 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	69da      	ldr	r2, [r3, #28]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	431a      	orrs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354c:	019b      	lsls	r3, r3, #6
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003554:	085b      	lsrs	r3, r3, #1
 8003556:	3b01      	subs	r3, #1
 8003558:	041b      	lsls	r3, r3, #16
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003560:	061b      	lsls	r3, r3, #24
 8003562:	491b      	ldr	r1, [pc, #108]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003564:	4313      	orrs	r3, r2
 8003566:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003568:	4b1b      	ldr	r3, [pc, #108]	; (80035d8 <HAL_RCC_OscConfig+0x478>)
 800356a:	2201      	movs	r2, #1
 800356c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356e:	f7fe fe19 	bl	80021a4 <HAL_GetTick>
 8003572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003574:	e008      	b.n	8003588 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003576:	f7fe fe15 	bl	80021a4 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e05c      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003588:	4b11      	ldr	r3, [pc, #68]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0f0      	beq.n	8003576 <HAL_RCC_OscConfig+0x416>
 8003594:	e054      	b.n	8003640 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003596:	4b10      	ldr	r3, [pc, #64]	; (80035d8 <HAL_RCC_OscConfig+0x478>)
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7fe fe02 	bl	80021a4 <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035a4:	f7fe fdfe 	bl	80021a4 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e045      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b6:	4b06      	ldr	r3, [pc, #24]	; (80035d0 <HAL_RCC_OscConfig+0x470>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f0      	bne.n	80035a4 <HAL_RCC_OscConfig+0x444>
 80035c2:	e03d      	b.n	8003640 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d107      	bne.n	80035dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e038      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
 80035d0:	40023800 	.word	0x40023800
 80035d4:	40007000 	.word	0x40007000
 80035d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035dc:	4b1b      	ldr	r3, [pc, #108]	; (800364c <HAL_RCC_OscConfig+0x4ec>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d028      	beq.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d121      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003602:	429a      	cmp	r2, r3
 8003604:	d11a      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800360c:	4013      	ands	r3, r2
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003612:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003614:	4293      	cmp	r3, r2
 8003616:	d111      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003622:	085b      	lsrs	r3, r3, #1
 8003624:	3b01      	subs	r3, #1
 8003626:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003628:	429a      	cmp	r2, r3
 800362a:	d107      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003636:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003638:	429a      	cmp	r2, r3
 800363a:	d001      	beq.n	8003640 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e000      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3718      	adds	r7, #24
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	40023800 	.word	0x40023800

08003650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d101      	bne.n	8003664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0cc      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003664:	4b68      	ldr	r3, [pc, #416]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 030f 	and.w	r3, r3, #15
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d90c      	bls.n	800368c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003672:	4b65      	ldr	r3, [pc, #404]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800367a:	4b63      	ldr	r3, [pc, #396]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 030f 	and.w	r3, r3, #15
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	429a      	cmp	r2, r3
 8003686:	d001      	beq.n	800368c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0b8      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d020      	beq.n	80036da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d005      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036a4:	4b59      	ldr	r3, [pc, #356]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	4a58      	ldr	r2, [pc, #352]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d005      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036bc:	4b53      	ldr	r3, [pc, #332]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	4a52      	ldr	r2, [pc, #328]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80036c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c8:	4b50      	ldr	r3, [pc, #320]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	494d      	ldr	r1, [pc, #308]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d044      	beq.n	8003770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d107      	bne.n	80036fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ee:	4b47      	ldr	r3, [pc, #284]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d119      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e07f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d003      	beq.n	800370e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800370a:	2b03      	cmp	r3, #3
 800370c:	d107      	bne.n	800371e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800370e:	4b3f      	ldr	r3, [pc, #252]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e06f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800371e:	4b3b      	ldr	r3, [pc, #236]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e067      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800372e:	4b37      	ldr	r3, [pc, #220]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f023 0203 	bic.w	r2, r3, #3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	4934      	ldr	r1, [pc, #208]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 800373c:	4313      	orrs	r3, r2
 800373e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003740:	f7fe fd30 	bl	80021a4 <HAL_GetTick>
 8003744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003746:	e00a      	b.n	800375e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003748:	f7fe fd2c 	bl	80021a4 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	f241 3288 	movw	r2, #5000	; 0x1388
 8003756:	4293      	cmp	r3, r2
 8003758:	d901      	bls.n	800375e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e04f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800375e:	4b2b      	ldr	r3, [pc, #172]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 020c 	and.w	r2, r3, #12
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	429a      	cmp	r2, r3
 800376e:	d1eb      	bne.n	8003748 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003770:	4b25      	ldr	r3, [pc, #148]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 030f 	and.w	r3, r3, #15
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	429a      	cmp	r2, r3
 800377c:	d20c      	bcs.n	8003798 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800377e:	4b22      	ldr	r3, [pc, #136]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003786:	4b20      	ldr	r3, [pc, #128]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 030f 	and.w	r3, r3, #15
 800378e:	683a      	ldr	r2, [r7, #0]
 8003790:	429a      	cmp	r2, r3
 8003792:	d001      	beq.n	8003798 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e032      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d008      	beq.n	80037b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037a4:	4b19      	ldr	r3, [pc, #100]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	4916      	ldr	r1, [pc, #88]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0308 	and.w	r3, r3, #8
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d009      	beq.n	80037d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037c2:	4b12      	ldr	r3, [pc, #72]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	490e      	ldr	r1, [pc, #56]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037d6:	f000 f821 	bl	800381c <HAL_RCC_GetSysClockFreq>
 80037da:	4602      	mov	r2, r0
 80037dc:	4b0b      	ldr	r3, [pc, #44]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	091b      	lsrs	r3, r3, #4
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	490a      	ldr	r1, [pc, #40]	; (8003810 <HAL_RCC_ClockConfig+0x1c0>)
 80037e8:	5ccb      	ldrb	r3, [r1, r3]
 80037ea:	fa22 f303 	lsr.w	r3, r2, r3
 80037ee:	4a09      	ldr	r2, [pc, #36]	; (8003814 <HAL_RCC_ClockConfig+0x1c4>)
 80037f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037f2:	4b09      	ldr	r3, [pc, #36]	; (8003818 <HAL_RCC_ClockConfig+0x1c8>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7fe fc90 	bl	800211c <HAL_InitTick>

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	40023c00 	.word	0x40023c00
 800380c:	40023800 	.word	0x40023800
 8003810:	0800ac00 	.word	0x0800ac00
 8003814:	20000000 	.word	0x20000000
 8003818:	20000004 	.word	0x20000004

0800381c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800381c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003820:	b094      	sub	sp, #80	; 0x50
 8003822:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003824:	2300      	movs	r3, #0
 8003826:	647b      	str	r3, [r7, #68]	; 0x44
 8003828:	2300      	movs	r3, #0
 800382a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800382c:	2300      	movs	r3, #0
 800382e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003834:	4b79      	ldr	r3, [pc, #484]	; (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 030c 	and.w	r3, r3, #12
 800383c:	2b08      	cmp	r3, #8
 800383e:	d00d      	beq.n	800385c <HAL_RCC_GetSysClockFreq+0x40>
 8003840:	2b08      	cmp	r3, #8
 8003842:	f200 80e1 	bhi.w	8003a08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003846:	2b00      	cmp	r3, #0
 8003848:	d002      	beq.n	8003850 <HAL_RCC_GetSysClockFreq+0x34>
 800384a:	2b04      	cmp	r3, #4
 800384c:	d003      	beq.n	8003856 <HAL_RCC_GetSysClockFreq+0x3a>
 800384e:	e0db      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003850:	4b73      	ldr	r3, [pc, #460]	; (8003a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8003852:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003854:	e0db      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003856:	4b73      	ldr	r3, [pc, #460]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x208>)
 8003858:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800385a:	e0d8      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800385c:	4b6f      	ldr	r3, [pc, #444]	; (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003864:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003866:	4b6d      	ldr	r3, [pc, #436]	; (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d063      	beq.n	800393a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003872:	4b6a      	ldr	r3, [pc, #424]	; (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	099b      	lsrs	r3, r3, #6
 8003878:	2200      	movs	r2, #0
 800387a:	63bb      	str	r3, [r7, #56]	; 0x38
 800387c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800387e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003884:	633b      	str	r3, [r7, #48]	; 0x30
 8003886:	2300      	movs	r3, #0
 8003888:	637b      	str	r3, [r7, #52]	; 0x34
 800388a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800388e:	4622      	mov	r2, r4
 8003890:	462b      	mov	r3, r5
 8003892:	f04f 0000 	mov.w	r0, #0
 8003896:	f04f 0100 	mov.w	r1, #0
 800389a:	0159      	lsls	r1, r3, #5
 800389c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038a0:	0150      	lsls	r0, r2, #5
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	4621      	mov	r1, r4
 80038a8:	1a51      	subs	r1, r2, r1
 80038aa:	6139      	str	r1, [r7, #16]
 80038ac:	4629      	mov	r1, r5
 80038ae:	eb63 0301 	sbc.w	r3, r3, r1
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	f04f 0200 	mov.w	r2, #0
 80038b8:	f04f 0300 	mov.w	r3, #0
 80038bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038c0:	4659      	mov	r1, fp
 80038c2:	018b      	lsls	r3, r1, #6
 80038c4:	4651      	mov	r1, sl
 80038c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038ca:	4651      	mov	r1, sl
 80038cc:	018a      	lsls	r2, r1, #6
 80038ce:	4651      	mov	r1, sl
 80038d0:	ebb2 0801 	subs.w	r8, r2, r1
 80038d4:	4659      	mov	r1, fp
 80038d6:	eb63 0901 	sbc.w	r9, r3, r1
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f04f 0300 	mov.w	r3, #0
 80038e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ee:	4690      	mov	r8, r2
 80038f0:	4699      	mov	r9, r3
 80038f2:	4623      	mov	r3, r4
 80038f4:	eb18 0303 	adds.w	r3, r8, r3
 80038f8:	60bb      	str	r3, [r7, #8]
 80038fa:	462b      	mov	r3, r5
 80038fc:	eb49 0303 	adc.w	r3, r9, r3
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	f04f 0200 	mov.w	r2, #0
 8003906:	f04f 0300 	mov.w	r3, #0
 800390a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800390e:	4629      	mov	r1, r5
 8003910:	024b      	lsls	r3, r1, #9
 8003912:	4621      	mov	r1, r4
 8003914:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003918:	4621      	mov	r1, r4
 800391a:	024a      	lsls	r2, r1, #9
 800391c:	4610      	mov	r0, r2
 800391e:	4619      	mov	r1, r3
 8003920:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003922:	2200      	movs	r2, #0
 8003924:	62bb      	str	r3, [r7, #40]	; 0x28
 8003926:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003928:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800392c:	f7fd f9bc 	bl	8000ca8 <__aeabi_uldivmod>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4613      	mov	r3, r2
 8003936:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003938:	e058      	b.n	80039ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800393a:	4b38      	ldr	r3, [pc, #224]	; (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	099b      	lsrs	r3, r3, #6
 8003940:	2200      	movs	r2, #0
 8003942:	4618      	mov	r0, r3
 8003944:	4611      	mov	r1, r2
 8003946:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800394a:	623b      	str	r3, [r7, #32]
 800394c:	2300      	movs	r3, #0
 800394e:	627b      	str	r3, [r7, #36]	; 0x24
 8003950:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003954:	4642      	mov	r2, r8
 8003956:	464b      	mov	r3, r9
 8003958:	f04f 0000 	mov.w	r0, #0
 800395c:	f04f 0100 	mov.w	r1, #0
 8003960:	0159      	lsls	r1, r3, #5
 8003962:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003966:	0150      	lsls	r0, r2, #5
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4641      	mov	r1, r8
 800396e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003972:	4649      	mov	r1, r9
 8003974:	eb63 0b01 	sbc.w	fp, r3, r1
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003984:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003988:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800398c:	ebb2 040a 	subs.w	r4, r2, sl
 8003990:	eb63 050b 	sbc.w	r5, r3, fp
 8003994:	f04f 0200 	mov.w	r2, #0
 8003998:	f04f 0300 	mov.w	r3, #0
 800399c:	00eb      	lsls	r3, r5, #3
 800399e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039a2:	00e2      	lsls	r2, r4, #3
 80039a4:	4614      	mov	r4, r2
 80039a6:	461d      	mov	r5, r3
 80039a8:	4643      	mov	r3, r8
 80039aa:	18e3      	adds	r3, r4, r3
 80039ac:	603b      	str	r3, [r7, #0]
 80039ae:	464b      	mov	r3, r9
 80039b0:	eb45 0303 	adc.w	r3, r5, r3
 80039b4:	607b      	str	r3, [r7, #4]
 80039b6:	f04f 0200 	mov.w	r2, #0
 80039ba:	f04f 0300 	mov.w	r3, #0
 80039be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039c2:	4629      	mov	r1, r5
 80039c4:	028b      	lsls	r3, r1, #10
 80039c6:	4621      	mov	r1, r4
 80039c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039cc:	4621      	mov	r1, r4
 80039ce:	028a      	lsls	r2, r1, #10
 80039d0:	4610      	mov	r0, r2
 80039d2:	4619      	mov	r1, r3
 80039d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039d6:	2200      	movs	r2, #0
 80039d8:	61bb      	str	r3, [r7, #24]
 80039da:	61fa      	str	r2, [r7, #28]
 80039dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039e0:	f7fd f962 	bl	8000ca8 <__aeabi_uldivmod>
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	4613      	mov	r3, r2
 80039ea:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	0c1b      	lsrs	r3, r3, #16
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	3301      	adds	r3, #1
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80039fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80039fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a04:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a06:	e002      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a08:	4b05      	ldr	r3, [pc, #20]	; (8003a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a0a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3750      	adds	r7, #80	; 0x50
 8003a14:	46bd      	mov	sp, r7
 8003a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40023800 	.word	0x40023800
 8003a20:	00f42400 	.word	0x00f42400
 8003a24:	007a1200 	.word	0x007a1200

08003a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a2c:	4b03      	ldr	r3, [pc, #12]	; (8003a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	20000000 	.word	0x20000000

08003a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a44:	f7ff fff0 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	4b05      	ldr	r3, [pc, #20]	; (8003a60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	0a9b      	lsrs	r3, r3, #10
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	4903      	ldr	r1, [pc, #12]	; (8003a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a56:	5ccb      	ldrb	r3, [r1, r3]
 8003a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	40023800 	.word	0x40023800
 8003a64:	0800ac10 	.word	0x0800ac10

08003a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a6c:	f7ff ffdc 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a70:	4602      	mov	r2, r0
 8003a72:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	0b5b      	lsrs	r3, r3, #13
 8003a78:	f003 0307 	and.w	r3, r3, #7
 8003a7c:	4903      	ldr	r1, [pc, #12]	; (8003a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a7e:	5ccb      	ldrb	r3, [r1, r3]
 8003a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	0800ac10 	.word	0x0800ac10

08003a90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e041      	b.n	8003b26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fd ffe0 	bl	8001a7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3304      	adds	r3, #4
 8003acc:	4619      	mov	r1, r3
 8003ace:	4610      	mov	r0, r2
 8003ad0:	f000 fc56 	bl	8004380 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2201      	movs	r2, #1
 8003af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b082      	sub	sp, #8
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e041      	b.n	8003bc4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d106      	bne.n	8003b5a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 f839 	bl	8003bcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2202      	movs	r2, #2
 8003b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	3304      	adds	r3, #4
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	4610      	mov	r0, r2
 8003b6e:	f000 fc07 	bl	8004380 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2201      	movs	r2, #1
 8003b86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bea:	2300      	movs	r3, #0
 8003bec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d109      	bne.n	8003c08 <HAL_TIM_PWM_Start_IT+0x28>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	bf14      	ite	ne
 8003c00:	2301      	movne	r3, #1
 8003c02:	2300      	moveq	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	e022      	b.n	8003c4e <HAL_TIM_PWM_Start_IT+0x6e>
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	d109      	bne.n	8003c22 <HAL_TIM_PWM_Start_IT+0x42>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	bf14      	ite	ne
 8003c1a:	2301      	movne	r3, #1
 8003c1c:	2300      	moveq	r3, #0
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	e015      	b.n	8003c4e <HAL_TIM_PWM_Start_IT+0x6e>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	d109      	bne.n	8003c3c <HAL_TIM_PWM_Start_IT+0x5c>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	bf14      	ite	ne
 8003c34:	2301      	movne	r3, #1
 8003c36:	2300      	moveq	r3, #0
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	e008      	b.n	8003c4e <HAL_TIM_PWM_Start_IT+0x6e>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	bf14      	ite	ne
 8003c48:	2301      	movne	r3, #1
 8003c4a:	2300      	moveq	r3, #0
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e0c7      	b.n	8003de6 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d104      	bne.n	8003c66 <HAL_TIM_PWM_Start_IT+0x86>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c64:	e013      	b.n	8003c8e <HAL_TIM_PWM_Start_IT+0xae>
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d104      	bne.n	8003c76 <HAL_TIM_PWM_Start_IT+0x96>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2202      	movs	r2, #2
 8003c70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c74:	e00b      	b.n	8003c8e <HAL_TIM_PWM_Start_IT+0xae>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	2b08      	cmp	r3, #8
 8003c7a:	d104      	bne.n	8003c86 <HAL_TIM_PWM_Start_IT+0xa6>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2202      	movs	r2, #2
 8003c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c84:	e003      	b.n	8003c8e <HAL_TIM_PWM_Start_IT+0xae>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2202      	movs	r2, #2
 8003c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	2b0c      	cmp	r3, #12
 8003c92:	d841      	bhi.n	8003d18 <HAL_TIM_PWM_Start_IT+0x138>
 8003c94:	a201      	add	r2, pc, #4	; (adr r2, 8003c9c <HAL_TIM_PWM_Start_IT+0xbc>)
 8003c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c9a:	bf00      	nop
 8003c9c:	08003cd1 	.word	0x08003cd1
 8003ca0:	08003d19 	.word	0x08003d19
 8003ca4:	08003d19 	.word	0x08003d19
 8003ca8:	08003d19 	.word	0x08003d19
 8003cac:	08003ce3 	.word	0x08003ce3
 8003cb0:	08003d19 	.word	0x08003d19
 8003cb4:	08003d19 	.word	0x08003d19
 8003cb8:	08003d19 	.word	0x08003d19
 8003cbc:	08003cf5 	.word	0x08003cf5
 8003cc0:	08003d19 	.word	0x08003d19
 8003cc4:	08003d19 	.word	0x08003d19
 8003cc8:	08003d19 	.word	0x08003d19
 8003ccc:	08003d07 	.word	0x08003d07
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68da      	ldr	r2, [r3, #12]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0202 	orr.w	r2, r2, #2
 8003cde:	60da      	str	r2, [r3, #12]
      break;
 8003ce0:	e01d      	b.n	8003d1e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68da      	ldr	r2, [r3, #12]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f042 0204 	orr.w	r2, r2, #4
 8003cf0:	60da      	str	r2, [r3, #12]
      break;
 8003cf2:	e014      	b.n	8003d1e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68da      	ldr	r2, [r3, #12]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0208 	orr.w	r2, r2, #8
 8003d02:	60da      	str	r2, [r3, #12]
      break;
 8003d04:	e00b      	b.n	8003d1e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	68da      	ldr	r2, [r3, #12]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f042 0210 	orr.w	r2, r2, #16
 8003d14:	60da      	str	r2, [r3, #12]
      break;
 8003d16:	e002      	b.n	8003d1e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d1c:	bf00      	nop
  }

  if (status == HAL_OK)
 8003d1e:	7bfb      	ldrb	r3, [r7, #15]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d15f      	bne.n	8003de4 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	6839      	ldr	r1, [r7, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fe11 	bl	8004954 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a2e      	ldr	r2, [pc, #184]	; (8003df0 <HAL_TIM_PWM_Start_IT+0x210>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d004      	beq.n	8003d46 <HAL_TIM_PWM_Start_IT+0x166>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a2c      	ldr	r2, [pc, #176]	; (8003df4 <HAL_TIM_PWM_Start_IT+0x214>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d101      	bne.n	8003d4a <HAL_TIM_PWM_Start_IT+0x16a>
 8003d46:	2301      	movs	r3, #1
 8003d48:	e000      	b.n	8003d4c <HAL_TIM_PWM_Start_IT+0x16c>
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d007      	beq.n	8003d60 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d5e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a22      	ldr	r2, [pc, #136]	; (8003df0 <HAL_TIM_PWM_Start_IT+0x210>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d022      	beq.n	8003db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d72:	d01d      	beq.n	8003db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a1f      	ldr	r2, [pc, #124]	; (8003df8 <HAL_TIM_PWM_Start_IT+0x218>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d018      	beq.n	8003db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a1e      	ldr	r2, [pc, #120]	; (8003dfc <HAL_TIM_PWM_Start_IT+0x21c>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d013      	beq.n	8003db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a1c      	ldr	r2, [pc, #112]	; (8003e00 <HAL_TIM_PWM_Start_IT+0x220>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d00e      	beq.n	8003db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a17      	ldr	r2, [pc, #92]	; (8003df4 <HAL_TIM_PWM_Start_IT+0x214>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d009      	beq.n	8003db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a18      	ldr	r2, [pc, #96]	; (8003e04 <HAL_TIM_PWM_Start_IT+0x224>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d004      	beq.n	8003db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a17      	ldr	r2, [pc, #92]	; (8003e08 <HAL_TIM_PWM_Start_IT+0x228>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d111      	bne.n	8003dd4 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f003 0307 	and.w	r3, r3, #7
 8003dba:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	2b06      	cmp	r3, #6
 8003dc0:	d010      	beq.n	8003de4 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f042 0201 	orr.w	r2, r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dd2:	e007      	b.n	8003de4 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0201 	orr.w	r2, r2, #1
 8003de2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40010000 	.word	0x40010000
 8003df4:	40010400 	.word	0x40010400
 8003df8:	40000400 	.word	0x40000400
 8003dfc:	40000800 	.word	0x40000800
 8003e00:	40000c00 	.word	0x40000c00
 8003e04:	40014000 	.word	0x40014000
 8003e08:	40001800 	.word	0x40001800

08003e0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d122      	bne.n	8003e68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	f003 0302 	and.w	r3, r3, #2
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d11b      	bne.n	8003e68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f06f 0202 	mvn.w	r2, #2
 8003e38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 fa77 	bl	8004342 <HAL_TIM_IC_CaptureCallback>
 8003e54:	e005      	b.n	8003e62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fa69 	bl	800432e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 fa7a 	bl	8004356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	2b04      	cmp	r3, #4
 8003e74:	d122      	bne.n	8003ebc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f003 0304 	and.w	r3, r3, #4
 8003e80:	2b04      	cmp	r3, #4
 8003e82:	d11b      	bne.n	8003ebc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f06f 0204 	mvn.w	r2, #4
 8003e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2202      	movs	r2, #2
 8003e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 fa4d 	bl	8004342 <HAL_TIM_IC_CaptureCallback>
 8003ea8:	e005      	b.n	8003eb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 fa3f 	bl	800432e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 fa50 	bl	8004356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b08      	cmp	r3, #8
 8003ec8:	d122      	bne.n	8003f10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f003 0308 	and.w	r3, r3, #8
 8003ed4:	2b08      	cmp	r3, #8
 8003ed6:	d11b      	bne.n	8003f10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f06f 0208 	mvn.w	r2, #8
 8003ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2204      	movs	r2, #4
 8003ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	69db      	ldr	r3, [r3, #28]
 8003eee:	f003 0303 	and.w	r3, r3, #3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 fa23 	bl	8004342 <HAL_TIM_IC_CaptureCallback>
 8003efc:	e005      	b.n	8003f0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 fa15 	bl	800432e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 fa26 	bl	8004356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	f003 0310 	and.w	r3, r3, #16
 8003f1a:	2b10      	cmp	r3, #16
 8003f1c:	d122      	bne.n	8003f64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f003 0310 	and.w	r3, r3, #16
 8003f28:	2b10      	cmp	r3, #16
 8003f2a:	d11b      	bne.n	8003f64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f06f 0210 	mvn.w	r2, #16
 8003f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2208      	movs	r2, #8
 8003f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 f9f9 	bl	8004342 <HAL_TIM_IC_CaptureCallback>
 8003f50:	e005      	b.n	8003f5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 f9eb 	bl	800432e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f000 f9fc 	bl	8004356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d10e      	bne.n	8003f90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d107      	bne.n	8003f90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f06f 0201 	mvn.w	r2, #1
 8003f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7fd fb48 	bl	8001620 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f9a:	2b80      	cmp	r3, #128	; 0x80
 8003f9c:	d10e      	bne.n	8003fbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa8:	2b80      	cmp	r3, #128	; 0x80
 8003faa:	d107      	bne.n	8003fbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 fdca 	bl	8004b50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fc6:	2b40      	cmp	r3, #64	; 0x40
 8003fc8:	d10e      	bne.n	8003fe8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd4:	2b40      	cmp	r3, #64	; 0x40
 8003fd6:	d107      	bne.n	8003fe8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f9c1 	bl	800436a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	f003 0320 	and.w	r3, r3, #32
 8003ff2:	2b20      	cmp	r3, #32
 8003ff4:	d10e      	bne.n	8004014 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	f003 0320 	and.w	r3, r3, #32
 8004000:	2b20      	cmp	r3, #32
 8004002:	d107      	bne.n	8004014 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f06f 0220 	mvn.w	r2, #32
 800400c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 fd94 	bl	8004b3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004014:	bf00      	nop
 8004016:	3708      	adds	r7, #8
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b086      	sub	sp, #24
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004028:	2300      	movs	r3, #0
 800402a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004032:	2b01      	cmp	r3, #1
 8004034:	d101      	bne.n	800403a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004036:	2302      	movs	r3, #2
 8004038:	e0ae      	b.n	8004198 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b0c      	cmp	r3, #12
 8004046:	f200 809f 	bhi.w	8004188 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800404a:	a201      	add	r2, pc, #4	; (adr r2, 8004050 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800404c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004050:	08004085 	.word	0x08004085
 8004054:	08004189 	.word	0x08004189
 8004058:	08004189 	.word	0x08004189
 800405c:	08004189 	.word	0x08004189
 8004060:	080040c5 	.word	0x080040c5
 8004064:	08004189 	.word	0x08004189
 8004068:	08004189 	.word	0x08004189
 800406c:	08004189 	.word	0x08004189
 8004070:	08004107 	.word	0x08004107
 8004074:	08004189 	.word	0x08004189
 8004078:	08004189 	.word	0x08004189
 800407c:	08004189 	.word	0x08004189
 8004080:	08004147 	.word	0x08004147
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68b9      	ldr	r1, [r7, #8]
 800408a:	4618      	mov	r0, r3
 800408c:	f000 fa18 	bl	80044c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699a      	ldr	r2, [r3, #24]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f042 0208 	orr.w	r2, r2, #8
 800409e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699a      	ldr	r2, [r3, #24]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f022 0204 	bic.w	r2, r2, #4
 80040ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6999      	ldr	r1, [r3, #24]
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	691a      	ldr	r2, [r3, #16]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	619a      	str	r2, [r3, #24]
      break;
 80040c2:	e064      	b.n	800418e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68b9      	ldr	r1, [r7, #8]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f000 fa68 	bl	80045a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	699a      	ldr	r2, [r3, #24]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	699a      	ldr	r2, [r3, #24]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	6999      	ldr	r1, [r3, #24]
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	021a      	lsls	r2, r3, #8
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	430a      	orrs	r2, r1
 8004102:	619a      	str	r2, [r3, #24]
      break;
 8004104:	e043      	b.n	800418e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68b9      	ldr	r1, [r7, #8]
 800410c:	4618      	mov	r0, r3
 800410e:	f000 fabd 	bl	800468c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	69da      	ldr	r2, [r3, #28]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f042 0208 	orr.w	r2, r2, #8
 8004120:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	69da      	ldr	r2, [r3, #28]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f022 0204 	bic.w	r2, r2, #4
 8004130:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	69d9      	ldr	r1, [r3, #28]
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	691a      	ldr	r2, [r3, #16]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	61da      	str	r2, [r3, #28]
      break;
 8004144:	e023      	b.n	800418e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68b9      	ldr	r1, [r7, #8]
 800414c:	4618      	mov	r0, r3
 800414e:	f000 fb11 	bl	8004774 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	69da      	ldr	r2, [r3, #28]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004160:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	69da      	ldr	r2, [r3, #28]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004170:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	69d9      	ldr	r1, [r3, #28]
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	021a      	lsls	r2, r3, #8
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	61da      	str	r2, [r3, #28]
      break;
 8004186:	e002      	b.n	800418e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	75fb      	strb	r3, [r7, #23]
      break;
 800418c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004196:	7dfb      	ldrb	r3, [r7, #23]
}
 8004198:	4618      	mov	r0, r3
 800419a:	3718      	adds	r7, #24
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041aa:	2300      	movs	r3, #0
 80041ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <HAL_TIM_ConfigClockSource+0x1c>
 80041b8:	2302      	movs	r3, #2
 80041ba:	e0b4      	b.n	8004326 <HAL_TIM_ConfigClockSource+0x186>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2202      	movs	r2, #2
 80041c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80041da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041f4:	d03e      	beq.n	8004274 <HAL_TIM_ConfigClockSource+0xd4>
 80041f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041fa:	f200 8087 	bhi.w	800430c <HAL_TIM_ConfigClockSource+0x16c>
 80041fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004202:	f000 8086 	beq.w	8004312 <HAL_TIM_ConfigClockSource+0x172>
 8004206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800420a:	d87f      	bhi.n	800430c <HAL_TIM_ConfigClockSource+0x16c>
 800420c:	2b70      	cmp	r3, #112	; 0x70
 800420e:	d01a      	beq.n	8004246 <HAL_TIM_ConfigClockSource+0xa6>
 8004210:	2b70      	cmp	r3, #112	; 0x70
 8004212:	d87b      	bhi.n	800430c <HAL_TIM_ConfigClockSource+0x16c>
 8004214:	2b60      	cmp	r3, #96	; 0x60
 8004216:	d050      	beq.n	80042ba <HAL_TIM_ConfigClockSource+0x11a>
 8004218:	2b60      	cmp	r3, #96	; 0x60
 800421a:	d877      	bhi.n	800430c <HAL_TIM_ConfigClockSource+0x16c>
 800421c:	2b50      	cmp	r3, #80	; 0x50
 800421e:	d03c      	beq.n	800429a <HAL_TIM_ConfigClockSource+0xfa>
 8004220:	2b50      	cmp	r3, #80	; 0x50
 8004222:	d873      	bhi.n	800430c <HAL_TIM_ConfigClockSource+0x16c>
 8004224:	2b40      	cmp	r3, #64	; 0x40
 8004226:	d058      	beq.n	80042da <HAL_TIM_ConfigClockSource+0x13a>
 8004228:	2b40      	cmp	r3, #64	; 0x40
 800422a:	d86f      	bhi.n	800430c <HAL_TIM_ConfigClockSource+0x16c>
 800422c:	2b30      	cmp	r3, #48	; 0x30
 800422e:	d064      	beq.n	80042fa <HAL_TIM_ConfigClockSource+0x15a>
 8004230:	2b30      	cmp	r3, #48	; 0x30
 8004232:	d86b      	bhi.n	800430c <HAL_TIM_ConfigClockSource+0x16c>
 8004234:	2b20      	cmp	r3, #32
 8004236:	d060      	beq.n	80042fa <HAL_TIM_ConfigClockSource+0x15a>
 8004238:	2b20      	cmp	r3, #32
 800423a:	d867      	bhi.n	800430c <HAL_TIM_ConfigClockSource+0x16c>
 800423c:	2b00      	cmp	r3, #0
 800423e:	d05c      	beq.n	80042fa <HAL_TIM_ConfigClockSource+0x15a>
 8004240:	2b10      	cmp	r3, #16
 8004242:	d05a      	beq.n	80042fa <HAL_TIM_ConfigClockSource+0x15a>
 8004244:	e062      	b.n	800430c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6818      	ldr	r0, [r3, #0]
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	6899      	ldr	r1, [r3, #8]
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	f000 fb5d 	bl	8004914 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004268:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68ba      	ldr	r2, [r7, #8]
 8004270:	609a      	str	r2, [r3, #8]
      break;
 8004272:	e04f      	b.n	8004314 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6818      	ldr	r0, [r3, #0]
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	6899      	ldr	r1, [r3, #8]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	f000 fb46 	bl	8004914 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	689a      	ldr	r2, [r3, #8]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004296:	609a      	str	r2, [r3, #8]
      break;
 8004298:	e03c      	b.n	8004314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6818      	ldr	r0, [r3, #0]
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	6859      	ldr	r1, [r3, #4]
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	461a      	mov	r2, r3
 80042a8:	f000 faba 	bl	8004820 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2150      	movs	r1, #80	; 0x50
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 fb13 	bl	80048de <TIM_ITRx_SetConfig>
      break;
 80042b8:	e02c      	b.n	8004314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6818      	ldr	r0, [r3, #0]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	6859      	ldr	r1, [r3, #4]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	461a      	mov	r2, r3
 80042c8:	f000 fad9 	bl	800487e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2160      	movs	r1, #96	; 0x60
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 fb03 	bl	80048de <TIM_ITRx_SetConfig>
      break;
 80042d8:	e01c      	b.n	8004314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6818      	ldr	r0, [r3, #0]
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	6859      	ldr	r1, [r3, #4]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	461a      	mov	r2, r3
 80042e8:	f000 fa9a 	bl	8004820 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2140      	movs	r1, #64	; 0x40
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 faf3 	bl	80048de <TIM_ITRx_SetConfig>
      break;
 80042f8:	e00c      	b.n	8004314 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4619      	mov	r1, r3
 8004304:	4610      	mov	r0, r2
 8004306:	f000 faea 	bl	80048de <TIM_ITRx_SetConfig>
      break;
 800430a:	e003      	b.n	8004314 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	73fb      	strb	r3, [r7, #15]
      break;
 8004310:	e000      	b.n	8004314 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004312:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004324:	7bfb      	ldrb	r3, [r7, #15]
}
 8004326:	4618      	mov	r0, r3
 8004328:	3710      	adds	r7, #16
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800432e:	b480      	push	{r7}
 8004330:	b083      	sub	sp, #12
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004336:	bf00      	nop
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004342:	b480      	push	{r7}
 8004344:	b083      	sub	sp, #12
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800434a:	bf00      	nop
 800434c:	370c      	adds	r7, #12
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr

08004356 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004356:	b480      	push	{r7}
 8004358:	b083      	sub	sp, #12
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr

0800436a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800436a:	b480      	push	{r7}
 800436c:	b083      	sub	sp, #12
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004372:	bf00      	nop
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
	...

08004380 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a40      	ldr	r2, [pc, #256]	; (8004494 <TIM_Base_SetConfig+0x114>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d013      	beq.n	80043c0 <TIM_Base_SetConfig+0x40>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800439e:	d00f      	beq.n	80043c0 <TIM_Base_SetConfig+0x40>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a3d      	ldr	r2, [pc, #244]	; (8004498 <TIM_Base_SetConfig+0x118>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d00b      	beq.n	80043c0 <TIM_Base_SetConfig+0x40>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4a3c      	ldr	r2, [pc, #240]	; (800449c <TIM_Base_SetConfig+0x11c>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d007      	beq.n	80043c0 <TIM_Base_SetConfig+0x40>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a3b      	ldr	r2, [pc, #236]	; (80044a0 <TIM_Base_SetConfig+0x120>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d003      	beq.n	80043c0 <TIM_Base_SetConfig+0x40>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4a3a      	ldr	r2, [pc, #232]	; (80044a4 <TIM_Base_SetConfig+0x124>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d108      	bne.n	80043d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	68fa      	ldr	r2, [r7, #12]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a2f      	ldr	r2, [pc, #188]	; (8004494 <TIM_Base_SetConfig+0x114>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d02b      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043e0:	d027      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a2c      	ldr	r2, [pc, #176]	; (8004498 <TIM_Base_SetConfig+0x118>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d023      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a2b      	ldr	r2, [pc, #172]	; (800449c <TIM_Base_SetConfig+0x11c>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d01f      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a2a      	ldr	r2, [pc, #168]	; (80044a0 <TIM_Base_SetConfig+0x120>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d01b      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a29      	ldr	r2, [pc, #164]	; (80044a4 <TIM_Base_SetConfig+0x124>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d017      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a28      	ldr	r2, [pc, #160]	; (80044a8 <TIM_Base_SetConfig+0x128>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d013      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a27      	ldr	r2, [pc, #156]	; (80044ac <TIM_Base_SetConfig+0x12c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d00f      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a26      	ldr	r2, [pc, #152]	; (80044b0 <TIM_Base_SetConfig+0x130>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d00b      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a25      	ldr	r2, [pc, #148]	; (80044b4 <TIM_Base_SetConfig+0x134>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d007      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a24      	ldr	r2, [pc, #144]	; (80044b8 <TIM_Base_SetConfig+0x138>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d003      	beq.n	8004432 <TIM_Base_SetConfig+0xb2>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a23      	ldr	r2, [pc, #140]	; (80044bc <TIM_Base_SetConfig+0x13c>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d108      	bne.n	8004444 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	4313      	orrs	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	4313      	orrs	r3, r2
 8004450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68fa      	ldr	r2, [r7, #12]
 8004456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a0a      	ldr	r2, [pc, #40]	; (8004494 <TIM_Base_SetConfig+0x114>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d003      	beq.n	8004478 <TIM_Base_SetConfig+0xf8>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a0c      	ldr	r2, [pc, #48]	; (80044a4 <TIM_Base_SetConfig+0x124>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d103      	bne.n	8004480 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	691a      	ldr	r2, [r3, #16]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	615a      	str	r2, [r3, #20]
}
 8004486:	bf00      	nop
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	40010000 	.word	0x40010000
 8004498:	40000400 	.word	0x40000400
 800449c:	40000800 	.word	0x40000800
 80044a0:	40000c00 	.word	0x40000c00
 80044a4:	40010400 	.word	0x40010400
 80044a8:	40014000 	.word	0x40014000
 80044ac:	40014400 	.word	0x40014400
 80044b0:	40014800 	.word	0x40014800
 80044b4:	40001800 	.word	0x40001800
 80044b8:	40001c00 	.word	0x40001c00
 80044bc:	40002000 	.word	0x40002000

080044c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	f023 0201 	bic.w	r2, r3, #1
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f023 0303 	bic.w	r3, r3, #3
 80044f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68fa      	ldr	r2, [r7, #12]
 80044fe:	4313      	orrs	r3, r2
 8004500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	f023 0302 	bic.w	r3, r3, #2
 8004508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	697a      	ldr	r2, [r7, #20]
 8004510:	4313      	orrs	r3, r2
 8004512:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a20      	ldr	r2, [pc, #128]	; (8004598 <TIM_OC1_SetConfig+0xd8>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d003      	beq.n	8004524 <TIM_OC1_SetConfig+0x64>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a1f      	ldr	r2, [pc, #124]	; (800459c <TIM_OC1_SetConfig+0xdc>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d10c      	bne.n	800453e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	f023 0308 	bic.w	r3, r3, #8
 800452a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	4313      	orrs	r3, r2
 8004534:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f023 0304 	bic.w	r3, r3, #4
 800453c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a15      	ldr	r2, [pc, #84]	; (8004598 <TIM_OC1_SetConfig+0xd8>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d003      	beq.n	800454e <TIM_OC1_SetConfig+0x8e>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a14      	ldr	r2, [pc, #80]	; (800459c <TIM_OC1_SetConfig+0xdc>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d111      	bne.n	8004572 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800455c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	693a      	ldr	r2, [r7, #16]
 8004564:	4313      	orrs	r3, r2
 8004566:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4313      	orrs	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685a      	ldr	r2, [r3, #4]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	621a      	str	r2, [r3, #32]
}
 800458c:	bf00      	nop
 800458e:	371c      	adds	r7, #28
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr
 8004598:	40010000 	.word	0x40010000
 800459c:	40010400 	.word	0x40010400

080045a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b087      	sub	sp, #28
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	f023 0210 	bic.w	r2, r3, #16
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	021b      	lsls	r3, r3, #8
 80045de:	68fa      	ldr	r2, [r7, #12]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f023 0320 	bic.w	r3, r3, #32
 80045ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	011b      	lsls	r3, r3, #4
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a22      	ldr	r2, [pc, #136]	; (8004684 <TIM_OC2_SetConfig+0xe4>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d003      	beq.n	8004608 <TIM_OC2_SetConfig+0x68>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4a21      	ldr	r2, [pc, #132]	; (8004688 <TIM_OC2_SetConfig+0xe8>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d10d      	bne.n	8004624 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800460e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	011b      	lsls	r3, r3, #4
 8004616:	697a      	ldr	r2, [r7, #20]
 8004618:	4313      	orrs	r3, r2
 800461a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004622:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a17      	ldr	r2, [pc, #92]	; (8004684 <TIM_OC2_SetConfig+0xe4>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d003      	beq.n	8004634 <TIM_OC2_SetConfig+0x94>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a16      	ldr	r2, [pc, #88]	; (8004688 <TIM_OC2_SetConfig+0xe8>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d113      	bne.n	800465c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800463a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004642:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	695b      	ldr	r3, [r3, #20]
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	4313      	orrs	r3, r2
 800464e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	699b      	ldr	r3, [r3, #24]
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	4313      	orrs	r3, r2
 800465a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685a      	ldr	r2, [r3, #4]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	621a      	str	r2, [r3, #32]
}
 8004676:	bf00      	nop
 8004678:	371c      	adds	r7, #28
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	40010000 	.word	0x40010000
 8004688:	40010400 	.word	0x40010400

0800468c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800468c:	b480      	push	{r7}
 800468e:	b087      	sub	sp, #28
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f023 0303 	bic.w	r3, r3, #3
 80046c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68fa      	ldr	r2, [r7, #12]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	021b      	lsls	r3, r3, #8
 80046dc:	697a      	ldr	r2, [r7, #20]
 80046de:	4313      	orrs	r3, r2
 80046e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a21      	ldr	r2, [pc, #132]	; (800476c <TIM_OC3_SetConfig+0xe0>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d003      	beq.n	80046f2 <TIM_OC3_SetConfig+0x66>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a20      	ldr	r2, [pc, #128]	; (8004770 <TIM_OC3_SetConfig+0xe4>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d10d      	bne.n	800470e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	021b      	lsls	r3, r3, #8
 8004700:	697a      	ldr	r2, [r7, #20]
 8004702:	4313      	orrs	r3, r2
 8004704:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800470c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a16      	ldr	r2, [pc, #88]	; (800476c <TIM_OC3_SetConfig+0xe0>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d003      	beq.n	800471e <TIM_OC3_SetConfig+0x92>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a15      	ldr	r2, [pc, #84]	; (8004770 <TIM_OC3_SetConfig+0xe4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d113      	bne.n	8004746 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800472c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	011b      	lsls	r3, r3, #4
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	4313      	orrs	r3, r2
 8004738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4313      	orrs	r3, r2
 8004744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	621a      	str	r2, [r3, #32]
}
 8004760:	bf00      	nop
 8004762:	371c      	adds	r7, #28
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	40010000 	.word	0x40010000
 8004770:	40010400 	.word	0x40010400

08004774 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004774:	b480      	push	{r7}
 8004776:	b087      	sub	sp, #28
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	69db      	ldr	r3, [r3, #28]
 800479a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	021b      	lsls	r3, r3, #8
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	031b      	lsls	r3, r3, #12
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a12      	ldr	r2, [pc, #72]	; (8004818 <TIM_OC4_SetConfig+0xa4>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d003      	beq.n	80047dc <TIM_OC4_SetConfig+0x68>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a11      	ldr	r2, [pc, #68]	; (800481c <TIM_OC4_SetConfig+0xa8>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d109      	bne.n	80047f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	019b      	lsls	r3, r3, #6
 80047ea:	697a      	ldr	r2, [r7, #20]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	685a      	ldr	r2, [r3, #4]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	621a      	str	r2, [r3, #32]
}
 800480a:	bf00      	nop
 800480c:	371c      	adds	r7, #28
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop
 8004818:	40010000 	.word	0x40010000
 800481c:	40010400 	.word	0x40010400

08004820 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004820:	b480      	push	{r7}
 8004822:	b087      	sub	sp, #28
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	f023 0201 	bic.w	r2, r3, #1
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800484a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	011b      	lsls	r3, r3, #4
 8004850:	693a      	ldr	r2, [r7, #16]
 8004852:	4313      	orrs	r3, r2
 8004854:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f023 030a 	bic.w	r3, r3, #10
 800485c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	4313      	orrs	r3, r2
 8004864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	621a      	str	r2, [r3, #32]
}
 8004872:	bf00      	nop
 8004874:	371c      	adds	r7, #28
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr

0800487e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800487e:	b480      	push	{r7}
 8004880:	b087      	sub	sp, #28
 8004882:	af00      	add	r7, sp, #0
 8004884:	60f8      	str	r0, [r7, #12]
 8004886:	60b9      	str	r1, [r7, #8]
 8004888:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	f023 0210 	bic.w	r2, r3, #16
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6a1b      	ldr	r3, [r3, #32]
 80048a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	031b      	lsls	r3, r3, #12
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	697a      	ldr	r2, [r7, #20]
 80048ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	693a      	ldr	r2, [r7, #16]
 80048d0:	621a      	str	r2, [r3, #32]
}
 80048d2:	bf00      	nop
 80048d4:	371c      	adds	r7, #28
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048de:	b480      	push	{r7}
 80048e0:	b085      	sub	sp, #20
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
 80048e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048f6:	683a      	ldr	r2, [r7, #0]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	f043 0307 	orr.w	r3, r3, #7
 8004900:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	609a      	str	r2, [r3, #8]
}
 8004908:	bf00      	nop
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
 8004920:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800492e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	021a      	lsls	r2, r3, #8
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	431a      	orrs	r2, r3
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	4313      	orrs	r3, r2
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	4313      	orrs	r3, r2
 8004940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	609a      	str	r2, [r3, #8]
}
 8004948:	bf00      	nop
 800494a:	371c      	adds	r7, #28
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004954:	b480      	push	{r7}
 8004956:	b087      	sub	sp, #28
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f003 031f 	and.w	r3, r3, #31
 8004966:	2201      	movs	r2, #1
 8004968:	fa02 f303 	lsl.w	r3, r2, r3
 800496c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6a1a      	ldr	r2, [r3, #32]
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	43db      	mvns	r3, r3
 8004976:	401a      	ands	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6a1a      	ldr	r2, [r3, #32]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	f003 031f 	and.w	r3, r3, #31
 8004986:	6879      	ldr	r1, [r7, #4]
 8004988:	fa01 f303 	lsl.w	r3, r1, r3
 800498c:	431a      	orrs	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	621a      	str	r2, [r3, #32]
}
 8004992:	bf00      	nop
 8004994:	371c      	adds	r7, #28
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
	...

080049a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d101      	bne.n	80049b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049b4:	2302      	movs	r3, #2
 80049b6:	e05a      	b.n	8004a6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2202      	movs	r2, #2
 80049c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a21      	ldr	r2, [pc, #132]	; (8004a7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d022      	beq.n	8004a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a04:	d01d      	beq.n	8004a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a1d      	ldr	r2, [pc, #116]	; (8004a80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d018      	beq.n	8004a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a1b      	ldr	r2, [pc, #108]	; (8004a84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d013      	beq.n	8004a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a1a      	ldr	r2, [pc, #104]	; (8004a88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d00e      	beq.n	8004a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a18      	ldr	r2, [pc, #96]	; (8004a8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d009      	beq.n	8004a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a17      	ldr	r2, [pc, #92]	; (8004a90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d004      	beq.n	8004a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a15      	ldr	r2, [pc, #84]	; (8004a94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d10c      	bne.n	8004a5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	68ba      	ldr	r2, [r7, #8]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	40010000 	.word	0x40010000
 8004a80:	40000400 	.word	0x40000400
 8004a84:	40000800 	.word	0x40000800
 8004a88:	40000c00 	.word	0x40000c00
 8004a8c:	40010400 	.word	0x40010400
 8004a90:	40014000 	.word	0x40014000
 8004a94:	40001800 	.word	0x40001800

08004a98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d101      	bne.n	8004ab4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	e03d      	b.n	8004b30 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3714      	adds	r7, #20
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e03f      	b.n	8004bf6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d106      	bne.n	8004b90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f7fc ffe0 	bl	8001b50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2224      	movs	r2, #36	; 0x24
 8004b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68da      	ldr	r2, [r3, #12]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ba6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 fddf 	bl	800576c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	695a      	ldr	r2, [r3, #20]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004bcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68da      	ldr	r2, [r3, #12]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2220      	movs	r2, #32
 8004bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b08a      	sub	sp, #40	; 0x28
 8004c02:	af02      	add	r7, sp, #8
 8004c04:	60f8      	str	r0, [r7, #12]
 8004c06:	60b9      	str	r1, [r7, #8]
 8004c08:	603b      	str	r3, [r7, #0]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b20      	cmp	r3, #32
 8004c1c:	d17c      	bne.n	8004d18 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d002      	beq.n	8004c2a <HAL_UART_Transmit+0x2c>
 8004c24:	88fb      	ldrh	r3, [r7, #6]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e075      	b.n	8004d1a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d101      	bne.n	8004c3c <HAL_UART_Transmit+0x3e>
 8004c38:	2302      	movs	r3, #2
 8004c3a:	e06e      	b.n	8004d1a <HAL_UART_Transmit+0x11c>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2221      	movs	r2, #33	; 0x21
 8004c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c52:	f7fd faa7 	bl	80021a4 <HAL_GetTick>
 8004c56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	88fa      	ldrh	r2, [r7, #6]
 8004c5c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	88fa      	ldrh	r2, [r7, #6]
 8004c62:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c6c:	d108      	bne.n	8004c80 <HAL_UART_Transmit+0x82>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d104      	bne.n	8004c80 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004c76:	2300      	movs	r3, #0
 8004c78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	61bb      	str	r3, [r7, #24]
 8004c7e:	e003      	b.n	8004c88 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c84:	2300      	movs	r3, #0
 8004c86:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004c90:	e02a      	b.n	8004ce8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	9300      	str	r3, [sp, #0]
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2180      	movs	r1, #128	; 0x80
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 fb1f 	bl	80052e0 <UART_WaitOnFlagUntilTimeout>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d001      	beq.n	8004cac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e036      	b.n	8004d1a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d10b      	bne.n	8004cca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	881b      	ldrh	r3, [r3, #0]
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	3302      	adds	r3, #2
 8004cc6:	61bb      	str	r3, [r7, #24]
 8004cc8:	e007      	b.n	8004cda <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	781a      	ldrb	r2, [r3, #0]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1cf      	bne.n	8004c92 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	9300      	str	r3, [sp, #0]
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	2140      	movs	r1, #64	; 0x40
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f000 faef 	bl	80052e0 <UART_WaitOnFlagUntilTimeout>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e006      	b.n	8004d1a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004d14:	2300      	movs	r3, #0
 8004d16:	e000      	b.n	8004d1a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004d18:	2302      	movs	r3, #2
  }
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3720      	adds	r7, #32
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}

08004d22 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	b084      	sub	sp, #16
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	60f8      	str	r0, [r7, #12]
 8004d2a:	60b9      	str	r1, [r7, #8]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	2b20      	cmp	r3, #32
 8004d3a:	d11d      	bne.n	8004d78 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d002      	beq.n	8004d48 <HAL_UART_Receive_IT+0x26>
 8004d42:	88fb      	ldrh	r3, [r7, #6]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d101      	bne.n	8004d4c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e016      	b.n	8004d7a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d101      	bne.n	8004d5a <HAL_UART_Receive_IT+0x38>
 8004d56:	2302      	movs	r3, #2
 8004d58:	e00f      	b.n	8004d7a <HAL_UART_Receive_IT+0x58>
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004d68:	88fb      	ldrh	r3, [r7, #6]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	68b9      	ldr	r1, [r7, #8]
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f000 fb24 	bl	80053bc <UART_Start_Receive_IT>
 8004d74:	4603      	mov	r3, r0
 8004d76:	e000      	b.n	8004d7a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004d78:	2302      	movs	r3, #2
  }
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
	...

08004d84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b0ba      	sub	sp, #232	; 0xe8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004daa:	2300      	movs	r3, #0
 8004dac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004db0:	2300      	movs	r3, #0
 8004db2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dba:	f003 030f 	and.w	r3, r3, #15
 8004dbe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004dc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10f      	bne.n	8004dea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dce:	f003 0320 	and.w	r3, r3, #32
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d009      	beq.n	8004dea <HAL_UART_IRQHandler+0x66>
 8004dd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dda:	f003 0320 	and.w	r3, r3, #32
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d003      	beq.n	8004dea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 fc07 	bl	80055f6 <UART_Receive_IT>
      return;
 8004de8:	e256      	b.n	8005298 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004dea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f000 80de 	beq.w	8004fb0 <HAL_UART_IRQHandler+0x22c>
 8004df4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004df8:	f003 0301 	and.w	r3, r3, #1
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d106      	bne.n	8004e0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e04:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	f000 80d1 	beq.w	8004fb0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00b      	beq.n	8004e32 <HAL_UART_IRQHandler+0xae>
 8004e1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d005      	beq.n	8004e32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2a:	f043 0201 	orr.w	r2, r3, #1
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00b      	beq.n	8004e56 <HAL_UART_IRQHandler+0xd2>
 8004e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d005      	beq.n	8004e56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	f043 0202 	orr.w	r2, r3, #2
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00b      	beq.n	8004e7a <HAL_UART_IRQHandler+0xf6>
 8004e62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d005      	beq.n	8004e7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e72:	f043 0204 	orr.w	r2, r3, #4
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d011      	beq.n	8004eaa <HAL_UART_IRQHandler+0x126>
 8004e86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e8a:	f003 0320 	and.w	r3, r3, #32
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d105      	bne.n	8004e9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d005      	beq.n	8004eaa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	f043 0208 	orr.w	r2, r3, #8
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f000 81ed 	beq.w	800528e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eb8:	f003 0320 	and.w	r3, r3, #32
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d008      	beq.n	8004ed2 <HAL_UART_IRQHandler+0x14e>
 8004ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ec4:	f003 0320 	and.w	r3, r3, #32
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d002      	beq.n	8004ed2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f000 fb92 	bl	80055f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	695b      	ldr	r3, [r3, #20]
 8004ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004edc:	2b40      	cmp	r3, #64	; 0x40
 8004ede:	bf0c      	ite	eq
 8004ee0:	2301      	moveq	r3, #1
 8004ee2:	2300      	movne	r3, #0
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eee:	f003 0308 	and.w	r3, r3, #8
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d103      	bne.n	8004efe <HAL_UART_IRQHandler+0x17a>
 8004ef6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d04f      	beq.n	8004f9e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 fa9a 	bl	8005438 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f0e:	2b40      	cmp	r3, #64	; 0x40
 8004f10:	d141      	bne.n	8004f96 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	3314      	adds	r3, #20
 8004f18:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f20:	e853 3f00 	ldrex	r3, [r3]
 8004f24:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004f28:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004f2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	3314      	adds	r3, #20
 8004f3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004f3e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004f42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004f4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004f4e:	e841 2300 	strex	r3, r2, [r1]
 8004f52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004f56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1d9      	bne.n	8004f12 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d013      	beq.n	8004f8e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f6a:	4a7d      	ldr	r2, [pc, #500]	; (8005160 <HAL_UART_IRQHandler+0x3dc>)
 8004f6c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7fd fac7 	bl	8002506 <HAL_DMA_Abort_IT>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d016      	beq.n	8004fac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f88:	4610      	mov	r0, r2
 8004f8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f8c:	e00e      	b.n	8004fac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 f990 	bl	80052b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f94:	e00a      	b.n	8004fac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f98c 	bl	80052b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f9c:	e006      	b.n	8004fac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 f988 	bl	80052b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004faa:	e170      	b.n	800528e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fac:	bf00      	nop
    return;
 8004fae:	e16e      	b.n	800528e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	f040 814a 	bne.w	800524e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fbe:	f003 0310 	and.w	r3, r3, #16
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	f000 8143 	beq.w	800524e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fcc:	f003 0310 	and.w	r3, r3, #16
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	f000 813c 	beq.w	800524e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	60bb      	str	r3, [r7, #8]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	60bb      	str	r3, [r7, #8]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	60bb      	str	r3, [r7, #8]
 8004fea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ff6:	2b40      	cmp	r3, #64	; 0x40
 8004ff8:	f040 80b4 	bne.w	8005164 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005008:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800500c:	2b00      	cmp	r3, #0
 800500e:	f000 8140 	beq.w	8005292 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005016:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800501a:	429a      	cmp	r2, r3
 800501c:	f080 8139 	bcs.w	8005292 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005026:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502c:	69db      	ldr	r3, [r3, #28]
 800502e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005032:	f000 8088 	beq.w	8005146 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	330c      	adds	r3, #12
 800503c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005040:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005044:	e853 3f00 	ldrex	r3, [r3]
 8005048:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800504c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005054:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	330c      	adds	r3, #12
 800505e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005062:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005066:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800506a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800506e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005072:	e841 2300 	strex	r3, r2, [r1]
 8005076:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800507a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1d9      	bne.n	8005036 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	3314      	adds	r3, #20
 8005088:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800508c:	e853 3f00 	ldrex	r3, [r3]
 8005090:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005092:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005094:	f023 0301 	bic.w	r3, r3, #1
 8005098:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	3314      	adds	r3, #20
 80050a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80050a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80050aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80050ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80050b2:	e841 2300 	strex	r3, r2, [r1]
 80050b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80050b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1e1      	bne.n	8005082 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	3314      	adds	r3, #20
 80050c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050c8:	e853 3f00 	ldrex	r3, [r3]
 80050cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80050ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	3314      	adds	r3, #20
 80050de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80050e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80050e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80050e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80050ea:	e841 2300 	strex	r3, r2, [r1]
 80050ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80050f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1e3      	bne.n	80050be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2220      	movs	r2, #32
 80050fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	330c      	adds	r3, #12
 800510a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800510e:	e853 3f00 	ldrex	r3, [r3]
 8005112:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005114:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005116:	f023 0310 	bic.w	r3, r3, #16
 800511a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	330c      	adds	r3, #12
 8005124:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005128:	65ba      	str	r2, [r7, #88]	; 0x58
 800512a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800512e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005130:	e841 2300 	strex	r3, r2, [r1]
 8005134:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005136:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1e3      	bne.n	8005104 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005140:	4618      	mov	r0, r3
 8005142:	f7fd f970 	bl	8002426 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800514e:	b29b      	uxth	r3, r3
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	b29b      	uxth	r3, r3
 8005154:	4619      	mov	r1, r3
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f8b6 	bl	80052c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800515c:	e099      	b.n	8005292 <HAL_UART_IRQHandler+0x50e>
 800515e:	bf00      	nop
 8005160:	080054ff 	.word	0x080054ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800516c:	b29b      	uxth	r3, r3
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005178:	b29b      	uxth	r3, r3
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 808b 	beq.w	8005296 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005180:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 8086 	beq.w	8005296 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	330c      	adds	r3, #12
 8005190:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005194:	e853 3f00 	ldrex	r3, [r3]
 8005198:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800519a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800519c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	330c      	adds	r3, #12
 80051aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80051ae:	647a      	str	r2, [r7, #68]	; 0x44
 80051b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80051b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80051b6:	e841 2300 	strex	r3, r2, [r1]
 80051ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80051bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1e3      	bne.n	800518a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	3314      	adds	r3, #20
 80051c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051cc:	e853 3f00 	ldrex	r3, [r3]
 80051d0:	623b      	str	r3, [r7, #32]
   return(result);
 80051d2:	6a3b      	ldr	r3, [r7, #32]
 80051d4:	f023 0301 	bic.w	r3, r3, #1
 80051d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	3314      	adds	r3, #20
 80051e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80051e6:	633a      	str	r2, [r7, #48]	; 0x30
 80051e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80051ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051ee:	e841 2300 	strex	r3, r2, [r1]
 80051f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80051f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1e3      	bne.n	80051c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2220      	movs	r2, #32
 80051fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	330c      	adds	r3, #12
 800520e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	e853 3f00 	ldrex	r3, [r3]
 8005216:	60fb      	str	r3, [r7, #12]
   return(result);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f023 0310 	bic.w	r3, r3, #16
 800521e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	330c      	adds	r3, #12
 8005228:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800522c:	61fa      	str	r2, [r7, #28]
 800522e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005230:	69b9      	ldr	r1, [r7, #24]
 8005232:	69fa      	ldr	r2, [r7, #28]
 8005234:	e841 2300 	strex	r3, r2, [r1]
 8005238:	617b      	str	r3, [r7, #20]
   return(result);
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1e3      	bne.n	8005208 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005240:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005244:	4619      	mov	r1, r3
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f000 f83e 	bl	80052c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800524c:	e023      	b.n	8005296 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800524e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005256:	2b00      	cmp	r3, #0
 8005258:	d009      	beq.n	800526e <HAL_UART_IRQHandler+0x4ea>
 800525a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800525e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005262:	2b00      	cmp	r3, #0
 8005264:	d003      	beq.n	800526e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f95d 	bl	8005526 <UART_Transmit_IT>
    return;
 800526c:	e014      	b.n	8005298 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800526e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00e      	beq.n	8005298 <HAL_UART_IRQHandler+0x514>
 800527a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800527e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005282:	2b00      	cmp	r3, #0
 8005284:	d008      	beq.n	8005298 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f99d 	bl	80055c6 <UART_EndTransmit_IT>
    return;
 800528c:	e004      	b.n	8005298 <HAL_UART_IRQHandler+0x514>
    return;
 800528e:	bf00      	nop
 8005290:	e002      	b.n	8005298 <HAL_UART_IRQHandler+0x514>
      return;
 8005292:	bf00      	nop
 8005294:	e000      	b.n	8005298 <HAL_UART_IRQHandler+0x514>
      return;
 8005296:	bf00      	nop
  }
}
 8005298:	37e8      	adds	r7, #232	; 0xe8
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop

080052a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	460b      	mov	r3, r1
 80052d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052d4:	bf00      	nop
 80052d6:	370c      	adds	r7, #12
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr

080052e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b090      	sub	sp, #64	; 0x40
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	603b      	str	r3, [r7, #0]
 80052ec:	4613      	mov	r3, r2
 80052ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052f0:	e050      	b.n	8005394 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f8:	d04c      	beq.n	8005394 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80052fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d007      	beq.n	8005310 <UART_WaitOnFlagUntilTimeout+0x30>
 8005300:	f7fc ff50 	bl	80021a4 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800530c:	429a      	cmp	r2, r3
 800530e:	d241      	bcs.n	8005394 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	330c      	adds	r3, #12
 8005316:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800531a:	e853 3f00 	ldrex	r3, [r3]
 800531e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005322:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005326:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	330c      	adds	r3, #12
 800532e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005330:	637a      	str	r2, [r7, #52]	; 0x34
 8005332:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005334:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005336:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005338:	e841 2300 	strex	r3, r2, [r1]
 800533c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800533e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005340:	2b00      	cmp	r3, #0
 8005342:	d1e5      	bne.n	8005310 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	3314      	adds	r3, #20
 800534a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	e853 3f00 	ldrex	r3, [r3]
 8005352:	613b      	str	r3, [r7, #16]
   return(result);
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	f023 0301 	bic.w	r3, r3, #1
 800535a:	63bb      	str	r3, [r7, #56]	; 0x38
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3314      	adds	r3, #20
 8005362:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005364:	623a      	str	r2, [r7, #32]
 8005366:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005368:	69f9      	ldr	r1, [r7, #28]
 800536a:	6a3a      	ldr	r2, [r7, #32]
 800536c:	e841 2300 	strex	r3, r2, [r1]
 8005370:	61bb      	str	r3, [r7, #24]
   return(result);
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1e5      	bne.n	8005344 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2220      	movs	r2, #32
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2220      	movs	r2, #32
 8005384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	e00f      	b.n	80053b4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	4013      	ands	r3, r2
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	bf0c      	ite	eq
 80053a4:	2301      	moveq	r3, #1
 80053a6:	2300      	movne	r3, #0
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	461a      	mov	r2, r3
 80053ac:	79fb      	ldrb	r3, [r7, #7]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d09f      	beq.n	80052f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3740      	adds	r7, #64	; 0x40
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	4613      	mov	r3, r2
 80053c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	88fa      	ldrh	r2, [r7, #6]
 80053d4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	88fa      	ldrh	r2, [r7, #6]
 80053da:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2222      	movs	r2, #34	; 0x22
 80053e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d007      	beq.n	800540a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68da      	ldr	r2, [r3, #12]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005408:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	695a      	ldr	r2, [r3, #20]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f042 0201 	orr.w	r2, r2, #1
 8005418:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68da      	ldr	r2, [r3, #12]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f042 0220 	orr.w	r2, r2, #32
 8005428:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005438:	b480      	push	{r7}
 800543a:	b095      	sub	sp, #84	; 0x54
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	330c      	adds	r3, #12
 8005446:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800544a:	e853 3f00 	ldrex	r3, [r3]
 800544e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005452:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005456:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	330c      	adds	r3, #12
 800545e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005460:	643a      	str	r2, [r7, #64]	; 0x40
 8005462:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005464:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005466:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005468:	e841 2300 	strex	r3, r2, [r1]
 800546c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800546e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1e5      	bne.n	8005440 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3314      	adds	r3, #20
 800547a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547c:	6a3b      	ldr	r3, [r7, #32]
 800547e:	e853 3f00 	ldrex	r3, [r3]
 8005482:	61fb      	str	r3, [r7, #28]
   return(result);
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	f023 0301 	bic.w	r3, r3, #1
 800548a:	64bb      	str	r3, [r7, #72]	; 0x48
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3314      	adds	r3, #20
 8005492:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005494:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005496:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005498:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800549a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800549c:	e841 2300 	strex	r3, r2, [r1]
 80054a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1e5      	bne.n	8005474 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d119      	bne.n	80054e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	330c      	adds	r3, #12
 80054b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	e853 3f00 	ldrex	r3, [r3]
 80054be:	60bb      	str	r3, [r7, #8]
   return(result);
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f023 0310 	bic.w	r3, r3, #16
 80054c6:	647b      	str	r3, [r7, #68]	; 0x44
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	330c      	adds	r3, #12
 80054ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054d0:	61ba      	str	r2, [r7, #24]
 80054d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d4:	6979      	ldr	r1, [r7, #20]
 80054d6:	69ba      	ldr	r2, [r7, #24]
 80054d8:	e841 2300 	strex	r3, r2, [r1]
 80054dc:	613b      	str	r3, [r7, #16]
   return(result);
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1e5      	bne.n	80054b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80054f2:	bf00      	nop
 80054f4:	3754      	adds	r7, #84	; 0x54
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr

080054fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054fe:	b580      	push	{r7, lr}
 8005500:	b084      	sub	sp, #16
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800550a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f7ff fecb 	bl	80052b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800551e:	bf00      	nop
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005526:	b480      	push	{r7}
 8005528:	b085      	sub	sp, #20
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b21      	cmp	r3, #33	; 0x21
 8005538:	d13e      	bne.n	80055b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005542:	d114      	bne.n	800556e <UART_Transmit_IT+0x48>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d110      	bne.n	800556e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6a1b      	ldr	r3, [r3, #32]
 8005550:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	881b      	ldrh	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005560:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	1c9a      	adds	r2, r3, #2
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	621a      	str	r2, [r3, #32]
 800556c:	e008      	b.n	8005580 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	1c59      	adds	r1, r3, #1
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	6211      	str	r1, [r2, #32]
 8005578:	781a      	ldrb	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005584:	b29b      	uxth	r3, r3
 8005586:	3b01      	subs	r3, #1
 8005588:	b29b      	uxth	r3, r3
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	4619      	mov	r1, r3
 800558e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005590:	2b00      	cmp	r3, #0
 8005592:	d10f      	bne.n	80055b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68da      	ldr	r2, [r3, #12]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68da      	ldr	r2, [r3, #12]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055b4:	2300      	movs	r3, #0
 80055b6:	e000      	b.n	80055ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80055b8:	2302      	movs	r3, #2
  }
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3714      	adds	r7, #20
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b082      	sub	sp, #8
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68da      	ldr	r2, [r3, #12]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7ff fe5a 	bl	80052a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b08c      	sub	sp, #48	; 0x30
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b22      	cmp	r3, #34	; 0x22
 8005608:	f040 80ab 	bne.w	8005762 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005614:	d117      	bne.n	8005646 <UART_Receive_IT+0x50>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d113      	bne.n	8005646 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800561e:	2300      	movs	r3, #0
 8005620:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005626:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	b29b      	uxth	r3, r3
 8005630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005634:	b29a      	uxth	r2, r3
 8005636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005638:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800563e:	1c9a      	adds	r2, r3, #2
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	629a      	str	r2, [r3, #40]	; 0x28
 8005644:	e026      	b.n	8005694 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800564c:	2300      	movs	r3, #0
 800564e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005658:	d007      	beq.n	800566a <UART_Receive_IT+0x74>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d10a      	bne.n	8005678 <UART_Receive_IT+0x82>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d106      	bne.n	8005678 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	b2da      	uxtb	r2, r3
 8005672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005674:	701a      	strb	r2, [r3, #0]
 8005676:	e008      	b.n	800568a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	b2db      	uxtb	r3, r3
 8005680:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005684:	b2da      	uxtb	r2, r3
 8005686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005688:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005698:	b29b      	uxth	r3, r3
 800569a:	3b01      	subs	r3, #1
 800569c:	b29b      	uxth	r3, r3
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	4619      	mov	r1, r3
 80056a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d15a      	bne.n	800575e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68da      	ldr	r2, [r3, #12]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0220 	bic.w	r2, r2, #32
 80056b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68da      	ldr	r2, [r3, #12]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	695a      	ldr	r2, [r3, #20]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f022 0201 	bic.w	r2, r2, #1
 80056d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d135      	bne.n	8005754 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	330c      	adds	r3, #12
 80056f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	e853 3f00 	ldrex	r3, [r3]
 80056fc:	613b      	str	r3, [r7, #16]
   return(result);
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	f023 0310 	bic.w	r3, r3, #16
 8005704:	627b      	str	r3, [r7, #36]	; 0x24
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	330c      	adds	r3, #12
 800570c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800570e:	623a      	str	r2, [r7, #32]
 8005710:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005712:	69f9      	ldr	r1, [r7, #28]
 8005714:	6a3a      	ldr	r2, [r7, #32]
 8005716:	e841 2300 	strex	r3, r2, [r1]
 800571a:	61bb      	str	r3, [r7, #24]
   return(result);
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1e5      	bne.n	80056ee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0310 	and.w	r3, r3, #16
 800572c:	2b10      	cmp	r3, #16
 800572e:	d10a      	bne.n	8005746 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005730:	2300      	movs	r3, #0
 8005732:	60fb      	str	r3, [r7, #12]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	60fb      	str	r3, [r7, #12]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	60fb      	str	r3, [r7, #12]
 8005744:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800574a:	4619      	mov	r1, r3
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7ff fdbb 	bl	80052c8 <HAL_UARTEx_RxEventCallback>
 8005752:	e002      	b.n	800575a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7fc f837 	bl	80017c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800575a:	2300      	movs	r3, #0
 800575c:	e002      	b.n	8005764 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800575e:	2300      	movs	r3, #0
 8005760:	e000      	b.n	8005764 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005762:	2302      	movs	r3, #2
  }
}
 8005764:	4618      	mov	r0, r3
 8005766:	3730      	adds	r7, #48	; 0x30
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800576c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005770:	b0c0      	sub	sp, #256	; 0x100
 8005772:	af00      	add	r7, sp, #0
 8005774:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005788:	68d9      	ldr	r1, [r3, #12]
 800578a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	ea40 0301 	orr.w	r3, r0, r1
 8005794:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800579a:	689a      	ldr	r2, [r3, #8]
 800579c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	431a      	orrs	r2, r3
 80057a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057a8:	695b      	ldr	r3, [r3, #20]
 80057aa:	431a      	orrs	r2, r3
 80057ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057b0:	69db      	ldr	r3, [r3, #28]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80057b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80057c4:	f021 010c 	bic.w	r1, r1, #12
 80057c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80057d2:	430b      	orrs	r3, r1
 80057d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	695b      	ldr	r3, [r3, #20]
 80057de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80057e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057e6:	6999      	ldr	r1, [r3, #24]
 80057e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	ea40 0301 	orr.w	r3, r0, r1
 80057f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	4b8f      	ldr	r3, [pc, #572]	; (8005a38 <UART_SetConfig+0x2cc>)
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d005      	beq.n	800580c <UART_SetConfig+0xa0>
 8005800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	4b8d      	ldr	r3, [pc, #564]	; (8005a3c <UART_SetConfig+0x2d0>)
 8005808:	429a      	cmp	r2, r3
 800580a:	d104      	bne.n	8005816 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800580c:	f7fe f92c 	bl	8003a68 <HAL_RCC_GetPCLK2Freq>
 8005810:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005814:	e003      	b.n	800581e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005816:	f7fe f913 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 800581a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800581e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005822:	69db      	ldr	r3, [r3, #28]
 8005824:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005828:	f040 810c 	bne.w	8005a44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800582c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005830:	2200      	movs	r2, #0
 8005832:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005836:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800583a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800583e:	4622      	mov	r2, r4
 8005840:	462b      	mov	r3, r5
 8005842:	1891      	adds	r1, r2, r2
 8005844:	65b9      	str	r1, [r7, #88]	; 0x58
 8005846:	415b      	adcs	r3, r3
 8005848:	65fb      	str	r3, [r7, #92]	; 0x5c
 800584a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800584e:	4621      	mov	r1, r4
 8005850:	eb12 0801 	adds.w	r8, r2, r1
 8005854:	4629      	mov	r1, r5
 8005856:	eb43 0901 	adc.w	r9, r3, r1
 800585a:	f04f 0200 	mov.w	r2, #0
 800585e:	f04f 0300 	mov.w	r3, #0
 8005862:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005866:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800586a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800586e:	4690      	mov	r8, r2
 8005870:	4699      	mov	r9, r3
 8005872:	4623      	mov	r3, r4
 8005874:	eb18 0303 	adds.w	r3, r8, r3
 8005878:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800587c:	462b      	mov	r3, r5
 800587e:	eb49 0303 	adc.w	r3, r9, r3
 8005882:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005892:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005896:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800589a:	460b      	mov	r3, r1
 800589c:	18db      	adds	r3, r3, r3
 800589e:	653b      	str	r3, [r7, #80]	; 0x50
 80058a0:	4613      	mov	r3, r2
 80058a2:	eb42 0303 	adc.w	r3, r2, r3
 80058a6:	657b      	str	r3, [r7, #84]	; 0x54
 80058a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80058ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80058b0:	f7fb f9fa 	bl	8000ca8 <__aeabi_uldivmod>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	4b61      	ldr	r3, [pc, #388]	; (8005a40 <UART_SetConfig+0x2d4>)
 80058ba:	fba3 2302 	umull	r2, r3, r3, r2
 80058be:	095b      	lsrs	r3, r3, #5
 80058c0:	011c      	lsls	r4, r3, #4
 80058c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80058c6:	2200      	movs	r2, #0
 80058c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80058cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80058d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80058d4:	4642      	mov	r2, r8
 80058d6:	464b      	mov	r3, r9
 80058d8:	1891      	adds	r1, r2, r2
 80058da:	64b9      	str	r1, [r7, #72]	; 0x48
 80058dc:	415b      	adcs	r3, r3
 80058de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80058e4:	4641      	mov	r1, r8
 80058e6:	eb12 0a01 	adds.w	sl, r2, r1
 80058ea:	4649      	mov	r1, r9
 80058ec:	eb43 0b01 	adc.w	fp, r3, r1
 80058f0:	f04f 0200 	mov.w	r2, #0
 80058f4:	f04f 0300 	mov.w	r3, #0
 80058f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005900:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005904:	4692      	mov	sl, r2
 8005906:	469b      	mov	fp, r3
 8005908:	4643      	mov	r3, r8
 800590a:	eb1a 0303 	adds.w	r3, sl, r3
 800590e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005912:	464b      	mov	r3, r9
 8005914:	eb4b 0303 	adc.w	r3, fp, r3
 8005918:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800591c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005928:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800592c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005930:	460b      	mov	r3, r1
 8005932:	18db      	adds	r3, r3, r3
 8005934:	643b      	str	r3, [r7, #64]	; 0x40
 8005936:	4613      	mov	r3, r2
 8005938:	eb42 0303 	adc.w	r3, r2, r3
 800593c:	647b      	str	r3, [r7, #68]	; 0x44
 800593e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005942:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005946:	f7fb f9af 	bl	8000ca8 <__aeabi_uldivmod>
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	4611      	mov	r1, r2
 8005950:	4b3b      	ldr	r3, [pc, #236]	; (8005a40 <UART_SetConfig+0x2d4>)
 8005952:	fba3 2301 	umull	r2, r3, r3, r1
 8005956:	095b      	lsrs	r3, r3, #5
 8005958:	2264      	movs	r2, #100	; 0x64
 800595a:	fb02 f303 	mul.w	r3, r2, r3
 800595e:	1acb      	subs	r3, r1, r3
 8005960:	00db      	lsls	r3, r3, #3
 8005962:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005966:	4b36      	ldr	r3, [pc, #216]	; (8005a40 <UART_SetConfig+0x2d4>)
 8005968:	fba3 2302 	umull	r2, r3, r3, r2
 800596c:	095b      	lsrs	r3, r3, #5
 800596e:	005b      	lsls	r3, r3, #1
 8005970:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005974:	441c      	add	r4, r3
 8005976:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800597a:	2200      	movs	r2, #0
 800597c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005980:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005984:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005988:	4642      	mov	r2, r8
 800598a:	464b      	mov	r3, r9
 800598c:	1891      	adds	r1, r2, r2
 800598e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005990:	415b      	adcs	r3, r3
 8005992:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005994:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005998:	4641      	mov	r1, r8
 800599a:	1851      	adds	r1, r2, r1
 800599c:	6339      	str	r1, [r7, #48]	; 0x30
 800599e:	4649      	mov	r1, r9
 80059a0:	414b      	adcs	r3, r1
 80059a2:	637b      	str	r3, [r7, #52]	; 0x34
 80059a4:	f04f 0200 	mov.w	r2, #0
 80059a8:	f04f 0300 	mov.w	r3, #0
 80059ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80059b0:	4659      	mov	r1, fp
 80059b2:	00cb      	lsls	r3, r1, #3
 80059b4:	4651      	mov	r1, sl
 80059b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059ba:	4651      	mov	r1, sl
 80059bc:	00ca      	lsls	r2, r1, #3
 80059be:	4610      	mov	r0, r2
 80059c0:	4619      	mov	r1, r3
 80059c2:	4603      	mov	r3, r0
 80059c4:	4642      	mov	r2, r8
 80059c6:	189b      	adds	r3, r3, r2
 80059c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059cc:	464b      	mov	r3, r9
 80059ce:	460a      	mov	r2, r1
 80059d0:	eb42 0303 	adc.w	r3, r2, r3
 80059d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80059e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80059e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80059ec:	460b      	mov	r3, r1
 80059ee:	18db      	adds	r3, r3, r3
 80059f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80059f2:	4613      	mov	r3, r2
 80059f4:	eb42 0303 	adc.w	r3, r2, r3
 80059f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005a02:	f7fb f951 	bl	8000ca8 <__aeabi_uldivmod>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	4b0d      	ldr	r3, [pc, #52]	; (8005a40 <UART_SetConfig+0x2d4>)
 8005a0c:	fba3 1302 	umull	r1, r3, r3, r2
 8005a10:	095b      	lsrs	r3, r3, #5
 8005a12:	2164      	movs	r1, #100	; 0x64
 8005a14:	fb01 f303 	mul.w	r3, r1, r3
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	3332      	adds	r3, #50	; 0x32
 8005a1e:	4a08      	ldr	r2, [pc, #32]	; (8005a40 <UART_SetConfig+0x2d4>)
 8005a20:	fba2 2303 	umull	r2, r3, r2, r3
 8005a24:	095b      	lsrs	r3, r3, #5
 8005a26:	f003 0207 	and.w	r2, r3, #7
 8005a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4422      	add	r2, r4
 8005a32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a34:	e106      	b.n	8005c44 <UART_SetConfig+0x4d8>
 8005a36:	bf00      	nop
 8005a38:	40011000 	.word	0x40011000
 8005a3c:	40011400 	.word	0x40011400
 8005a40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005a4e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005a52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005a56:	4642      	mov	r2, r8
 8005a58:	464b      	mov	r3, r9
 8005a5a:	1891      	adds	r1, r2, r2
 8005a5c:	6239      	str	r1, [r7, #32]
 8005a5e:	415b      	adcs	r3, r3
 8005a60:	627b      	str	r3, [r7, #36]	; 0x24
 8005a62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a66:	4641      	mov	r1, r8
 8005a68:	1854      	adds	r4, r2, r1
 8005a6a:	4649      	mov	r1, r9
 8005a6c:	eb43 0501 	adc.w	r5, r3, r1
 8005a70:	f04f 0200 	mov.w	r2, #0
 8005a74:	f04f 0300 	mov.w	r3, #0
 8005a78:	00eb      	lsls	r3, r5, #3
 8005a7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a7e:	00e2      	lsls	r2, r4, #3
 8005a80:	4614      	mov	r4, r2
 8005a82:	461d      	mov	r5, r3
 8005a84:	4643      	mov	r3, r8
 8005a86:	18e3      	adds	r3, r4, r3
 8005a88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005a8c:	464b      	mov	r3, r9
 8005a8e:	eb45 0303 	adc.w	r3, r5, r3
 8005a92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005aa2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005aa6:	f04f 0200 	mov.w	r2, #0
 8005aaa:	f04f 0300 	mov.w	r3, #0
 8005aae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005ab2:	4629      	mov	r1, r5
 8005ab4:	008b      	lsls	r3, r1, #2
 8005ab6:	4621      	mov	r1, r4
 8005ab8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005abc:	4621      	mov	r1, r4
 8005abe:	008a      	lsls	r2, r1, #2
 8005ac0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005ac4:	f7fb f8f0 	bl	8000ca8 <__aeabi_uldivmod>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	460b      	mov	r3, r1
 8005acc:	4b60      	ldr	r3, [pc, #384]	; (8005c50 <UART_SetConfig+0x4e4>)
 8005ace:	fba3 2302 	umull	r2, r3, r3, r2
 8005ad2:	095b      	lsrs	r3, r3, #5
 8005ad4:	011c      	lsls	r4, r3, #4
 8005ad6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ada:	2200      	movs	r2, #0
 8005adc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ae0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005ae4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005ae8:	4642      	mov	r2, r8
 8005aea:	464b      	mov	r3, r9
 8005aec:	1891      	adds	r1, r2, r2
 8005aee:	61b9      	str	r1, [r7, #24]
 8005af0:	415b      	adcs	r3, r3
 8005af2:	61fb      	str	r3, [r7, #28]
 8005af4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005af8:	4641      	mov	r1, r8
 8005afa:	1851      	adds	r1, r2, r1
 8005afc:	6139      	str	r1, [r7, #16]
 8005afe:	4649      	mov	r1, r9
 8005b00:	414b      	adcs	r3, r1
 8005b02:	617b      	str	r3, [r7, #20]
 8005b04:	f04f 0200 	mov.w	r2, #0
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b10:	4659      	mov	r1, fp
 8005b12:	00cb      	lsls	r3, r1, #3
 8005b14:	4651      	mov	r1, sl
 8005b16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b1a:	4651      	mov	r1, sl
 8005b1c:	00ca      	lsls	r2, r1, #3
 8005b1e:	4610      	mov	r0, r2
 8005b20:	4619      	mov	r1, r3
 8005b22:	4603      	mov	r3, r0
 8005b24:	4642      	mov	r2, r8
 8005b26:	189b      	adds	r3, r3, r2
 8005b28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005b2c:	464b      	mov	r3, r9
 8005b2e:	460a      	mov	r2, r1
 8005b30:	eb42 0303 	adc.w	r3, r2, r3
 8005b34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	67bb      	str	r3, [r7, #120]	; 0x78
 8005b42:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005b44:	f04f 0200 	mov.w	r2, #0
 8005b48:	f04f 0300 	mov.w	r3, #0
 8005b4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005b50:	4649      	mov	r1, r9
 8005b52:	008b      	lsls	r3, r1, #2
 8005b54:	4641      	mov	r1, r8
 8005b56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b5a:	4641      	mov	r1, r8
 8005b5c:	008a      	lsls	r2, r1, #2
 8005b5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005b62:	f7fb f8a1 	bl	8000ca8 <__aeabi_uldivmod>
 8005b66:	4602      	mov	r2, r0
 8005b68:	460b      	mov	r3, r1
 8005b6a:	4611      	mov	r1, r2
 8005b6c:	4b38      	ldr	r3, [pc, #224]	; (8005c50 <UART_SetConfig+0x4e4>)
 8005b6e:	fba3 2301 	umull	r2, r3, r3, r1
 8005b72:	095b      	lsrs	r3, r3, #5
 8005b74:	2264      	movs	r2, #100	; 0x64
 8005b76:	fb02 f303 	mul.w	r3, r2, r3
 8005b7a:	1acb      	subs	r3, r1, r3
 8005b7c:	011b      	lsls	r3, r3, #4
 8005b7e:	3332      	adds	r3, #50	; 0x32
 8005b80:	4a33      	ldr	r2, [pc, #204]	; (8005c50 <UART_SetConfig+0x4e4>)
 8005b82:	fba2 2303 	umull	r2, r3, r2, r3
 8005b86:	095b      	lsrs	r3, r3, #5
 8005b88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b8c:	441c      	add	r4, r3
 8005b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b92:	2200      	movs	r2, #0
 8005b94:	673b      	str	r3, [r7, #112]	; 0x70
 8005b96:	677a      	str	r2, [r7, #116]	; 0x74
 8005b98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005b9c:	4642      	mov	r2, r8
 8005b9e:	464b      	mov	r3, r9
 8005ba0:	1891      	adds	r1, r2, r2
 8005ba2:	60b9      	str	r1, [r7, #8]
 8005ba4:	415b      	adcs	r3, r3
 8005ba6:	60fb      	str	r3, [r7, #12]
 8005ba8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005bac:	4641      	mov	r1, r8
 8005bae:	1851      	adds	r1, r2, r1
 8005bb0:	6039      	str	r1, [r7, #0]
 8005bb2:	4649      	mov	r1, r9
 8005bb4:	414b      	adcs	r3, r1
 8005bb6:	607b      	str	r3, [r7, #4]
 8005bb8:	f04f 0200 	mov.w	r2, #0
 8005bbc:	f04f 0300 	mov.w	r3, #0
 8005bc0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005bc4:	4659      	mov	r1, fp
 8005bc6:	00cb      	lsls	r3, r1, #3
 8005bc8:	4651      	mov	r1, sl
 8005bca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bce:	4651      	mov	r1, sl
 8005bd0:	00ca      	lsls	r2, r1, #3
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	4642      	mov	r2, r8
 8005bda:	189b      	adds	r3, r3, r2
 8005bdc:	66bb      	str	r3, [r7, #104]	; 0x68
 8005bde:	464b      	mov	r3, r9
 8005be0:	460a      	mov	r2, r1
 8005be2:	eb42 0303 	adc.w	r3, r2, r3
 8005be6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	663b      	str	r3, [r7, #96]	; 0x60
 8005bf2:	667a      	str	r2, [r7, #100]	; 0x64
 8005bf4:	f04f 0200 	mov.w	r2, #0
 8005bf8:	f04f 0300 	mov.w	r3, #0
 8005bfc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005c00:	4649      	mov	r1, r9
 8005c02:	008b      	lsls	r3, r1, #2
 8005c04:	4641      	mov	r1, r8
 8005c06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c0a:	4641      	mov	r1, r8
 8005c0c:	008a      	lsls	r2, r1, #2
 8005c0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005c12:	f7fb f849 	bl	8000ca8 <__aeabi_uldivmod>
 8005c16:	4602      	mov	r2, r0
 8005c18:	460b      	mov	r3, r1
 8005c1a:	4b0d      	ldr	r3, [pc, #52]	; (8005c50 <UART_SetConfig+0x4e4>)
 8005c1c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c20:	095b      	lsrs	r3, r3, #5
 8005c22:	2164      	movs	r1, #100	; 0x64
 8005c24:	fb01 f303 	mul.w	r3, r1, r3
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	011b      	lsls	r3, r3, #4
 8005c2c:	3332      	adds	r3, #50	; 0x32
 8005c2e:	4a08      	ldr	r2, [pc, #32]	; (8005c50 <UART_SetConfig+0x4e4>)
 8005c30:	fba2 2303 	umull	r2, r3, r2, r3
 8005c34:	095b      	lsrs	r3, r3, #5
 8005c36:	f003 020f 	and.w	r2, r3, #15
 8005c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4422      	add	r2, r4
 8005c42:	609a      	str	r2, [r3, #8]
}
 8005c44:	bf00      	nop
 8005c46:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c50:	51eb851f 	.word	0x51eb851f

08005c54 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c54:	b084      	sub	sp, #16
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b084      	sub	sp, #16
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
 8005c5e:	f107 001c 	add.w	r0, r7, #28
 8005c62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d122      	bne.n	8005cb2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c70:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005c80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005c94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d105      	bne.n	8005ca6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 faa2 	bl	80061f0 <USB_CoreReset>
 8005cac:	4603      	mov	r3, r0
 8005cae:	73fb      	strb	r3, [r7, #15]
 8005cb0:	e01a      	b.n	8005ce8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 fa96 	bl	80061f0 <USB_CoreReset>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005cc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d106      	bne.n	8005cdc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	639a      	str	r2, [r3, #56]	; 0x38
 8005cda:	e005      	b.n	8005ce8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d10b      	bne.n	8005d06 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f043 0206 	orr.w	r2, r3, #6
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f043 0220 	orr.w	r2, r3, #32
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d12:	b004      	add	sp, #16
 8005d14:	4770      	bx	lr

08005d16 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005d16:	b480      	push	{r7}
 8005d18:	b083      	sub	sp, #12
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	f023 0201 	bic.w	r2, r3, #1
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005d2a:	2300      	movs	r3, #0
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	460b      	mov	r3, r1
 8005d42:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005d44:	2300      	movs	r3, #0
 8005d46:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005d54:	78fb      	ldrb	r3, [r7, #3]
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d115      	bne.n	8005d86 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005d66:	2001      	movs	r0, #1
 8005d68:	f7fc fa28 	bl	80021bc <HAL_Delay>
      ms++;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 fa2e 	bl	80061d4 <USB_GetMode>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d01e      	beq.n	8005dbc <USB_SetCurrentMode+0x84>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2b31      	cmp	r3, #49	; 0x31
 8005d82:	d9f0      	bls.n	8005d66 <USB_SetCurrentMode+0x2e>
 8005d84:	e01a      	b.n	8005dbc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d115      	bne.n	8005db8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005d98:	2001      	movs	r0, #1
 8005d9a:	f7fc fa0f 	bl	80021bc <HAL_Delay>
      ms++;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	3301      	adds	r3, #1
 8005da2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 fa15 	bl	80061d4 <USB_GetMode>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d005      	beq.n	8005dbc <USB_SetCurrentMode+0x84>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2b31      	cmp	r3, #49	; 0x31
 8005db4:	d9f0      	bls.n	8005d98 <USB_SetCurrentMode+0x60>
 8005db6:	e001      	b.n	8005dbc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e005      	b.n	8005dc8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2b32      	cmp	r3, #50	; 0x32
 8005dc0:	d101      	bne.n	8005dc6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e000      	b.n	8005dc8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005dd0:	b084      	sub	sp, #16
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b086      	sub	sp, #24
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
 8005dda:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005dde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005de2:	2300      	movs	r3, #0
 8005de4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005dea:	2300      	movs	r3, #0
 8005dec:	613b      	str	r3, [r7, #16]
 8005dee:	e009      	b.n	8005e04 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	3340      	adds	r3, #64	; 0x40
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	3301      	adds	r3, #1
 8005e02:	613b      	str	r3, [r7, #16]
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	2b0e      	cmp	r3, #14
 8005e08:	d9f2      	bls.n	8005df0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005e0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d11c      	bne.n	8005e4a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	68fa      	ldr	r2, [r7, #12]
 8005e1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e1e:	f043 0302 	orr.w	r3, r3, #2
 8005e22:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e28:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e34:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e40:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	639a      	str	r2, [r3, #56]	; 0x38
 8005e48:	e00b      	b.n	8005e62 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e5a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005e68:	461a      	mov	r2, r3
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e74:	4619      	mov	r1, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	680b      	ldr	r3, [r1, #0]
 8005e80:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d10c      	bne.n	8005ea2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d104      	bne.n	8005e98 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005e8e:	2100      	movs	r1, #0
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f000 f965 	bl	8006160 <USB_SetDevSpeed>
 8005e96:	e008      	b.n	8005eaa <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005e98:	2101      	movs	r1, #1
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f960 	bl	8006160 <USB_SetDevSpeed>
 8005ea0:	e003      	b.n	8005eaa <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005ea2:	2103      	movs	r1, #3
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 f95b 	bl	8006160 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005eaa:	2110      	movs	r1, #16
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 f8f3 	bl	8006098 <USB_FlushTxFifo>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f000 f91f 	bl	8006100 <USB_FlushRxFifo>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d001      	beq.n	8005ecc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ede:	461a      	mov	r2, r3
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005eea:	461a      	mov	r2, r3
 8005eec:	2300      	movs	r3, #0
 8005eee:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	613b      	str	r3, [r7, #16]
 8005ef4:	e043      	b.n	8005f7e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	015a      	lsls	r2, r3, #5
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f08:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f0c:	d118      	bne.n	8005f40 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10a      	bne.n	8005f2a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f20:	461a      	mov	r2, r3
 8005f22:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005f26:	6013      	str	r3, [r2, #0]
 8005f28:	e013      	b.n	8005f52 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	015a      	lsls	r2, r3, #5
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	4413      	add	r3, r2
 8005f32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f36:	461a      	mov	r2, r3
 8005f38:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005f3c:	6013      	str	r3, [r2, #0]
 8005f3e:	e008      	b.n	8005f52 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	015a      	lsls	r2, r3, #5
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	4413      	add	r3, r2
 8005f48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	2300      	movs	r3, #0
 8005f50:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	015a      	lsls	r2, r3, #5
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	4413      	add	r3, r2
 8005f5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f5e:	461a      	mov	r2, r3
 8005f60:	2300      	movs	r3, #0
 8005f62:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f70:	461a      	mov	r2, r3
 8005f72:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005f76:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	613b      	str	r3, [r7, #16]
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d3b7      	bcc.n	8005ef6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f86:	2300      	movs	r3, #0
 8005f88:	613b      	str	r3, [r7, #16]
 8005f8a:	e043      	b.n	8006014 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	015a      	lsls	r2, r3, #5
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	4413      	add	r3, r2
 8005f94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005fa2:	d118      	bne.n	8005fd6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d10a      	bne.n	8005fc0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	015a      	lsls	r2, r3, #5
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	e013      	b.n	8005fe8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	015a      	lsls	r2, r3, #5
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fcc:	461a      	mov	r2, r3
 8005fce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005fd2:	6013      	str	r3, [r2, #0]
 8005fd4:	e008      	b.n	8005fe8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	015a      	lsls	r2, r3, #5
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	4413      	add	r3, r2
 8005fde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	015a      	lsls	r2, r3, #5
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4413      	add	r3, r2
 8005ff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	015a      	lsls	r2, r3, #5
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	4413      	add	r3, r2
 8006002:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006006:	461a      	mov	r2, r3
 8006008:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800600c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	3301      	adds	r3, #1
 8006012:	613b      	str	r3, [r7, #16]
 8006014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006016:	693a      	ldr	r2, [r7, #16]
 8006018:	429a      	cmp	r2, r3
 800601a:	d3b7      	bcc.n	8005f8c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800602a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800602e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800603c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800603e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006040:	2b00      	cmp	r3, #0
 8006042:	d105      	bne.n	8006050 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	f043 0210 	orr.w	r2, r3, #16
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	699a      	ldr	r2, [r3, #24]
 8006054:	4b0f      	ldr	r3, [pc, #60]	; (8006094 <USB_DevInit+0x2c4>)
 8006056:	4313      	orrs	r3, r2
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800605c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800605e:	2b00      	cmp	r3, #0
 8006060:	d005      	beq.n	800606e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	f043 0208 	orr.w	r2, r3, #8
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800606e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006070:	2b01      	cmp	r3, #1
 8006072:	d107      	bne.n	8006084 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800607c:	f043 0304 	orr.w	r3, r3, #4
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006084:	7dfb      	ldrb	r3, [r7, #23]
}
 8006086:	4618      	mov	r0, r3
 8006088:	3718      	adds	r7, #24
 800608a:	46bd      	mov	sp, r7
 800608c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006090:	b004      	add	sp, #16
 8006092:	4770      	bx	lr
 8006094:	803c3800 	.word	0x803c3800

08006098 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80060a2:	2300      	movs	r3, #0
 80060a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	3301      	adds	r3, #1
 80060aa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	4a13      	ldr	r2, [pc, #76]	; (80060fc <USB_FlushTxFifo+0x64>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d901      	bls.n	80060b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e01b      	b.n	80060f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	daf2      	bge.n	80060a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	019b      	lsls	r3, r3, #6
 80060c8:	f043 0220 	orr.w	r2, r3, #32
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	3301      	adds	r3, #1
 80060d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	4a08      	ldr	r2, [pc, #32]	; (80060fc <USB_FlushTxFifo+0x64>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d901      	bls.n	80060e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e006      	b.n	80060f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b20      	cmp	r3, #32
 80060ec:	d0f0      	beq.n	80060d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3714      	adds	r7, #20
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	00030d40 	.word	0x00030d40

08006100 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006108:	2300      	movs	r3, #0
 800610a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	3301      	adds	r3, #1
 8006110:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	4a11      	ldr	r2, [pc, #68]	; (800615c <USB_FlushRxFifo+0x5c>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d901      	bls.n	800611e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e018      	b.n	8006150 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	daf2      	bge.n	800610c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006126:	2300      	movs	r3, #0
 8006128:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2210      	movs	r2, #16
 800612e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	3301      	adds	r3, #1
 8006134:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	4a08      	ldr	r2, [pc, #32]	; (800615c <USB_FlushRxFifo+0x5c>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d901      	bls.n	8006142 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e006      	b.n	8006150 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f003 0310 	and.w	r3, r3, #16
 800614a:	2b10      	cmp	r3, #16
 800614c:	d0f0      	beq.n	8006130 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	3714      	adds	r7, #20
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr
 800615c:	00030d40 	.word	0x00030d40

08006160 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	460b      	mov	r3, r1
 800616a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	78fb      	ldrb	r3, [r7, #3]
 800617a:	68f9      	ldr	r1, [r7, #12]
 800617c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006180:	4313      	orrs	r3, r2
 8006182:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	3714      	adds	r7, #20
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006192:	b480      	push	{r7}
 8006194:	b085      	sub	sp, #20
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80061ac:	f023 0303 	bic.w	r3, r3, #3
 80061b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80061c0:	f043 0302 	orr.w	r3, r3, #2
 80061c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3714      	adds	r7, #20
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	f003 0301 	and.w	r3, r3, #1
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80061f8:	2300      	movs	r3, #0
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3301      	adds	r3, #1
 8006200:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	4a13      	ldr	r2, [pc, #76]	; (8006254 <USB_CoreReset+0x64>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d901      	bls.n	800620e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e01b      	b.n	8006246 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	daf2      	bge.n	80061fc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006216:	2300      	movs	r3, #0
 8006218:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	f043 0201 	orr.w	r2, r3, #1
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	3301      	adds	r3, #1
 800622a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	4a09      	ldr	r2, [pc, #36]	; (8006254 <USB_CoreReset+0x64>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d901      	bls.n	8006238 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e006      	b.n	8006246 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	2b01      	cmp	r3, #1
 8006242:	d0f0      	beq.n	8006226 <USB_CoreReset+0x36>

  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3714      	adds	r7, #20
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	00030d40 	.word	0x00030d40

08006258 <__cvt>:
 8006258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800625c:	ec55 4b10 	vmov	r4, r5, d0
 8006260:	2d00      	cmp	r5, #0
 8006262:	460e      	mov	r6, r1
 8006264:	4619      	mov	r1, r3
 8006266:	462b      	mov	r3, r5
 8006268:	bfbb      	ittet	lt
 800626a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800626e:	461d      	movlt	r5, r3
 8006270:	2300      	movge	r3, #0
 8006272:	232d      	movlt	r3, #45	; 0x2d
 8006274:	700b      	strb	r3, [r1, #0]
 8006276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006278:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800627c:	4691      	mov	r9, r2
 800627e:	f023 0820 	bic.w	r8, r3, #32
 8006282:	bfbc      	itt	lt
 8006284:	4622      	movlt	r2, r4
 8006286:	4614      	movlt	r4, r2
 8006288:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800628c:	d005      	beq.n	800629a <__cvt+0x42>
 800628e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006292:	d100      	bne.n	8006296 <__cvt+0x3e>
 8006294:	3601      	adds	r6, #1
 8006296:	2102      	movs	r1, #2
 8006298:	e000      	b.n	800629c <__cvt+0x44>
 800629a:	2103      	movs	r1, #3
 800629c:	ab03      	add	r3, sp, #12
 800629e:	9301      	str	r3, [sp, #4]
 80062a0:	ab02      	add	r3, sp, #8
 80062a2:	9300      	str	r3, [sp, #0]
 80062a4:	ec45 4b10 	vmov	d0, r4, r5
 80062a8:	4653      	mov	r3, sl
 80062aa:	4632      	mov	r2, r6
 80062ac:	f001 f940 	bl	8007530 <_dtoa_r>
 80062b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80062b4:	4607      	mov	r7, r0
 80062b6:	d102      	bne.n	80062be <__cvt+0x66>
 80062b8:	f019 0f01 	tst.w	r9, #1
 80062bc:	d022      	beq.n	8006304 <__cvt+0xac>
 80062be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062c2:	eb07 0906 	add.w	r9, r7, r6
 80062c6:	d110      	bne.n	80062ea <__cvt+0x92>
 80062c8:	783b      	ldrb	r3, [r7, #0]
 80062ca:	2b30      	cmp	r3, #48	; 0x30
 80062cc:	d10a      	bne.n	80062e4 <__cvt+0x8c>
 80062ce:	2200      	movs	r2, #0
 80062d0:	2300      	movs	r3, #0
 80062d2:	4620      	mov	r0, r4
 80062d4:	4629      	mov	r1, r5
 80062d6:	f7fa fc07 	bl	8000ae8 <__aeabi_dcmpeq>
 80062da:	b918      	cbnz	r0, 80062e4 <__cvt+0x8c>
 80062dc:	f1c6 0601 	rsb	r6, r6, #1
 80062e0:	f8ca 6000 	str.w	r6, [sl]
 80062e4:	f8da 3000 	ldr.w	r3, [sl]
 80062e8:	4499      	add	r9, r3
 80062ea:	2200      	movs	r2, #0
 80062ec:	2300      	movs	r3, #0
 80062ee:	4620      	mov	r0, r4
 80062f0:	4629      	mov	r1, r5
 80062f2:	f7fa fbf9 	bl	8000ae8 <__aeabi_dcmpeq>
 80062f6:	b108      	cbz	r0, 80062fc <__cvt+0xa4>
 80062f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80062fc:	2230      	movs	r2, #48	; 0x30
 80062fe:	9b03      	ldr	r3, [sp, #12]
 8006300:	454b      	cmp	r3, r9
 8006302:	d307      	bcc.n	8006314 <__cvt+0xbc>
 8006304:	9b03      	ldr	r3, [sp, #12]
 8006306:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006308:	1bdb      	subs	r3, r3, r7
 800630a:	4638      	mov	r0, r7
 800630c:	6013      	str	r3, [r2, #0]
 800630e:	b004      	add	sp, #16
 8006310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006314:	1c59      	adds	r1, r3, #1
 8006316:	9103      	str	r1, [sp, #12]
 8006318:	701a      	strb	r2, [r3, #0]
 800631a:	e7f0      	b.n	80062fe <__cvt+0xa6>

0800631c <__exponent>:
 800631c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800631e:	4603      	mov	r3, r0
 8006320:	2900      	cmp	r1, #0
 8006322:	bfb8      	it	lt
 8006324:	4249      	neglt	r1, r1
 8006326:	f803 2b02 	strb.w	r2, [r3], #2
 800632a:	bfb4      	ite	lt
 800632c:	222d      	movlt	r2, #45	; 0x2d
 800632e:	222b      	movge	r2, #43	; 0x2b
 8006330:	2909      	cmp	r1, #9
 8006332:	7042      	strb	r2, [r0, #1]
 8006334:	dd2a      	ble.n	800638c <__exponent+0x70>
 8006336:	f10d 0207 	add.w	r2, sp, #7
 800633a:	4617      	mov	r7, r2
 800633c:	260a      	movs	r6, #10
 800633e:	4694      	mov	ip, r2
 8006340:	fb91 f5f6 	sdiv	r5, r1, r6
 8006344:	fb06 1415 	mls	r4, r6, r5, r1
 8006348:	3430      	adds	r4, #48	; 0x30
 800634a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800634e:	460c      	mov	r4, r1
 8006350:	2c63      	cmp	r4, #99	; 0x63
 8006352:	f102 32ff 	add.w	r2, r2, #4294967295
 8006356:	4629      	mov	r1, r5
 8006358:	dcf1      	bgt.n	800633e <__exponent+0x22>
 800635a:	3130      	adds	r1, #48	; 0x30
 800635c:	f1ac 0402 	sub.w	r4, ip, #2
 8006360:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006364:	1c41      	adds	r1, r0, #1
 8006366:	4622      	mov	r2, r4
 8006368:	42ba      	cmp	r2, r7
 800636a:	d30a      	bcc.n	8006382 <__exponent+0x66>
 800636c:	f10d 0209 	add.w	r2, sp, #9
 8006370:	eba2 020c 	sub.w	r2, r2, ip
 8006374:	42bc      	cmp	r4, r7
 8006376:	bf88      	it	hi
 8006378:	2200      	movhi	r2, #0
 800637a:	4413      	add	r3, r2
 800637c:	1a18      	subs	r0, r3, r0
 800637e:	b003      	add	sp, #12
 8006380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006382:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006386:	f801 5f01 	strb.w	r5, [r1, #1]!
 800638a:	e7ed      	b.n	8006368 <__exponent+0x4c>
 800638c:	2330      	movs	r3, #48	; 0x30
 800638e:	3130      	adds	r1, #48	; 0x30
 8006390:	7083      	strb	r3, [r0, #2]
 8006392:	70c1      	strb	r1, [r0, #3]
 8006394:	1d03      	adds	r3, r0, #4
 8006396:	e7f1      	b.n	800637c <__exponent+0x60>

08006398 <_printf_float>:
 8006398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800639c:	ed2d 8b02 	vpush	{d8}
 80063a0:	b08d      	sub	sp, #52	; 0x34
 80063a2:	460c      	mov	r4, r1
 80063a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80063a8:	4616      	mov	r6, r2
 80063aa:	461f      	mov	r7, r3
 80063ac:	4605      	mov	r5, r0
 80063ae:	f000 ffad 	bl	800730c <_localeconv_r>
 80063b2:	f8d0 a000 	ldr.w	sl, [r0]
 80063b6:	4650      	mov	r0, sl
 80063b8:	f7f9 ff6a 	bl	8000290 <strlen>
 80063bc:	2300      	movs	r3, #0
 80063be:	930a      	str	r3, [sp, #40]	; 0x28
 80063c0:	6823      	ldr	r3, [r4, #0]
 80063c2:	9305      	str	r3, [sp, #20]
 80063c4:	f8d8 3000 	ldr.w	r3, [r8]
 80063c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80063cc:	3307      	adds	r3, #7
 80063ce:	f023 0307 	bic.w	r3, r3, #7
 80063d2:	f103 0208 	add.w	r2, r3, #8
 80063d6:	f8c8 2000 	str.w	r2, [r8]
 80063da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80063e2:	9307      	str	r3, [sp, #28]
 80063e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80063e8:	ee08 0a10 	vmov	s16, r0
 80063ec:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80063f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063f4:	4b9e      	ldr	r3, [pc, #632]	; (8006670 <_printf_float+0x2d8>)
 80063f6:	f04f 32ff 	mov.w	r2, #4294967295
 80063fa:	f7fa fba7 	bl	8000b4c <__aeabi_dcmpun>
 80063fe:	bb88      	cbnz	r0, 8006464 <_printf_float+0xcc>
 8006400:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006404:	4b9a      	ldr	r3, [pc, #616]	; (8006670 <_printf_float+0x2d8>)
 8006406:	f04f 32ff 	mov.w	r2, #4294967295
 800640a:	f7fa fb81 	bl	8000b10 <__aeabi_dcmple>
 800640e:	bb48      	cbnz	r0, 8006464 <_printf_float+0xcc>
 8006410:	2200      	movs	r2, #0
 8006412:	2300      	movs	r3, #0
 8006414:	4640      	mov	r0, r8
 8006416:	4649      	mov	r1, r9
 8006418:	f7fa fb70 	bl	8000afc <__aeabi_dcmplt>
 800641c:	b110      	cbz	r0, 8006424 <_printf_float+0x8c>
 800641e:	232d      	movs	r3, #45	; 0x2d
 8006420:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006424:	4a93      	ldr	r2, [pc, #588]	; (8006674 <_printf_float+0x2dc>)
 8006426:	4b94      	ldr	r3, [pc, #592]	; (8006678 <_printf_float+0x2e0>)
 8006428:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800642c:	bf94      	ite	ls
 800642e:	4690      	movls	r8, r2
 8006430:	4698      	movhi	r8, r3
 8006432:	2303      	movs	r3, #3
 8006434:	6123      	str	r3, [r4, #16]
 8006436:	9b05      	ldr	r3, [sp, #20]
 8006438:	f023 0304 	bic.w	r3, r3, #4
 800643c:	6023      	str	r3, [r4, #0]
 800643e:	f04f 0900 	mov.w	r9, #0
 8006442:	9700      	str	r7, [sp, #0]
 8006444:	4633      	mov	r3, r6
 8006446:	aa0b      	add	r2, sp, #44	; 0x2c
 8006448:	4621      	mov	r1, r4
 800644a:	4628      	mov	r0, r5
 800644c:	f000 f9da 	bl	8006804 <_printf_common>
 8006450:	3001      	adds	r0, #1
 8006452:	f040 8090 	bne.w	8006576 <_printf_float+0x1de>
 8006456:	f04f 30ff 	mov.w	r0, #4294967295
 800645a:	b00d      	add	sp, #52	; 0x34
 800645c:	ecbd 8b02 	vpop	{d8}
 8006460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006464:	4642      	mov	r2, r8
 8006466:	464b      	mov	r3, r9
 8006468:	4640      	mov	r0, r8
 800646a:	4649      	mov	r1, r9
 800646c:	f7fa fb6e 	bl	8000b4c <__aeabi_dcmpun>
 8006470:	b140      	cbz	r0, 8006484 <_printf_float+0xec>
 8006472:	464b      	mov	r3, r9
 8006474:	2b00      	cmp	r3, #0
 8006476:	bfbc      	itt	lt
 8006478:	232d      	movlt	r3, #45	; 0x2d
 800647a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800647e:	4a7f      	ldr	r2, [pc, #508]	; (800667c <_printf_float+0x2e4>)
 8006480:	4b7f      	ldr	r3, [pc, #508]	; (8006680 <_printf_float+0x2e8>)
 8006482:	e7d1      	b.n	8006428 <_printf_float+0x90>
 8006484:	6863      	ldr	r3, [r4, #4]
 8006486:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800648a:	9206      	str	r2, [sp, #24]
 800648c:	1c5a      	adds	r2, r3, #1
 800648e:	d13f      	bne.n	8006510 <_printf_float+0x178>
 8006490:	2306      	movs	r3, #6
 8006492:	6063      	str	r3, [r4, #4]
 8006494:	9b05      	ldr	r3, [sp, #20]
 8006496:	6861      	ldr	r1, [r4, #4]
 8006498:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800649c:	2300      	movs	r3, #0
 800649e:	9303      	str	r3, [sp, #12]
 80064a0:	ab0a      	add	r3, sp, #40	; 0x28
 80064a2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80064a6:	ab09      	add	r3, sp, #36	; 0x24
 80064a8:	ec49 8b10 	vmov	d0, r8, r9
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	6022      	str	r2, [r4, #0]
 80064b0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80064b4:	4628      	mov	r0, r5
 80064b6:	f7ff fecf 	bl	8006258 <__cvt>
 80064ba:	9b06      	ldr	r3, [sp, #24]
 80064bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064be:	2b47      	cmp	r3, #71	; 0x47
 80064c0:	4680      	mov	r8, r0
 80064c2:	d108      	bne.n	80064d6 <_printf_float+0x13e>
 80064c4:	1cc8      	adds	r0, r1, #3
 80064c6:	db02      	blt.n	80064ce <_printf_float+0x136>
 80064c8:	6863      	ldr	r3, [r4, #4]
 80064ca:	4299      	cmp	r1, r3
 80064cc:	dd41      	ble.n	8006552 <_printf_float+0x1ba>
 80064ce:	f1ab 0302 	sub.w	r3, fp, #2
 80064d2:	fa5f fb83 	uxtb.w	fp, r3
 80064d6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80064da:	d820      	bhi.n	800651e <_printf_float+0x186>
 80064dc:	3901      	subs	r1, #1
 80064de:	465a      	mov	r2, fp
 80064e0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80064e4:	9109      	str	r1, [sp, #36]	; 0x24
 80064e6:	f7ff ff19 	bl	800631c <__exponent>
 80064ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064ec:	1813      	adds	r3, r2, r0
 80064ee:	2a01      	cmp	r2, #1
 80064f0:	4681      	mov	r9, r0
 80064f2:	6123      	str	r3, [r4, #16]
 80064f4:	dc02      	bgt.n	80064fc <_printf_float+0x164>
 80064f6:	6822      	ldr	r2, [r4, #0]
 80064f8:	07d2      	lsls	r2, r2, #31
 80064fa:	d501      	bpl.n	8006500 <_printf_float+0x168>
 80064fc:	3301      	adds	r3, #1
 80064fe:	6123      	str	r3, [r4, #16]
 8006500:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006504:	2b00      	cmp	r3, #0
 8006506:	d09c      	beq.n	8006442 <_printf_float+0xaa>
 8006508:	232d      	movs	r3, #45	; 0x2d
 800650a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800650e:	e798      	b.n	8006442 <_printf_float+0xaa>
 8006510:	9a06      	ldr	r2, [sp, #24]
 8006512:	2a47      	cmp	r2, #71	; 0x47
 8006514:	d1be      	bne.n	8006494 <_printf_float+0xfc>
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1bc      	bne.n	8006494 <_printf_float+0xfc>
 800651a:	2301      	movs	r3, #1
 800651c:	e7b9      	b.n	8006492 <_printf_float+0xfa>
 800651e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006522:	d118      	bne.n	8006556 <_printf_float+0x1be>
 8006524:	2900      	cmp	r1, #0
 8006526:	6863      	ldr	r3, [r4, #4]
 8006528:	dd0b      	ble.n	8006542 <_printf_float+0x1aa>
 800652a:	6121      	str	r1, [r4, #16]
 800652c:	b913      	cbnz	r3, 8006534 <_printf_float+0x19c>
 800652e:	6822      	ldr	r2, [r4, #0]
 8006530:	07d0      	lsls	r0, r2, #31
 8006532:	d502      	bpl.n	800653a <_printf_float+0x1a2>
 8006534:	3301      	adds	r3, #1
 8006536:	440b      	add	r3, r1
 8006538:	6123      	str	r3, [r4, #16]
 800653a:	65a1      	str	r1, [r4, #88]	; 0x58
 800653c:	f04f 0900 	mov.w	r9, #0
 8006540:	e7de      	b.n	8006500 <_printf_float+0x168>
 8006542:	b913      	cbnz	r3, 800654a <_printf_float+0x1b2>
 8006544:	6822      	ldr	r2, [r4, #0]
 8006546:	07d2      	lsls	r2, r2, #31
 8006548:	d501      	bpl.n	800654e <_printf_float+0x1b6>
 800654a:	3302      	adds	r3, #2
 800654c:	e7f4      	b.n	8006538 <_printf_float+0x1a0>
 800654e:	2301      	movs	r3, #1
 8006550:	e7f2      	b.n	8006538 <_printf_float+0x1a0>
 8006552:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006558:	4299      	cmp	r1, r3
 800655a:	db05      	blt.n	8006568 <_printf_float+0x1d0>
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	6121      	str	r1, [r4, #16]
 8006560:	07d8      	lsls	r0, r3, #31
 8006562:	d5ea      	bpl.n	800653a <_printf_float+0x1a2>
 8006564:	1c4b      	adds	r3, r1, #1
 8006566:	e7e7      	b.n	8006538 <_printf_float+0x1a0>
 8006568:	2900      	cmp	r1, #0
 800656a:	bfd4      	ite	le
 800656c:	f1c1 0202 	rsble	r2, r1, #2
 8006570:	2201      	movgt	r2, #1
 8006572:	4413      	add	r3, r2
 8006574:	e7e0      	b.n	8006538 <_printf_float+0x1a0>
 8006576:	6823      	ldr	r3, [r4, #0]
 8006578:	055a      	lsls	r2, r3, #21
 800657a:	d407      	bmi.n	800658c <_printf_float+0x1f4>
 800657c:	6923      	ldr	r3, [r4, #16]
 800657e:	4642      	mov	r2, r8
 8006580:	4631      	mov	r1, r6
 8006582:	4628      	mov	r0, r5
 8006584:	47b8      	blx	r7
 8006586:	3001      	adds	r0, #1
 8006588:	d12c      	bne.n	80065e4 <_printf_float+0x24c>
 800658a:	e764      	b.n	8006456 <_printf_float+0xbe>
 800658c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006590:	f240 80e0 	bls.w	8006754 <_printf_float+0x3bc>
 8006594:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006598:	2200      	movs	r2, #0
 800659a:	2300      	movs	r3, #0
 800659c:	f7fa faa4 	bl	8000ae8 <__aeabi_dcmpeq>
 80065a0:	2800      	cmp	r0, #0
 80065a2:	d034      	beq.n	800660e <_printf_float+0x276>
 80065a4:	4a37      	ldr	r2, [pc, #220]	; (8006684 <_printf_float+0x2ec>)
 80065a6:	2301      	movs	r3, #1
 80065a8:	4631      	mov	r1, r6
 80065aa:	4628      	mov	r0, r5
 80065ac:	47b8      	blx	r7
 80065ae:	3001      	adds	r0, #1
 80065b0:	f43f af51 	beq.w	8006456 <_printf_float+0xbe>
 80065b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065b8:	429a      	cmp	r2, r3
 80065ba:	db02      	blt.n	80065c2 <_printf_float+0x22a>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	07d8      	lsls	r0, r3, #31
 80065c0:	d510      	bpl.n	80065e4 <_printf_float+0x24c>
 80065c2:	ee18 3a10 	vmov	r3, s16
 80065c6:	4652      	mov	r2, sl
 80065c8:	4631      	mov	r1, r6
 80065ca:	4628      	mov	r0, r5
 80065cc:	47b8      	blx	r7
 80065ce:	3001      	adds	r0, #1
 80065d0:	f43f af41 	beq.w	8006456 <_printf_float+0xbe>
 80065d4:	f04f 0800 	mov.w	r8, #0
 80065d8:	f104 091a 	add.w	r9, r4, #26
 80065dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065de:	3b01      	subs	r3, #1
 80065e0:	4543      	cmp	r3, r8
 80065e2:	dc09      	bgt.n	80065f8 <_printf_float+0x260>
 80065e4:	6823      	ldr	r3, [r4, #0]
 80065e6:	079b      	lsls	r3, r3, #30
 80065e8:	f100 8107 	bmi.w	80067fa <_printf_float+0x462>
 80065ec:	68e0      	ldr	r0, [r4, #12]
 80065ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065f0:	4298      	cmp	r0, r3
 80065f2:	bfb8      	it	lt
 80065f4:	4618      	movlt	r0, r3
 80065f6:	e730      	b.n	800645a <_printf_float+0xc2>
 80065f8:	2301      	movs	r3, #1
 80065fa:	464a      	mov	r2, r9
 80065fc:	4631      	mov	r1, r6
 80065fe:	4628      	mov	r0, r5
 8006600:	47b8      	blx	r7
 8006602:	3001      	adds	r0, #1
 8006604:	f43f af27 	beq.w	8006456 <_printf_float+0xbe>
 8006608:	f108 0801 	add.w	r8, r8, #1
 800660c:	e7e6      	b.n	80065dc <_printf_float+0x244>
 800660e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006610:	2b00      	cmp	r3, #0
 8006612:	dc39      	bgt.n	8006688 <_printf_float+0x2f0>
 8006614:	4a1b      	ldr	r2, [pc, #108]	; (8006684 <_printf_float+0x2ec>)
 8006616:	2301      	movs	r3, #1
 8006618:	4631      	mov	r1, r6
 800661a:	4628      	mov	r0, r5
 800661c:	47b8      	blx	r7
 800661e:	3001      	adds	r0, #1
 8006620:	f43f af19 	beq.w	8006456 <_printf_float+0xbe>
 8006624:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006628:	4313      	orrs	r3, r2
 800662a:	d102      	bne.n	8006632 <_printf_float+0x29a>
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	07d9      	lsls	r1, r3, #31
 8006630:	d5d8      	bpl.n	80065e4 <_printf_float+0x24c>
 8006632:	ee18 3a10 	vmov	r3, s16
 8006636:	4652      	mov	r2, sl
 8006638:	4631      	mov	r1, r6
 800663a:	4628      	mov	r0, r5
 800663c:	47b8      	blx	r7
 800663e:	3001      	adds	r0, #1
 8006640:	f43f af09 	beq.w	8006456 <_printf_float+0xbe>
 8006644:	f04f 0900 	mov.w	r9, #0
 8006648:	f104 0a1a 	add.w	sl, r4, #26
 800664c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800664e:	425b      	negs	r3, r3
 8006650:	454b      	cmp	r3, r9
 8006652:	dc01      	bgt.n	8006658 <_printf_float+0x2c0>
 8006654:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006656:	e792      	b.n	800657e <_printf_float+0x1e6>
 8006658:	2301      	movs	r3, #1
 800665a:	4652      	mov	r2, sl
 800665c:	4631      	mov	r1, r6
 800665e:	4628      	mov	r0, r5
 8006660:	47b8      	blx	r7
 8006662:	3001      	adds	r0, #1
 8006664:	f43f aef7 	beq.w	8006456 <_printf_float+0xbe>
 8006668:	f109 0901 	add.w	r9, r9, #1
 800666c:	e7ee      	b.n	800664c <_printf_float+0x2b4>
 800666e:	bf00      	nop
 8006670:	7fefffff 	.word	0x7fefffff
 8006674:	0800ac18 	.word	0x0800ac18
 8006678:	0800ac1c 	.word	0x0800ac1c
 800667c:	0800ac20 	.word	0x0800ac20
 8006680:	0800ac24 	.word	0x0800ac24
 8006684:	0800ac28 	.word	0x0800ac28
 8006688:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800668a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800668c:	429a      	cmp	r2, r3
 800668e:	bfa8      	it	ge
 8006690:	461a      	movge	r2, r3
 8006692:	2a00      	cmp	r2, #0
 8006694:	4691      	mov	r9, r2
 8006696:	dc37      	bgt.n	8006708 <_printf_float+0x370>
 8006698:	f04f 0b00 	mov.w	fp, #0
 800669c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066a0:	f104 021a 	add.w	r2, r4, #26
 80066a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066a6:	9305      	str	r3, [sp, #20]
 80066a8:	eba3 0309 	sub.w	r3, r3, r9
 80066ac:	455b      	cmp	r3, fp
 80066ae:	dc33      	bgt.n	8006718 <_printf_float+0x380>
 80066b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066b4:	429a      	cmp	r2, r3
 80066b6:	db3b      	blt.n	8006730 <_printf_float+0x398>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	07da      	lsls	r2, r3, #31
 80066bc:	d438      	bmi.n	8006730 <_printf_float+0x398>
 80066be:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80066c2:	eba2 0903 	sub.w	r9, r2, r3
 80066c6:	9b05      	ldr	r3, [sp, #20]
 80066c8:	1ad2      	subs	r2, r2, r3
 80066ca:	4591      	cmp	r9, r2
 80066cc:	bfa8      	it	ge
 80066ce:	4691      	movge	r9, r2
 80066d0:	f1b9 0f00 	cmp.w	r9, #0
 80066d4:	dc35      	bgt.n	8006742 <_printf_float+0x3aa>
 80066d6:	f04f 0800 	mov.w	r8, #0
 80066da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066de:	f104 0a1a 	add.w	sl, r4, #26
 80066e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066e6:	1a9b      	subs	r3, r3, r2
 80066e8:	eba3 0309 	sub.w	r3, r3, r9
 80066ec:	4543      	cmp	r3, r8
 80066ee:	f77f af79 	ble.w	80065e4 <_printf_float+0x24c>
 80066f2:	2301      	movs	r3, #1
 80066f4:	4652      	mov	r2, sl
 80066f6:	4631      	mov	r1, r6
 80066f8:	4628      	mov	r0, r5
 80066fa:	47b8      	blx	r7
 80066fc:	3001      	adds	r0, #1
 80066fe:	f43f aeaa 	beq.w	8006456 <_printf_float+0xbe>
 8006702:	f108 0801 	add.w	r8, r8, #1
 8006706:	e7ec      	b.n	80066e2 <_printf_float+0x34a>
 8006708:	4613      	mov	r3, r2
 800670a:	4631      	mov	r1, r6
 800670c:	4642      	mov	r2, r8
 800670e:	4628      	mov	r0, r5
 8006710:	47b8      	blx	r7
 8006712:	3001      	adds	r0, #1
 8006714:	d1c0      	bne.n	8006698 <_printf_float+0x300>
 8006716:	e69e      	b.n	8006456 <_printf_float+0xbe>
 8006718:	2301      	movs	r3, #1
 800671a:	4631      	mov	r1, r6
 800671c:	4628      	mov	r0, r5
 800671e:	9205      	str	r2, [sp, #20]
 8006720:	47b8      	blx	r7
 8006722:	3001      	adds	r0, #1
 8006724:	f43f ae97 	beq.w	8006456 <_printf_float+0xbe>
 8006728:	9a05      	ldr	r2, [sp, #20]
 800672a:	f10b 0b01 	add.w	fp, fp, #1
 800672e:	e7b9      	b.n	80066a4 <_printf_float+0x30c>
 8006730:	ee18 3a10 	vmov	r3, s16
 8006734:	4652      	mov	r2, sl
 8006736:	4631      	mov	r1, r6
 8006738:	4628      	mov	r0, r5
 800673a:	47b8      	blx	r7
 800673c:	3001      	adds	r0, #1
 800673e:	d1be      	bne.n	80066be <_printf_float+0x326>
 8006740:	e689      	b.n	8006456 <_printf_float+0xbe>
 8006742:	9a05      	ldr	r2, [sp, #20]
 8006744:	464b      	mov	r3, r9
 8006746:	4442      	add	r2, r8
 8006748:	4631      	mov	r1, r6
 800674a:	4628      	mov	r0, r5
 800674c:	47b8      	blx	r7
 800674e:	3001      	adds	r0, #1
 8006750:	d1c1      	bne.n	80066d6 <_printf_float+0x33e>
 8006752:	e680      	b.n	8006456 <_printf_float+0xbe>
 8006754:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006756:	2a01      	cmp	r2, #1
 8006758:	dc01      	bgt.n	800675e <_printf_float+0x3c6>
 800675a:	07db      	lsls	r3, r3, #31
 800675c:	d53a      	bpl.n	80067d4 <_printf_float+0x43c>
 800675e:	2301      	movs	r3, #1
 8006760:	4642      	mov	r2, r8
 8006762:	4631      	mov	r1, r6
 8006764:	4628      	mov	r0, r5
 8006766:	47b8      	blx	r7
 8006768:	3001      	adds	r0, #1
 800676a:	f43f ae74 	beq.w	8006456 <_printf_float+0xbe>
 800676e:	ee18 3a10 	vmov	r3, s16
 8006772:	4652      	mov	r2, sl
 8006774:	4631      	mov	r1, r6
 8006776:	4628      	mov	r0, r5
 8006778:	47b8      	blx	r7
 800677a:	3001      	adds	r0, #1
 800677c:	f43f ae6b 	beq.w	8006456 <_printf_float+0xbe>
 8006780:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006784:	2200      	movs	r2, #0
 8006786:	2300      	movs	r3, #0
 8006788:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800678c:	f7fa f9ac 	bl	8000ae8 <__aeabi_dcmpeq>
 8006790:	b9d8      	cbnz	r0, 80067ca <_printf_float+0x432>
 8006792:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006796:	f108 0201 	add.w	r2, r8, #1
 800679a:	4631      	mov	r1, r6
 800679c:	4628      	mov	r0, r5
 800679e:	47b8      	blx	r7
 80067a0:	3001      	adds	r0, #1
 80067a2:	d10e      	bne.n	80067c2 <_printf_float+0x42a>
 80067a4:	e657      	b.n	8006456 <_printf_float+0xbe>
 80067a6:	2301      	movs	r3, #1
 80067a8:	4652      	mov	r2, sl
 80067aa:	4631      	mov	r1, r6
 80067ac:	4628      	mov	r0, r5
 80067ae:	47b8      	blx	r7
 80067b0:	3001      	adds	r0, #1
 80067b2:	f43f ae50 	beq.w	8006456 <_printf_float+0xbe>
 80067b6:	f108 0801 	add.w	r8, r8, #1
 80067ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067bc:	3b01      	subs	r3, #1
 80067be:	4543      	cmp	r3, r8
 80067c0:	dcf1      	bgt.n	80067a6 <_printf_float+0x40e>
 80067c2:	464b      	mov	r3, r9
 80067c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80067c8:	e6da      	b.n	8006580 <_printf_float+0x1e8>
 80067ca:	f04f 0800 	mov.w	r8, #0
 80067ce:	f104 0a1a 	add.w	sl, r4, #26
 80067d2:	e7f2      	b.n	80067ba <_printf_float+0x422>
 80067d4:	2301      	movs	r3, #1
 80067d6:	4642      	mov	r2, r8
 80067d8:	e7df      	b.n	800679a <_printf_float+0x402>
 80067da:	2301      	movs	r3, #1
 80067dc:	464a      	mov	r2, r9
 80067de:	4631      	mov	r1, r6
 80067e0:	4628      	mov	r0, r5
 80067e2:	47b8      	blx	r7
 80067e4:	3001      	adds	r0, #1
 80067e6:	f43f ae36 	beq.w	8006456 <_printf_float+0xbe>
 80067ea:	f108 0801 	add.w	r8, r8, #1
 80067ee:	68e3      	ldr	r3, [r4, #12]
 80067f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067f2:	1a5b      	subs	r3, r3, r1
 80067f4:	4543      	cmp	r3, r8
 80067f6:	dcf0      	bgt.n	80067da <_printf_float+0x442>
 80067f8:	e6f8      	b.n	80065ec <_printf_float+0x254>
 80067fa:	f04f 0800 	mov.w	r8, #0
 80067fe:	f104 0919 	add.w	r9, r4, #25
 8006802:	e7f4      	b.n	80067ee <_printf_float+0x456>

08006804 <_printf_common>:
 8006804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006808:	4616      	mov	r6, r2
 800680a:	4699      	mov	r9, r3
 800680c:	688a      	ldr	r2, [r1, #8]
 800680e:	690b      	ldr	r3, [r1, #16]
 8006810:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006814:	4293      	cmp	r3, r2
 8006816:	bfb8      	it	lt
 8006818:	4613      	movlt	r3, r2
 800681a:	6033      	str	r3, [r6, #0]
 800681c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006820:	4607      	mov	r7, r0
 8006822:	460c      	mov	r4, r1
 8006824:	b10a      	cbz	r2, 800682a <_printf_common+0x26>
 8006826:	3301      	adds	r3, #1
 8006828:	6033      	str	r3, [r6, #0]
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	0699      	lsls	r1, r3, #26
 800682e:	bf42      	ittt	mi
 8006830:	6833      	ldrmi	r3, [r6, #0]
 8006832:	3302      	addmi	r3, #2
 8006834:	6033      	strmi	r3, [r6, #0]
 8006836:	6825      	ldr	r5, [r4, #0]
 8006838:	f015 0506 	ands.w	r5, r5, #6
 800683c:	d106      	bne.n	800684c <_printf_common+0x48>
 800683e:	f104 0a19 	add.w	sl, r4, #25
 8006842:	68e3      	ldr	r3, [r4, #12]
 8006844:	6832      	ldr	r2, [r6, #0]
 8006846:	1a9b      	subs	r3, r3, r2
 8006848:	42ab      	cmp	r3, r5
 800684a:	dc26      	bgt.n	800689a <_printf_common+0x96>
 800684c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006850:	1e13      	subs	r3, r2, #0
 8006852:	6822      	ldr	r2, [r4, #0]
 8006854:	bf18      	it	ne
 8006856:	2301      	movne	r3, #1
 8006858:	0692      	lsls	r2, r2, #26
 800685a:	d42b      	bmi.n	80068b4 <_printf_common+0xb0>
 800685c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006860:	4649      	mov	r1, r9
 8006862:	4638      	mov	r0, r7
 8006864:	47c0      	blx	r8
 8006866:	3001      	adds	r0, #1
 8006868:	d01e      	beq.n	80068a8 <_printf_common+0xa4>
 800686a:	6823      	ldr	r3, [r4, #0]
 800686c:	6922      	ldr	r2, [r4, #16]
 800686e:	f003 0306 	and.w	r3, r3, #6
 8006872:	2b04      	cmp	r3, #4
 8006874:	bf02      	ittt	eq
 8006876:	68e5      	ldreq	r5, [r4, #12]
 8006878:	6833      	ldreq	r3, [r6, #0]
 800687a:	1aed      	subeq	r5, r5, r3
 800687c:	68a3      	ldr	r3, [r4, #8]
 800687e:	bf0c      	ite	eq
 8006880:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006884:	2500      	movne	r5, #0
 8006886:	4293      	cmp	r3, r2
 8006888:	bfc4      	itt	gt
 800688a:	1a9b      	subgt	r3, r3, r2
 800688c:	18ed      	addgt	r5, r5, r3
 800688e:	2600      	movs	r6, #0
 8006890:	341a      	adds	r4, #26
 8006892:	42b5      	cmp	r5, r6
 8006894:	d11a      	bne.n	80068cc <_printf_common+0xc8>
 8006896:	2000      	movs	r0, #0
 8006898:	e008      	b.n	80068ac <_printf_common+0xa8>
 800689a:	2301      	movs	r3, #1
 800689c:	4652      	mov	r2, sl
 800689e:	4649      	mov	r1, r9
 80068a0:	4638      	mov	r0, r7
 80068a2:	47c0      	blx	r8
 80068a4:	3001      	adds	r0, #1
 80068a6:	d103      	bne.n	80068b0 <_printf_common+0xac>
 80068a8:	f04f 30ff 	mov.w	r0, #4294967295
 80068ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068b0:	3501      	adds	r5, #1
 80068b2:	e7c6      	b.n	8006842 <_printf_common+0x3e>
 80068b4:	18e1      	adds	r1, r4, r3
 80068b6:	1c5a      	adds	r2, r3, #1
 80068b8:	2030      	movs	r0, #48	; 0x30
 80068ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80068be:	4422      	add	r2, r4
 80068c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80068c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80068c8:	3302      	adds	r3, #2
 80068ca:	e7c7      	b.n	800685c <_printf_common+0x58>
 80068cc:	2301      	movs	r3, #1
 80068ce:	4622      	mov	r2, r4
 80068d0:	4649      	mov	r1, r9
 80068d2:	4638      	mov	r0, r7
 80068d4:	47c0      	blx	r8
 80068d6:	3001      	adds	r0, #1
 80068d8:	d0e6      	beq.n	80068a8 <_printf_common+0xa4>
 80068da:	3601      	adds	r6, #1
 80068dc:	e7d9      	b.n	8006892 <_printf_common+0x8e>
	...

080068e0 <_printf_i>:
 80068e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068e4:	7e0f      	ldrb	r7, [r1, #24]
 80068e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80068e8:	2f78      	cmp	r7, #120	; 0x78
 80068ea:	4691      	mov	r9, r2
 80068ec:	4680      	mov	r8, r0
 80068ee:	460c      	mov	r4, r1
 80068f0:	469a      	mov	sl, r3
 80068f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80068f6:	d807      	bhi.n	8006908 <_printf_i+0x28>
 80068f8:	2f62      	cmp	r7, #98	; 0x62
 80068fa:	d80a      	bhi.n	8006912 <_printf_i+0x32>
 80068fc:	2f00      	cmp	r7, #0
 80068fe:	f000 80d4 	beq.w	8006aaa <_printf_i+0x1ca>
 8006902:	2f58      	cmp	r7, #88	; 0x58
 8006904:	f000 80c0 	beq.w	8006a88 <_printf_i+0x1a8>
 8006908:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800690c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006910:	e03a      	b.n	8006988 <_printf_i+0xa8>
 8006912:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006916:	2b15      	cmp	r3, #21
 8006918:	d8f6      	bhi.n	8006908 <_printf_i+0x28>
 800691a:	a101      	add	r1, pc, #4	; (adr r1, 8006920 <_printf_i+0x40>)
 800691c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006920:	08006979 	.word	0x08006979
 8006924:	0800698d 	.word	0x0800698d
 8006928:	08006909 	.word	0x08006909
 800692c:	08006909 	.word	0x08006909
 8006930:	08006909 	.word	0x08006909
 8006934:	08006909 	.word	0x08006909
 8006938:	0800698d 	.word	0x0800698d
 800693c:	08006909 	.word	0x08006909
 8006940:	08006909 	.word	0x08006909
 8006944:	08006909 	.word	0x08006909
 8006948:	08006909 	.word	0x08006909
 800694c:	08006a91 	.word	0x08006a91
 8006950:	080069b9 	.word	0x080069b9
 8006954:	08006a4b 	.word	0x08006a4b
 8006958:	08006909 	.word	0x08006909
 800695c:	08006909 	.word	0x08006909
 8006960:	08006ab3 	.word	0x08006ab3
 8006964:	08006909 	.word	0x08006909
 8006968:	080069b9 	.word	0x080069b9
 800696c:	08006909 	.word	0x08006909
 8006970:	08006909 	.word	0x08006909
 8006974:	08006a53 	.word	0x08006a53
 8006978:	682b      	ldr	r3, [r5, #0]
 800697a:	1d1a      	adds	r2, r3, #4
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	602a      	str	r2, [r5, #0]
 8006980:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006984:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006988:	2301      	movs	r3, #1
 800698a:	e09f      	b.n	8006acc <_printf_i+0x1ec>
 800698c:	6820      	ldr	r0, [r4, #0]
 800698e:	682b      	ldr	r3, [r5, #0]
 8006990:	0607      	lsls	r7, r0, #24
 8006992:	f103 0104 	add.w	r1, r3, #4
 8006996:	6029      	str	r1, [r5, #0]
 8006998:	d501      	bpl.n	800699e <_printf_i+0xbe>
 800699a:	681e      	ldr	r6, [r3, #0]
 800699c:	e003      	b.n	80069a6 <_printf_i+0xc6>
 800699e:	0646      	lsls	r6, r0, #25
 80069a0:	d5fb      	bpl.n	800699a <_printf_i+0xba>
 80069a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80069a6:	2e00      	cmp	r6, #0
 80069a8:	da03      	bge.n	80069b2 <_printf_i+0xd2>
 80069aa:	232d      	movs	r3, #45	; 0x2d
 80069ac:	4276      	negs	r6, r6
 80069ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069b2:	485a      	ldr	r0, [pc, #360]	; (8006b1c <_printf_i+0x23c>)
 80069b4:	230a      	movs	r3, #10
 80069b6:	e012      	b.n	80069de <_printf_i+0xfe>
 80069b8:	682b      	ldr	r3, [r5, #0]
 80069ba:	6820      	ldr	r0, [r4, #0]
 80069bc:	1d19      	adds	r1, r3, #4
 80069be:	6029      	str	r1, [r5, #0]
 80069c0:	0605      	lsls	r5, r0, #24
 80069c2:	d501      	bpl.n	80069c8 <_printf_i+0xe8>
 80069c4:	681e      	ldr	r6, [r3, #0]
 80069c6:	e002      	b.n	80069ce <_printf_i+0xee>
 80069c8:	0641      	lsls	r1, r0, #25
 80069ca:	d5fb      	bpl.n	80069c4 <_printf_i+0xe4>
 80069cc:	881e      	ldrh	r6, [r3, #0]
 80069ce:	4853      	ldr	r0, [pc, #332]	; (8006b1c <_printf_i+0x23c>)
 80069d0:	2f6f      	cmp	r7, #111	; 0x6f
 80069d2:	bf0c      	ite	eq
 80069d4:	2308      	moveq	r3, #8
 80069d6:	230a      	movne	r3, #10
 80069d8:	2100      	movs	r1, #0
 80069da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80069de:	6865      	ldr	r5, [r4, #4]
 80069e0:	60a5      	str	r5, [r4, #8]
 80069e2:	2d00      	cmp	r5, #0
 80069e4:	bfa2      	ittt	ge
 80069e6:	6821      	ldrge	r1, [r4, #0]
 80069e8:	f021 0104 	bicge.w	r1, r1, #4
 80069ec:	6021      	strge	r1, [r4, #0]
 80069ee:	b90e      	cbnz	r6, 80069f4 <_printf_i+0x114>
 80069f0:	2d00      	cmp	r5, #0
 80069f2:	d04b      	beq.n	8006a8c <_printf_i+0x1ac>
 80069f4:	4615      	mov	r5, r2
 80069f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80069fa:	fb03 6711 	mls	r7, r3, r1, r6
 80069fe:	5dc7      	ldrb	r7, [r0, r7]
 8006a00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006a04:	4637      	mov	r7, r6
 8006a06:	42bb      	cmp	r3, r7
 8006a08:	460e      	mov	r6, r1
 8006a0a:	d9f4      	bls.n	80069f6 <_printf_i+0x116>
 8006a0c:	2b08      	cmp	r3, #8
 8006a0e:	d10b      	bne.n	8006a28 <_printf_i+0x148>
 8006a10:	6823      	ldr	r3, [r4, #0]
 8006a12:	07de      	lsls	r6, r3, #31
 8006a14:	d508      	bpl.n	8006a28 <_printf_i+0x148>
 8006a16:	6923      	ldr	r3, [r4, #16]
 8006a18:	6861      	ldr	r1, [r4, #4]
 8006a1a:	4299      	cmp	r1, r3
 8006a1c:	bfde      	ittt	le
 8006a1e:	2330      	movle	r3, #48	; 0x30
 8006a20:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a24:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a28:	1b52      	subs	r2, r2, r5
 8006a2a:	6122      	str	r2, [r4, #16]
 8006a2c:	f8cd a000 	str.w	sl, [sp]
 8006a30:	464b      	mov	r3, r9
 8006a32:	aa03      	add	r2, sp, #12
 8006a34:	4621      	mov	r1, r4
 8006a36:	4640      	mov	r0, r8
 8006a38:	f7ff fee4 	bl	8006804 <_printf_common>
 8006a3c:	3001      	adds	r0, #1
 8006a3e:	d14a      	bne.n	8006ad6 <_printf_i+0x1f6>
 8006a40:	f04f 30ff 	mov.w	r0, #4294967295
 8006a44:	b004      	add	sp, #16
 8006a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a4a:	6823      	ldr	r3, [r4, #0]
 8006a4c:	f043 0320 	orr.w	r3, r3, #32
 8006a50:	6023      	str	r3, [r4, #0]
 8006a52:	4833      	ldr	r0, [pc, #204]	; (8006b20 <_printf_i+0x240>)
 8006a54:	2778      	movs	r7, #120	; 0x78
 8006a56:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006a5a:	6823      	ldr	r3, [r4, #0]
 8006a5c:	6829      	ldr	r1, [r5, #0]
 8006a5e:	061f      	lsls	r7, r3, #24
 8006a60:	f851 6b04 	ldr.w	r6, [r1], #4
 8006a64:	d402      	bmi.n	8006a6c <_printf_i+0x18c>
 8006a66:	065f      	lsls	r7, r3, #25
 8006a68:	bf48      	it	mi
 8006a6a:	b2b6      	uxthmi	r6, r6
 8006a6c:	07df      	lsls	r7, r3, #31
 8006a6e:	bf48      	it	mi
 8006a70:	f043 0320 	orrmi.w	r3, r3, #32
 8006a74:	6029      	str	r1, [r5, #0]
 8006a76:	bf48      	it	mi
 8006a78:	6023      	strmi	r3, [r4, #0]
 8006a7a:	b91e      	cbnz	r6, 8006a84 <_printf_i+0x1a4>
 8006a7c:	6823      	ldr	r3, [r4, #0]
 8006a7e:	f023 0320 	bic.w	r3, r3, #32
 8006a82:	6023      	str	r3, [r4, #0]
 8006a84:	2310      	movs	r3, #16
 8006a86:	e7a7      	b.n	80069d8 <_printf_i+0xf8>
 8006a88:	4824      	ldr	r0, [pc, #144]	; (8006b1c <_printf_i+0x23c>)
 8006a8a:	e7e4      	b.n	8006a56 <_printf_i+0x176>
 8006a8c:	4615      	mov	r5, r2
 8006a8e:	e7bd      	b.n	8006a0c <_printf_i+0x12c>
 8006a90:	682b      	ldr	r3, [r5, #0]
 8006a92:	6826      	ldr	r6, [r4, #0]
 8006a94:	6961      	ldr	r1, [r4, #20]
 8006a96:	1d18      	adds	r0, r3, #4
 8006a98:	6028      	str	r0, [r5, #0]
 8006a9a:	0635      	lsls	r5, r6, #24
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	d501      	bpl.n	8006aa4 <_printf_i+0x1c4>
 8006aa0:	6019      	str	r1, [r3, #0]
 8006aa2:	e002      	b.n	8006aaa <_printf_i+0x1ca>
 8006aa4:	0670      	lsls	r0, r6, #25
 8006aa6:	d5fb      	bpl.n	8006aa0 <_printf_i+0x1c0>
 8006aa8:	8019      	strh	r1, [r3, #0]
 8006aaa:	2300      	movs	r3, #0
 8006aac:	6123      	str	r3, [r4, #16]
 8006aae:	4615      	mov	r5, r2
 8006ab0:	e7bc      	b.n	8006a2c <_printf_i+0x14c>
 8006ab2:	682b      	ldr	r3, [r5, #0]
 8006ab4:	1d1a      	adds	r2, r3, #4
 8006ab6:	602a      	str	r2, [r5, #0]
 8006ab8:	681d      	ldr	r5, [r3, #0]
 8006aba:	6862      	ldr	r2, [r4, #4]
 8006abc:	2100      	movs	r1, #0
 8006abe:	4628      	mov	r0, r5
 8006ac0:	f7f9 fb96 	bl	80001f0 <memchr>
 8006ac4:	b108      	cbz	r0, 8006aca <_printf_i+0x1ea>
 8006ac6:	1b40      	subs	r0, r0, r5
 8006ac8:	6060      	str	r0, [r4, #4]
 8006aca:	6863      	ldr	r3, [r4, #4]
 8006acc:	6123      	str	r3, [r4, #16]
 8006ace:	2300      	movs	r3, #0
 8006ad0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ad4:	e7aa      	b.n	8006a2c <_printf_i+0x14c>
 8006ad6:	6923      	ldr	r3, [r4, #16]
 8006ad8:	462a      	mov	r2, r5
 8006ada:	4649      	mov	r1, r9
 8006adc:	4640      	mov	r0, r8
 8006ade:	47d0      	blx	sl
 8006ae0:	3001      	adds	r0, #1
 8006ae2:	d0ad      	beq.n	8006a40 <_printf_i+0x160>
 8006ae4:	6823      	ldr	r3, [r4, #0]
 8006ae6:	079b      	lsls	r3, r3, #30
 8006ae8:	d413      	bmi.n	8006b12 <_printf_i+0x232>
 8006aea:	68e0      	ldr	r0, [r4, #12]
 8006aec:	9b03      	ldr	r3, [sp, #12]
 8006aee:	4298      	cmp	r0, r3
 8006af0:	bfb8      	it	lt
 8006af2:	4618      	movlt	r0, r3
 8006af4:	e7a6      	b.n	8006a44 <_printf_i+0x164>
 8006af6:	2301      	movs	r3, #1
 8006af8:	4632      	mov	r2, r6
 8006afa:	4649      	mov	r1, r9
 8006afc:	4640      	mov	r0, r8
 8006afe:	47d0      	blx	sl
 8006b00:	3001      	adds	r0, #1
 8006b02:	d09d      	beq.n	8006a40 <_printf_i+0x160>
 8006b04:	3501      	adds	r5, #1
 8006b06:	68e3      	ldr	r3, [r4, #12]
 8006b08:	9903      	ldr	r1, [sp, #12]
 8006b0a:	1a5b      	subs	r3, r3, r1
 8006b0c:	42ab      	cmp	r3, r5
 8006b0e:	dcf2      	bgt.n	8006af6 <_printf_i+0x216>
 8006b10:	e7eb      	b.n	8006aea <_printf_i+0x20a>
 8006b12:	2500      	movs	r5, #0
 8006b14:	f104 0619 	add.w	r6, r4, #25
 8006b18:	e7f5      	b.n	8006b06 <_printf_i+0x226>
 8006b1a:	bf00      	nop
 8006b1c:	0800ac2a 	.word	0x0800ac2a
 8006b20:	0800ac3b 	.word	0x0800ac3b

08006b24 <_scanf_float>:
 8006b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b28:	b087      	sub	sp, #28
 8006b2a:	4617      	mov	r7, r2
 8006b2c:	9303      	str	r3, [sp, #12]
 8006b2e:	688b      	ldr	r3, [r1, #8]
 8006b30:	1e5a      	subs	r2, r3, #1
 8006b32:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006b36:	bf83      	ittte	hi
 8006b38:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006b3c:	195b      	addhi	r3, r3, r5
 8006b3e:	9302      	strhi	r3, [sp, #8]
 8006b40:	2300      	movls	r3, #0
 8006b42:	bf86      	itte	hi
 8006b44:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006b48:	608b      	strhi	r3, [r1, #8]
 8006b4a:	9302      	strls	r3, [sp, #8]
 8006b4c:	680b      	ldr	r3, [r1, #0]
 8006b4e:	468b      	mov	fp, r1
 8006b50:	2500      	movs	r5, #0
 8006b52:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006b56:	f84b 3b1c 	str.w	r3, [fp], #28
 8006b5a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006b5e:	4680      	mov	r8, r0
 8006b60:	460c      	mov	r4, r1
 8006b62:	465e      	mov	r6, fp
 8006b64:	46aa      	mov	sl, r5
 8006b66:	46a9      	mov	r9, r5
 8006b68:	9501      	str	r5, [sp, #4]
 8006b6a:	68a2      	ldr	r2, [r4, #8]
 8006b6c:	b152      	cbz	r2, 8006b84 <_scanf_float+0x60>
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	2b4e      	cmp	r3, #78	; 0x4e
 8006b74:	d864      	bhi.n	8006c40 <_scanf_float+0x11c>
 8006b76:	2b40      	cmp	r3, #64	; 0x40
 8006b78:	d83c      	bhi.n	8006bf4 <_scanf_float+0xd0>
 8006b7a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006b7e:	b2c8      	uxtb	r0, r1
 8006b80:	280e      	cmp	r0, #14
 8006b82:	d93a      	bls.n	8006bfa <_scanf_float+0xd6>
 8006b84:	f1b9 0f00 	cmp.w	r9, #0
 8006b88:	d003      	beq.n	8006b92 <_scanf_float+0x6e>
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b90:	6023      	str	r3, [r4, #0]
 8006b92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b96:	f1ba 0f01 	cmp.w	sl, #1
 8006b9a:	f200 8113 	bhi.w	8006dc4 <_scanf_float+0x2a0>
 8006b9e:	455e      	cmp	r6, fp
 8006ba0:	f200 8105 	bhi.w	8006dae <_scanf_float+0x28a>
 8006ba4:	2501      	movs	r5, #1
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	b007      	add	sp, #28
 8006baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006bb2:	2a0d      	cmp	r2, #13
 8006bb4:	d8e6      	bhi.n	8006b84 <_scanf_float+0x60>
 8006bb6:	a101      	add	r1, pc, #4	; (adr r1, 8006bbc <_scanf_float+0x98>)
 8006bb8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006bbc:	08006cfb 	.word	0x08006cfb
 8006bc0:	08006b85 	.word	0x08006b85
 8006bc4:	08006b85 	.word	0x08006b85
 8006bc8:	08006b85 	.word	0x08006b85
 8006bcc:	08006d5b 	.word	0x08006d5b
 8006bd0:	08006d33 	.word	0x08006d33
 8006bd4:	08006b85 	.word	0x08006b85
 8006bd8:	08006b85 	.word	0x08006b85
 8006bdc:	08006d09 	.word	0x08006d09
 8006be0:	08006b85 	.word	0x08006b85
 8006be4:	08006b85 	.word	0x08006b85
 8006be8:	08006b85 	.word	0x08006b85
 8006bec:	08006b85 	.word	0x08006b85
 8006bf0:	08006cc1 	.word	0x08006cc1
 8006bf4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006bf8:	e7db      	b.n	8006bb2 <_scanf_float+0x8e>
 8006bfa:	290e      	cmp	r1, #14
 8006bfc:	d8c2      	bhi.n	8006b84 <_scanf_float+0x60>
 8006bfe:	a001      	add	r0, pc, #4	; (adr r0, 8006c04 <_scanf_float+0xe0>)
 8006c00:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006c04:	08006cb3 	.word	0x08006cb3
 8006c08:	08006b85 	.word	0x08006b85
 8006c0c:	08006cb3 	.word	0x08006cb3
 8006c10:	08006d47 	.word	0x08006d47
 8006c14:	08006b85 	.word	0x08006b85
 8006c18:	08006c61 	.word	0x08006c61
 8006c1c:	08006c9d 	.word	0x08006c9d
 8006c20:	08006c9d 	.word	0x08006c9d
 8006c24:	08006c9d 	.word	0x08006c9d
 8006c28:	08006c9d 	.word	0x08006c9d
 8006c2c:	08006c9d 	.word	0x08006c9d
 8006c30:	08006c9d 	.word	0x08006c9d
 8006c34:	08006c9d 	.word	0x08006c9d
 8006c38:	08006c9d 	.word	0x08006c9d
 8006c3c:	08006c9d 	.word	0x08006c9d
 8006c40:	2b6e      	cmp	r3, #110	; 0x6e
 8006c42:	d809      	bhi.n	8006c58 <_scanf_float+0x134>
 8006c44:	2b60      	cmp	r3, #96	; 0x60
 8006c46:	d8b2      	bhi.n	8006bae <_scanf_float+0x8a>
 8006c48:	2b54      	cmp	r3, #84	; 0x54
 8006c4a:	d077      	beq.n	8006d3c <_scanf_float+0x218>
 8006c4c:	2b59      	cmp	r3, #89	; 0x59
 8006c4e:	d199      	bne.n	8006b84 <_scanf_float+0x60>
 8006c50:	2d07      	cmp	r5, #7
 8006c52:	d197      	bne.n	8006b84 <_scanf_float+0x60>
 8006c54:	2508      	movs	r5, #8
 8006c56:	e029      	b.n	8006cac <_scanf_float+0x188>
 8006c58:	2b74      	cmp	r3, #116	; 0x74
 8006c5a:	d06f      	beq.n	8006d3c <_scanf_float+0x218>
 8006c5c:	2b79      	cmp	r3, #121	; 0x79
 8006c5e:	e7f6      	b.n	8006c4e <_scanf_float+0x12a>
 8006c60:	6821      	ldr	r1, [r4, #0]
 8006c62:	05c8      	lsls	r0, r1, #23
 8006c64:	d51a      	bpl.n	8006c9c <_scanf_float+0x178>
 8006c66:	9b02      	ldr	r3, [sp, #8]
 8006c68:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006c6c:	6021      	str	r1, [r4, #0]
 8006c6e:	f109 0901 	add.w	r9, r9, #1
 8006c72:	b11b      	cbz	r3, 8006c7c <_scanf_float+0x158>
 8006c74:	3b01      	subs	r3, #1
 8006c76:	3201      	adds	r2, #1
 8006c78:	9302      	str	r3, [sp, #8]
 8006c7a:	60a2      	str	r2, [r4, #8]
 8006c7c:	68a3      	ldr	r3, [r4, #8]
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	60a3      	str	r3, [r4, #8]
 8006c82:	6923      	ldr	r3, [r4, #16]
 8006c84:	3301      	adds	r3, #1
 8006c86:	6123      	str	r3, [r4, #16]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	607b      	str	r3, [r7, #4]
 8006c90:	f340 8084 	ble.w	8006d9c <_scanf_float+0x278>
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	3301      	adds	r3, #1
 8006c98:	603b      	str	r3, [r7, #0]
 8006c9a:	e766      	b.n	8006b6a <_scanf_float+0x46>
 8006c9c:	eb1a 0f05 	cmn.w	sl, r5
 8006ca0:	f47f af70 	bne.w	8006b84 <_scanf_float+0x60>
 8006ca4:	6822      	ldr	r2, [r4, #0]
 8006ca6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006caa:	6022      	str	r2, [r4, #0]
 8006cac:	f806 3b01 	strb.w	r3, [r6], #1
 8006cb0:	e7e4      	b.n	8006c7c <_scanf_float+0x158>
 8006cb2:	6822      	ldr	r2, [r4, #0]
 8006cb4:	0610      	lsls	r0, r2, #24
 8006cb6:	f57f af65 	bpl.w	8006b84 <_scanf_float+0x60>
 8006cba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006cbe:	e7f4      	b.n	8006caa <_scanf_float+0x186>
 8006cc0:	f1ba 0f00 	cmp.w	sl, #0
 8006cc4:	d10e      	bne.n	8006ce4 <_scanf_float+0x1c0>
 8006cc6:	f1b9 0f00 	cmp.w	r9, #0
 8006cca:	d10e      	bne.n	8006cea <_scanf_float+0x1c6>
 8006ccc:	6822      	ldr	r2, [r4, #0]
 8006cce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006cd2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006cd6:	d108      	bne.n	8006cea <_scanf_float+0x1c6>
 8006cd8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006cdc:	6022      	str	r2, [r4, #0]
 8006cde:	f04f 0a01 	mov.w	sl, #1
 8006ce2:	e7e3      	b.n	8006cac <_scanf_float+0x188>
 8006ce4:	f1ba 0f02 	cmp.w	sl, #2
 8006ce8:	d055      	beq.n	8006d96 <_scanf_float+0x272>
 8006cea:	2d01      	cmp	r5, #1
 8006cec:	d002      	beq.n	8006cf4 <_scanf_float+0x1d0>
 8006cee:	2d04      	cmp	r5, #4
 8006cf0:	f47f af48 	bne.w	8006b84 <_scanf_float+0x60>
 8006cf4:	3501      	adds	r5, #1
 8006cf6:	b2ed      	uxtb	r5, r5
 8006cf8:	e7d8      	b.n	8006cac <_scanf_float+0x188>
 8006cfa:	f1ba 0f01 	cmp.w	sl, #1
 8006cfe:	f47f af41 	bne.w	8006b84 <_scanf_float+0x60>
 8006d02:	f04f 0a02 	mov.w	sl, #2
 8006d06:	e7d1      	b.n	8006cac <_scanf_float+0x188>
 8006d08:	b97d      	cbnz	r5, 8006d2a <_scanf_float+0x206>
 8006d0a:	f1b9 0f00 	cmp.w	r9, #0
 8006d0e:	f47f af3c 	bne.w	8006b8a <_scanf_float+0x66>
 8006d12:	6822      	ldr	r2, [r4, #0]
 8006d14:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006d18:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006d1c:	f47f af39 	bne.w	8006b92 <_scanf_float+0x6e>
 8006d20:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006d24:	6022      	str	r2, [r4, #0]
 8006d26:	2501      	movs	r5, #1
 8006d28:	e7c0      	b.n	8006cac <_scanf_float+0x188>
 8006d2a:	2d03      	cmp	r5, #3
 8006d2c:	d0e2      	beq.n	8006cf4 <_scanf_float+0x1d0>
 8006d2e:	2d05      	cmp	r5, #5
 8006d30:	e7de      	b.n	8006cf0 <_scanf_float+0x1cc>
 8006d32:	2d02      	cmp	r5, #2
 8006d34:	f47f af26 	bne.w	8006b84 <_scanf_float+0x60>
 8006d38:	2503      	movs	r5, #3
 8006d3a:	e7b7      	b.n	8006cac <_scanf_float+0x188>
 8006d3c:	2d06      	cmp	r5, #6
 8006d3e:	f47f af21 	bne.w	8006b84 <_scanf_float+0x60>
 8006d42:	2507      	movs	r5, #7
 8006d44:	e7b2      	b.n	8006cac <_scanf_float+0x188>
 8006d46:	6822      	ldr	r2, [r4, #0]
 8006d48:	0591      	lsls	r1, r2, #22
 8006d4a:	f57f af1b 	bpl.w	8006b84 <_scanf_float+0x60>
 8006d4e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006d52:	6022      	str	r2, [r4, #0]
 8006d54:	f8cd 9004 	str.w	r9, [sp, #4]
 8006d58:	e7a8      	b.n	8006cac <_scanf_float+0x188>
 8006d5a:	6822      	ldr	r2, [r4, #0]
 8006d5c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006d60:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006d64:	d006      	beq.n	8006d74 <_scanf_float+0x250>
 8006d66:	0550      	lsls	r0, r2, #21
 8006d68:	f57f af0c 	bpl.w	8006b84 <_scanf_float+0x60>
 8006d6c:	f1b9 0f00 	cmp.w	r9, #0
 8006d70:	f43f af0f 	beq.w	8006b92 <_scanf_float+0x6e>
 8006d74:	0591      	lsls	r1, r2, #22
 8006d76:	bf58      	it	pl
 8006d78:	9901      	ldrpl	r1, [sp, #4]
 8006d7a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006d7e:	bf58      	it	pl
 8006d80:	eba9 0101 	subpl.w	r1, r9, r1
 8006d84:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006d88:	bf58      	it	pl
 8006d8a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006d8e:	6022      	str	r2, [r4, #0]
 8006d90:	f04f 0900 	mov.w	r9, #0
 8006d94:	e78a      	b.n	8006cac <_scanf_float+0x188>
 8006d96:	f04f 0a03 	mov.w	sl, #3
 8006d9a:	e787      	b.n	8006cac <_scanf_float+0x188>
 8006d9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006da0:	4639      	mov	r1, r7
 8006da2:	4640      	mov	r0, r8
 8006da4:	4798      	blx	r3
 8006da6:	2800      	cmp	r0, #0
 8006da8:	f43f aedf 	beq.w	8006b6a <_scanf_float+0x46>
 8006dac:	e6ea      	b.n	8006b84 <_scanf_float+0x60>
 8006dae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006db2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006db6:	463a      	mov	r2, r7
 8006db8:	4640      	mov	r0, r8
 8006dba:	4798      	blx	r3
 8006dbc:	6923      	ldr	r3, [r4, #16]
 8006dbe:	3b01      	subs	r3, #1
 8006dc0:	6123      	str	r3, [r4, #16]
 8006dc2:	e6ec      	b.n	8006b9e <_scanf_float+0x7a>
 8006dc4:	1e6b      	subs	r3, r5, #1
 8006dc6:	2b06      	cmp	r3, #6
 8006dc8:	d825      	bhi.n	8006e16 <_scanf_float+0x2f2>
 8006dca:	2d02      	cmp	r5, #2
 8006dcc:	d836      	bhi.n	8006e3c <_scanf_float+0x318>
 8006dce:	455e      	cmp	r6, fp
 8006dd0:	f67f aee8 	bls.w	8006ba4 <_scanf_float+0x80>
 8006dd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006dd8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ddc:	463a      	mov	r2, r7
 8006dde:	4640      	mov	r0, r8
 8006de0:	4798      	blx	r3
 8006de2:	6923      	ldr	r3, [r4, #16]
 8006de4:	3b01      	subs	r3, #1
 8006de6:	6123      	str	r3, [r4, #16]
 8006de8:	e7f1      	b.n	8006dce <_scanf_float+0x2aa>
 8006dea:	9802      	ldr	r0, [sp, #8]
 8006dec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006df0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006df4:	9002      	str	r0, [sp, #8]
 8006df6:	463a      	mov	r2, r7
 8006df8:	4640      	mov	r0, r8
 8006dfa:	4798      	blx	r3
 8006dfc:	6923      	ldr	r3, [r4, #16]
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	6123      	str	r3, [r4, #16]
 8006e02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e06:	fa5f fa8a 	uxtb.w	sl, sl
 8006e0a:	f1ba 0f02 	cmp.w	sl, #2
 8006e0e:	d1ec      	bne.n	8006dea <_scanf_float+0x2c6>
 8006e10:	3d03      	subs	r5, #3
 8006e12:	b2ed      	uxtb	r5, r5
 8006e14:	1b76      	subs	r6, r6, r5
 8006e16:	6823      	ldr	r3, [r4, #0]
 8006e18:	05da      	lsls	r2, r3, #23
 8006e1a:	d52f      	bpl.n	8006e7c <_scanf_float+0x358>
 8006e1c:	055b      	lsls	r3, r3, #21
 8006e1e:	d510      	bpl.n	8006e42 <_scanf_float+0x31e>
 8006e20:	455e      	cmp	r6, fp
 8006e22:	f67f aebf 	bls.w	8006ba4 <_scanf_float+0x80>
 8006e26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e2e:	463a      	mov	r2, r7
 8006e30:	4640      	mov	r0, r8
 8006e32:	4798      	blx	r3
 8006e34:	6923      	ldr	r3, [r4, #16]
 8006e36:	3b01      	subs	r3, #1
 8006e38:	6123      	str	r3, [r4, #16]
 8006e3a:	e7f1      	b.n	8006e20 <_scanf_float+0x2fc>
 8006e3c:	46aa      	mov	sl, r5
 8006e3e:	9602      	str	r6, [sp, #8]
 8006e40:	e7df      	b.n	8006e02 <_scanf_float+0x2de>
 8006e42:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006e46:	6923      	ldr	r3, [r4, #16]
 8006e48:	2965      	cmp	r1, #101	; 0x65
 8006e4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e4e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006e52:	6123      	str	r3, [r4, #16]
 8006e54:	d00c      	beq.n	8006e70 <_scanf_float+0x34c>
 8006e56:	2945      	cmp	r1, #69	; 0x45
 8006e58:	d00a      	beq.n	8006e70 <_scanf_float+0x34c>
 8006e5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e5e:	463a      	mov	r2, r7
 8006e60:	4640      	mov	r0, r8
 8006e62:	4798      	blx	r3
 8006e64:	6923      	ldr	r3, [r4, #16]
 8006e66:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	1eb5      	subs	r5, r6, #2
 8006e6e:	6123      	str	r3, [r4, #16]
 8006e70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e74:	463a      	mov	r2, r7
 8006e76:	4640      	mov	r0, r8
 8006e78:	4798      	blx	r3
 8006e7a:	462e      	mov	r6, r5
 8006e7c:	6825      	ldr	r5, [r4, #0]
 8006e7e:	f015 0510 	ands.w	r5, r5, #16
 8006e82:	d158      	bne.n	8006f36 <_scanf_float+0x412>
 8006e84:	7035      	strb	r5, [r6, #0]
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006e8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e90:	d11c      	bne.n	8006ecc <_scanf_float+0x3a8>
 8006e92:	9b01      	ldr	r3, [sp, #4]
 8006e94:	454b      	cmp	r3, r9
 8006e96:	eba3 0209 	sub.w	r2, r3, r9
 8006e9a:	d124      	bne.n	8006ee6 <_scanf_float+0x3c2>
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	4659      	mov	r1, fp
 8006ea0:	4640      	mov	r0, r8
 8006ea2:	f002 fcf1 	bl	8009888 <_strtod_r>
 8006ea6:	9b03      	ldr	r3, [sp, #12]
 8006ea8:	6821      	ldr	r1, [r4, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f011 0f02 	tst.w	r1, #2
 8006eb0:	ec57 6b10 	vmov	r6, r7, d0
 8006eb4:	f103 0204 	add.w	r2, r3, #4
 8006eb8:	d020      	beq.n	8006efc <_scanf_float+0x3d8>
 8006eba:	9903      	ldr	r1, [sp, #12]
 8006ebc:	600a      	str	r2, [r1, #0]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	e9c3 6700 	strd	r6, r7, [r3]
 8006ec4:	68e3      	ldr	r3, [r4, #12]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	60e3      	str	r3, [r4, #12]
 8006eca:	e66c      	b.n	8006ba6 <_scanf_float+0x82>
 8006ecc:	9b04      	ldr	r3, [sp, #16]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d0e4      	beq.n	8006e9c <_scanf_float+0x378>
 8006ed2:	9905      	ldr	r1, [sp, #20]
 8006ed4:	230a      	movs	r3, #10
 8006ed6:	462a      	mov	r2, r5
 8006ed8:	3101      	adds	r1, #1
 8006eda:	4640      	mov	r0, r8
 8006edc:	f002 fd5c 	bl	8009998 <_strtol_r>
 8006ee0:	9b04      	ldr	r3, [sp, #16]
 8006ee2:	9e05      	ldr	r6, [sp, #20]
 8006ee4:	1ac2      	subs	r2, r0, r3
 8006ee6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006eea:	429e      	cmp	r6, r3
 8006eec:	bf28      	it	cs
 8006eee:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006ef2:	4912      	ldr	r1, [pc, #72]	; (8006f3c <_scanf_float+0x418>)
 8006ef4:	4630      	mov	r0, r6
 8006ef6:	f000 f99d 	bl	8007234 <siprintf>
 8006efa:	e7cf      	b.n	8006e9c <_scanf_float+0x378>
 8006efc:	f011 0f04 	tst.w	r1, #4
 8006f00:	9903      	ldr	r1, [sp, #12]
 8006f02:	600a      	str	r2, [r1, #0]
 8006f04:	d1db      	bne.n	8006ebe <_scanf_float+0x39a>
 8006f06:	f8d3 8000 	ldr.w	r8, [r3]
 8006f0a:	ee10 2a10 	vmov	r2, s0
 8006f0e:	ee10 0a10 	vmov	r0, s0
 8006f12:	463b      	mov	r3, r7
 8006f14:	4639      	mov	r1, r7
 8006f16:	f7f9 fe19 	bl	8000b4c <__aeabi_dcmpun>
 8006f1a:	b128      	cbz	r0, 8006f28 <_scanf_float+0x404>
 8006f1c:	4808      	ldr	r0, [pc, #32]	; (8006f40 <_scanf_float+0x41c>)
 8006f1e:	f000 fa79 	bl	8007414 <nanf>
 8006f22:	ed88 0a00 	vstr	s0, [r8]
 8006f26:	e7cd      	b.n	8006ec4 <_scanf_float+0x3a0>
 8006f28:	4630      	mov	r0, r6
 8006f2a:	4639      	mov	r1, r7
 8006f2c:	f7f9 fe6c 	bl	8000c08 <__aeabi_d2f>
 8006f30:	f8c8 0000 	str.w	r0, [r8]
 8006f34:	e7c6      	b.n	8006ec4 <_scanf_float+0x3a0>
 8006f36:	2500      	movs	r5, #0
 8006f38:	e635      	b.n	8006ba6 <_scanf_float+0x82>
 8006f3a:	bf00      	nop
 8006f3c:	0800ac4c 	.word	0x0800ac4c
 8006f40:	0800afdd 	.word	0x0800afdd

08006f44 <std>:
 8006f44:	2300      	movs	r3, #0
 8006f46:	b510      	push	{r4, lr}
 8006f48:	4604      	mov	r4, r0
 8006f4a:	e9c0 3300 	strd	r3, r3, [r0]
 8006f4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f52:	6083      	str	r3, [r0, #8]
 8006f54:	8181      	strh	r1, [r0, #12]
 8006f56:	6643      	str	r3, [r0, #100]	; 0x64
 8006f58:	81c2      	strh	r2, [r0, #14]
 8006f5a:	6183      	str	r3, [r0, #24]
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	2208      	movs	r2, #8
 8006f60:	305c      	adds	r0, #92	; 0x5c
 8006f62:	f000 f9ca 	bl	80072fa <memset>
 8006f66:	4b05      	ldr	r3, [pc, #20]	; (8006f7c <std+0x38>)
 8006f68:	6263      	str	r3, [r4, #36]	; 0x24
 8006f6a:	4b05      	ldr	r3, [pc, #20]	; (8006f80 <std+0x3c>)
 8006f6c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f6e:	4b05      	ldr	r3, [pc, #20]	; (8006f84 <std+0x40>)
 8006f70:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f72:	4b05      	ldr	r3, [pc, #20]	; (8006f88 <std+0x44>)
 8006f74:	6224      	str	r4, [r4, #32]
 8006f76:	6323      	str	r3, [r4, #48]	; 0x30
 8006f78:	bd10      	pop	{r4, pc}
 8006f7a:	bf00      	nop
 8006f7c:	08007275 	.word	0x08007275
 8006f80:	08007297 	.word	0x08007297
 8006f84:	080072cf 	.word	0x080072cf
 8006f88:	080072f3 	.word	0x080072f3

08006f8c <stdio_exit_handler>:
 8006f8c:	4a02      	ldr	r2, [pc, #8]	; (8006f98 <stdio_exit_handler+0xc>)
 8006f8e:	4903      	ldr	r1, [pc, #12]	; (8006f9c <stdio_exit_handler+0x10>)
 8006f90:	4803      	ldr	r0, [pc, #12]	; (8006fa0 <stdio_exit_handler+0x14>)
 8006f92:	f000 b869 	b.w	8007068 <_fwalk_sglue>
 8006f96:	bf00      	nop
 8006f98:	2000000c 	.word	0x2000000c
 8006f9c:	08009fe1 	.word	0x08009fe1
 8006fa0:	20000018 	.word	0x20000018

08006fa4 <cleanup_stdio>:
 8006fa4:	6841      	ldr	r1, [r0, #4]
 8006fa6:	4b0c      	ldr	r3, [pc, #48]	; (8006fd8 <cleanup_stdio+0x34>)
 8006fa8:	4299      	cmp	r1, r3
 8006faa:	b510      	push	{r4, lr}
 8006fac:	4604      	mov	r4, r0
 8006fae:	d001      	beq.n	8006fb4 <cleanup_stdio+0x10>
 8006fb0:	f003 f816 	bl	8009fe0 <_fflush_r>
 8006fb4:	68a1      	ldr	r1, [r4, #8]
 8006fb6:	4b09      	ldr	r3, [pc, #36]	; (8006fdc <cleanup_stdio+0x38>)
 8006fb8:	4299      	cmp	r1, r3
 8006fba:	d002      	beq.n	8006fc2 <cleanup_stdio+0x1e>
 8006fbc:	4620      	mov	r0, r4
 8006fbe:	f003 f80f 	bl	8009fe0 <_fflush_r>
 8006fc2:	68e1      	ldr	r1, [r4, #12]
 8006fc4:	4b06      	ldr	r3, [pc, #24]	; (8006fe0 <cleanup_stdio+0x3c>)
 8006fc6:	4299      	cmp	r1, r3
 8006fc8:	d004      	beq.n	8006fd4 <cleanup_stdio+0x30>
 8006fca:	4620      	mov	r0, r4
 8006fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd0:	f003 b806 	b.w	8009fe0 <_fflush_r>
 8006fd4:	bd10      	pop	{r4, pc}
 8006fd6:	bf00      	nop
 8006fd8:	200018dc 	.word	0x200018dc
 8006fdc:	20001944 	.word	0x20001944
 8006fe0:	200019ac 	.word	0x200019ac

08006fe4 <global_stdio_init.part.0>:
 8006fe4:	b510      	push	{r4, lr}
 8006fe6:	4b0b      	ldr	r3, [pc, #44]	; (8007014 <global_stdio_init.part.0+0x30>)
 8006fe8:	4c0b      	ldr	r4, [pc, #44]	; (8007018 <global_stdio_init.part.0+0x34>)
 8006fea:	4a0c      	ldr	r2, [pc, #48]	; (800701c <global_stdio_init.part.0+0x38>)
 8006fec:	601a      	str	r2, [r3, #0]
 8006fee:	4620      	mov	r0, r4
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	2104      	movs	r1, #4
 8006ff4:	f7ff ffa6 	bl	8006f44 <std>
 8006ff8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	2109      	movs	r1, #9
 8007000:	f7ff ffa0 	bl	8006f44 <std>
 8007004:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007008:	2202      	movs	r2, #2
 800700a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800700e:	2112      	movs	r1, #18
 8007010:	f7ff bf98 	b.w	8006f44 <std>
 8007014:	20001a14 	.word	0x20001a14
 8007018:	200018dc 	.word	0x200018dc
 800701c:	08006f8d 	.word	0x08006f8d

08007020 <__sfp_lock_acquire>:
 8007020:	4801      	ldr	r0, [pc, #4]	; (8007028 <__sfp_lock_acquire+0x8>)
 8007022:	f000 b9e7 	b.w	80073f4 <__retarget_lock_acquire_recursive>
 8007026:	bf00      	nop
 8007028:	20001a1d 	.word	0x20001a1d

0800702c <__sfp_lock_release>:
 800702c:	4801      	ldr	r0, [pc, #4]	; (8007034 <__sfp_lock_release+0x8>)
 800702e:	f000 b9e2 	b.w	80073f6 <__retarget_lock_release_recursive>
 8007032:	bf00      	nop
 8007034:	20001a1d 	.word	0x20001a1d

08007038 <__sinit>:
 8007038:	b510      	push	{r4, lr}
 800703a:	4604      	mov	r4, r0
 800703c:	f7ff fff0 	bl	8007020 <__sfp_lock_acquire>
 8007040:	6a23      	ldr	r3, [r4, #32]
 8007042:	b11b      	cbz	r3, 800704c <__sinit+0x14>
 8007044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007048:	f7ff bff0 	b.w	800702c <__sfp_lock_release>
 800704c:	4b04      	ldr	r3, [pc, #16]	; (8007060 <__sinit+0x28>)
 800704e:	6223      	str	r3, [r4, #32]
 8007050:	4b04      	ldr	r3, [pc, #16]	; (8007064 <__sinit+0x2c>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d1f5      	bne.n	8007044 <__sinit+0xc>
 8007058:	f7ff ffc4 	bl	8006fe4 <global_stdio_init.part.0>
 800705c:	e7f2      	b.n	8007044 <__sinit+0xc>
 800705e:	bf00      	nop
 8007060:	08006fa5 	.word	0x08006fa5
 8007064:	20001a14 	.word	0x20001a14

08007068 <_fwalk_sglue>:
 8007068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800706c:	4607      	mov	r7, r0
 800706e:	4688      	mov	r8, r1
 8007070:	4614      	mov	r4, r2
 8007072:	2600      	movs	r6, #0
 8007074:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007078:	f1b9 0901 	subs.w	r9, r9, #1
 800707c:	d505      	bpl.n	800708a <_fwalk_sglue+0x22>
 800707e:	6824      	ldr	r4, [r4, #0]
 8007080:	2c00      	cmp	r4, #0
 8007082:	d1f7      	bne.n	8007074 <_fwalk_sglue+0xc>
 8007084:	4630      	mov	r0, r6
 8007086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800708a:	89ab      	ldrh	r3, [r5, #12]
 800708c:	2b01      	cmp	r3, #1
 800708e:	d907      	bls.n	80070a0 <_fwalk_sglue+0x38>
 8007090:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007094:	3301      	adds	r3, #1
 8007096:	d003      	beq.n	80070a0 <_fwalk_sglue+0x38>
 8007098:	4629      	mov	r1, r5
 800709a:	4638      	mov	r0, r7
 800709c:	47c0      	blx	r8
 800709e:	4306      	orrs	r6, r0
 80070a0:	3568      	adds	r5, #104	; 0x68
 80070a2:	e7e9      	b.n	8007078 <_fwalk_sglue+0x10>

080070a4 <iprintf>:
 80070a4:	b40f      	push	{r0, r1, r2, r3}
 80070a6:	b507      	push	{r0, r1, r2, lr}
 80070a8:	4906      	ldr	r1, [pc, #24]	; (80070c4 <iprintf+0x20>)
 80070aa:	ab04      	add	r3, sp, #16
 80070ac:	6808      	ldr	r0, [r1, #0]
 80070ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80070b2:	6881      	ldr	r1, [r0, #8]
 80070b4:	9301      	str	r3, [sp, #4]
 80070b6:	f002 fdf3 	bl	8009ca0 <_vfiprintf_r>
 80070ba:	b003      	add	sp, #12
 80070bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80070c0:	b004      	add	sp, #16
 80070c2:	4770      	bx	lr
 80070c4:	20000064 	.word	0x20000064

080070c8 <putchar>:
 80070c8:	4b02      	ldr	r3, [pc, #8]	; (80070d4 <putchar+0xc>)
 80070ca:	4601      	mov	r1, r0
 80070cc:	6818      	ldr	r0, [r3, #0]
 80070ce:	6882      	ldr	r2, [r0, #8]
 80070d0:	f003 b810 	b.w	800a0f4 <_putc_r>
 80070d4:	20000064 	.word	0x20000064

080070d8 <setvbuf>:
 80070d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80070dc:	461d      	mov	r5, r3
 80070de:	4b54      	ldr	r3, [pc, #336]	; (8007230 <setvbuf+0x158>)
 80070e0:	681f      	ldr	r7, [r3, #0]
 80070e2:	4604      	mov	r4, r0
 80070e4:	460e      	mov	r6, r1
 80070e6:	4690      	mov	r8, r2
 80070e8:	b127      	cbz	r7, 80070f4 <setvbuf+0x1c>
 80070ea:	6a3b      	ldr	r3, [r7, #32]
 80070ec:	b913      	cbnz	r3, 80070f4 <setvbuf+0x1c>
 80070ee:	4638      	mov	r0, r7
 80070f0:	f7ff ffa2 	bl	8007038 <__sinit>
 80070f4:	f1b8 0f02 	cmp.w	r8, #2
 80070f8:	d006      	beq.n	8007108 <setvbuf+0x30>
 80070fa:	f1b8 0f01 	cmp.w	r8, #1
 80070fe:	f200 8094 	bhi.w	800722a <setvbuf+0x152>
 8007102:	2d00      	cmp	r5, #0
 8007104:	f2c0 8091 	blt.w	800722a <setvbuf+0x152>
 8007108:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800710a:	07da      	lsls	r2, r3, #31
 800710c:	d405      	bmi.n	800711a <setvbuf+0x42>
 800710e:	89a3      	ldrh	r3, [r4, #12]
 8007110:	059b      	lsls	r3, r3, #22
 8007112:	d402      	bmi.n	800711a <setvbuf+0x42>
 8007114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007116:	f000 f96d 	bl	80073f4 <__retarget_lock_acquire_recursive>
 800711a:	4621      	mov	r1, r4
 800711c:	4638      	mov	r0, r7
 800711e:	f002 ff5f 	bl	8009fe0 <_fflush_r>
 8007122:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007124:	b141      	cbz	r1, 8007138 <setvbuf+0x60>
 8007126:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800712a:	4299      	cmp	r1, r3
 800712c:	d002      	beq.n	8007134 <setvbuf+0x5c>
 800712e:	4638      	mov	r0, r7
 8007130:	f000 fff0 	bl	8008114 <_free_r>
 8007134:	2300      	movs	r3, #0
 8007136:	6363      	str	r3, [r4, #52]	; 0x34
 8007138:	2300      	movs	r3, #0
 800713a:	61a3      	str	r3, [r4, #24]
 800713c:	6063      	str	r3, [r4, #4]
 800713e:	89a3      	ldrh	r3, [r4, #12]
 8007140:	0618      	lsls	r0, r3, #24
 8007142:	d503      	bpl.n	800714c <setvbuf+0x74>
 8007144:	6921      	ldr	r1, [r4, #16]
 8007146:	4638      	mov	r0, r7
 8007148:	f000 ffe4 	bl	8008114 <_free_r>
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007152:	f023 0303 	bic.w	r3, r3, #3
 8007156:	f1b8 0f02 	cmp.w	r8, #2
 800715a:	81a3      	strh	r3, [r4, #12]
 800715c:	d05f      	beq.n	800721e <setvbuf+0x146>
 800715e:	ab01      	add	r3, sp, #4
 8007160:	466a      	mov	r2, sp
 8007162:	4621      	mov	r1, r4
 8007164:	4638      	mov	r0, r7
 8007166:	f002 ff63 	bl	800a030 <__swhatbuf_r>
 800716a:	89a3      	ldrh	r3, [r4, #12]
 800716c:	4318      	orrs	r0, r3
 800716e:	81a0      	strh	r0, [r4, #12]
 8007170:	bb2d      	cbnz	r5, 80071be <setvbuf+0xe6>
 8007172:	9d00      	ldr	r5, [sp, #0]
 8007174:	4628      	mov	r0, r5
 8007176:	f001 f819 	bl	80081ac <malloc>
 800717a:	4606      	mov	r6, r0
 800717c:	2800      	cmp	r0, #0
 800717e:	d150      	bne.n	8007222 <setvbuf+0x14a>
 8007180:	f8dd 9000 	ldr.w	r9, [sp]
 8007184:	45a9      	cmp	r9, r5
 8007186:	d13e      	bne.n	8007206 <setvbuf+0x12e>
 8007188:	f04f 35ff 	mov.w	r5, #4294967295
 800718c:	2200      	movs	r2, #0
 800718e:	60a2      	str	r2, [r4, #8]
 8007190:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8007194:	6022      	str	r2, [r4, #0]
 8007196:	6122      	str	r2, [r4, #16]
 8007198:	2201      	movs	r2, #1
 800719a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800719e:	6162      	str	r2, [r4, #20]
 80071a0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80071a2:	f043 0302 	orr.w	r3, r3, #2
 80071a6:	07d1      	lsls	r1, r2, #31
 80071a8:	81a3      	strh	r3, [r4, #12]
 80071aa:	d404      	bmi.n	80071b6 <setvbuf+0xde>
 80071ac:	059b      	lsls	r3, r3, #22
 80071ae:	d402      	bmi.n	80071b6 <setvbuf+0xde>
 80071b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071b2:	f000 f920 	bl	80073f6 <__retarget_lock_release_recursive>
 80071b6:	4628      	mov	r0, r5
 80071b8:	b003      	add	sp, #12
 80071ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071be:	2e00      	cmp	r6, #0
 80071c0:	d0d8      	beq.n	8007174 <setvbuf+0x9c>
 80071c2:	6a3b      	ldr	r3, [r7, #32]
 80071c4:	b913      	cbnz	r3, 80071cc <setvbuf+0xf4>
 80071c6:	4638      	mov	r0, r7
 80071c8:	f7ff ff36 	bl	8007038 <__sinit>
 80071cc:	f1b8 0f01 	cmp.w	r8, #1
 80071d0:	bf08      	it	eq
 80071d2:	89a3      	ldrheq	r3, [r4, #12]
 80071d4:	6026      	str	r6, [r4, #0]
 80071d6:	bf04      	itt	eq
 80071d8:	f043 0301 	orreq.w	r3, r3, #1
 80071dc:	81a3      	strheq	r3, [r4, #12]
 80071de:	89a3      	ldrh	r3, [r4, #12]
 80071e0:	f013 0208 	ands.w	r2, r3, #8
 80071e4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80071e8:	d01d      	beq.n	8007226 <setvbuf+0x14e>
 80071ea:	07da      	lsls	r2, r3, #31
 80071ec:	bf41      	itttt	mi
 80071ee:	2200      	movmi	r2, #0
 80071f0:	426d      	negmi	r5, r5
 80071f2:	60a2      	strmi	r2, [r4, #8]
 80071f4:	61a5      	strmi	r5, [r4, #24]
 80071f6:	bf58      	it	pl
 80071f8:	60a5      	strpl	r5, [r4, #8]
 80071fa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80071fc:	f015 0501 	ands.w	r5, r5, #1
 8007200:	d0d4      	beq.n	80071ac <setvbuf+0xd4>
 8007202:	2500      	movs	r5, #0
 8007204:	e7d7      	b.n	80071b6 <setvbuf+0xde>
 8007206:	4648      	mov	r0, r9
 8007208:	f000 ffd0 	bl	80081ac <malloc>
 800720c:	4606      	mov	r6, r0
 800720e:	2800      	cmp	r0, #0
 8007210:	d0ba      	beq.n	8007188 <setvbuf+0xb0>
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007218:	81a3      	strh	r3, [r4, #12]
 800721a:	464d      	mov	r5, r9
 800721c:	e7d1      	b.n	80071c2 <setvbuf+0xea>
 800721e:	2500      	movs	r5, #0
 8007220:	e7b4      	b.n	800718c <setvbuf+0xb4>
 8007222:	46a9      	mov	r9, r5
 8007224:	e7f5      	b.n	8007212 <setvbuf+0x13a>
 8007226:	60a2      	str	r2, [r4, #8]
 8007228:	e7e7      	b.n	80071fa <setvbuf+0x122>
 800722a:	f04f 35ff 	mov.w	r5, #4294967295
 800722e:	e7c2      	b.n	80071b6 <setvbuf+0xde>
 8007230:	20000064 	.word	0x20000064

08007234 <siprintf>:
 8007234:	b40e      	push	{r1, r2, r3}
 8007236:	b500      	push	{lr}
 8007238:	b09c      	sub	sp, #112	; 0x70
 800723a:	ab1d      	add	r3, sp, #116	; 0x74
 800723c:	9002      	str	r0, [sp, #8]
 800723e:	9006      	str	r0, [sp, #24]
 8007240:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007244:	4809      	ldr	r0, [pc, #36]	; (800726c <siprintf+0x38>)
 8007246:	9107      	str	r1, [sp, #28]
 8007248:	9104      	str	r1, [sp, #16]
 800724a:	4909      	ldr	r1, [pc, #36]	; (8007270 <siprintf+0x3c>)
 800724c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007250:	9105      	str	r1, [sp, #20]
 8007252:	6800      	ldr	r0, [r0, #0]
 8007254:	9301      	str	r3, [sp, #4]
 8007256:	a902      	add	r1, sp, #8
 8007258:	f002 fbfa 	bl	8009a50 <_svfiprintf_r>
 800725c:	9b02      	ldr	r3, [sp, #8]
 800725e:	2200      	movs	r2, #0
 8007260:	701a      	strb	r2, [r3, #0]
 8007262:	b01c      	add	sp, #112	; 0x70
 8007264:	f85d eb04 	ldr.w	lr, [sp], #4
 8007268:	b003      	add	sp, #12
 800726a:	4770      	bx	lr
 800726c:	20000064 	.word	0x20000064
 8007270:	ffff0208 	.word	0xffff0208

08007274 <__sread>:
 8007274:	b510      	push	{r4, lr}
 8007276:	460c      	mov	r4, r1
 8007278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800727c:	f000 f86c 	bl	8007358 <_read_r>
 8007280:	2800      	cmp	r0, #0
 8007282:	bfab      	itete	ge
 8007284:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007286:	89a3      	ldrhlt	r3, [r4, #12]
 8007288:	181b      	addge	r3, r3, r0
 800728a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800728e:	bfac      	ite	ge
 8007290:	6563      	strge	r3, [r4, #84]	; 0x54
 8007292:	81a3      	strhlt	r3, [r4, #12]
 8007294:	bd10      	pop	{r4, pc}

08007296 <__swrite>:
 8007296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800729a:	461f      	mov	r7, r3
 800729c:	898b      	ldrh	r3, [r1, #12]
 800729e:	05db      	lsls	r3, r3, #23
 80072a0:	4605      	mov	r5, r0
 80072a2:	460c      	mov	r4, r1
 80072a4:	4616      	mov	r6, r2
 80072a6:	d505      	bpl.n	80072b4 <__swrite+0x1e>
 80072a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ac:	2302      	movs	r3, #2
 80072ae:	2200      	movs	r2, #0
 80072b0:	f000 f840 	bl	8007334 <_lseek_r>
 80072b4:	89a3      	ldrh	r3, [r4, #12]
 80072b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072be:	81a3      	strh	r3, [r4, #12]
 80072c0:	4632      	mov	r2, r6
 80072c2:	463b      	mov	r3, r7
 80072c4:	4628      	mov	r0, r5
 80072c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072ca:	f000 b857 	b.w	800737c <_write_r>

080072ce <__sseek>:
 80072ce:	b510      	push	{r4, lr}
 80072d0:	460c      	mov	r4, r1
 80072d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072d6:	f000 f82d 	bl	8007334 <_lseek_r>
 80072da:	1c43      	adds	r3, r0, #1
 80072dc:	89a3      	ldrh	r3, [r4, #12]
 80072de:	bf15      	itete	ne
 80072e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80072e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80072e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80072ea:	81a3      	strheq	r3, [r4, #12]
 80072ec:	bf18      	it	ne
 80072ee:	81a3      	strhne	r3, [r4, #12]
 80072f0:	bd10      	pop	{r4, pc}

080072f2 <__sclose>:
 80072f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072f6:	f000 b80d 	b.w	8007314 <_close_r>

080072fa <memset>:
 80072fa:	4402      	add	r2, r0
 80072fc:	4603      	mov	r3, r0
 80072fe:	4293      	cmp	r3, r2
 8007300:	d100      	bne.n	8007304 <memset+0xa>
 8007302:	4770      	bx	lr
 8007304:	f803 1b01 	strb.w	r1, [r3], #1
 8007308:	e7f9      	b.n	80072fe <memset+0x4>
	...

0800730c <_localeconv_r>:
 800730c:	4800      	ldr	r0, [pc, #0]	; (8007310 <_localeconv_r+0x4>)
 800730e:	4770      	bx	lr
 8007310:	20000158 	.word	0x20000158

08007314 <_close_r>:
 8007314:	b538      	push	{r3, r4, r5, lr}
 8007316:	4d06      	ldr	r5, [pc, #24]	; (8007330 <_close_r+0x1c>)
 8007318:	2300      	movs	r3, #0
 800731a:	4604      	mov	r4, r0
 800731c:	4608      	mov	r0, r1
 800731e:	602b      	str	r3, [r5, #0]
 8007320:	f7fa fe11 	bl	8001f46 <_close>
 8007324:	1c43      	adds	r3, r0, #1
 8007326:	d102      	bne.n	800732e <_close_r+0x1a>
 8007328:	682b      	ldr	r3, [r5, #0]
 800732a:	b103      	cbz	r3, 800732e <_close_r+0x1a>
 800732c:	6023      	str	r3, [r4, #0]
 800732e:	bd38      	pop	{r3, r4, r5, pc}
 8007330:	20001a18 	.word	0x20001a18

08007334 <_lseek_r>:
 8007334:	b538      	push	{r3, r4, r5, lr}
 8007336:	4d07      	ldr	r5, [pc, #28]	; (8007354 <_lseek_r+0x20>)
 8007338:	4604      	mov	r4, r0
 800733a:	4608      	mov	r0, r1
 800733c:	4611      	mov	r1, r2
 800733e:	2200      	movs	r2, #0
 8007340:	602a      	str	r2, [r5, #0]
 8007342:	461a      	mov	r2, r3
 8007344:	f7fa fe26 	bl	8001f94 <_lseek>
 8007348:	1c43      	adds	r3, r0, #1
 800734a:	d102      	bne.n	8007352 <_lseek_r+0x1e>
 800734c:	682b      	ldr	r3, [r5, #0]
 800734e:	b103      	cbz	r3, 8007352 <_lseek_r+0x1e>
 8007350:	6023      	str	r3, [r4, #0]
 8007352:	bd38      	pop	{r3, r4, r5, pc}
 8007354:	20001a18 	.word	0x20001a18

08007358 <_read_r>:
 8007358:	b538      	push	{r3, r4, r5, lr}
 800735a:	4d07      	ldr	r5, [pc, #28]	; (8007378 <_read_r+0x20>)
 800735c:	4604      	mov	r4, r0
 800735e:	4608      	mov	r0, r1
 8007360:	4611      	mov	r1, r2
 8007362:	2200      	movs	r2, #0
 8007364:	602a      	str	r2, [r5, #0]
 8007366:	461a      	mov	r2, r3
 8007368:	f7fa fdb4 	bl	8001ed4 <_read>
 800736c:	1c43      	adds	r3, r0, #1
 800736e:	d102      	bne.n	8007376 <_read_r+0x1e>
 8007370:	682b      	ldr	r3, [r5, #0]
 8007372:	b103      	cbz	r3, 8007376 <_read_r+0x1e>
 8007374:	6023      	str	r3, [r4, #0]
 8007376:	bd38      	pop	{r3, r4, r5, pc}
 8007378:	20001a18 	.word	0x20001a18

0800737c <_write_r>:
 800737c:	b538      	push	{r3, r4, r5, lr}
 800737e:	4d07      	ldr	r5, [pc, #28]	; (800739c <_write_r+0x20>)
 8007380:	4604      	mov	r4, r0
 8007382:	4608      	mov	r0, r1
 8007384:	4611      	mov	r1, r2
 8007386:	2200      	movs	r2, #0
 8007388:	602a      	str	r2, [r5, #0]
 800738a:	461a      	mov	r2, r3
 800738c:	f7fa fdbf 	bl	8001f0e <_write>
 8007390:	1c43      	adds	r3, r0, #1
 8007392:	d102      	bne.n	800739a <_write_r+0x1e>
 8007394:	682b      	ldr	r3, [r5, #0]
 8007396:	b103      	cbz	r3, 800739a <_write_r+0x1e>
 8007398:	6023      	str	r3, [r4, #0]
 800739a:	bd38      	pop	{r3, r4, r5, pc}
 800739c:	20001a18 	.word	0x20001a18

080073a0 <__errno>:
 80073a0:	4b01      	ldr	r3, [pc, #4]	; (80073a8 <__errno+0x8>)
 80073a2:	6818      	ldr	r0, [r3, #0]
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	20000064 	.word	0x20000064

080073ac <__libc_init_array>:
 80073ac:	b570      	push	{r4, r5, r6, lr}
 80073ae:	4d0d      	ldr	r5, [pc, #52]	; (80073e4 <__libc_init_array+0x38>)
 80073b0:	4c0d      	ldr	r4, [pc, #52]	; (80073e8 <__libc_init_array+0x3c>)
 80073b2:	1b64      	subs	r4, r4, r5
 80073b4:	10a4      	asrs	r4, r4, #2
 80073b6:	2600      	movs	r6, #0
 80073b8:	42a6      	cmp	r6, r4
 80073ba:	d109      	bne.n	80073d0 <__libc_init_array+0x24>
 80073bc:	4d0b      	ldr	r5, [pc, #44]	; (80073ec <__libc_init_array+0x40>)
 80073be:	4c0c      	ldr	r4, [pc, #48]	; (80073f0 <__libc_init_array+0x44>)
 80073c0:	f003 fc0a 	bl	800abd8 <_init>
 80073c4:	1b64      	subs	r4, r4, r5
 80073c6:	10a4      	asrs	r4, r4, #2
 80073c8:	2600      	movs	r6, #0
 80073ca:	42a6      	cmp	r6, r4
 80073cc:	d105      	bne.n	80073da <__libc_init_array+0x2e>
 80073ce:	bd70      	pop	{r4, r5, r6, pc}
 80073d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80073d4:	4798      	blx	r3
 80073d6:	3601      	adds	r6, #1
 80073d8:	e7ee      	b.n	80073b8 <__libc_init_array+0xc>
 80073da:	f855 3b04 	ldr.w	r3, [r5], #4
 80073de:	4798      	blx	r3
 80073e0:	3601      	adds	r6, #1
 80073e2:	e7f2      	b.n	80073ca <__libc_init_array+0x1e>
 80073e4:	0800b048 	.word	0x0800b048
 80073e8:	0800b048 	.word	0x0800b048
 80073ec:	0800b048 	.word	0x0800b048
 80073f0:	0800b04c 	.word	0x0800b04c

080073f4 <__retarget_lock_acquire_recursive>:
 80073f4:	4770      	bx	lr

080073f6 <__retarget_lock_release_recursive>:
 80073f6:	4770      	bx	lr

080073f8 <memcpy>:
 80073f8:	440a      	add	r2, r1
 80073fa:	4291      	cmp	r1, r2
 80073fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007400:	d100      	bne.n	8007404 <memcpy+0xc>
 8007402:	4770      	bx	lr
 8007404:	b510      	push	{r4, lr}
 8007406:	f811 4b01 	ldrb.w	r4, [r1], #1
 800740a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800740e:	4291      	cmp	r1, r2
 8007410:	d1f9      	bne.n	8007406 <memcpy+0xe>
 8007412:	bd10      	pop	{r4, pc}

08007414 <nanf>:
 8007414:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800741c <nanf+0x8>
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	7fc00000 	.word	0x7fc00000

08007420 <quorem>:
 8007420:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007424:	6903      	ldr	r3, [r0, #16]
 8007426:	690c      	ldr	r4, [r1, #16]
 8007428:	42a3      	cmp	r3, r4
 800742a:	4607      	mov	r7, r0
 800742c:	db7e      	blt.n	800752c <quorem+0x10c>
 800742e:	3c01      	subs	r4, #1
 8007430:	f101 0814 	add.w	r8, r1, #20
 8007434:	f100 0514 	add.w	r5, r0, #20
 8007438:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800743c:	9301      	str	r3, [sp, #4]
 800743e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007442:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007446:	3301      	adds	r3, #1
 8007448:	429a      	cmp	r2, r3
 800744a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800744e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007452:	fbb2 f6f3 	udiv	r6, r2, r3
 8007456:	d331      	bcc.n	80074bc <quorem+0x9c>
 8007458:	f04f 0e00 	mov.w	lr, #0
 800745c:	4640      	mov	r0, r8
 800745e:	46ac      	mov	ip, r5
 8007460:	46f2      	mov	sl, lr
 8007462:	f850 2b04 	ldr.w	r2, [r0], #4
 8007466:	b293      	uxth	r3, r2
 8007468:	fb06 e303 	mla	r3, r6, r3, lr
 800746c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007470:	0c1a      	lsrs	r2, r3, #16
 8007472:	b29b      	uxth	r3, r3
 8007474:	ebaa 0303 	sub.w	r3, sl, r3
 8007478:	f8dc a000 	ldr.w	sl, [ip]
 800747c:	fa13 f38a 	uxtah	r3, r3, sl
 8007480:	fb06 220e 	mla	r2, r6, lr, r2
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	9b00      	ldr	r3, [sp, #0]
 8007488:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800748c:	b292      	uxth	r2, r2
 800748e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007492:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007496:	f8bd 3000 	ldrh.w	r3, [sp]
 800749a:	4581      	cmp	r9, r0
 800749c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074a0:	f84c 3b04 	str.w	r3, [ip], #4
 80074a4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80074a8:	d2db      	bcs.n	8007462 <quorem+0x42>
 80074aa:	f855 300b 	ldr.w	r3, [r5, fp]
 80074ae:	b92b      	cbnz	r3, 80074bc <quorem+0x9c>
 80074b0:	9b01      	ldr	r3, [sp, #4]
 80074b2:	3b04      	subs	r3, #4
 80074b4:	429d      	cmp	r5, r3
 80074b6:	461a      	mov	r2, r3
 80074b8:	d32c      	bcc.n	8007514 <quorem+0xf4>
 80074ba:	613c      	str	r4, [r7, #16]
 80074bc:	4638      	mov	r0, r7
 80074be:	f001 f9ef 	bl	80088a0 <__mcmp>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	db22      	blt.n	800750c <quorem+0xec>
 80074c6:	3601      	adds	r6, #1
 80074c8:	4629      	mov	r1, r5
 80074ca:	2000      	movs	r0, #0
 80074cc:	f858 2b04 	ldr.w	r2, [r8], #4
 80074d0:	f8d1 c000 	ldr.w	ip, [r1]
 80074d4:	b293      	uxth	r3, r2
 80074d6:	1ac3      	subs	r3, r0, r3
 80074d8:	0c12      	lsrs	r2, r2, #16
 80074da:	fa13 f38c 	uxtah	r3, r3, ip
 80074de:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80074e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074ec:	45c1      	cmp	r9, r8
 80074ee:	f841 3b04 	str.w	r3, [r1], #4
 80074f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80074f6:	d2e9      	bcs.n	80074cc <quorem+0xac>
 80074f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007500:	b922      	cbnz	r2, 800750c <quorem+0xec>
 8007502:	3b04      	subs	r3, #4
 8007504:	429d      	cmp	r5, r3
 8007506:	461a      	mov	r2, r3
 8007508:	d30a      	bcc.n	8007520 <quorem+0x100>
 800750a:	613c      	str	r4, [r7, #16]
 800750c:	4630      	mov	r0, r6
 800750e:	b003      	add	sp, #12
 8007510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007514:	6812      	ldr	r2, [r2, #0]
 8007516:	3b04      	subs	r3, #4
 8007518:	2a00      	cmp	r2, #0
 800751a:	d1ce      	bne.n	80074ba <quorem+0x9a>
 800751c:	3c01      	subs	r4, #1
 800751e:	e7c9      	b.n	80074b4 <quorem+0x94>
 8007520:	6812      	ldr	r2, [r2, #0]
 8007522:	3b04      	subs	r3, #4
 8007524:	2a00      	cmp	r2, #0
 8007526:	d1f0      	bne.n	800750a <quorem+0xea>
 8007528:	3c01      	subs	r4, #1
 800752a:	e7eb      	b.n	8007504 <quorem+0xe4>
 800752c:	2000      	movs	r0, #0
 800752e:	e7ee      	b.n	800750e <quorem+0xee>

08007530 <_dtoa_r>:
 8007530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007534:	ed2d 8b04 	vpush	{d8-d9}
 8007538:	69c5      	ldr	r5, [r0, #28]
 800753a:	b093      	sub	sp, #76	; 0x4c
 800753c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007540:	ec57 6b10 	vmov	r6, r7, d0
 8007544:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007548:	9107      	str	r1, [sp, #28]
 800754a:	4604      	mov	r4, r0
 800754c:	920a      	str	r2, [sp, #40]	; 0x28
 800754e:	930d      	str	r3, [sp, #52]	; 0x34
 8007550:	b975      	cbnz	r5, 8007570 <_dtoa_r+0x40>
 8007552:	2010      	movs	r0, #16
 8007554:	f000 fe2a 	bl	80081ac <malloc>
 8007558:	4602      	mov	r2, r0
 800755a:	61e0      	str	r0, [r4, #28]
 800755c:	b920      	cbnz	r0, 8007568 <_dtoa_r+0x38>
 800755e:	4bae      	ldr	r3, [pc, #696]	; (8007818 <_dtoa_r+0x2e8>)
 8007560:	21ef      	movs	r1, #239	; 0xef
 8007562:	48ae      	ldr	r0, [pc, #696]	; (800781c <_dtoa_r+0x2ec>)
 8007564:	f002 fef8 	bl	800a358 <__assert_func>
 8007568:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800756c:	6005      	str	r5, [r0, #0]
 800756e:	60c5      	str	r5, [r0, #12]
 8007570:	69e3      	ldr	r3, [r4, #28]
 8007572:	6819      	ldr	r1, [r3, #0]
 8007574:	b151      	cbz	r1, 800758c <_dtoa_r+0x5c>
 8007576:	685a      	ldr	r2, [r3, #4]
 8007578:	604a      	str	r2, [r1, #4]
 800757a:	2301      	movs	r3, #1
 800757c:	4093      	lsls	r3, r2
 800757e:	608b      	str	r3, [r1, #8]
 8007580:	4620      	mov	r0, r4
 8007582:	f000 ff07 	bl	8008394 <_Bfree>
 8007586:	69e3      	ldr	r3, [r4, #28]
 8007588:	2200      	movs	r2, #0
 800758a:	601a      	str	r2, [r3, #0]
 800758c:	1e3b      	subs	r3, r7, #0
 800758e:	bfbb      	ittet	lt
 8007590:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007594:	9303      	strlt	r3, [sp, #12]
 8007596:	2300      	movge	r3, #0
 8007598:	2201      	movlt	r2, #1
 800759a:	bfac      	ite	ge
 800759c:	f8c8 3000 	strge.w	r3, [r8]
 80075a0:	f8c8 2000 	strlt.w	r2, [r8]
 80075a4:	4b9e      	ldr	r3, [pc, #632]	; (8007820 <_dtoa_r+0x2f0>)
 80075a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80075aa:	ea33 0308 	bics.w	r3, r3, r8
 80075ae:	d11b      	bne.n	80075e8 <_dtoa_r+0xb8>
 80075b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075b2:	f242 730f 	movw	r3, #9999	; 0x270f
 80075b6:	6013      	str	r3, [r2, #0]
 80075b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80075bc:	4333      	orrs	r3, r6
 80075be:	f000 8593 	beq.w	80080e8 <_dtoa_r+0xbb8>
 80075c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075c4:	b963      	cbnz	r3, 80075e0 <_dtoa_r+0xb0>
 80075c6:	4b97      	ldr	r3, [pc, #604]	; (8007824 <_dtoa_r+0x2f4>)
 80075c8:	e027      	b.n	800761a <_dtoa_r+0xea>
 80075ca:	4b97      	ldr	r3, [pc, #604]	; (8007828 <_dtoa_r+0x2f8>)
 80075cc:	9300      	str	r3, [sp, #0]
 80075ce:	3308      	adds	r3, #8
 80075d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075d2:	6013      	str	r3, [r2, #0]
 80075d4:	9800      	ldr	r0, [sp, #0]
 80075d6:	b013      	add	sp, #76	; 0x4c
 80075d8:	ecbd 8b04 	vpop	{d8-d9}
 80075dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e0:	4b90      	ldr	r3, [pc, #576]	; (8007824 <_dtoa_r+0x2f4>)
 80075e2:	9300      	str	r3, [sp, #0]
 80075e4:	3303      	adds	r3, #3
 80075e6:	e7f3      	b.n	80075d0 <_dtoa_r+0xa0>
 80075e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075ec:	2200      	movs	r2, #0
 80075ee:	ec51 0b17 	vmov	r0, r1, d7
 80075f2:	eeb0 8a47 	vmov.f32	s16, s14
 80075f6:	eef0 8a67 	vmov.f32	s17, s15
 80075fa:	2300      	movs	r3, #0
 80075fc:	f7f9 fa74 	bl	8000ae8 <__aeabi_dcmpeq>
 8007600:	4681      	mov	r9, r0
 8007602:	b160      	cbz	r0, 800761e <_dtoa_r+0xee>
 8007604:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007606:	2301      	movs	r3, #1
 8007608:	6013      	str	r3, [r2, #0]
 800760a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800760c:	2b00      	cmp	r3, #0
 800760e:	f000 8568 	beq.w	80080e2 <_dtoa_r+0xbb2>
 8007612:	4b86      	ldr	r3, [pc, #536]	; (800782c <_dtoa_r+0x2fc>)
 8007614:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007616:	6013      	str	r3, [r2, #0]
 8007618:	3b01      	subs	r3, #1
 800761a:	9300      	str	r3, [sp, #0]
 800761c:	e7da      	b.n	80075d4 <_dtoa_r+0xa4>
 800761e:	aa10      	add	r2, sp, #64	; 0x40
 8007620:	a911      	add	r1, sp, #68	; 0x44
 8007622:	4620      	mov	r0, r4
 8007624:	eeb0 0a48 	vmov.f32	s0, s16
 8007628:	eef0 0a68 	vmov.f32	s1, s17
 800762c:	f001 fa4e 	bl	8008acc <__d2b>
 8007630:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007634:	4682      	mov	sl, r0
 8007636:	2d00      	cmp	r5, #0
 8007638:	d07f      	beq.n	800773a <_dtoa_r+0x20a>
 800763a:	ee18 3a90 	vmov	r3, s17
 800763e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007642:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007646:	ec51 0b18 	vmov	r0, r1, d8
 800764a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800764e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007652:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007656:	4619      	mov	r1, r3
 8007658:	2200      	movs	r2, #0
 800765a:	4b75      	ldr	r3, [pc, #468]	; (8007830 <_dtoa_r+0x300>)
 800765c:	f7f8 fe24 	bl	80002a8 <__aeabi_dsub>
 8007660:	a367      	add	r3, pc, #412	; (adr r3, 8007800 <_dtoa_r+0x2d0>)
 8007662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007666:	f7f8 ffd7 	bl	8000618 <__aeabi_dmul>
 800766a:	a367      	add	r3, pc, #412	; (adr r3, 8007808 <_dtoa_r+0x2d8>)
 800766c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007670:	f7f8 fe1c 	bl	80002ac <__adddf3>
 8007674:	4606      	mov	r6, r0
 8007676:	4628      	mov	r0, r5
 8007678:	460f      	mov	r7, r1
 800767a:	f7f8 ff63 	bl	8000544 <__aeabi_i2d>
 800767e:	a364      	add	r3, pc, #400	; (adr r3, 8007810 <_dtoa_r+0x2e0>)
 8007680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007684:	f7f8 ffc8 	bl	8000618 <__aeabi_dmul>
 8007688:	4602      	mov	r2, r0
 800768a:	460b      	mov	r3, r1
 800768c:	4630      	mov	r0, r6
 800768e:	4639      	mov	r1, r7
 8007690:	f7f8 fe0c 	bl	80002ac <__adddf3>
 8007694:	4606      	mov	r6, r0
 8007696:	460f      	mov	r7, r1
 8007698:	f7f9 fa6e 	bl	8000b78 <__aeabi_d2iz>
 800769c:	2200      	movs	r2, #0
 800769e:	4683      	mov	fp, r0
 80076a0:	2300      	movs	r3, #0
 80076a2:	4630      	mov	r0, r6
 80076a4:	4639      	mov	r1, r7
 80076a6:	f7f9 fa29 	bl	8000afc <__aeabi_dcmplt>
 80076aa:	b148      	cbz	r0, 80076c0 <_dtoa_r+0x190>
 80076ac:	4658      	mov	r0, fp
 80076ae:	f7f8 ff49 	bl	8000544 <__aeabi_i2d>
 80076b2:	4632      	mov	r2, r6
 80076b4:	463b      	mov	r3, r7
 80076b6:	f7f9 fa17 	bl	8000ae8 <__aeabi_dcmpeq>
 80076ba:	b908      	cbnz	r0, 80076c0 <_dtoa_r+0x190>
 80076bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076c0:	f1bb 0f16 	cmp.w	fp, #22
 80076c4:	d857      	bhi.n	8007776 <_dtoa_r+0x246>
 80076c6:	4b5b      	ldr	r3, [pc, #364]	; (8007834 <_dtoa_r+0x304>)
 80076c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80076cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d0:	ec51 0b18 	vmov	r0, r1, d8
 80076d4:	f7f9 fa12 	bl	8000afc <__aeabi_dcmplt>
 80076d8:	2800      	cmp	r0, #0
 80076da:	d04e      	beq.n	800777a <_dtoa_r+0x24a>
 80076dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076e0:	2300      	movs	r3, #0
 80076e2:	930c      	str	r3, [sp, #48]	; 0x30
 80076e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80076e6:	1b5b      	subs	r3, r3, r5
 80076e8:	1e5a      	subs	r2, r3, #1
 80076ea:	bf45      	ittet	mi
 80076ec:	f1c3 0301 	rsbmi	r3, r3, #1
 80076f0:	9305      	strmi	r3, [sp, #20]
 80076f2:	2300      	movpl	r3, #0
 80076f4:	2300      	movmi	r3, #0
 80076f6:	9206      	str	r2, [sp, #24]
 80076f8:	bf54      	ite	pl
 80076fa:	9305      	strpl	r3, [sp, #20]
 80076fc:	9306      	strmi	r3, [sp, #24]
 80076fe:	f1bb 0f00 	cmp.w	fp, #0
 8007702:	db3c      	blt.n	800777e <_dtoa_r+0x24e>
 8007704:	9b06      	ldr	r3, [sp, #24]
 8007706:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800770a:	445b      	add	r3, fp
 800770c:	9306      	str	r3, [sp, #24]
 800770e:	2300      	movs	r3, #0
 8007710:	9308      	str	r3, [sp, #32]
 8007712:	9b07      	ldr	r3, [sp, #28]
 8007714:	2b09      	cmp	r3, #9
 8007716:	d868      	bhi.n	80077ea <_dtoa_r+0x2ba>
 8007718:	2b05      	cmp	r3, #5
 800771a:	bfc4      	itt	gt
 800771c:	3b04      	subgt	r3, #4
 800771e:	9307      	strgt	r3, [sp, #28]
 8007720:	9b07      	ldr	r3, [sp, #28]
 8007722:	f1a3 0302 	sub.w	r3, r3, #2
 8007726:	bfcc      	ite	gt
 8007728:	2500      	movgt	r5, #0
 800772a:	2501      	movle	r5, #1
 800772c:	2b03      	cmp	r3, #3
 800772e:	f200 8085 	bhi.w	800783c <_dtoa_r+0x30c>
 8007732:	e8df f003 	tbb	[pc, r3]
 8007736:	3b2e      	.short	0x3b2e
 8007738:	5839      	.short	0x5839
 800773a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800773e:	441d      	add	r5, r3
 8007740:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007744:	2b20      	cmp	r3, #32
 8007746:	bfc1      	itttt	gt
 8007748:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800774c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007750:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007754:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007758:	bfd6      	itet	le
 800775a:	f1c3 0320 	rsble	r3, r3, #32
 800775e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007762:	fa06 f003 	lslle.w	r0, r6, r3
 8007766:	f7f8 fedd 	bl	8000524 <__aeabi_ui2d>
 800776a:	2201      	movs	r2, #1
 800776c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007770:	3d01      	subs	r5, #1
 8007772:	920e      	str	r2, [sp, #56]	; 0x38
 8007774:	e76f      	b.n	8007656 <_dtoa_r+0x126>
 8007776:	2301      	movs	r3, #1
 8007778:	e7b3      	b.n	80076e2 <_dtoa_r+0x1b2>
 800777a:	900c      	str	r0, [sp, #48]	; 0x30
 800777c:	e7b2      	b.n	80076e4 <_dtoa_r+0x1b4>
 800777e:	9b05      	ldr	r3, [sp, #20]
 8007780:	eba3 030b 	sub.w	r3, r3, fp
 8007784:	9305      	str	r3, [sp, #20]
 8007786:	f1cb 0300 	rsb	r3, fp, #0
 800778a:	9308      	str	r3, [sp, #32]
 800778c:	2300      	movs	r3, #0
 800778e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007790:	e7bf      	b.n	8007712 <_dtoa_r+0x1e2>
 8007792:	2300      	movs	r3, #0
 8007794:	9309      	str	r3, [sp, #36]	; 0x24
 8007796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007798:	2b00      	cmp	r3, #0
 800779a:	dc52      	bgt.n	8007842 <_dtoa_r+0x312>
 800779c:	2301      	movs	r3, #1
 800779e:	9301      	str	r3, [sp, #4]
 80077a0:	9304      	str	r3, [sp, #16]
 80077a2:	461a      	mov	r2, r3
 80077a4:	920a      	str	r2, [sp, #40]	; 0x28
 80077a6:	e00b      	b.n	80077c0 <_dtoa_r+0x290>
 80077a8:	2301      	movs	r3, #1
 80077aa:	e7f3      	b.n	8007794 <_dtoa_r+0x264>
 80077ac:	2300      	movs	r3, #0
 80077ae:	9309      	str	r3, [sp, #36]	; 0x24
 80077b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077b2:	445b      	add	r3, fp
 80077b4:	9301      	str	r3, [sp, #4]
 80077b6:	3301      	adds	r3, #1
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	9304      	str	r3, [sp, #16]
 80077bc:	bfb8      	it	lt
 80077be:	2301      	movlt	r3, #1
 80077c0:	69e0      	ldr	r0, [r4, #28]
 80077c2:	2100      	movs	r1, #0
 80077c4:	2204      	movs	r2, #4
 80077c6:	f102 0614 	add.w	r6, r2, #20
 80077ca:	429e      	cmp	r6, r3
 80077cc:	d93d      	bls.n	800784a <_dtoa_r+0x31a>
 80077ce:	6041      	str	r1, [r0, #4]
 80077d0:	4620      	mov	r0, r4
 80077d2:	f000 fd9f 	bl	8008314 <_Balloc>
 80077d6:	9000      	str	r0, [sp, #0]
 80077d8:	2800      	cmp	r0, #0
 80077da:	d139      	bne.n	8007850 <_dtoa_r+0x320>
 80077dc:	4b16      	ldr	r3, [pc, #88]	; (8007838 <_dtoa_r+0x308>)
 80077de:	4602      	mov	r2, r0
 80077e0:	f240 11af 	movw	r1, #431	; 0x1af
 80077e4:	e6bd      	b.n	8007562 <_dtoa_r+0x32>
 80077e6:	2301      	movs	r3, #1
 80077e8:	e7e1      	b.n	80077ae <_dtoa_r+0x27e>
 80077ea:	2501      	movs	r5, #1
 80077ec:	2300      	movs	r3, #0
 80077ee:	9307      	str	r3, [sp, #28]
 80077f0:	9509      	str	r5, [sp, #36]	; 0x24
 80077f2:	f04f 33ff 	mov.w	r3, #4294967295
 80077f6:	9301      	str	r3, [sp, #4]
 80077f8:	9304      	str	r3, [sp, #16]
 80077fa:	2200      	movs	r2, #0
 80077fc:	2312      	movs	r3, #18
 80077fe:	e7d1      	b.n	80077a4 <_dtoa_r+0x274>
 8007800:	636f4361 	.word	0x636f4361
 8007804:	3fd287a7 	.word	0x3fd287a7
 8007808:	8b60c8b3 	.word	0x8b60c8b3
 800780c:	3fc68a28 	.word	0x3fc68a28
 8007810:	509f79fb 	.word	0x509f79fb
 8007814:	3fd34413 	.word	0x3fd34413
 8007818:	0800ac5e 	.word	0x0800ac5e
 800781c:	0800ac75 	.word	0x0800ac75
 8007820:	7ff00000 	.word	0x7ff00000
 8007824:	0800ac5a 	.word	0x0800ac5a
 8007828:	0800ac51 	.word	0x0800ac51
 800782c:	0800ac29 	.word	0x0800ac29
 8007830:	3ff80000 	.word	0x3ff80000
 8007834:	0800ad60 	.word	0x0800ad60
 8007838:	0800accd 	.word	0x0800accd
 800783c:	2301      	movs	r3, #1
 800783e:	9309      	str	r3, [sp, #36]	; 0x24
 8007840:	e7d7      	b.n	80077f2 <_dtoa_r+0x2c2>
 8007842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007844:	9301      	str	r3, [sp, #4]
 8007846:	9304      	str	r3, [sp, #16]
 8007848:	e7ba      	b.n	80077c0 <_dtoa_r+0x290>
 800784a:	3101      	adds	r1, #1
 800784c:	0052      	lsls	r2, r2, #1
 800784e:	e7ba      	b.n	80077c6 <_dtoa_r+0x296>
 8007850:	69e3      	ldr	r3, [r4, #28]
 8007852:	9a00      	ldr	r2, [sp, #0]
 8007854:	601a      	str	r2, [r3, #0]
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	2b0e      	cmp	r3, #14
 800785a:	f200 80a8 	bhi.w	80079ae <_dtoa_r+0x47e>
 800785e:	2d00      	cmp	r5, #0
 8007860:	f000 80a5 	beq.w	80079ae <_dtoa_r+0x47e>
 8007864:	f1bb 0f00 	cmp.w	fp, #0
 8007868:	dd38      	ble.n	80078dc <_dtoa_r+0x3ac>
 800786a:	4bc0      	ldr	r3, [pc, #768]	; (8007b6c <_dtoa_r+0x63c>)
 800786c:	f00b 020f 	and.w	r2, fp, #15
 8007870:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007874:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007878:	e9d3 6700 	ldrd	r6, r7, [r3]
 800787c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007880:	d019      	beq.n	80078b6 <_dtoa_r+0x386>
 8007882:	4bbb      	ldr	r3, [pc, #748]	; (8007b70 <_dtoa_r+0x640>)
 8007884:	ec51 0b18 	vmov	r0, r1, d8
 8007888:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800788c:	f7f8 ffee 	bl	800086c <__aeabi_ddiv>
 8007890:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007894:	f008 080f 	and.w	r8, r8, #15
 8007898:	2503      	movs	r5, #3
 800789a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007b70 <_dtoa_r+0x640>
 800789e:	f1b8 0f00 	cmp.w	r8, #0
 80078a2:	d10a      	bne.n	80078ba <_dtoa_r+0x38a>
 80078a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078a8:	4632      	mov	r2, r6
 80078aa:	463b      	mov	r3, r7
 80078ac:	f7f8 ffde 	bl	800086c <__aeabi_ddiv>
 80078b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078b4:	e02b      	b.n	800790e <_dtoa_r+0x3de>
 80078b6:	2502      	movs	r5, #2
 80078b8:	e7ef      	b.n	800789a <_dtoa_r+0x36a>
 80078ba:	f018 0f01 	tst.w	r8, #1
 80078be:	d008      	beq.n	80078d2 <_dtoa_r+0x3a2>
 80078c0:	4630      	mov	r0, r6
 80078c2:	4639      	mov	r1, r7
 80078c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80078c8:	f7f8 fea6 	bl	8000618 <__aeabi_dmul>
 80078cc:	3501      	adds	r5, #1
 80078ce:	4606      	mov	r6, r0
 80078d0:	460f      	mov	r7, r1
 80078d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80078d6:	f109 0908 	add.w	r9, r9, #8
 80078da:	e7e0      	b.n	800789e <_dtoa_r+0x36e>
 80078dc:	f000 809f 	beq.w	8007a1e <_dtoa_r+0x4ee>
 80078e0:	f1cb 0600 	rsb	r6, fp, #0
 80078e4:	4ba1      	ldr	r3, [pc, #644]	; (8007b6c <_dtoa_r+0x63c>)
 80078e6:	4fa2      	ldr	r7, [pc, #648]	; (8007b70 <_dtoa_r+0x640>)
 80078e8:	f006 020f 	and.w	r2, r6, #15
 80078ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f4:	ec51 0b18 	vmov	r0, r1, d8
 80078f8:	f7f8 fe8e 	bl	8000618 <__aeabi_dmul>
 80078fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007900:	1136      	asrs	r6, r6, #4
 8007902:	2300      	movs	r3, #0
 8007904:	2502      	movs	r5, #2
 8007906:	2e00      	cmp	r6, #0
 8007908:	d17e      	bne.n	8007a08 <_dtoa_r+0x4d8>
 800790a:	2b00      	cmp	r3, #0
 800790c:	d1d0      	bne.n	80078b0 <_dtoa_r+0x380>
 800790e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007910:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007914:	2b00      	cmp	r3, #0
 8007916:	f000 8084 	beq.w	8007a22 <_dtoa_r+0x4f2>
 800791a:	4b96      	ldr	r3, [pc, #600]	; (8007b74 <_dtoa_r+0x644>)
 800791c:	2200      	movs	r2, #0
 800791e:	4640      	mov	r0, r8
 8007920:	4649      	mov	r1, r9
 8007922:	f7f9 f8eb 	bl	8000afc <__aeabi_dcmplt>
 8007926:	2800      	cmp	r0, #0
 8007928:	d07b      	beq.n	8007a22 <_dtoa_r+0x4f2>
 800792a:	9b04      	ldr	r3, [sp, #16]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d078      	beq.n	8007a22 <_dtoa_r+0x4f2>
 8007930:	9b01      	ldr	r3, [sp, #4]
 8007932:	2b00      	cmp	r3, #0
 8007934:	dd39      	ble.n	80079aa <_dtoa_r+0x47a>
 8007936:	4b90      	ldr	r3, [pc, #576]	; (8007b78 <_dtoa_r+0x648>)
 8007938:	2200      	movs	r2, #0
 800793a:	4640      	mov	r0, r8
 800793c:	4649      	mov	r1, r9
 800793e:	f7f8 fe6b 	bl	8000618 <__aeabi_dmul>
 8007942:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007946:	9e01      	ldr	r6, [sp, #4]
 8007948:	f10b 37ff 	add.w	r7, fp, #4294967295
 800794c:	3501      	adds	r5, #1
 800794e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007952:	4628      	mov	r0, r5
 8007954:	f7f8 fdf6 	bl	8000544 <__aeabi_i2d>
 8007958:	4642      	mov	r2, r8
 800795a:	464b      	mov	r3, r9
 800795c:	f7f8 fe5c 	bl	8000618 <__aeabi_dmul>
 8007960:	4b86      	ldr	r3, [pc, #536]	; (8007b7c <_dtoa_r+0x64c>)
 8007962:	2200      	movs	r2, #0
 8007964:	f7f8 fca2 	bl	80002ac <__adddf3>
 8007968:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800796c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007970:	9303      	str	r3, [sp, #12]
 8007972:	2e00      	cmp	r6, #0
 8007974:	d158      	bne.n	8007a28 <_dtoa_r+0x4f8>
 8007976:	4b82      	ldr	r3, [pc, #520]	; (8007b80 <_dtoa_r+0x650>)
 8007978:	2200      	movs	r2, #0
 800797a:	4640      	mov	r0, r8
 800797c:	4649      	mov	r1, r9
 800797e:	f7f8 fc93 	bl	80002a8 <__aeabi_dsub>
 8007982:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007986:	4680      	mov	r8, r0
 8007988:	4689      	mov	r9, r1
 800798a:	f7f9 f8d5 	bl	8000b38 <__aeabi_dcmpgt>
 800798e:	2800      	cmp	r0, #0
 8007990:	f040 8296 	bne.w	8007ec0 <_dtoa_r+0x990>
 8007994:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007998:	4640      	mov	r0, r8
 800799a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800799e:	4649      	mov	r1, r9
 80079a0:	f7f9 f8ac 	bl	8000afc <__aeabi_dcmplt>
 80079a4:	2800      	cmp	r0, #0
 80079a6:	f040 8289 	bne.w	8007ebc <_dtoa_r+0x98c>
 80079aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80079ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f2c0 814e 	blt.w	8007c52 <_dtoa_r+0x722>
 80079b6:	f1bb 0f0e 	cmp.w	fp, #14
 80079ba:	f300 814a 	bgt.w	8007c52 <_dtoa_r+0x722>
 80079be:	4b6b      	ldr	r3, [pc, #428]	; (8007b6c <_dtoa_r+0x63c>)
 80079c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80079c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f280 80dc 	bge.w	8007b88 <_dtoa_r+0x658>
 80079d0:	9b04      	ldr	r3, [sp, #16]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	f300 80d8 	bgt.w	8007b88 <_dtoa_r+0x658>
 80079d8:	f040 826f 	bne.w	8007eba <_dtoa_r+0x98a>
 80079dc:	4b68      	ldr	r3, [pc, #416]	; (8007b80 <_dtoa_r+0x650>)
 80079de:	2200      	movs	r2, #0
 80079e0:	4640      	mov	r0, r8
 80079e2:	4649      	mov	r1, r9
 80079e4:	f7f8 fe18 	bl	8000618 <__aeabi_dmul>
 80079e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079ec:	f7f9 f89a 	bl	8000b24 <__aeabi_dcmpge>
 80079f0:	9e04      	ldr	r6, [sp, #16]
 80079f2:	4637      	mov	r7, r6
 80079f4:	2800      	cmp	r0, #0
 80079f6:	f040 8245 	bne.w	8007e84 <_dtoa_r+0x954>
 80079fa:	9d00      	ldr	r5, [sp, #0]
 80079fc:	2331      	movs	r3, #49	; 0x31
 80079fe:	f805 3b01 	strb.w	r3, [r5], #1
 8007a02:	f10b 0b01 	add.w	fp, fp, #1
 8007a06:	e241      	b.n	8007e8c <_dtoa_r+0x95c>
 8007a08:	07f2      	lsls	r2, r6, #31
 8007a0a:	d505      	bpl.n	8007a18 <_dtoa_r+0x4e8>
 8007a0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a10:	f7f8 fe02 	bl	8000618 <__aeabi_dmul>
 8007a14:	3501      	adds	r5, #1
 8007a16:	2301      	movs	r3, #1
 8007a18:	1076      	asrs	r6, r6, #1
 8007a1a:	3708      	adds	r7, #8
 8007a1c:	e773      	b.n	8007906 <_dtoa_r+0x3d6>
 8007a1e:	2502      	movs	r5, #2
 8007a20:	e775      	b.n	800790e <_dtoa_r+0x3de>
 8007a22:	9e04      	ldr	r6, [sp, #16]
 8007a24:	465f      	mov	r7, fp
 8007a26:	e792      	b.n	800794e <_dtoa_r+0x41e>
 8007a28:	9900      	ldr	r1, [sp, #0]
 8007a2a:	4b50      	ldr	r3, [pc, #320]	; (8007b6c <_dtoa_r+0x63c>)
 8007a2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a30:	4431      	add	r1, r6
 8007a32:	9102      	str	r1, [sp, #8]
 8007a34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a36:	eeb0 9a47 	vmov.f32	s18, s14
 8007a3a:	eef0 9a67 	vmov.f32	s19, s15
 8007a3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007a42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a46:	2900      	cmp	r1, #0
 8007a48:	d044      	beq.n	8007ad4 <_dtoa_r+0x5a4>
 8007a4a:	494e      	ldr	r1, [pc, #312]	; (8007b84 <_dtoa_r+0x654>)
 8007a4c:	2000      	movs	r0, #0
 8007a4e:	f7f8 ff0d 	bl	800086c <__aeabi_ddiv>
 8007a52:	ec53 2b19 	vmov	r2, r3, d9
 8007a56:	f7f8 fc27 	bl	80002a8 <__aeabi_dsub>
 8007a5a:	9d00      	ldr	r5, [sp, #0]
 8007a5c:	ec41 0b19 	vmov	d9, r0, r1
 8007a60:	4649      	mov	r1, r9
 8007a62:	4640      	mov	r0, r8
 8007a64:	f7f9 f888 	bl	8000b78 <__aeabi_d2iz>
 8007a68:	4606      	mov	r6, r0
 8007a6a:	f7f8 fd6b 	bl	8000544 <__aeabi_i2d>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	460b      	mov	r3, r1
 8007a72:	4640      	mov	r0, r8
 8007a74:	4649      	mov	r1, r9
 8007a76:	f7f8 fc17 	bl	80002a8 <__aeabi_dsub>
 8007a7a:	3630      	adds	r6, #48	; 0x30
 8007a7c:	f805 6b01 	strb.w	r6, [r5], #1
 8007a80:	ec53 2b19 	vmov	r2, r3, d9
 8007a84:	4680      	mov	r8, r0
 8007a86:	4689      	mov	r9, r1
 8007a88:	f7f9 f838 	bl	8000afc <__aeabi_dcmplt>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	d164      	bne.n	8007b5a <_dtoa_r+0x62a>
 8007a90:	4642      	mov	r2, r8
 8007a92:	464b      	mov	r3, r9
 8007a94:	4937      	ldr	r1, [pc, #220]	; (8007b74 <_dtoa_r+0x644>)
 8007a96:	2000      	movs	r0, #0
 8007a98:	f7f8 fc06 	bl	80002a8 <__aeabi_dsub>
 8007a9c:	ec53 2b19 	vmov	r2, r3, d9
 8007aa0:	f7f9 f82c 	bl	8000afc <__aeabi_dcmplt>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	f040 80b6 	bne.w	8007c16 <_dtoa_r+0x6e6>
 8007aaa:	9b02      	ldr	r3, [sp, #8]
 8007aac:	429d      	cmp	r5, r3
 8007aae:	f43f af7c 	beq.w	80079aa <_dtoa_r+0x47a>
 8007ab2:	4b31      	ldr	r3, [pc, #196]	; (8007b78 <_dtoa_r+0x648>)
 8007ab4:	ec51 0b19 	vmov	r0, r1, d9
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f7f8 fdad 	bl	8000618 <__aeabi_dmul>
 8007abe:	4b2e      	ldr	r3, [pc, #184]	; (8007b78 <_dtoa_r+0x648>)
 8007ac0:	ec41 0b19 	vmov	d9, r0, r1
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	4640      	mov	r0, r8
 8007ac8:	4649      	mov	r1, r9
 8007aca:	f7f8 fda5 	bl	8000618 <__aeabi_dmul>
 8007ace:	4680      	mov	r8, r0
 8007ad0:	4689      	mov	r9, r1
 8007ad2:	e7c5      	b.n	8007a60 <_dtoa_r+0x530>
 8007ad4:	ec51 0b17 	vmov	r0, r1, d7
 8007ad8:	f7f8 fd9e 	bl	8000618 <__aeabi_dmul>
 8007adc:	9b02      	ldr	r3, [sp, #8]
 8007ade:	9d00      	ldr	r5, [sp, #0]
 8007ae0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ae2:	ec41 0b19 	vmov	d9, r0, r1
 8007ae6:	4649      	mov	r1, r9
 8007ae8:	4640      	mov	r0, r8
 8007aea:	f7f9 f845 	bl	8000b78 <__aeabi_d2iz>
 8007aee:	4606      	mov	r6, r0
 8007af0:	f7f8 fd28 	bl	8000544 <__aeabi_i2d>
 8007af4:	3630      	adds	r6, #48	; 0x30
 8007af6:	4602      	mov	r2, r0
 8007af8:	460b      	mov	r3, r1
 8007afa:	4640      	mov	r0, r8
 8007afc:	4649      	mov	r1, r9
 8007afe:	f7f8 fbd3 	bl	80002a8 <__aeabi_dsub>
 8007b02:	f805 6b01 	strb.w	r6, [r5], #1
 8007b06:	9b02      	ldr	r3, [sp, #8]
 8007b08:	429d      	cmp	r5, r3
 8007b0a:	4680      	mov	r8, r0
 8007b0c:	4689      	mov	r9, r1
 8007b0e:	f04f 0200 	mov.w	r2, #0
 8007b12:	d124      	bne.n	8007b5e <_dtoa_r+0x62e>
 8007b14:	4b1b      	ldr	r3, [pc, #108]	; (8007b84 <_dtoa_r+0x654>)
 8007b16:	ec51 0b19 	vmov	r0, r1, d9
 8007b1a:	f7f8 fbc7 	bl	80002ac <__adddf3>
 8007b1e:	4602      	mov	r2, r0
 8007b20:	460b      	mov	r3, r1
 8007b22:	4640      	mov	r0, r8
 8007b24:	4649      	mov	r1, r9
 8007b26:	f7f9 f807 	bl	8000b38 <__aeabi_dcmpgt>
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	d173      	bne.n	8007c16 <_dtoa_r+0x6e6>
 8007b2e:	ec53 2b19 	vmov	r2, r3, d9
 8007b32:	4914      	ldr	r1, [pc, #80]	; (8007b84 <_dtoa_r+0x654>)
 8007b34:	2000      	movs	r0, #0
 8007b36:	f7f8 fbb7 	bl	80002a8 <__aeabi_dsub>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	4640      	mov	r0, r8
 8007b40:	4649      	mov	r1, r9
 8007b42:	f7f8 ffdb 	bl	8000afc <__aeabi_dcmplt>
 8007b46:	2800      	cmp	r0, #0
 8007b48:	f43f af2f 	beq.w	80079aa <_dtoa_r+0x47a>
 8007b4c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b4e:	1e6b      	subs	r3, r5, #1
 8007b50:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b56:	2b30      	cmp	r3, #48	; 0x30
 8007b58:	d0f8      	beq.n	8007b4c <_dtoa_r+0x61c>
 8007b5a:	46bb      	mov	fp, r7
 8007b5c:	e04a      	b.n	8007bf4 <_dtoa_r+0x6c4>
 8007b5e:	4b06      	ldr	r3, [pc, #24]	; (8007b78 <_dtoa_r+0x648>)
 8007b60:	f7f8 fd5a 	bl	8000618 <__aeabi_dmul>
 8007b64:	4680      	mov	r8, r0
 8007b66:	4689      	mov	r9, r1
 8007b68:	e7bd      	b.n	8007ae6 <_dtoa_r+0x5b6>
 8007b6a:	bf00      	nop
 8007b6c:	0800ad60 	.word	0x0800ad60
 8007b70:	0800ad38 	.word	0x0800ad38
 8007b74:	3ff00000 	.word	0x3ff00000
 8007b78:	40240000 	.word	0x40240000
 8007b7c:	401c0000 	.word	0x401c0000
 8007b80:	40140000 	.word	0x40140000
 8007b84:	3fe00000 	.word	0x3fe00000
 8007b88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b8c:	9d00      	ldr	r5, [sp, #0]
 8007b8e:	4642      	mov	r2, r8
 8007b90:	464b      	mov	r3, r9
 8007b92:	4630      	mov	r0, r6
 8007b94:	4639      	mov	r1, r7
 8007b96:	f7f8 fe69 	bl	800086c <__aeabi_ddiv>
 8007b9a:	f7f8 ffed 	bl	8000b78 <__aeabi_d2iz>
 8007b9e:	9001      	str	r0, [sp, #4]
 8007ba0:	f7f8 fcd0 	bl	8000544 <__aeabi_i2d>
 8007ba4:	4642      	mov	r2, r8
 8007ba6:	464b      	mov	r3, r9
 8007ba8:	f7f8 fd36 	bl	8000618 <__aeabi_dmul>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	4639      	mov	r1, r7
 8007bb4:	f7f8 fb78 	bl	80002a8 <__aeabi_dsub>
 8007bb8:	9e01      	ldr	r6, [sp, #4]
 8007bba:	9f04      	ldr	r7, [sp, #16]
 8007bbc:	3630      	adds	r6, #48	; 0x30
 8007bbe:	f805 6b01 	strb.w	r6, [r5], #1
 8007bc2:	9e00      	ldr	r6, [sp, #0]
 8007bc4:	1bae      	subs	r6, r5, r6
 8007bc6:	42b7      	cmp	r7, r6
 8007bc8:	4602      	mov	r2, r0
 8007bca:	460b      	mov	r3, r1
 8007bcc:	d134      	bne.n	8007c38 <_dtoa_r+0x708>
 8007bce:	f7f8 fb6d 	bl	80002ac <__adddf3>
 8007bd2:	4642      	mov	r2, r8
 8007bd4:	464b      	mov	r3, r9
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	460f      	mov	r7, r1
 8007bda:	f7f8 ffad 	bl	8000b38 <__aeabi_dcmpgt>
 8007bde:	b9c8      	cbnz	r0, 8007c14 <_dtoa_r+0x6e4>
 8007be0:	4642      	mov	r2, r8
 8007be2:	464b      	mov	r3, r9
 8007be4:	4630      	mov	r0, r6
 8007be6:	4639      	mov	r1, r7
 8007be8:	f7f8 ff7e 	bl	8000ae8 <__aeabi_dcmpeq>
 8007bec:	b110      	cbz	r0, 8007bf4 <_dtoa_r+0x6c4>
 8007bee:	9b01      	ldr	r3, [sp, #4]
 8007bf0:	07db      	lsls	r3, r3, #31
 8007bf2:	d40f      	bmi.n	8007c14 <_dtoa_r+0x6e4>
 8007bf4:	4651      	mov	r1, sl
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	f000 fbcc 	bl	8008394 <_Bfree>
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c00:	702b      	strb	r3, [r5, #0]
 8007c02:	f10b 0301 	add.w	r3, fp, #1
 8007c06:	6013      	str	r3, [r2, #0]
 8007c08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	f43f ace2 	beq.w	80075d4 <_dtoa_r+0xa4>
 8007c10:	601d      	str	r5, [r3, #0]
 8007c12:	e4df      	b.n	80075d4 <_dtoa_r+0xa4>
 8007c14:	465f      	mov	r7, fp
 8007c16:	462b      	mov	r3, r5
 8007c18:	461d      	mov	r5, r3
 8007c1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c1e:	2a39      	cmp	r2, #57	; 0x39
 8007c20:	d106      	bne.n	8007c30 <_dtoa_r+0x700>
 8007c22:	9a00      	ldr	r2, [sp, #0]
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d1f7      	bne.n	8007c18 <_dtoa_r+0x6e8>
 8007c28:	9900      	ldr	r1, [sp, #0]
 8007c2a:	2230      	movs	r2, #48	; 0x30
 8007c2c:	3701      	adds	r7, #1
 8007c2e:	700a      	strb	r2, [r1, #0]
 8007c30:	781a      	ldrb	r2, [r3, #0]
 8007c32:	3201      	adds	r2, #1
 8007c34:	701a      	strb	r2, [r3, #0]
 8007c36:	e790      	b.n	8007b5a <_dtoa_r+0x62a>
 8007c38:	4ba3      	ldr	r3, [pc, #652]	; (8007ec8 <_dtoa_r+0x998>)
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f7f8 fcec 	bl	8000618 <__aeabi_dmul>
 8007c40:	2200      	movs	r2, #0
 8007c42:	2300      	movs	r3, #0
 8007c44:	4606      	mov	r6, r0
 8007c46:	460f      	mov	r7, r1
 8007c48:	f7f8 ff4e 	bl	8000ae8 <__aeabi_dcmpeq>
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	d09e      	beq.n	8007b8e <_dtoa_r+0x65e>
 8007c50:	e7d0      	b.n	8007bf4 <_dtoa_r+0x6c4>
 8007c52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c54:	2a00      	cmp	r2, #0
 8007c56:	f000 80ca 	beq.w	8007dee <_dtoa_r+0x8be>
 8007c5a:	9a07      	ldr	r2, [sp, #28]
 8007c5c:	2a01      	cmp	r2, #1
 8007c5e:	f300 80ad 	bgt.w	8007dbc <_dtoa_r+0x88c>
 8007c62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c64:	2a00      	cmp	r2, #0
 8007c66:	f000 80a5 	beq.w	8007db4 <_dtoa_r+0x884>
 8007c6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c6e:	9e08      	ldr	r6, [sp, #32]
 8007c70:	9d05      	ldr	r5, [sp, #20]
 8007c72:	9a05      	ldr	r2, [sp, #20]
 8007c74:	441a      	add	r2, r3
 8007c76:	9205      	str	r2, [sp, #20]
 8007c78:	9a06      	ldr	r2, [sp, #24]
 8007c7a:	2101      	movs	r1, #1
 8007c7c:	441a      	add	r2, r3
 8007c7e:	4620      	mov	r0, r4
 8007c80:	9206      	str	r2, [sp, #24]
 8007c82:	f000 fc87 	bl	8008594 <__i2b>
 8007c86:	4607      	mov	r7, r0
 8007c88:	b165      	cbz	r5, 8007ca4 <_dtoa_r+0x774>
 8007c8a:	9b06      	ldr	r3, [sp, #24]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	dd09      	ble.n	8007ca4 <_dtoa_r+0x774>
 8007c90:	42ab      	cmp	r3, r5
 8007c92:	9a05      	ldr	r2, [sp, #20]
 8007c94:	bfa8      	it	ge
 8007c96:	462b      	movge	r3, r5
 8007c98:	1ad2      	subs	r2, r2, r3
 8007c9a:	9205      	str	r2, [sp, #20]
 8007c9c:	9a06      	ldr	r2, [sp, #24]
 8007c9e:	1aed      	subs	r5, r5, r3
 8007ca0:	1ad3      	subs	r3, r2, r3
 8007ca2:	9306      	str	r3, [sp, #24]
 8007ca4:	9b08      	ldr	r3, [sp, #32]
 8007ca6:	b1f3      	cbz	r3, 8007ce6 <_dtoa_r+0x7b6>
 8007ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f000 80a3 	beq.w	8007df6 <_dtoa_r+0x8c6>
 8007cb0:	2e00      	cmp	r6, #0
 8007cb2:	dd10      	ble.n	8007cd6 <_dtoa_r+0x7a6>
 8007cb4:	4639      	mov	r1, r7
 8007cb6:	4632      	mov	r2, r6
 8007cb8:	4620      	mov	r0, r4
 8007cba:	f000 fd2b 	bl	8008714 <__pow5mult>
 8007cbe:	4652      	mov	r2, sl
 8007cc0:	4601      	mov	r1, r0
 8007cc2:	4607      	mov	r7, r0
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	f000 fc7b 	bl	80085c0 <__multiply>
 8007cca:	4651      	mov	r1, sl
 8007ccc:	4680      	mov	r8, r0
 8007cce:	4620      	mov	r0, r4
 8007cd0:	f000 fb60 	bl	8008394 <_Bfree>
 8007cd4:	46c2      	mov	sl, r8
 8007cd6:	9b08      	ldr	r3, [sp, #32]
 8007cd8:	1b9a      	subs	r2, r3, r6
 8007cda:	d004      	beq.n	8007ce6 <_dtoa_r+0x7b6>
 8007cdc:	4651      	mov	r1, sl
 8007cde:	4620      	mov	r0, r4
 8007ce0:	f000 fd18 	bl	8008714 <__pow5mult>
 8007ce4:	4682      	mov	sl, r0
 8007ce6:	2101      	movs	r1, #1
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f000 fc53 	bl	8008594 <__i2b>
 8007cee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	4606      	mov	r6, r0
 8007cf4:	f340 8081 	ble.w	8007dfa <_dtoa_r+0x8ca>
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	4601      	mov	r1, r0
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	f000 fd09 	bl	8008714 <__pow5mult>
 8007d02:	9b07      	ldr	r3, [sp, #28]
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	4606      	mov	r6, r0
 8007d08:	dd7a      	ble.n	8007e00 <_dtoa_r+0x8d0>
 8007d0a:	f04f 0800 	mov.w	r8, #0
 8007d0e:	6933      	ldr	r3, [r6, #16]
 8007d10:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d14:	6918      	ldr	r0, [r3, #16]
 8007d16:	f000 fbef 	bl	80084f8 <__hi0bits>
 8007d1a:	f1c0 0020 	rsb	r0, r0, #32
 8007d1e:	9b06      	ldr	r3, [sp, #24]
 8007d20:	4418      	add	r0, r3
 8007d22:	f010 001f 	ands.w	r0, r0, #31
 8007d26:	f000 8094 	beq.w	8007e52 <_dtoa_r+0x922>
 8007d2a:	f1c0 0320 	rsb	r3, r0, #32
 8007d2e:	2b04      	cmp	r3, #4
 8007d30:	f340 8085 	ble.w	8007e3e <_dtoa_r+0x90e>
 8007d34:	9b05      	ldr	r3, [sp, #20]
 8007d36:	f1c0 001c 	rsb	r0, r0, #28
 8007d3a:	4403      	add	r3, r0
 8007d3c:	9305      	str	r3, [sp, #20]
 8007d3e:	9b06      	ldr	r3, [sp, #24]
 8007d40:	4403      	add	r3, r0
 8007d42:	4405      	add	r5, r0
 8007d44:	9306      	str	r3, [sp, #24]
 8007d46:	9b05      	ldr	r3, [sp, #20]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	dd05      	ble.n	8007d58 <_dtoa_r+0x828>
 8007d4c:	4651      	mov	r1, sl
 8007d4e:	461a      	mov	r2, r3
 8007d50:	4620      	mov	r0, r4
 8007d52:	f000 fd39 	bl	80087c8 <__lshift>
 8007d56:	4682      	mov	sl, r0
 8007d58:	9b06      	ldr	r3, [sp, #24]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	dd05      	ble.n	8007d6a <_dtoa_r+0x83a>
 8007d5e:	4631      	mov	r1, r6
 8007d60:	461a      	mov	r2, r3
 8007d62:	4620      	mov	r0, r4
 8007d64:	f000 fd30 	bl	80087c8 <__lshift>
 8007d68:	4606      	mov	r6, r0
 8007d6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d072      	beq.n	8007e56 <_dtoa_r+0x926>
 8007d70:	4631      	mov	r1, r6
 8007d72:	4650      	mov	r0, sl
 8007d74:	f000 fd94 	bl	80088a0 <__mcmp>
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	da6c      	bge.n	8007e56 <_dtoa_r+0x926>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	4651      	mov	r1, sl
 8007d80:	220a      	movs	r2, #10
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 fb28 	bl	80083d8 <__multadd>
 8007d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007d8e:	4682      	mov	sl, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 81b0 	beq.w	80080f6 <_dtoa_r+0xbc6>
 8007d96:	2300      	movs	r3, #0
 8007d98:	4639      	mov	r1, r7
 8007d9a:	220a      	movs	r2, #10
 8007d9c:	4620      	mov	r0, r4
 8007d9e:	f000 fb1b 	bl	80083d8 <__multadd>
 8007da2:	9b01      	ldr	r3, [sp, #4]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	4607      	mov	r7, r0
 8007da8:	f300 8096 	bgt.w	8007ed8 <_dtoa_r+0x9a8>
 8007dac:	9b07      	ldr	r3, [sp, #28]
 8007dae:	2b02      	cmp	r3, #2
 8007db0:	dc59      	bgt.n	8007e66 <_dtoa_r+0x936>
 8007db2:	e091      	b.n	8007ed8 <_dtoa_r+0x9a8>
 8007db4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007db6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007dba:	e758      	b.n	8007c6e <_dtoa_r+0x73e>
 8007dbc:	9b04      	ldr	r3, [sp, #16]
 8007dbe:	1e5e      	subs	r6, r3, #1
 8007dc0:	9b08      	ldr	r3, [sp, #32]
 8007dc2:	42b3      	cmp	r3, r6
 8007dc4:	bfbf      	itttt	lt
 8007dc6:	9b08      	ldrlt	r3, [sp, #32]
 8007dc8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007dca:	9608      	strlt	r6, [sp, #32]
 8007dcc:	1af3      	sublt	r3, r6, r3
 8007dce:	bfb4      	ite	lt
 8007dd0:	18d2      	addlt	r2, r2, r3
 8007dd2:	1b9e      	subge	r6, r3, r6
 8007dd4:	9b04      	ldr	r3, [sp, #16]
 8007dd6:	bfbc      	itt	lt
 8007dd8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007dda:	2600      	movlt	r6, #0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	bfb7      	itett	lt
 8007de0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007de4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007de8:	1a9d      	sublt	r5, r3, r2
 8007dea:	2300      	movlt	r3, #0
 8007dec:	e741      	b.n	8007c72 <_dtoa_r+0x742>
 8007dee:	9e08      	ldr	r6, [sp, #32]
 8007df0:	9d05      	ldr	r5, [sp, #20]
 8007df2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007df4:	e748      	b.n	8007c88 <_dtoa_r+0x758>
 8007df6:	9a08      	ldr	r2, [sp, #32]
 8007df8:	e770      	b.n	8007cdc <_dtoa_r+0x7ac>
 8007dfa:	9b07      	ldr	r3, [sp, #28]
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	dc19      	bgt.n	8007e34 <_dtoa_r+0x904>
 8007e00:	9b02      	ldr	r3, [sp, #8]
 8007e02:	b9bb      	cbnz	r3, 8007e34 <_dtoa_r+0x904>
 8007e04:	9b03      	ldr	r3, [sp, #12]
 8007e06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e0a:	b99b      	cbnz	r3, 8007e34 <_dtoa_r+0x904>
 8007e0c:	9b03      	ldr	r3, [sp, #12]
 8007e0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e12:	0d1b      	lsrs	r3, r3, #20
 8007e14:	051b      	lsls	r3, r3, #20
 8007e16:	b183      	cbz	r3, 8007e3a <_dtoa_r+0x90a>
 8007e18:	9b05      	ldr	r3, [sp, #20]
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	9305      	str	r3, [sp, #20]
 8007e1e:	9b06      	ldr	r3, [sp, #24]
 8007e20:	3301      	adds	r3, #1
 8007e22:	9306      	str	r3, [sp, #24]
 8007e24:	f04f 0801 	mov.w	r8, #1
 8007e28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f47f af6f 	bne.w	8007d0e <_dtoa_r+0x7de>
 8007e30:	2001      	movs	r0, #1
 8007e32:	e774      	b.n	8007d1e <_dtoa_r+0x7ee>
 8007e34:	f04f 0800 	mov.w	r8, #0
 8007e38:	e7f6      	b.n	8007e28 <_dtoa_r+0x8f8>
 8007e3a:	4698      	mov	r8, r3
 8007e3c:	e7f4      	b.n	8007e28 <_dtoa_r+0x8f8>
 8007e3e:	d082      	beq.n	8007d46 <_dtoa_r+0x816>
 8007e40:	9a05      	ldr	r2, [sp, #20]
 8007e42:	331c      	adds	r3, #28
 8007e44:	441a      	add	r2, r3
 8007e46:	9205      	str	r2, [sp, #20]
 8007e48:	9a06      	ldr	r2, [sp, #24]
 8007e4a:	441a      	add	r2, r3
 8007e4c:	441d      	add	r5, r3
 8007e4e:	9206      	str	r2, [sp, #24]
 8007e50:	e779      	b.n	8007d46 <_dtoa_r+0x816>
 8007e52:	4603      	mov	r3, r0
 8007e54:	e7f4      	b.n	8007e40 <_dtoa_r+0x910>
 8007e56:	9b04      	ldr	r3, [sp, #16]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	dc37      	bgt.n	8007ecc <_dtoa_r+0x99c>
 8007e5c:	9b07      	ldr	r3, [sp, #28]
 8007e5e:	2b02      	cmp	r3, #2
 8007e60:	dd34      	ble.n	8007ecc <_dtoa_r+0x99c>
 8007e62:	9b04      	ldr	r3, [sp, #16]
 8007e64:	9301      	str	r3, [sp, #4]
 8007e66:	9b01      	ldr	r3, [sp, #4]
 8007e68:	b963      	cbnz	r3, 8007e84 <_dtoa_r+0x954>
 8007e6a:	4631      	mov	r1, r6
 8007e6c:	2205      	movs	r2, #5
 8007e6e:	4620      	mov	r0, r4
 8007e70:	f000 fab2 	bl	80083d8 <__multadd>
 8007e74:	4601      	mov	r1, r0
 8007e76:	4606      	mov	r6, r0
 8007e78:	4650      	mov	r0, sl
 8007e7a:	f000 fd11 	bl	80088a0 <__mcmp>
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	f73f adbb 	bgt.w	80079fa <_dtoa_r+0x4ca>
 8007e84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e86:	9d00      	ldr	r5, [sp, #0]
 8007e88:	ea6f 0b03 	mvn.w	fp, r3
 8007e8c:	f04f 0800 	mov.w	r8, #0
 8007e90:	4631      	mov	r1, r6
 8007e92:	4620      	mov	r0, r4
 8007e94:	f000 fa7e 	bl	8008394 <_Bfree>
 8007e98:	2f00      	cmp	r7, #0
 8007e9a:	f43f aeab 	beq.w	8007bf4 <_dtoa_r+0x6c4>
 8007e9e:	f1b8 0f00 	cmp.w	r8, #0
 8007ea2:	d005      	beq.n	8007eb0 <_dtoa_r+0x980>
 8007ea4:	45b8      	cmp	r8, r7
 8007ea6:	d003      	beq.n	8007eb0 <_dtoa_r+0x980>
 8007ea8:	4641      	mov	r1, r8
 8007eaa:	4620      	mov	r0, r4
 8007eac:	f000 fa72 	bl	8008394 <_Bfree>
 8007eb0:	4639      	mov	r1, r7
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	f000 fa6e 	bl	8008394 <_Bfree>
 8007eb8:	e69c      	b.n	8007bf4 <_dtoa_r+0x6c4>
 8007eba:	2600      	movs	r6, #0
 8007ebc:	4637      	mov	r7, r6
 8007ebe:	e7e1      	b.n	8007e84 <_dtoa_r+0x954>
 8007ec0:	46bb      	mov	fp, r7
 8007ec2:	4637      	mov	r7, r6
 8007ec4:	e599      	b.n	80079fa <_dtoa_r+0x4ca>
 8007ec6:	bf00      	nop
 8007ec8:	40240000 	.word	0x40240000
 8007ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	f000 80c8 	beq.w	8008064 <_dtoa_r+0xb34>
 8007ed4:	9b04      	ldr	r3, [sp, #16]
 8007ed6:	9301      	str	r3, [sp, #4]
 8007ed8:	2d00      	cmp	r5, #0
 8007eda:	dd05      	ble.n	8007ee8 <_dtoa_r+0x9b8>
 8007edc:	4639      	mov	r1, r7
 8007ede:	462a      	mov	r2, r5
 8007ee0:	4620      	mov	r0, r4
 8007ee2:	f000 fc71 	bl	80087c8 <__lshift>
 8007ee6:	4607      	mov	r7, r0
 8007ee8:	f1b8 0f00 	cmp.w	r8, #0
 8007eec:	d05b      	beq.n	8007fa6 <_dtoa_r+0xa76>
 8007eee:	6879      	ldr	r1, [r7, #4]
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f000 fa0f 	bl	8008314 <_Balloc>
 8007ef6:	4605      	mov	r5, r0
 8007ef8:	b928      	cbnz	r0, 8007f06 <_dtoa_r+0x9d6>
 8007efa:	4b83      	ldr	r3, [pc, #524]	; (8008108 <_dtoa_r+0xbd8>)
 8007efc:	4602      	mov	r2, r0
 8007efe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007f02:	f7ff bb2e 	b.w	8007562 <_dtoa_r+0x32>
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	3202      	adds	r2, #2
 8007f0a:	0092      	lsls	r2, r2, #2
 8007f0c:	f107 010c 	add.w	r1, r7, #12
 8007f10:	300c      	adds	r0, #12
 8007f12:	f7ff fa71 	bl	80073f8 <memcpy>
 8007f16:	2201      	movs	r2, #1
 8007f18:	4629      	mov	r1, r5
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	f000 fc54 	bl	80087c8 <__lshift>
 8007f20:	9b00      	ldr	r3, [sp, #0]
 8007f22:	3301      	adds	r3, #1
 8007f24:	9304      	str	r3, [sp, #16]
 8007f26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	9308      	str	r3, [sp, #32]
 8007f2e:	9b02      	ldr	r3, [sp, #8]
 8007f30:	f003 0301 	and.w	r3, r3, #1
 8007f34:	46b8      	mov	r8, r7
 8007f36:	9306      	str	r3, [sp, #24]
 8007f38:	4607      	mov	r7, r0
 8007f3a:	9b04      	ldr	r3, [sp, #16]
 8007f3c:	4631      	mov	r1, r6
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	4650      	mov	r0, sl
 8007f42:	9301      	str	r3, [sp, #4]
 8007f44:	f7ff fa6c 	bl	8007420 <quorem>
 8007f48:	4641      	mov	r1, r8
 8007f4a:	9002      	str	r0, [sp, #8]
 8007f4c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007f50:	4650      	mov	r0, sl
 8007f52:	f000 fca5 	bl	80088a0 <__mcmp>
 8007f56:	463a      	mov	r2, r7
 8007f58:	9005      	str	r0, [sp, #20]
 8007f5a:	4631      	mov	r1, r6
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f000 fcbb 	bl	80088d8 <__mdiff>
 8007f62:	68c2      	ldr	r2, [r0, #12]
 8007f64:	4605      	mov	r5, r0
 8007f66:	bb02      	cbnz	r2, 8007faa <_dtoa_r+0xa7a>
 8007f68:	4601      	mov	r1, r0
 8007f6a:	4650      	mov	r0, sl
 8007f6c:	f000 fc98 	bl	80088a0 <__mcmp>
 8007f70:	4602      	mov	r2, r0
 8007f72:	4629      	mov	r1, r5
 8007f74:	4620      	mov	r0, r4
 8007f76:	9209      	str	r2, [sp, #36]	; 0x24
 8007f78:	f000 fa0c 	bl	8008394 <_Bfree>
 8007f7c:	9b07      	ldr	r3, [sp, #28]
 8007f7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f80:	9d04      	ldr	r5, [sp, #16]
 8007f82:	ea43 0102 	orr.w	r1, r3, r2
 8007f86:	9b06      	ldr	r3, [sp, #24]
 8007f88:	4319      	orrs	r1, r3
 8007f8a:	d110      	bne.n	8007fae <_dtoa_r+0xa7e>
 8007f8c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f90:	d029      	beq.n	8007fe6 <_dtoa_r+0xab6>
 8007f92:	9b05      	ldr	r3, [sp, #20]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	dd02      	ble.n	8007f9e <_dtoa_r+0xa6e>
 8007f98:	9b02      	ldr	r3, [sp, #8]
 8007f9a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007f9e:	9b01      	ldr	r3, [sp, #4]
 8007fa0:	f883 9000 	strb.w	r9, [r3]
 8007fa4:	e774      	b.n	8007e90 <_dtoa_r+0x960>
 8007fa6:	4638      	mov	r0, r7
 8007fa8:	e7ba      	b.n	8007f20 <_dtoa_r+0x9f0>
 8007faa:	2201      	movs	r2, #1
 8007fac:	e7e1      	b.n	8007f72 <_dtoa_r+0xa42>
 8007fae:	9b05      	ldr	r3, [sp, #20]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	db04      	blt.n	8007fbe <_dtoa_r+0xa8e>
 8007fb4:	9907      	ldr	r1, [sp, #28]
 8007fb6:	430b      	orrs	r3, r1
 8007fb8:	9906      	ldr	r1, [sp, #24]
 8007fba:	430b      	orrs	r3, r1
 8007fbc:	d120      	bne.n	8008000 <_dtoa_r+0xad0>
 8007fbe:	2a00      	cmp	r2, #0
 8007fc0:	dded      	ble.n	8007f9e <_dtoa_r+0xa6e>
 8007fc2:	4651      	mov	r1, sl
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f000 fbfe 	bl	80087c8 <__lshift>
 8007fcc:	4631      	mov	r1, r6
 8007fce:	4682      	mov	sl, r0
 8007fd0:	f000 fc66 	bl	80088a0 <__mcmp>
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	dc03      	bgt.n	8007fe0 <_dtoa_r+0xab0>
 8007fd8:	d1e1      	bne.n	8007f9e <_dtoa_r+0xa6e>
 8007fda:	f019 0f01 	tst.w	r9, #1
 8007fde:	d0de      	beq.n	8007f9e <_dtoa_r+0xa6e>
 8007fe0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007fe4:	d1d8      	bne.n	8007f98 <_dtoa_r+0xa68>
 8007fe6:	9a01      	ldr	r2, [sp, #4]
 8007fe8:	2339      	movs	r3, #57	; 0x39
 8007fea:	7013      	strb	r3, [r2, #0]
 8007fec:	462b      	mov	r3, r5
 8007fee:	461d      	mov	r5, r3
 8007ff0:	3b01      	subs	r3, #1
 8007ff2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007ff6:	2a39      	cmp	r2, #57	; 0x39
 8007ff8:	d06c      	beq.n	80080d4 <_dtoa_r+0xba4>
 8007ffa:	3201      	adds	r2, #1
 8007ffc:	701a      	strb	r2, [r3, #0]
 8007ffe:	e747      	b.n	8007e90 <_dtoa_r+0x960>
 8008000:	2a00      	cmp	r2, #0
 8008002:	dd07      	ble.n	8008014 <_dtoa_r+0xae4>
 8008004:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008008:	d0ed      	beq.n	8007fe6 <_dtoa_r+0xab6>
 800800a:	9a01      	ldr	r2, [sp, #4]
 800800c:	f109 0301 	add.w	r3, r9, #1
 8008010:	7013      	strb	r3, [r2, #0]
 8008012:	e73d      	b.n	8007e90 <_dtoa_r+0x960>
 8008014:	9b04      	ldr	r3, [sp, #16]
 8008016:	9a08      	ldr	r2, [sp, #32]
 8008018:	f803 9c01 	strb.w	r9, [r3, #-1]
 800801c:	4293      	cmp	r3, r2
 800801e:	d043      	beq.n	80080a8 <_dtoa_r+0xb78>
 8008020:	4651      	mov	r1, sl
 8008022:	2300      	movs	r3, #0
 8008024:	220a      	movs	r2, #10
 8008026:	4620      	mov	r0, r4
 8008028:	f000 f9d6 	bl	80083d8 <__multadd>
 800802c:	45b8      	cmp	r8, r7
 800802e:	4682      	mov	sl, r0
 8008030:	f04f 0300 	mov.w	r3, #0
 8008034:	f04f 020a 	mov.w	r2, #10
 8008038:	4641      	mov	r1, r8
 800803a:	4620      	mov	r0, r4
 800803c:	d107      	bne.n	800804e <_dtoa_r+0xb1e>
 800803e:	f000 f9cb 	bl	80083d8 <__multadd>
 8008042:	4680      	mov	r8, r0
 8008044:	4607      	mov	r7, r0
 8008046:	9b04      	ldr	r3, [sp, #16]
 8008048:	3301      	adds	r3, #1
 800804a:	9304      	str	r3, [sp, #16]
 800804c:	e775      	b.n	8007f3a <_dtoa_r+0xa0a>
 800804e:	f000 f9c3 	bl	80083d8 <__multadd>
 8008052:	4639      	mov	r1, r7
 8008054:	4680      	mov	r8, r0
 8008056:	2300      	movs	r3, #0
 8008058:	220a      	movs	r2, #10
 800805a:	4620      	mov	r0, r4
 800805c:	f000 f9bc 	bl	80083d8 <__multadd>
 8008060:	4607      	mov	r7, r0
 8008062:	e7f0      	b.n	8008046 <_dtoa_r+0xb16>
 8008064:	9b04      	ldr	r3, [sp, #16]
 8008066:	9301      	str	r3, [sp, #4]
 8008068:	9d00      	ldr	r5, [sp, #0]
 800806a:	4631      	mov	r1, r6
 800806c:	4650      	mov	r0, sl
 800806e:	f7ff f9d7 	bl	8007420 <quorem>
 8008072:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008076:	9b00      	ldr	r3, [sp, #0]
 8008078:	f805 9b01 	strb.w	r9, [r5], #1
 800807c:	1aea      	subs	r2, r5, r3
 800807e:	9b01      	ldr	r3, [sp, #4]
 8008080:	4293      	cmp	r3, r2
 8008082:	dd07      	ble.n	8008094 <_dtoa_r+0xb64>
 8008084:	4651      	mov	r1, sl
 8008086:	2300      	movs	r3, #0
 8008088:	220a      	movs	r2, #10
 800808a:	4620      	mov	r0, r4
 800808c:	f000 f9a4 	bl	80083d8 <__multadd>
 8008090:	4682      	mov	sl, r0
 8008092:	e7ea      	b.n	800806a <_dtoa_r+0xb3a>
 8008094:	9b01      	ldr	r3, [sp, #4]
 8008096:	2b00      	cmp	r3, #0
 8008098:	bfc8      	it	gt
 800809a:	461d      	movgt	r5, r3
 800809c:	9b00      	ldr	r3, [sp, #0]
 800809e:	bfd8      	it	le
 80080a0:	2501      	movle	r5, #1
 80080a2:	441d      	add	r5, r3
 80080a4:	f04f 0800 	mov.w	r8, #0
 80080a8:	4651      	mov	r1, sl
 80080aa:	2201      	movs	r2, #1
 80080ac:	4620      	mov	r0, r4
 80080ae:	f000 fb8b 	bl	80087c8 <__lshift>
 80080b2:	4631      	mov	r1, r6
 80080b4:	4682      	mov	sl, r0
 80080b6:	f000 fbf3 	bl	80088a0 <__mcmp>
 80080ba:	2800      	cmp	r0, #0
 80080bc:	dc96      	bgt.n	8007fec <_dtoa_r+0xabc>
 80080be:	d102      	bne.n	80080c6 <_dtoa_r+0xb96>
 80080c0:	f019 0f01 	tst.w	r9, #1
 80080c4:	d192      	bne.n	8007fec <_dtoa_r+0xabc>
 80080c6:	462b      	mov	r3, r5
 80080c8:	461d      	mov	r5, r3
 80080ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080ce:	2a30      	cmp	r2, #48	; 0x30
 80080d0:	d0fa      	beq.n	80080c8 <_dtoa_r+0xb98>
 80080d2:	e6dd      	b.n	8007e90 <_dtoa_r+0x960>
 80080d4:	9a00      	ldr	r2, [sp, #0]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d189      	bne.n	8007fee <_dtoa_r+0xabe>
 80080da:	f10b 0b01 	add.w	fp, fp, #1
 80080de:	2331      	movs	r3, #49	; 0x31
 80080e0:	e796      	b.n	8008010 <_dtoa_r+0xae0>
 80080e2:	4b0a      	ldr	r3, [pc, #40]	; (800810c <_dtoa_r+0xbdc>)
 80080e4:	f7ff ba99 	b.w	800761a <_dtoa_r+0xea>
 80080e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	f47f aa6d 	bne.w	80075ca <_dtoa_r+0x9a>
 80080f0:	4b07      	ldr	r3, [pc, #28]	; (8008110 <_dtoa_r+0xbe0>)
 80080f2:	f7ff ba92 	b.w	800761a <_dtoa_r+0xea>
 80080f6:	9b01      	ldr	r3, [sp, #4]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	dcb5      	bgt.n	8008068 <_dtoa_r+0xb38>
 80080fc:	9b07      	ldr	r3, [sp, #28]
 80080fe:	2b02      	cmp	r3, #2
 8008100:	f73f aeb1 	bgt.w	8007e66 <_dtoa_r+0x936>
 8008104:	e7b0      	b.n	8008068 <_dtoa_r+0xb38>
 8008106:	bf00      	nop
 8008108:	0800accd 	.word	0x0800accd
 800810c:	0800ac28 	.word	0x0800ac28
 8008110:	0800ac51 	.word	0x0800ac51

08008114 <_free_r>:
 8008114:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008116:	2900      	cmp	r1, #0
 8008118:	d044      	beq.n	80081a4 <_free_r+0x90>
 800811a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800811e:	9001      	str	r0, [sp, #4]
 8008120:	2b00      	cmp	r3, #0
 8008122:	f1a1 0404 	sub.w	r4, r1, #4
 8008126:	bfb8      	it	lt
 8008128:	18e4      	addlt	r4, r4, r3
 800812a:	f000 f8e7 	bl	80082fc <__malloc_lock>
 800812e:	4a1e      	ldr	r2, [pc, #120]	; (80081a8 <_free_r+0x94>)
 8008130:	9801      	ldr	r0, [sp, #4]
 8008132:	6813      	ldr	r3, [r2, #0]
 8008134:	b933      	cbnz	r3, 8008144 <_free_r+0x30>
 8008136:	6063      	str	r3, [r4, #4]
 8008138:	6014      	str	r4, [r2, #0]
 800813a:	b003      	add	sp, #12
 800813c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008140:	f000 b8e2 	b.w	8008308 <__malloc_unlock>
 8008144:	42a3      	cmp	r3, r4
 8008146:	d908      	bls.n	800815a <_free_r+0x46>
 8008148:	6825      	ldr	r5, [r4, #0]
 800814a:	1961      	adds	r1, r4, r5
 800814c:	428b      	cmp	r3, r1
 800814e:	bf01      	itttt	eq
 8008150:	6819      	ldreq	r1, [r3, #0]
 8008152:	685b      	ldreq	r3, [r3, #4]
 8008154:	1949      	addeq	r1, r1, r5
 8008156:	6021      	streq	r1, [r4, #0]
 8008158:	e7ed      	b.n	8008136 <_free_r+0x22>
 800815a:	461a      	mov	r2, r3
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	b10b      	cbz	r3, 8008164 <_free_r+0x50>
 8008160:	42a3      	cmp	r3, r4
 8008162:	d9fa      	bls.n	800815a <_free_r+0x46>
 8008164:	6811      	ldr	r1, [r2, #0]
 8008166:	1855      	adds	r5, r2, r1
 8008168:	42a5      	cmp	r5, r4
 800816a:	d10b      	bne.n	8008184 <_free_r+0x70>
 800816c:	6824      	ldr	r4, [r4, #0]
 800816e:	4421      	add	r1, r4
 8008170:	1854      	adds	r4, r2, r1
 8008172:	42a3      	cmp	r3, r4
 8008174:	6011      	str	r1, [r2, #0]
 8008176:	d1e0      	bne.n	800813a <_free_r+0x26>
 8008178:	681c      	ldr	r4, [r3, #0]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	6053      	str	r3, [r2, #4]
 800817e:	440c      	add	r4, r1
 8008180:	6014      	str	r4, [r2, #0]
 8008182:	e7da      	b.n	800813a <_free_r+0x26>
 8008184:	d902      	bls.n	800818c <_free_r+0x78>
 8008186:	230c      	movs	r3, #12
 8008188:	6003      	str	r3, [r0, #0]
 800818a:	e7d6      	b.n	800813a <_free_r+0x26>
 800818c:	6825      	ldr	r5, [r4, #0]
 800818e:	1961      	adds	r1, r4, r5
 8008190:	428b      	cmp	r3, r1
 8008192:	bf04      	itt	eq
 8008194:	6819      	ldreq	r1, [r3, #0]
 8008196:	685b      	ldreq	r3, [r3, #4]
 8008198:	6063      	str	r3, [r4, #4]
 800819a:	bf04      	itt	eq
 800819c:	1949      	addeq	r1, r1, r5
 800819e:	6021      	streq	r1, [r4, #0]
 80081a0:	6054      	str	r4, [r2, #4]
 80081a2:	e7ca      	b.n	800813a <_free_r+0x26>
 80081a4:	b003      	add	sp, #12
 80081a6:	bd30      	pop	{r4, r5, pc}
 80081a8:	20001a20 	.word	0x20001a20

080081ac <malloc>:
 80081ac:	4b02      	ldr	r3, [pc, #8]	; (80081b8 <malloc+0xc>)
 80081ae:	4601      	mov	r1, r0
 80081b0:	6818      	ldr	r0, [r3, #0]
 80081b2:	f000 b823 	b.w	80081fc <_malloc_r>
 80081b6:	bf00      	nop
 80081b8:	20000064 	.word	0x20000064

080081bc <sbrk_aligned>:
 80081bc:	b570      	push	{r4, r5, r6, lr}
 80081be:	4e0e      	ldr	r6, [pc, #56]	; (80081f8 <sbrk_aligned+0x3c>)
 80081c0:	460c      	mov	r4, r1
 80081c2:	6831      	ldr	r1, [r6, #0]
 80081c4:	4605      	mov	r5, r0
 80081c6:	b911      	cbnz	r1, 80081ce <sbrk_aligned+0x12>
 80081c8:	f002 f8ac 	bl	800a324 <_sbrk_r>
 80081cc:	6030      	str	r0, [r6, #0]
 80081ce:	4621      	mov	r1, r4
 80081d0:	4628      	mov	r0, r5
 80081d2:	f002 f8a7 	bl	800a324 <_sbrk_r>
 80081d6:	1c43      	adds	r3, r0, #1
 80081d8:	d00a      	beq.n	80081f0 <sbrk_aligned+0x34>
 80081da:	1cc4      	adds	r4, r0, #3
 80081dc:	f024 0403 	bic.w	r4, r4, #3
 80081e0:	42a0      	cmp	r0, r4
 80081e2:	d007      	beq.n	80081f4 <sbrk_aligned+0x38>
 80081e4:	1a21      	subs	r1, r4, r0
 80081e6:	4628      	mov	r0, r5
 80081e8:	f002 f89c 	bl	800a324 <_sbrk_r>
 80081ec:	3001      	adds	r0, #1
 80081ee:	d101      	bne.n	80081f4 <sbrk_aligned+0x38>
 80081f0:	f04f 34ff 	mov.w	r4, #4294967295
 80081f4:	4620      	mov	r0, r4
 80081f6:	bd70      	pop	{r4, r5, r6, pc}
 80081f8:	20001a24 	.word	0x20001a24

080081fc <_malloc_r>:
 80081fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008200:	1ccd      	adds	r5, r1, #3
 8008202:	f025 0503 	bic.w	r5, r5, #3
 8008206:	3508      	adds	r5, #8
 8008208:	2d0c      	cmp	r5, #12
 800820a:	bf38      	it	cc
 800820c:	250c      	movcc	r5, #12
 800820e:	2d00      	cmp	r5, #0
 8008210:	4607      	mov	r7, r0
 8008212:	db01      	blt.n	8008218 <_malloc_r+0x1c>
 8008214:	42a9      	cmp	r1, r5
 8008216:	d905      	bls.n	8008224 <_malloc_r+0x28>
 8008218:	230c      	movs	r3, #12
 800821a:	603b      	str	r3, [r7, #0]
 800821c:	2600      	movs	r6, #0
 800821e:	4630      	mov	r0, r6
 8008220:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008224:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80082f8 <_malloc_r+0xfc>
 8008228:	f000 f868 	bl	80082fc <__malloc_lock>
 800822c:	f8d8 3000 	ldr.w	r3, [r8]
 8008230:	461c      	mov	r4, r3
 8008232:	bb5c      	cbnz	r4, 800828c <_malloc_r+0x90>
 8008234:	4629      	mov	r1, r5
 8008236:	4638      	mov	r0, r7
 8008238:	f7ff ffc0 	bl	80081bc <sbrk_aligned>
 800823c:	1c43      	adds	r3, r0, #1
 800823e:	4604      	mov	r4, r0
 8008240:	d155      	bne.n	80082ee <_malloc_r+0xf2>
 8008242:	f8d8 4000 	ldr.w	r4, [r8]
 8008246:	4626      	mov	r6, r4
 8008248:	2e00      	cmp	r6, #0
 800824a:	d145      	bne.n	80082d8 <_malloc_r+0xdc>
 800824c:	2c00      	cmp	r4, #0
 800824e:	d048      	beq.n	80082e2 <_malloc_r+0xe6>
 8008250:	6823      	ldr	r3, [r4, #0]
 8008252:	4631      	mov	r1, r6
 8008254:	4638      	mov	r0, r7
 8008256:	eb04 0903 	add.w	r9, r4, r3
 800825a:	f002 f863 	bl	800a324 <_sbrk_r>
 800825e:	4581      	cmp	r9, r0
 8008260:	d13f      	bne.n	80082e2 <_malloc_r+0xe6>
 8008262:	6821      	ldr	r1, [r4, #0]
 8008264:	1a6d      	subs	r5, r5, r1
 8008266:	4629      	mov	r1, r5
 8008268:	4638      	mov	r0, r7
 800826a:	f7ff ffa7 	bl	80081bc <sbrk_aligned>
 800826e:	3001      	adds	r0, #1
 8008270:	d037      	beq.n	80082e2 <_malloc_r+0xe6>
 8008272:	6823      	ldr	r3, [r4, #0]
 8008274:	442b      	add	r3, r5
 8008276:	6023      	str	r3, [r4, #0]
 8008278:	f8d8 3000 	ldr.w	r3, [r8]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d038      	beq.n	80082f2 <_malloc_r+0xf6>
 8008280:	685a      	ldr	r2, [r3, #4]
 8008282:	42a2      	cmp	r2, r4
 8008284:	d12b      	bne.n	80082de <_malloc_r+0xe2>
 8008286:	2200      	movs	r2, #0
 8008288:	605a      	str	r2, [r3, #4]
 800828a:	e00f      	b.n	80082ac <_malloc_r+0xb0>
 800828c:	6822      	ldr	r2, [r4, #0]
 800828e:	1b52      	subs	r2, r2, r5
 8008290:	d41f      	bmi.n	80082d2 <_malloc_r+0xd6>
 8008292:	2a0b      	cmp	r2, #11
 8008294:	d917      	bls.n	80082c6 <_malloc_r+0xca>
 8008296:	1961      	adds	r1, r4, r5
 8008298:	42a3      	cmp	r3, r4
 800829a:	6025      	str	r5, [r4, #0]
 800829c:	bf18      	it	ne
 800829e:	6059      	strne	r1, [r3, #4]
 80082a0:	6863      	ldr	r3, [r4, #4]
 80082a2:	bf08      	it	eq
 80082a4:	f8c8 1000 	streq.w	r1, [r8]
 80082a8:	5162      	str	r2, [r4, r5]
 80082aa:	604b      	str	r3, [r1, #4]
 80082ac:	4638      	mov	r0, r7
 80082ae:	f104 060b 	add.w	r6, r4, #11
 80082b2:	f000 f829 	bl	8008308 <__malloc_unlock>
 80082b6:	f026 0607 	bic.w	r6, r6, #7
 80082ba:	1d23      	adds	r3, r4, #4
 80082bc:	1af2      	subs	r2, r6, r3
 80082be:	d0ae      	beq.n	800821e <_malloc_r+0x22>
 80082c0:	1b9b      	subs	r3, r3, r6
 80082c2:	50a3      	str	r3, [r4, r2]
 80082c4:	e7ab      	b.n	800821e <_malloc_r+0x22>
 80082c6:	42a3      	cmp	r3, r4
 80082c8:	6862      	ldr	r2, [r4, #4]
 80082ca:	d1dd      	bne.n	8008288 <_malloc_r+0x8c>
 80082cc:	f8c8 2000 	str.w	r2, [r8]
 80082d0:	e7ec      	b.n	80082ac <_malloc_r+0xb0>
 80082d2:	4623      	mov	r3, r4
 80082d4:	6864      	ldr	r4, [r4, #4]
 80082d6:	e7ac      	b.n	8008232 <_malloc_r+0x36>
 80082d8:	4634      	mov	r4, r6
 80082da:	6876      	ldr	r6, [r6, #4]
 80082dc:	e7b4      	b.n	8008248 <_malloc_r+0x4c>
 80082de:	4613      	mov	r3, r2
 80082e0:	e7cc      	b.n	800827c <_malloc_r+0x80>
 80082e2:	230c      	movs	r3, #12
 80082e4:	603b      	str	r3, [r7, #0]
 80082e6:	4638      	mov	r0, r7
 80082e8:	f000 f80e 	bl	8008308 <__malloc_unlock>
 80082ec:	e797      	b.n	800821e <_malloc_r+0x22>
 80082ee:	6025      	str	r5, [r4, #0]
 80082f0:	e7dc      	b.n	80082ac <_malloc_r+0xb0>
 80082f2:	605b      	str	r3, [r3, #4]
 80082f4:	deff      	udf	#255	; 0xff
 80082f6:	bf00      	nop
 80082f8:	20001a20 	.word	0x20001a20

080082fc <__malloc_lock>:
 80082fc:	4801      	ldr	r0, [pc, #4]	; (8008304 <__malloc_lock+0x8>)
 80082fe:	f7ff b879 	b.w	80073f4 <__retarget_lock_acquire_recursive>
 8008302:	bf00      	nop
 8008304:	20001a1c 	.word	0x20001a1c

08008308 <__malloc_unlock>:
 8008308:	4801      	ldr	r0, [pc, #4]	; (8008310 <__malloc_unlock+0x8>)
 800830a:	f7ff b874 	b.w	80073f6 <__retarget_lock_release_recursive>
 800830e:	bf00      	nop
 8008310:	20001a1c 	.word	0x20001a1c

08008314 <_Balloc>:
 8008314:	b570      	push	{r4, r5, r6, lr}
 8008316:	69c6      	ldr	r6, [r0, #28]
 8008318:	4604      	mov	r4, r0
 800831a:	460d      	mov	r5, r1
 800831c:	b976      	cbnz	r6, 800833c <_Balloc+0x28>
 800831e:	2010      	movs	r0, #16
 8008320:	f7ff ff44 	bl	80081ac <malloc>
 8008324:	4602      	mov	r2, r0
 8008326:	61e0      	str	r0, [r4, #28]
 8008328:	b920      	cbnz	r0, 8008334 <_Balloc+0x20>
 800832a:	4b18      	ldr	r3, [pc, #96]	; (800838c <_Balloc+0x78>)
 800832c:	4818      	ldr	r0, [pc, #96]	; (8008390 <_Balloc+0x7c>)
 800832e:	216b      	movs	r1, #107	; 0x6b
 8008330:	f002 f812 	bl	800a358 <__assert_func>
 8008334:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008338:	6006      	str	r6, [r0, #0]
 800833a:	60c6      	str	r6, [r0, #12]
 800833c:	69e6      	ldr	r6, [r4, #28]
 800833e:	68f3      	ldr	r3, [r6, #12]
 8008340:	b183      	cbz	r3, 8008364 <_Balloc+0x50>
 8008342:	69e3      	ldr	r3, [r4, #28]
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800834a:	b9b8      	cbnz	r0, 800837c <_Balloc+0x68>
 800834c:	2101      	movs	r1, #1
 800834e:	fa01 f605 	lsl.w	r6, r1, r5
 8008352:	1d72      	adds	r2, r6, #5
 8008354:	0092      	lsls	r2, r2, #2
 8008356:	4620      	mov	r0, r4
 8008358:	f002 f81c 	bl	800a394 <_calloc_r>
 800835c:	b160      	cbz	r0, 8008378 <_Balloc+0x64>
 800835e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008362:	e00e      	b.n	8008382 <_Balloc+0x6e>
 8008364:	2221      	movs	r2, #33	; 0x21
 8008366:	2104      	movs	r1, #4
 8008368:	4620      	mov	r0, r4
 800836a:	f002 f813 	bl	800a394 <_calloc_r>
 800836e:	69e3      	ldr	r3, [r4, #28]
 8008370:	60f0      	str	r0, [r6, #12]
 8008372:	68db      	ldr	r3, [r3, #12]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1e4      	bne.n	8008342 <_Balloc+0x2e>
 8008378:	2000      	movs	r0, #0
 800837a:	bd70      	pop	{r4, r5, r6, pc}
 800837c:	6802      	ldr	r2, [r0, #0]
 800837e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008382:	2300      	movs	r3, #0
 8008384:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008388:	e7f7      	b.n	800837a <_Balloc+0x66>
 800838a:	bf00      	nop
 800838c:	0800ac5e 	.word	0x0800ac5e
 8008390:	0800acde 	.word	0x0800acde

08008394 <_Bfree>:
 8008394:	b570      	push	{r4, r5, r6, lr}
 8008396:	69c6      	ldr	r6, [r0, #28]
 8008398:	4605      	mov	r5, r0
 800839a:	460c      	mov	r4, r1
 800839c:	b976      	cbnz	r6, 80083bc <_Bfree+0x28>
 800839e:	2010      	movs	r0, #16
 80083a0:	f7ff ff04 	bl	80081ac <malloc>
 80083a4:	4602      	mov	r2, r0
 80083a6:	61e8      	str	r0, [r5, #28]
 80083a8:	b920      	cbnz	r0, 80083b4 <_Bfree+0x20>
 80083aa:	4b09      	ldr	r3, [pc, #36]	; (80083d0 <_Bfree+0x3c>)
 80083ac:	4809      	ldr	r0, [pc, #36]	; (80083d4 <_Bfree+0x40>)
 80083ae:	218f      	movs	r1, #143	; 0x8f
 80083b0:	f001 ffd2 	bl	800a358 <__assert_func>
 80083b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083b8:	6006      	str	r6, [r0, #0]
 80083ba:	60c6      	str	r6, [r0, #12]
 80083bc:	b13c      	cbz	r4, 80083ce <_Bfree+0x3a>
 80083be:	69eb      	ldr	r3, [r5, #28]
 80083c0:	6862      	ldr	r2, [r4, #4]
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083c8:	6021      	str	r1, [r4, #0]
 80083ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80083ce:	bd70      	pop	{r4, r5, r6, pc}
 80083d0:	0800ac5e 	.word	0x0800ac5e
 80083d4:	0800acde 	.word	0x0800acde

080083d8 <__multadd>:
 80083d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083dc:	690d      	ldr	r5, [r1, #16]
 80083de:	4607      	mov	r7, r0
 80083e0:	460c      	mov	r4, r1
 80083e2:	461e      	mov	r6, r3
 80083e4:	f101 0c14 	add.w	ip, r1, #20
 80083e8:	2000      	movs	r0, #0
 80083ea:	f8dc 3000 	ldr.w	r3, [ip]
 80083ee:	b299      	uxth	r1, r3
 80083f0:	fb02 6101 	mla	r1, r2, r1, r6
 80083f4:	0c1e      	lsrs	r6, r3, #16
 80083f6:	0c0b      	lsrs	r3, r1, #16
 80083f8:	fb02 3306 	mla	r3, r2, r6, r3
 80083fc:	b289      	uxth	r1, r1
 80083fe:	3001      	adds	r0, #1
 8008400:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008404:	4285      	cmp	r5, r0
 8008406:	f84c 1b04 	str.w	r1, [ip], #4
 800840a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800840e:	dcec      	bgt.n	80083ea <__multadd+0x12>
 8008410:	b30e      	cbz	r6, 8008456 <__multadd+0x7e>
 8008412:	68a3      	ldr	r3, [r4, #8]
 8008414:	42ab      	cmp	r3, r5
 8008416:	dc19      	bgt.n	800844c <__multadd+0x74>
 8008418:	6861      	ldr	r1, [r4, #4]
 800841a:	4638      	mov	r0, r7
 800841c:	3101      	adds	r1, #1
 800841e:	f7ff ff79 	bl	8008314 <_Balloc>
 8008422:	4680      	mov	r8, r0
 8008424:	b928      	cbnz	r0, 8008432 <__multadd+0x5a>
 8008426:	4602      	mov	r2, r0
 8008428:	4b0c      	ldr	r3, [pc, #48]	; (800845c <__multadd+0x84>)
 800842a:	480d      	ldr	r0, [pc, #52]	; (8008460 <__multadd+0x88>)
 800842c:	21ba      	movs	r1, #186	; 0xba
 800842e:	f001 ff93 	bl	800a358 <__assert_func>
 8008432:	6922      	ldr	r2, [r4, #16]
 8008434:	3202      	adds	r2, #2
 8008436:	f104 010c 	add.w	r1, r4, #12
 800843a:	0092      	lsls	r2, r2, #2
 800843c:	300c      	adds	r0, #12
 800843e:	f7fe ffdb 	bl	80073f8 <memcpy>
 8008442:	4621      	mov	r1, r4
 8008444:	4638      	mov	r0, r7
 8008446:	f7ff ffa5 	bl	8008394 <_Bfree>
 800844a:	4644      	mov	r4, r8
 800844c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008450:	3501      	adds	r5, #1
 8008452:	615e      	str	r6, [r3, #20]
 8008454:	6125      	str	r5, [r4, #16]
 8008456:	4620      	mov	r0, r4
 8008458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800845c:	0800accd 	.word	0x0800accd
 8008460:	0800acde 	.word	0x0800acde

08008464 <__s2b>:
 8008464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008468:	460c      	mov	r4, r1
 800846a:	4615      	mov	r5, r2
 800846c:	461f      	mov	r7, r3
 800846e:	2209      	movs	r2, #9
 8008470:	3308      	adds	r3, #8
 8008472:	4606      	mov	r6, r0
 8008474:	fb93 f3f2 	sdiv	r3, r3, r2
 8008478:	2100      	movs	r1, #0
 800847a:	2201      	movs	r2, #1
 800847c:	429a      	cmp	r2, r3
 800847e:	db09      	blt.n	8008494 <__s2b+0x30>
 8008480:	4630      	mov	r0, r6
 8008482:	f7ff ff47 	bl	8008314 <_Balloc>
 8008486:	b940      	cbnz	r0, 800849a <__s2b+0x36>
 8008488:	4602      	mov	r2, r0
 800848a:	4b19      	ldr	r3, [pc, #100]	; (80084f0 <__s2b+0x8c>)
 800848c:	4819      	ldr	r0, [pc, #100]	; (80084f4 <__s2b+0x90>)
 800848e:	21d3      	movs	r1, #211	; 0xd3
 8008490:	f001 ff62 	bl	800a358 <__assert_func>
 8008494:	0052      	lsls	r2, r2, #1
 8008496:	3101      	adds	r1, #1
 8008498:	e7f0      	b.n	800847c <__s2b+0x18>
 800849a:	9b08      	ldr	r3, [sp, #32]
 800849c:	6143      	str	r3, [r0, #20]
 800849e:	2d09      	cmp	r5, #9
 80084a0:	f04f 0301 	mov.w	r3, #1
 80084a4:	6103      	str	r3, [r0, #16]
 80084a6:	dd16      	ble.n	80084d6 <__s2b+0x72>
 80084a8:	f104 0909 	add.w	r9, r4, #9
 80084ac:	46c8      	mov	r8, r9
 80084ae:	442c      	add	r4, r5
 80084b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80084b4:	4601      	mov	r1, r0
 80084b6:	3b30      	subs	r3, #48	; 0x30
 80084b8:	220a      	movs	r2, #10
 80084ba:	4630      	mov	r0, r6
 80084bc:	f7ff ff8c 	bl	80083d8 <__multadd>
 80084c0:	45a0      	cmp	r8, r4
 80084c2:	d1f5      	bne.n	80084b0 <__s2b+0x4c>
 80084c4:	f1a5 0408 	sub.w	r4, r5, #8
 80084c8:	444c      	add	r4, r9
 80084ca:	1b2d      	subs	r5, r5, r4
 80084cc:	1963      	adds	r3, r4, r5
 80084ce:	42bb      	cmp	r3, r7
 80084d0:	db04      	blt.n	80084dc <__s2b+0x78>
 80084d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084d6:	340a      	adds	r4, #10
 80084d8:	2509      	movs	r5, #9
 80084da:	e7f6      	b.n	80084ca <__s2b+0x66>
 80084dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80084e0:	4601      	mov	r1, r0
 80084e2:	3b30      	subs	r3, #48	; 0x30
 80084e4:	220a      	movs	r2, #10
 80084e6:	4630      	mov	r0, r6
 80084e8:	f7ff ff76 	bl	80083d8 <__multadd>
 80084ec:	e7ee      	b.n	80084cc <__s2b+0x68>
 80084ee:	bf00      	nop
 80084f0:	0800accd 	.word	0x0800accd
 80084f4:	0800acde 	.word	0x0800acde

080084f8 <__hi0bits>:
 80084f8:	0c03      	lsrs	r3, r0, #16
 80084fa:	041b      	lsls	r3, r3, #16
 80084fc:	b9d3      	cbnz	r3, 8008534 <__hi0bits+0x3c>
 80084fe:	0400      	lsls	r0, r0, #16
 8008500:	2310      	movs	r3, #16
 8008502:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008506:	bf04      	itt	eq
 8008508:	0200      	lsleq	r0, r0, #8
 800850a:	3308      	addeq	r3, #8
 800850c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008510:	bf04      	itt	eq
 8008512:	0100      	lsleq	r0, r0, #4
 8008514:	3304      	addeq	r3, #4
 8008516:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800851a:	bf04      	itt	eq
 800851c:	0080      	lsleq	r0, r0, #2
 800851e:	3302      	addeq	r3, #2
 8008520:	2800      	cmp	r0, #0
 8008522:	db05      	blt.n	8008530 <__hi0bits+0x38>
 8008524:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008528:	f103 0301 	add.w	r3, r3, #1
 800852c:	bf08      	it	eq
 800852e:	2320      	moveq	r3, #32
 8008530:	4618      	mov	r0, r3
 8008532:	4770      	bx	lr
 8008534:	2300      	movs	r3, #0
 8008536:	e7e4      	b.n	8008502 <__hi0bits+0xa>

08008538 <__lo0bits>:
 8008538:	6803      	ldr	r3, [r0, #0]
 800853a:	f013 0207 	ands.w	r2, r3, #7
 800853e:	d00c      	beq.n	800855a <__lo0bits+0x22>
 8008540:	07d9      	lsls	r1, r3, #31
 8008542:	d422      	bmi.n	800858a <__lo0bits+0x52>
 8008544:	079a      	lsls	r2, r3, #30
 8008546:	bf49      	itett	mi
 8008548:	085b      	lsrmi	r3, r3, #1
 800854a:	089b      	lsrpl	r3, r3, #2
 800854c:	6003      	strmi	r3, [r0, #0]
 800854e:	2201      	movmi	r2, #1
 8008550:	bf5c      	itt	pl
 8008552:	6003      	strpl	r3, [r0, #0]
 8008554:	2202      	movpl	r2, #2
 8008556:	4610      	mov	r0, r2
 8008558:	4770      	bx	lr
 800855a:	b299      	uxth	r1, r3
 800855c:	b909      	cbnz	r1, 8008562 <__lo0bits+0x2a>
 800855e:	0c1b      	lsrs	r3, r3, #16
 8008560:	2210      	movs	r2, #16
 8008562:	b2d9      	uxtb	r1, r3
 8008564:	b909      	cbnz	r1, 800856a <__lo0bits+0x32>
 8008566:	3208      	adds	r2, #8
 8008568:	0a1b      	lsrs	r3, r3, #8
 800856a:	0719      	lsls	r1, r3, #28
 800856c:	bf04      	itt	eq
 800856e:	091b      	lsreq	r3, r3, #4
 8008570:	3204      	addeq	r2, #4
 8008572:	0799      	lsls	r1, r3, #30
 8008574:	bf04      	itt	eq
 8008576:	089b      	lsreq	r3, r3, #2
 8008578:	3202      	addeq	r2, #2
 800857a:	07d9      	lsls	r1, r3, #31
 800857c:	d403      	bmi.n	8008586 <__lo0bits+0x4e>
 800857e:	085b      	lsrs	r3, r3, #1
 8008580:	f102 0201 	add.w	r2, r2, #1
 8008584:	d003      	beq.n	800858e <__lo0bits+0x56>
 8008586:	6003      	str	r3, [r0, #0]
 8008588:	e7e5      	b.n	8008556 <__lo0bits+0x1e>
 800858a:	2200      	movs	r2, #0
 800858c:	e7e3      	b.n	8008556 <__lo0bits+0x1e>
 800858e:	2220      	movs	r2, #32
 8008590:	e7e1      	b.n	8008556 <__lo0bits+0x1e>
	...

08008594 <__i2b>:
 8008594:	b510      	push	{r4, lr}
 8008596:	460c      	mov	r4, r1
 8008598:	2101      	movs	r1, #1
 800859a:	f7ff febb 	bl	8008314 <_Balloc>
 800859e:	4602      	mov	r2, r0
 80085a0:	b928      	cbnz	r0, 80085ae <__i2b+0x1a>
 80085a2:	4b05      	ldr	r3, [pc, #20]	; (80085b8 <__i2b+0x24>)
 80085a4:	4805      	ldr	r0, [pc, #20]	; (80085bc <__i2b+0x28>)
 80085a6:	f240 1145 	movw	r1, #325	; 0x145
 80085aa:	f001 fed5 	bl	800a358 <__assert_func>
 80085ae:	2301      	movs	r3, #1
 80085b0:	6144      	str	r4, [r0, #20]
 80085b2:	6103      	str	r3, [r0, #16]
 80085b4:	bd10      	pop	{r4, pc}
 80085b6:	bf00      	nop
 80085b8:	0800accd 	.word	0x0800accd
 80085bc:	0800acde 	.word	0x0800acde

080085c0 <__multiply>:
 80085c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c4:	4691      	mov	r9, r2
 80085c6:	690a      	ldr	r2, [r1, #16]
 80085c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	bfb8      	it	lt
 80085d0:	460b      	movlt	r3, r1
 80085d2:	460c      	mov	r4, r1
 80085d4:	bfbc      	itt	lt
 80085d6:	464c      	movlt	r4, r9
 80085d8:	4699      	movlt	r9, r3
 80085da:	6927      	ldr	r7, [r4, #16]
 80085dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80085e0:	68a3      	ldr	r3, [r4, #8]
 80085e2:	6861      	ldr	r1, [r4, #4]
 80085e4:	eb07 060a 	add.w	r6, r7, sl
 80085e8:	42b3      	cmp	r3, r6
 80085ea:	b085      	sub	sp, #20
 80085ec:	bfb8      	it	lt
 80085ee:	3101      	addlt	r1, #1
 80085f0:	f7ff fe90 	bl	8008314 <_Balloc>
 80085f4:	b930      	cbnz	r0, 8008604 <__multiply+0x44>
 80085f6:	4602      	mov	r2, r0
 80085f8:	4b44      	ldr	r3, [pc, #272]	; (800870c <__multiply+0x14c>)
 80085fa:	4845      	ldr	r0, [pc, #276]	; (8008710 <__multiply+0x150>)
 80085fc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008600:	f001 feaa 	bl	800a358 <__assert_func>
 8008604:	f100 0514 	add.w	r5, r0, #20
 8008608:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800860c:	462b      	mov	r3, r5
 800860e:	2200      	movs	r2, #0
 8008610:	4543      	cmp	r3, r8
 8008612:	d321      	bcc.n	8008658 <__multiply+0x98>
 8008614:	f104 0314 	add.w	r3, r4, #20
 8008618:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800861c:	f109 0314 	add.w	r3, r9, #20
 8008620:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008624:	9202      	str	r2, [sp, #8]
 8008626:	1b3a      	subs	r2, r7, r4
 8008628:	3a15      	subs	r2, #21
 800862a:	f022 0203 	bic.w	r2, r2, #3
 800862e:	3204      	adds	r2, #4
 8008630:	f104 0115 	add.w	r1, r4, #21
 8008634:	428f      	cmp	r7, r1
 8008636:	bf38      	it	cc
 8008638:	2204      	movcc	r2, #4
 800863a:	9201      	str	r2, [sp, #4]
 800863c:	9a02      	ldr	r2, [sp, #8]
 800863e:	9303      	str	r3, [sp, #12]
 8008640:	429a      	cmp	r2, r3
 8008642:	d80c      	bhi.n	800865e <__multiply+0x9e>
 8008644:	2e00      	cmp	r6, #0
 8008646:	dd03      	ble.n	8008650 <__multiply+0x90>
 8008648:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800864c:	2b00      	cmp	r3, #0
 800864e:	d05b      	beq.n	8008708 <__multiply+0x148>
 8008650:	6106      	str	r6, [r0, #16]
 8008652:	b005      	add	sp, #20
 8008654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008658:	f843 2b04 	str.w	r2, [r3], #4
 800865c:	e7d8      	b.n	8008610 <__multiply+0x50>
 800865e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008662:	f1ba 0f00 	cmp.w	sl, #0
 8008666:	d024      	beq.n	80086b2 <__multiply+0xf2>
 8008668:	f104 0e14 	add.w	lr, r4, #20
 800866c:	46a9      	mov	r9, r5
 800866e:	f04f 0c00 	mov.w	ip, #0
 8008672:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008676:	f8d9 1000 	ldr.w	r1, [r9]
 800867a:	fa1f fb82 	uxth.w	fp, r2
 800867e:	b289      	uxth	r1, r1
 8008680:	fb0a 110b 	mla	r1, sl, fp, r1
 8008684:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008688:	f8d9 2000 	ldr.w	r2, [r9]
 800868c:	4461      	add	r1, ip
 800868e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008692:	fb0a c20b 	mla	r2, sl, fp, ip
 8008696:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800869a:	b289      	uxth	r1, r1
 800869c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80086a0:	4577      	cmp	r7, lr
 80086a2:	f849 1b04 	str.w	r1, [r9], #4
 80086a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80086aa:	d8e2      	bhi.n	8008672 <__multiply+0xb2>
 80086ac:	9a01      	ldr	r2, [sp, #4]
 80086ae:	f845 c002 	str.w	ip, [r5, r2]
 80086b2:	9a03      	ldr	r2, [sp, #12]
 80086b4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80086b8:	3304      	adds	r3, #4
 80086ba:	f1b9 0f00 	cmp.w	r9, #0
 80086be:	d021      	beq.n	8008704 <__multiply+0x144>
 80086c0:	6829      	ldr	r1, [r5, #0]
 80086c2:	f104 0c14 	add.w	ip, r4, #20
 80086c6:	46ae      	mov	lr, r5
 80086c8:	f04f 0a00 	mov.w	sl, #0
 80086cc:	f8bc b000 	ldrh.w	fp, [ip]
 80086d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80086d4:	fb09 220b 	mla	r2, r9, fp, r2
 80086d8:	4452      	add	r2, sl
 80086da:	b289      	uxth	r1, r1
 80086dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80086e0:	f84e 1b04 	str.w	r1, [lr], #4
 80086e4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80086e8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086ec:	f8be 1000 	ldrh.w	r1, [lr]
 80086f0:	fb09 110a 	mla	r1, r9, sl, r1
 80086f4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80086f8:	4567      	cmp	r7, ip
 80086fa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086fe:	d8e5      	bhi.n	80086cc <__multiply+0x10c>
 8008700:	9a01      	ldr	r2, [sp, #4]
 8008702:	50a9      	str	r1, [r5, r2]
 8008704:	3504      	adds	r5, #4
 8008706:	e799      	b.n	800863c <__multiply+0x7c>
 8008708:	3e01      	subs	r6, #1
 800870a:	e79b      	b.n	8008644 <__multiply+0x84>
 800870c:	0800accd 	.word	0x0800accd
 8008710:	0800acde 	.word	0x0800acde

08008714 <__pow5mult>:
 8008714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008718:	4615      	mov	r5, r2
 800871a:	f012 0203 	ands.w	r2, r2, #3
 800871e:	4606      	mov	r6, r0
 8008720:	460f      	mov	r7, r1
 8008722:	d007      	beq.n	8008734 <__pow5mult+0x20>
 8008724:	4c25      	ldr	r4, [pc, #148]	; (80087bc <__pow5mult+0xa8>)
 8008726:	3a01      	subs	r2, #1
 8008728:	2300      	movs	r3, #0
 800872a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800872e:	f7ff fe53 	bl	80083d8 <__multadd>
 8008732:	4607      	mov	r7, r0
 8008734:	10ad      	asrs	r5, r5, #2
 8008736:	d03d      	beq.n	80087b4 <__pow5mult+0xa0>
 8008738:	69f4      	ldr	r4, [r6, #28]
 800873a:	b97c      	cbnz	r4, 800875c <__pow5mult+0x48>
 800873c:	2010      	movs	r0, #16
 800873e:	f7ff fd35 	bl	80081ac <malloc>
 8008742:	4602      	mov	r2, r0
 8008744:	61f0      	str	r0, [r6, #28]
 8008746:	b928      	cbnz	r0, 8008754 <__pow5mult+0x40>
 8008748:	4b1d      	ldr	r3, [pc, #116]	; (80087c0 <__pow5mult+0xac>)
 800874a:	481e      	ldr	r0, [pc, #120]	; (80087c4 <__pow5mult+0xb0>)
 800874c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008750:	f001 fe02 	bl	800a358 <__assert_func>
 8008754:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008758:	6004      	str	r4, [r0, #0]
 800875a:	60c4      	str	r4, [r0, #12]
 800875c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008760:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008764:	b94c      	cbnz	r4, 800877a <__pow5mult+0x66>
 8008766:	f240 2171 	movw	r1, #625	; 0x271
 800876a:	4630      	mov	r0, r6
 800876c:	f7ff ff12 	bl	8008594 <__i2b>
 8008770:	2300      	movs	r3, #0
 8008772:	f8c8 0008 	str.w	r0, [r8, #8]
 8008776:	4604      	mov	r4, r0
 8008778:	6003      	str	r3, [r0, #0]
 800877a:	f04f 0900 	mov.w	r9, #0
 800877e:	07eb      	lsls	r3, r5, #31
 8008780:	d50a      	bpl.n	8008798 <__pow5mult+0x84>
 8008782:	4639      	mov	r1, r7
 8008784:	4622      	mov	r2, r4
 8008786:	4630      	mov	r0, r6
 8008788:	f7ff ff1a 	bl	80085c0 <__multiply>
 800878c:	4639      	mov	r1, r7
 800878e:	4680      	mov	r8, r0
 8008790:	4630      	mov	r0, r6
 8008792:	f7ff fdff 	bl	8008394 <_Bfree>
 8008796:	4647      	mov	r7, r8
 8008798:	106d      	asrs	r5, r5, #1
 800879a:	d00b      	beq.n	80087b4 <__pow5mult+0xa0>
 800879c:	6820      	ldr	r0, [r4, #0]
 800879e:	b938      	cbnz	r0, 80087b0 <__pow5mult+0x9c>
 80087a0:	4622      	mov	r2, r4
 80087a2:	4621      	mov	r1, r4
 80087a4:	4630      	mov	r0, r6
 80087a6:	f7ff ff0b 	bl	80085c0 <__multiply>
 80087aa:	6020      	str	r0, [r4, #0]
 80087ac:	f8c0 9000 	str.w	r9, [r0]
 80087b0:	4604      	mov	r4, r0
 80087b2:	e7e4      	b.n	800877e <__pow5mult+0x6a>
 80087b4:	4638      	mov	r0, r7
 80087b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087ba:	bf00      	nop
 80087bc:	0800ae28 	.word	0x0800ae28
 80087c0:	0800ac5e 	.word	0x0800ac5e
 80087c4:	0800acde 	.word	0x0800acde

080087c8 <__lshift>:
 80087c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087cc:	460c      	mov	r4, r1
 80087ce:	6849      	ldr	r1, [r1, #4]
 80087d0:	6923      	ldr	r3, [r4, #16]
 80087d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087d6:	68a3      	ldr	r3, [r4, #8]
 80087d8:	4607      	mov	r7, r0
 80087da:	4691      	mov	r9, r2
 80087dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087e0:	f108 0601 	add.w	r6, r8, #1
 80087e4:	42b3      	cmp	r3, r6
 80087e6:	db0b      	blt.n	8008800 <__lshift+0x38>
 80087e8:	4638      	mov	r0, r7
 80087ea:	f7ff fd93 	bl	8008314 <_Balloc>
 80087ee:	4605      	mov	r5, r0
 80087f0:	b948      	cbnz	r0, 8008806 <__lshift+0x3e>
 80087f2:	4602      	mov	r2, r0
 80087f4:	4b28      	ldr	r3, [pc, #160]	; (8008898 <__lshift+0xd0>)
 80087f6:	4829      	ldr	r0, [pc, #164]	; (800889c <__lshift+0xd4>)
 80087f8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80087fc:	f001 fdac 	bl	800a358 <__assert_func>
 8008800:	3101      	adds	r1, #1
 8008802:	005b      	lsls	r3, r3, #1
 8008804:	e7ee      	b.n	80087e4 <__lshift+0x1c>
 8008806:	2300      	movs	r3, #0
 8008808:	f100 0114 	add.w	r1, r0, #20
 800880c:	f100 0210 	add.w	r2, r0, #16
 8008810:	4618      	mov	r0, r3
 8008812:	4553      	cmp	r3, sl
 8008814:	db33      	blt.n	800887e <__lshift+0xb6>
 8008816:	6920      	ldr	r0, [r4, #16]
 8008818:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800881c:	f104 0314 	add.w	r3, r4, #20
 8008820:	f019 091f 	ands.w	r9, r9, #31
 8008824:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008828:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800882c:	d02b      	beq.n	8008886 <__lshift+0xbe>
 800882e:	f1c9 0e20 	rsb	lr, r9, #32
 8008832:	468a      	mov	sl, r1
 8008834:	2200      	movs	r2, #0
 8008836:	6818      	ldr	r0, [r3, #0]
 8008838:	fa00 f009 	lsl.w	r0, r0, r9
 800883c:	4310      	orrs	r0, r2
 800883e:	f84a 0b04 	str.w	r0, [sl], #4
 8008842:	f853 2b04 	ldr.w	r2, [r3], #4
 8008846:	459c      	cmp	ip, r3
 8008848:	fa22 f20e 	lsr.w	r2, r2, lr
 800884c:	d8f3      	bhi.n	8008836 <__lshift+0x6e>
 800884e:	ebac 0304 	sub.w	r3, ip, r4
 8008852:	3b15      	subs	r3, #21
 8008854:	f023 0303 	bic.w	r3, r3, #3
 8008858:	3304      	adds	r3, #4
 800885a:	f104 0015 	add.w	r0, r4, #21
 800885e:	4584      	cmp	ip, r0
 8008860:	bf38      	it	cc
 8008862:	2304      	movcc	r3, #4
 8008864:	50ca      	str	r2, [r1, r3]
 8008866:	b10a      	cbz	r2, 800886c <__lshift+0xa4>
 8008868:	f108 0602 	add.w	r6, r8, #2
 800886c:	3e01      	subs	r6, #1
 800886e:	4638      	mov	r0, r7
 8008870:	612e      	str	r6, [r5, #16]
 8008872:	4621      	mov	r1, r4
 8008874:	f7ff fd8e 	bl	8008394 <_Bfree>
 8008878:	4628      	mov	r0, r5
 800887a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800887e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008882:	3301      	adds	r3, #1
 8008884:	e7c5      	b.n	8008812 <__lshift+0x4a>
 8008886:	3904      	subs	r1, #4
 8008888:	f853 2b04 	ldr.w	r2, [r3], #4
 800888c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008890:	459c      	cmp	ip, r3
 8008892:	d8f9      	bhi.n	8008888 <__lshift+0xc0>
 8008894:	e7ea      	b.n	800886c <__lshift+0xa4>
 8008896:	bf00      	nop
 8008898:	0800accd 	.word	0x0800accd
 800889c:	0800acde 	.word	0x0800acde

080088a0 <__mcmp>:
 80088a0:	b530      	push	{r4, r5, lr}
 80088a2:	6902      	ldr	r2, [r0, #16]
 80088a4:	690c      	ldr	r4, [r1, #16]
 80088a6:	1b12      	subs	r2, r2, r4
 80088a8:	d10e      	bne.n	80088c8 <__mcmp+0x28>
 80088aa:	f100 0314 	add.w	r3, r0, #20
 80088ae:	3114      	adds	r1, #20
 80088b0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80088b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80088b8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80088bc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80088c0:	42a5      	cmp	r5, r4
 80088c2:	d003      	beq.n	80088cc <__mcmp+0x2c>
 80088c4:	d305      	bcc.n	80088d2 <__mcmp+0x32>
 80088c6:	2201      	movs	r2, #1
 80088c8:	4610      	mov	r0, r2
 80088ca:	bd30      	pop	{r4, r5, pc}
 80088cc:	4283      	cmp	r3, r0
 80088ce:	d3f3      	bcc.n	80088b8 <__mcmp+0x18>
 80088d0:	e7fa      	b.n	80088c8 <__mcmp+0x28>
 80088d2:	f04f 32ff 	mov.w	r2, #4294967295
 80088d6:	e7f7      	b.n	80088c8 <__mcmp+0x28>

080088d8 <__mdiff>:
 80088d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088dc:	460c      	mov	r4, r1
 80088de:	4606      	mov	r6, r0
 80088e0:	4611      	mov	r1, r2
 80088e2:	4620      	mov	r0, r4
 80088e4:	4690      	mov	r8, r2
 80088e6:	f7ff ffdb 	bl	80088a0 <__mcmp>
 80088ea:	1e05      	subs	r5, r0, #0
 80088ec:	d110      	bne.n	8008910 <__mdiff+0x38>
 80088ee:	4629      	mov	r1, r5
 80088f0:	4630      	mov	r0, r6
 80088f2:	f7ff fd0f 	bl	8008314 <_Balloc>
 80088f6:	b930      	cbnz	r0, 8008906 <__mdiff+0x2e>
 80088f8:	4b3a      	ldr	r3, [pc, #232]	; (80089e4 <__mdiff+0x10c>)
 80088fa:	4602      	mov	r2, r0
 80088fc:	f240 2137 	movw	r1, #567	; 0x237
 8008900:	4839      	ldr	r0, [pc, #228]	; (80089e8 <__mdiff+0x110>)
 8008902:	f001 fd29 	bl	800a358 <__assert_func>
 8008906:	2301      	movs	r3, #1
 8008908:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800890c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008910:	bfa4      	itt	ge
 8008912:	4643      	movge	r3, r8
 8008914:	46a0      	movge	r8, r4
 8008916:	4630      	mov	r0, r6
 8008918:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800891c:	bfa6      	itte	ge
 800891e:	461c      	movge	r4, r3
 8008920:	2500      	movge	r5, #0
 8008922:	2501      	movlt	r5, #1
 8008924:	f7ff fcf6 	bl	8008314 <_Balloc>
 8008928:	b920      	cbnz	r0, 8008934 <__mdiff+0x5c>
 800892a:	4b2e      	ldr	r3, [pc, #184]	; (80089e4 <__mdiff+0x10c>)
 800892c:	4602      	mov	r2, r0
 800892e:	f240 2145 	movw	r1, #581	; 0x245
 8008932:	e7e5      	b.n	8008900 <__mdiff+0x28>
 8008934:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008938:	6926      	ldr	r6, [r4, #16]
 800893a:	60c5      	str	r5, [r0, #12]
 800893c:	f104 0914 	add.w	r9, r4, #20
 8008940:	f108 0514 	add.w	r5, r8, #20
 8008944:	f100 0e14 	add.w	lr, r0, #20
 8008948:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800894c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008950:	f108 0210 	add.w	r2, r8, #16
 8008954:	46f2      	mov	sl, lr
 8008956:	2100      	movs	r1, #0
 8008958:	f859 3b04 	ldr.w	r3, [r9], #4
 800895c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008960:	fa11 f88b 	uxtah	r8, r1, fp
 8008964:	b299      	uxth	r1, r3
 8008966:	0c1b      	lsrs	r3, r3, #16
 8008968:	eba8 0801 	sub.w	r8, r8, r1
 800896c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008970:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008974:	fa1f f888 	uxth.w	r8, r8
 8008978:	1419      	asrs	r1, r3, #16
 800897a:	454e      	cmp	r6, r9
 800897c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008980:	f84a 3b04 	str.w	r3, [sl], #4
 8008984:	d8e8      	bhi.n	8008958 <__mdiff+0x80>
 8008986:	1b33      	subs	r3, r6, r4
 8008988:	3b15      	subs	r3, #21
 800898a:	f023 0303 	bic.w	r3, r3, #3
 800898e:	3304      	adds	r3, #4
 8008990:	3415      	adds	r4, #21
 8008992:	42a6      	cmp	r6, r4
 8008994:	bf38      	it	cc
 8008996:	2304      	movcc	r3, #4
 8008998:	441d      	add	r5, r3
 800899a:	4473      	add	r3, lr
 800899c:	469e      	mov	lr, r3
 800899e:	462e      	mov	r6, r5
 80089a0:	4566      	cmp	r6, ip
 80089a2:	d30e      	bcc.n	80089c2 <__mdiff+0xea>
 80089a4:	f10c 0203 	add.w	r2, ip, #3
 80089a8:	1b52      	subs	r2, r2, r5
 80089aa:	f022 0203 	bic.w	r2, r2, #3
 80089ae:	3d03      	subs	r5, #3
 80089b0:	45ac      	cmp	ip, r5
 80089b2:	bf38      	it	cc
 80089b4:	2200      	movcc	r2, #0
 80089b6:	4413      	add	r3, r2
 80089b8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80089bc:	b17a      	cbz	r2, 80089de <__mdiff+0x106>
 80089be:	6107      	str	r7, [r0, #16]
 80089c0:	e7a4      	b.n	800890c <__mdiff+0x34>
 80089c2:	f856 8b04 	ldr.w	r8, [r6], #4
 80089c6:	fa11 f288 	uxtah	r2, r1, r8
 80089ca:	1414      	asrs	r4, r2, #16
 80089cc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80089d0:	b292      	uxth	r2, r2
 80089d2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80089d6:	f84e 2b04 	str.w	r2, [lr], #4
 80089da:	1421      	asrs	r1, r4, #16
 80089dc:	e7e0      	b.n	80089a0 <__mdiff+0xc8>
 80089de:	3f01      	subs	r7, #1
 80089e0:	e7ea      	b.n	80089b8 <__mdiff+0xe0>
 80089e2:	bf00      	nop
 80089e4:	0800accd 	.word	0x0800accd
 80089e8:	0800acde 	.word	0x0800acde

080089ec <__ulp>:
 80089ec:	b082      	sub	sp, #8
 80089ee:	ed8d 0b00 	vstr	d0, [sp]
 80089f2:	9a01      	ldr	r2, [sp, #4]
 80089f4:	4b0f      	ldr	r3, [pc, #60]	; (8008a34 <__ulp+0x48>)
 80089f6:	4013      	ands	r3, r2
 80089f8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	dc08      	bgt.n	8008a12 <__ulp+0x26>
 8008a00:	425b      	negs	r3, r3
 8008a02:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008a06:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008a0a:	da04      	bge.n	8008a16 <__ulp+0x2a>
 8008a0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008a10:	4113      	asrs	r3, r2
 8008a12:	2200      	movs	r2, #0
 8008a14:	e008      	b.n	8008a28 <__ulp+0x3c>
 8008a16:	f1a2 0314 	sub.w	r3, r2, #20
 8008a1a:	2b1e      	cmp	r3, #30
 8008a1c:	bfda      	itte	le
 8008a1e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008a22:	40da      	lsrle	r2, r3
 8008a24:	2201      	movgt	r2, #1
 8008a26:	2300      	movs	r3, #0
 8008a28:	4619      	mov	r1, r3
 8008a2a:	4610      	mov	r0, r2
 8008a2c:	ec41 0b10 	vmov	d0, r0, r1
 8008a30:	b002      	add	sp, #8
 8008a32:	4770      	bx	lr
 8008a34:	7ff00000 	.word	0x7ff00000

08008a38 <__b2d>:
 8008a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a3c:	6906      	ldr	r6, [r0, #16]
 8008a3e:	f100 0814 	add.w	r8, r0, #20
 8008a42:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008a46:	1f37      	subs	r7, r6, #4
 8008a48:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008a4c:	4610      	mov	r0, r2
 8008a4e:	f7ff fd53 	bl	80084f8 <__hi0bits>
 8008a52:	f1c0 0320 	rsb	r3, r0, #32
 8008a56:	280a      	cmp	r0, #10
 8008a58:	600b      	str	r3, [r1, #0]
 8008a5a:	491b      	ldr	r1, [pc, #108]	; (8008ac8 <__b2d+0x90>)
 8008a5c:	dc15      	bgt.n	8008a8a <__b2d+0x52>
 8008a5e:	f1c0 0c0b 	rsb	ip, r0, #11
 8008a62:	fa22 f30c 	lsr.w	r3, r2, ip
 8008a66:	45b8      	cmp	r8, r7
 8008a68:	ea43 0501 	orr.w	r5, r3, r1
 8008a6c:	bf34      	ite	cc
 8008a6e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008a72:	2300      	movcs	r3, #0
 8008a74:	3015      	adds	r0, #21
 8008a76:	fa02 f000 	lsl.w	r0, r2, r0
 8008a7a:	fa23 f30c 	lsr.w	r3, r3, ip
 8008a7e:	4303      	orrs	r3, r0
 8008a80:	461c      	mov	r4, r3
 8008a82:	ec45 4b10 	vmov	d0, r4, r5
 8008a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a8a:	45b8      	cmp	r8, r7
 8008a8c:	bf3a      	itte	cc
 8008a8e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008a92:	f1a6 0708 	subcc.w	r7, r6, #8
 8008a96:	2300      	movcs	r3, #0
 8008a98:	380b      	subs	r0, #11
 8008a9a:	d012      	beq.n	8008ac2 <__b2d+0x8a>
 8008a9c:	f1c0 0120 	rsb	r1, r0, #32
 8008aa0:	fa23 f401 	lsr.w	r4, r3, r1
 8008aa4:	4082      	lsls	r2, r0
 8008aa6:	4322      	orrs	r2, r4
 8008aa8:	4547      	cmp	r7, r8
 8008aaa:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8008aae:	bf8c      	ite	hi
 8008ab0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008ab4:	2200      	movls	r2, #0
 8008ab6:	4083      	lsls	r3, r0
 8008ab8:	40ca      	lsrs	r2, r1
 8008aba:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	e7de      	b.n	8008a80 <__b2d+0x48>
 8008ac2:	ea42 0501 	orr.w	r5, r2, r1
 8008ac6:	e7db      	b.n	8008a80 <__b2d+0x48>
 8008ac8:	3ff00000 	.word	0x3ff00000

08008acc <__d2b>:
 8008acc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ad0:	460f      	mov	r7, r1
 8008ad2:	2101      	movs	r1, #1
 8008ad4:	ec59 8b10 	vmov	r8, r9, d0
 8008ad8:	4616      	mov	r6, r2
 8008ada:	f7ff fc1b 	bl	8008314 <_Balloc>
 8008ade:	4604      	mov	r4, r0
 8008ae0:	b930      	cbnz	r0, 8008af0 <__d2b+0x24>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	4b24      	ldr	r3, [pc, #144]	; (8008b78 <__d2b+0xac>)
 8008ae6:	4825      	ldr	r0, [pc, #148]	; (8008b7c <__d2b+0xb0>)
 8008ae8:	f240 310f 	movw	r1, #783	; 0x30f
 8008aec:	f001 fc34 	bl	800a358 <__assert_func>
 8008af0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008af4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008af8:	bb2d      	cbnz	r5, 8008b46 <__d2b+0x7a>
 8008afa:	9301      	str	r3, [sp, #4]
 8008afc:	f1b8 0300 	subs.w	r3, r8, #0
 8008b00:	d026      	beq.n	8008b50 <__d2b+0x84>
 8008b02:	4668      	mov	r0, sp
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	f7ff fd17 	bl	8008538 <__lo0bits>
 8008b0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b0e:	b1e8      	cbz	r0, 8008b4c <__d2b+0x80>
 8008b10:	f1c0 0320 	rsb	r3, r0, #32
 8008b14:	fa02 f303 	lsl.w	r3, r2, r3
 8008b18:	430b      	orrs	r3, r1
 8008b1a:	40c2      	lsrs	r2, r0
 8008b1c:	6163      	str	r3, [r4, #20]
 8008b1e:	9201      	str	r2, [sp, #4]
 8008b20:	9b01      	ldr	r3, [sp, #4]
 8008b22:	61a3      	str	r3, [r4, #24]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	bf14      	ite	ne
 8008b28:	2202      	movne	r2, #2
 8008b2a:	2201      	moveq	r2, #1
 8008b2c:	6122      	str	r2, [r4, #16]
 8008b2e:	b1bd      	cbz	r5, 8008b60 <__d2b+0x94>
 8008b30:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008b34:	4405      	add	r5, r0
 8008b36:	603d      	str	r5, [r7, #0]
 8008b38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b3c:	6030      	str	r0, [r6, #0]
 8008b3e:	4620      	mov	r0, r4
 8008b40:	b003      	add	sp, #12
 8008b42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b4a:	e7d6      	b.n	8008afa <__d2b+0x2e>
 8008b4c:	6161      	str	r1, [r4, #20]
 8008b4e:	e7e7      	b.n	8008b20 <__d2b+0x54>
 8008b50:	a801      	add	r0, sp, #4
 8008b52:	f7ff fcf1 	bl	8008538 <__lo0bits>
 8008b56:	9b01      	ldr	r3, [sp, #4]
 8008b58:	6163      	str	r3, [r4, #20]
 8008b5a:	3020      	adds	r0, #32
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	e7e5      	b.n	8008b2c <__d2b+0x60>
 8008b60:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b64:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b68:	6038      	str	r0, [r7, #0]
 8008b6a:	6918      	ldr	r0, [r3, #16]
 8008b6c:	f7ff fcc4 	bl	80084f8 <__hi0bits>
 8008b70:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b74:	e7e2      	b.n	8008b3c <__d2b+0x70>
 8008b76:	bf00      	nop
 8008b78:	0800accd 	.word	0x0800accd
 8008b7c:	0800acde 	.word	0x0800acde

08008b80 <__ratio>:
 8008b80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b84:	4688      	mov	r8, r1
 8008b86:	4669      	mov	r1, sp
 8008b88:	4681      	mov	r9, r0
 8008b8a:	f7ff ff55 	bl	8008a38 <__b2d>
 8008b8e:	a901      	add	r1, sp, #4
 8008b90:	4640      	mov	r0, r8
 8008b92:	ec55 4b10 	vmov	r4, r5, d0
 8008b96:	f7ff ff4f 	bl	8008a38 <__b2d>
 8008b9a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008b9e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008ba2:	eba3 0c02 	sub.w	ip, r3, r2
 8008ba6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008baa:	1a9b      	subs	r3, r3, r2
 8008bac:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008bb0:	ec51 0b10 	vmov	r0, r1, d0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	bfd6      	itet	le
 8008bb8:	460a      	movle	r2, r1
 8008bba:	462a      	movgt	r2, r5
 8008bbc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008bc0:	468b      	mov	fp, r1
 8008bc2:	462f      	mov	r7, r5
 8008bc4:	bfd4      	ite	le
 8008bc6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008bca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008bce:	4620      	mov	r0, r4
 8008bd0:	ee10 2a10 	vmov	r2, s0
 8008bd4:	465b      	mov	r3, fp
 8008bd6:	4639      	mov	r1, r7
 8008bd8:	f7f7 fe48 	bl	800086c <__aeabi_ddiv>
 8008bdc:	ec41 0b10 	vmov	d0, r0, r1
 8008be0:	b003      	add	sp, #12
 8008be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008be6 <__copybits>:
 8008be6:	3901      	subs	r1, #1
 8008be8:	b570      	push	{r4, r5, r6, lr}
 8008bea:	1149      	asrs	r1, r1, #5
 8008bec:	6914      	ldr	r4, [r2, #16]
 8008bee:	3101      	adds	r1, #1
 8008bf0:	f102 0314 	add.w	r3, r2, #20
 8008bf4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008bf8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008bfc:	1f05      	subs	r5, r0, #4
 8008bfe:	42a3      	cmp	r3, r4
 8008c00:	d30c      	bcc.n	8008c1c <__copybits+0x36>
 8008c02:	1aa3      	subs	r3, r4, r2
 8008c04:	3b11      	subs	r3, #17
 8008c06:	f023 0303 	bic.w	r3, r3, #3
 8008c0a:	3211      	adds	r2, #17
 8008c0c:	42a2      	cmp	r2, r4
 8008c0e:	bf88      	it	hi
 8008c10:	2300      	movhi	r3, #0
 8008c12:	4418      	add	r0, r3
 8008c14:	2300      	movs	r3, #0
 8008c16:	4288      	cmp	r0, r1
 8008c18:	d305      	bcc.n	8008c26 <__copybits+0x40>
 8008c1a:	bd70      	pop	{r4, r5, r6, pc}
 8008c1c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008c20:	f845 6f04 	str.w	r6, [r5, #4]!
 8008c24:	e7eb      	b.n	8008bfe <__copybits+0x18>
 8008c26:	f840 3b04 	str.w	r3, [r0], #4
 8008c2a:	e7f4      	b.n	8008c16 <__copybits+0x30>

08008c2c <__any_on>:
 8008c2c:	f100 0214 	add.w	r2, r0, #20
 8008c30:	6900      	ldr	r0, [r0, #16]
 8008c32:	114b      	asrs	r3, r1, #5
 8008c34:	4298      	cmp	r0, r3
 8008c36:	b510      	push	{r4, lr}
 8008c38:	db11      	blt.n	8008c5e <__any_on+0x32>
 8008c3a:	dd0a      	ble.n	8008c52 <__any_on+0x26>
 8008c3c:	f011 011f 	ands.w	r1, r1, #31
 8008c40:	d007      	beq.n	8008c52 <__any_on+0x26>
 8008c42:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008c46:	fa24 f001 	lsr.w	r0, r4, r1
 8008c4a:	fa00 f101 	lsl.w	r1, r0, r1
 8008c4e:	428c      	cmp	r4, r1
 8008c50:	d10b      	bne.n	8008c6a <__any_on+0x3e>
 8008c52:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d803      	bhi.n	8008c62 <__any_on+0x36>
 8008c5a:	2000      	movs	r0, #0
 8008c5c:	bd10      	pop	{r4, pc}
 8008c5e:	4603      	mov	r3, r0
 8008c60:	e7f7      	b.n	8008c52 <__any_on+0x26>
 8008c62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c66:	2900      	cmp	r1, #0
 8008c68:	d0f5      	beq.n	8008c56 <__any_on+0x2a>
 8008c6a:	2001      	movs	r0, #1
 8008c6c:	e7f6      	b.n	8008c5c <__any_on+0x30>

08008c6e <sulp>:
 8008c6e:	b570      	push	{r4, r5, r6, lr}
 8008c70:	4604      	mov	r4, r0
 8008c72:	460d      	mov	r5, r1
 8008c74:	ec45 4b10 	vmov	d0, r4, r5
 8008c78:	4616      	mov	r6, r2
 8008c7a:	f7ff feb7 	bl	80089ec <__ulp>
 8008c7e:	ec51 0b10 	vmov	r0, r1, d0
 8008c82:	b17e      	cbz	r6, 8008ca4 <sulp+0x36>
 8008c84:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008c88:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	dd09      	ble.n	8008ca4 <sulp+0x36>
 8008c90:	051b      	lsls	r3, r3, #20
 8008c92:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008c96:	2400      	movs	r4, #0
 8008c98:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008c9c:	4622      	mov	r2, r4
 8008c9e:	462b      	mov	r3, r5
 8008ca0:	f7f7 fcba 	bl	8000618 <__aeabi_dmul>
 8008ca4:	bd70      	pop	{r4, r5, r6, pc}
	...

08008ca8 <_strtod_l>:
 8008ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cac:	ed2d 8b02 	vpush	{d8}
 8008cb0:	b09b      	sub	sp, #108	; 0x6c
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	9213      	str	r2, [sp, #76]	; 0x4c
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	9216      	str	r2, [sp, #88]	; 0x58
 8008cba:	460d      	mov	r5, r1
 8008cbc:	f04f 0800 	mov.w	r8, #0
 8008cc0:	f04f 0900 	mov.w	r9, #0
 8008cc4:	460a      	mov	r2, r1
 8008cc6:	9215      	str	r2, [sp, #84]	; 0x54
 8008cc8:	7811      	ldrb	r1, [r2, #0]
 8008cca:	292b      	cmp	r1, #43	; 0x2b
 8008ccc:	d04c      	beq.n	8008d68 <_strtod_l+0xc0>
 8008cce:	d83a      	bhi.n	8008d46 <_strtod_l+0x9e>
 8008cd0:	290d      	cmp	r1, #13
 8008cd2:	d834      	bhi.n	8008d3e <_strtod_l+0x96>
 8008cd4:	2908      	cmp	r1, #8
 8008cd6:	d834      	bhi.n	8008d42 <_strtod_l+0x9a>
 8008cd8:	2900      	cmp	r1, #0
 8008cda:	d03d      	beq.n	8008d58 <_strtod_l+0xb0>
 8008cdc:	2200      	movs	r2, #0
 8008cde:	920a      	str	r2, [sp, #40]	; 0x28
 8008ce0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008ce2:	7832      	ldrb	r2, [r6, #0]
 8008ce4:	2a30      	cmp	r2, #48	; 0x30
 8008ce6:	f040 80b4 	bne.w	8008e52 <_strtod_l+0x1aa>
 8008cea:	7872      	ldrb	r2, [r6, #1]
 8008cec:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008cf0:	2a58      	cmp	r2, #88	; 0x58
 8008cf2:	d170      	bne.n	8008dd6 <_strtod_l+0x12e>
 8008cf4:	9302      	str	r3, [sp, #8]
 8008cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cf8:	9301      	str	r3, [sp, #4]
 8008cfa:	ab16      	add	r3, sp, #88	; 0x58
 8008cfc:	9300      	str	r3, [sp, #0]
 8008cfe:	4a8e      	ldr	r2, [pc, #568]	; (8008f38 <_strtod_l+0x290>)
 8008d00:	ab17      	add	r3, sp, #92	; 0x5c
 8008d02:	a915      	add	r1, sp, #84	; 0x54
 8008d04:	4620      	mov	r0, r4
 8008d06:	f001 fbc3 	bl	800a490 <__gethex>
 8008d0a:	f010 070f 	ands.w	r7, r0, #15
 8008d0e:	4605      	mov	r5, r0
 8008d10:	d005      	beq.n	8008d1e <_strtod_l+0x76>
 8008d12:	2f06      	cmp	r7, #6
 8008d14:	d12a      	bne.n	8008d6c <_strtod_l+0xc4>
 8008d16:	3601      	adds	r6, #1
 8008d18:	2300      	movs	r3, #0
 8008d1a:	9615      	str	r6, [sp, #84]	; 0x54
 8008d1c:	930a      	str	r3, [sp, #40]	; 0x28
 8008d1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	f040 857f 	bne.w	8009824 <_strtod_l+0xb7c>
 8008d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d28:	b1db      	cbz	r3, 8008d62 <_strtod_l+0xba>
 8008d2a:	4642      	mov	r2, r8
 8008d2c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008d30:	ec43 2b10 	vmov	d0, r2, r3
 8008d34:	b01b      	add	sp, #108	; 0x6c
 8008d36:	ecbd 8b02 	vpop	{d8}
 8008d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d3e:	2920      	cmp	r1, #32
 8008d40:	d1cc      	bne.n	8008cdc <_strtod_l+0x34>
 8008d42:	3201      	adds	r2, #1
 8008d44:	e7bf      	b.n	8008cc6 <_strtod_l+0x1e>
 8008d46:	292d      	cmp	r1, #45	; 0x2d
 8008d48:	d1c8      	bne.n	8008cdc <_strtod_l+0x34>
 8008d4a:	2101      	movs	r1, #1
 8008d4c:	910a      	str	r1, [sp, #40]	; 0x28
 8008d4e:	1c51      	adds	r1, r2, #1
 8008d50:	9115      	str	r1, [sp, #84]	; 0x54
 8008d52:	7852      	ldrb	r2, [r2, #1]
 8008d54:	2a00      	cmp	r2, #0
 8008d56:	d1c3      	bne.n	8008ce0 <_strtod_l+0x38>
 8008d58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d5a:	9515      	str	r5, [sp, #84]	; 0x54
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	f040 855f 	bne.w	8009820 <_strtod_l+0xb78>
 8008d62:	4642      	mov	r2, r8
 8008d64:	464b      	mov	r3, r9
 8008d66:	e7e3      	b.n	8008d30 <_strtod_l+0x88>
 8008d68:	2100      	movs	r1, #0
 8008d6a:	e7ef      	b.n	8008d4c <_strtod_l+0xa4>
 8008d6c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008d6e:	b13a      	cbz	r2, 8008d80 <_strtod_l+0xd8>
 8008d70:	2135      	movs	r1, #53	; 0x35
 8008d72:	a818      	add	r0, sp, #96	; 0x60
 8008d74:	f7ff ff37 	bl	8008be6 <__copybits>
 8008d78:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f7ff fb0a 	bl	8008394 <_Bfree>
 8008d80:	3f01      	subs	r7, #1
 8008d82:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008d84:	2f04      	cmp	r7, #4
 8008d86:	d806      	bhi.n	8008d96 <_strtod_l+0xee>
 8008d88:	e8df f007 	tbb	[pc, r7]
 8008d8c:	201d0314 	.word	0x201d0314
 8008d90:	14          	.byte	0x14
 8008d91:	00          	.byte	0x00
 8008d92:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8008d96:	05e9      	lsls	r1, r5, #23
 8008d98:	bf48      	it	mi
 8008d9a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008d9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008da2:	0d1b      	lsrs	r3, r3, #20
 8008da4:	051b      	lsls	r3, r3, #20
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1b9      	bne.n	8008d1e <_strtod_l+0x76>
 8008daa:	f7fe faf9 	bl	80073a0 <__errno>
 8008dae:	2322      	movs	r3, #34	; 0x22
 8008db0:	6003      	str	r3, [r0, #0]
 8008db2:	e7b4      	b.n	8008d1e <_strtod_l+0x76>
 8008db4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8008db8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008dbc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008dc0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008dc4:	e7e7      	b.n	8008d96 <_strtod_l+0xee>
 8008dc6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008f40 <_strtod_l+0x298>
 8008dca:	e7e4      	b.n	8008d96 <_strtod_l+0xee>
 8008dcc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008dd0:	f04f 38ff 	mov.w	r8, #4294967295
 8008dd4:	e7df      	b.n	8008d96 <_strtod_l+0xee>
 8008dd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008dd8:	1c5a      	adds	r2, r3, #1
 8008dda:	9215      	str	r2, [sp, #84]	; 0x54
 8008ddc:	785b      	ldrb	r3, [r3, #1]
 8008dde:	2b30      	cmp	r3, #48	; 0x30
 8008de0:	d0f9      	beq.n	8008dd6 <_strtod_l+0x12e>
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d09b      	beq.n	8008d1e <_strtod_l+0x76>
 8008de6:	2301      	movs	r3, #1
 8008de8:	f04f 0a00 	mov.w	sl, #0
 8008dec:	9304      	str	r3, [sp, #16]
 8008dee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008df0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008df2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008df6:	46d3      	mov	fp, sl
 8008df8:	220a      	movs	r2, #10
 8008dfa:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008dfc:	7806      	ldrb	r6, [r0, #0]
 8008dfe:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008e02:	b2d9      	uxtb	r1, r3
 8008e04:	2909      	cmp	r1, #9
 8008e06:	d926      	bls.n	8008e56 <_strtod_l+0x1ae>
 8008e08:	494c      	ldr	r1, [pc, #304]	; (8008f3c <_strtod_l+0x294>)
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	f001 fa56 	bl	800a2bc <strncmp>
 8008e10:	2800      	cmp	r0, #0
 8008e12:	d030      	beq.n	8008e76 <_strtod_l+0x1ce>
 8008e14:	2000      	movs	r0, #0
 8008e16:	4632      	mov	r2, r6
 8008e18:	9005      	str	r0, [sp, #20]
 8008e1a:	465e      	mov	r6, fp
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2a65      	cmp	r2, #101	; 0x65
 8008e20:	d001      	beq.n	8008e26 <_strtod_l+0x17e>
 8008e22:	2a45      	cmp	r2, #69	; 0x45
 8008e24:	d113      	bne.n	8008e4e <_strtod_l+0x1a6>
 8008e26:	b91e      	cbnz	r6, 8008e30 <_strtod_l+0x188>
 8008e28:	9a04      	ldr	r2, [sp, #16]
 8008e2a:	4302      	orrs	r2, r0
 8008e2c:	d094      	beq.n	8008d58 <_strtod_l+0xb0>
 8008e2e:	2600      	movs	r6, #0
 8008e30:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008e32:	1c6a      	adds	r2, r5, #1
 8008e34:	9215      	str	r2, [sp, #84]	; 0x54
 8008e36:	786a      	ldrb	r2, [r5, #1]
 8008e38:	2a2b      	cmp	r2, #43	; 0x2b
 8008e3a:	d074      	beq.n	8008f26 <_strtod_l+0x27e>
 8008e3c:	2a2d      	cmp	r2, #45	; 0x2d
 8008e3e:	d078      	beq.n	8008f32 <_strtod_l+0x28a>
 8008e40:	f04f 0c00 	mov.w	ip, #0
 8008e44:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008e48:	2909      	cmp	r1, #9
 8008e4a:	d97f      	bls.n	8008f4c <_strtod_l+0x2a4>
 8008e4c:	9515      	str	r5, [sp, #84]	; 0x54
 8008e4e:	2700      	movs	r7, #0
 8008e50:	e09e      	b.n	8008f90 <_strtod_l+0x2e8>
 8008e52:	2300      	movs	r3, #0
 8008e54:	e7c8      	b.n	8008de8 <_strtod_l+0x140>
 8008e56:	f1bb 0f08 	cmp.w	fp, #8
 8008e5a:	bfd8      	it	le
 8008e5c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008e5e:	f100 0001 	add.w	r0, r0, #1
 8008e62:	bfda      	itte	le
 8008e64:	fb02 3301 	mlale	r3, r2, r1, r3
 8008e68:	9309      	strle	r3, [sp, #36]	; 0x24
 8008e6a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008e6e:	f10b 0b01 	add.w	fp, fp, #1
 8008e72:	9015      	str	r0, [sp, #84]	; 0x54
 8008e74:	e7c1      	b.n	8008dfa <_strtod_l+0x152>
 8008e76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e78:	1c5a      	adds	r2, r3, #1
 8008e7a:	9215      	str	r2, [sp, #84]	; 0x54
 8008e7c:	785a      	ldrb	r2, [r3, #1]
 8008e7e:	f1bb 0f00 	cmp.w	fp, #0
 8008e82:	d037      	beq.n	8008ef4 <_strtod_l+0x24c>
 8008e84:	9005      	str	r0, [sp, #20]
 8008e86:	465e      	mov	r6, fp
 8008e88:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008e8c:	2b09      	cmp	r3, #9
 8008e8e:	d912      	bls.n	8008eb6 <_strtod_l+0x20e>
 8008e90:	2301      	movs	r3, #1
 8008e92:	e7c4      	b.n	8008e1e <_strtod_l+0x176>
 8008e94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e96:	1c5a      	adds	r2, r3, #1
 8008e98:	9215      	str	r2, [sp, #84]	; 0x54
 8008e9a:	785a      	ldrb	r2, [r3, #1]
 8008e9c:	3001      	adds	r0, #1
 8008e9e:	2a30      	cmp	r2, #48	; 0x30
 8008ea0:	d0f8      	beq.n	8008e94 <_strtod_l+0x1ec>
 8008ea2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008ea6:	2b08      	cmp	r3, #8
 8008ea8:	f200 84c1 	bhi.w	800982e <_strtod_l+0xb86>
 8008eac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008eae:	9005      	str	r0, [sp, #20]
 8008eb0:	2000      	movs	r0, #0
 8008eb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008eb4:	4606      	mov	r6, r0
 8008eb6:	3a30      	subs	r2, #48	; 0x30
 8008eb8:	f100 0301 	add.w	r3, r0, #1
 8008ebc:	d014      	beq.n	8008ee8 <_strtod_l+0x240>
 8008ebe:	9905      	ldr	r1, [sp, #20]
 8008ec0:	4419      	add	r1, r3
 8008ec2:	9105      	str	r1, [sp, #20]
 8008ec4:	4633      	mov	r3, r6
 8008ec6:	eb00 0c06 	add.w	ip, r0, r6
 8008eca:	210a      	movs	r1, #10
 8008ecc:	4563      	cmp	r3, ip
 8008ece:	d113      	bne.n	8008ef8 <_strtod_l+0x250>
 8008ed0:	1833      	adds	r3, r6, r0
 8008ed2:	2b08      	cmp	r3, #8
 8008ed4:	f106 0601 	add.w	r6, r6, #1
 8008ed8:	4406      	add	r6, r0
 8008eda:	dc1a      	bgt.n	8008f12 <_strtod_l+0x26a>
 8008edc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ede:	230a      	movs	r3, #10
 8008ee0:	fb03 2301 	mla	r3, r3, r1, r2
 8008ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008eea:	1c51      	adds	r1, r2, #1
 8008eec:	9115      	str	r1, [sp, #84]	; 0x54
 8008eee:	7852      	ldrb	r2, [r2, #1]
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	e7c9      	b.n	8008e88 <_strtod_l+0x1e0>
 8008ef4:	4658      	mov	r0, fp
 8008ef6:	e7d2      	b.n	8008e9e <_strtod_l+0x1f6>
 8008ef8:	2b08      	cmp	r3, #8
 8008efa:	f103 0301 	add.w	r3, r3, #1
 8008efe:	dc03      	bgt.n	8008f08 <_strtod_l+0x260>
 8008f00:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008f02:	434f      	muls	r7, r1
 8008f04:	9709      	str	r7, [sp, #36]	; 0x24
 8008f06:	e7e1      	b.n	8008ecc <_strtod_l+0x224>
 8008f08:	2b10      	cmp	r3, #16
 8008f0a:	bfd8      	it	le
 8008f0c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008f10:	e7dc      	b.n	8008ecc <_strtod_l+0x224>
 8008f12:	2e10      	cmp	r6, #16
 8008f14:	bfdc      	itt	le
 8008f16:	230a      	movle	r3, #10
 8008f18:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008f1c:	e7e3      	b.n	8008ee6 <_strtod_l+0x23e>
 8008f1e:	2300      	movs	r3, #0
 8008f20:	9305      	str	r3, [sp, #20]
 8008f22:	2301      	movs	r3, #1
 8008f24:	e780      	b.n	8008e28 <_strtod_l+0x180>
 8008f26:	f04f 0c00 	mov.w	ip, #0
 8008f2a:	1caa      	adds	r2, r5, #2
 8008f2c:	9215      	str	r2, [sp, #84]	; 0x54
 8008f2e:	78aa      	ldrb	r2, [r5, #2]
 8008f30:	e788      	b.n	8008e44 <_strtod_l+0x19c>
 8008f32:	f04f 0c01 	mov.w	ip, #1
 8008f36:	e7f8      	b.n	8008f2a <_strtod_l+0x282>
 8008f38:	0800ae38 	.word	0x0800ae38
 8008f3c:	0800ae34 	.word	0x0800ae34
 8008f40:	7ff00000 	.word	0x7ff00000
 8008f44:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f46:	1c51      	adds	r1, r2, #1
 8008f48:	9115      	str	r1, [sp, #84]	; 0x54
 8008f4a:	7852      	ldrb	r2, [r2, #1]
 8008f4c:	2a30      	cmp	r2, #48	; 0x30
 8008f4e:	d0f9      	beq.n	8008f44 <_strtod_l+0x29c>
 8008f50:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008f54:	2908      	cmp	r1, #8
 8008f56:	f63f af7a 	bhi.w	8008e4e <_strtod_l+0x1a6>
 8008f5a:	3a30      	subs	r2, #48	; 0x30
 8008f5c:	9208      	str	r2, [sp, #32]
 8008f5e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f60:	920c      	str	r2, [sp, #48]	; 0x30
 8008f62:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f64:	1c57      	adds	r7, r2, #1
 8008f66:	9715      	str	r7, [sp, #84]	; 0x54
 8008f68:	7852      	ldrb	r2, [r2, #1]
 8008f6a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008f6e:	f1be 0f09 	cmp.w	lr, #9
 8008f72:	d938      	bls.n	8008fe6 <_strtod_l+0x33e>
 8008f74:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008f76:	1a7f      	subs	r7, r7, r1
 8008f78:	2f08      	cmp	r7, #8
 8008f7a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008f7e:	dc03      	bgt.n	8008f88 <_strtod_l+0x2e0>
 8008f80:	9908      	ldr	r1, [sp, #32]
 8008f82:	428f      	cmp	r7, r1
 8008f84:	bfa8      	it	ge
 8008f86:	460f      	movge	r7, r1
 8008f88:	f1bc 0f00 	cmp.w	ip, #0
 8008f8c:	d000      	beq.n	8008f90 <_strtod_l+0x2e8>
 8008f8e:	427f      	negs	r7, r7
 8008f90:	2e00      	cmp	r6, #0
 8008f92:	d14f      	bne.n	8009034 <_strtod_l+0x38c>
 8008f94:	9904      	ldr	r1, [sp, #16]
 8008f96:	4301      	orrs	r1, r0
 8008f98:	f47f aec1 	bne.w	8008d1e <_strtod_l+0x76>
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	f47f aedb 	bne.w	8008d58 <_strtod_l+0xb0>
 8008fa2:	2a69      	cmp	r2, #105	; 0x69
 8008fa4:	d029      	beq.n	8008ffa <_strtod_l+0x352>
 8008fa6:	dc26      	bgt.n	8008ff6 <_strtod_l+0x34e>
 8008fa8:	2a49      	cmp	r2, #73	; 0x49
 8008faa:	d026      	beq.n	8008ffa <_strtod_l+0x352>
 8008fac:	2a4e      	cmp	r2, #78	; 0x4e
 8008fae:	f47f aed3 	bne.w	8008d58 <_strtod_l+0xb0>
 8008fb2:	499b      	ldr	r1, [pc, #620]	; (8009220 <_strtod_l+0x578>)
 8008fb4:	a815      	add	r0, sp, #84	; 0x54
 8008fb6:	f001 fcab 	bl	800a910 <__match>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	f43f aecc 	beq.w	8008d58 <_strtod_l+0xb0>
 8008fc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	2b28      	cmp	r3, #40	; 0x28
 8008fc6:	d12f      	bne.n	8009028 <_strtod_l+0x380>
 8008fc8:	4996      	ldr	r1, [pc, #600]	; (8009224 <_strtod_l+0x57c>)
 8008fca:	aa18      	add	r2, sp, #96	; 0x60
 8008fcc:	a815      	add	r0, sp, #84	; 0x54
 8008fce:	f001 fcb3 	bl	800a938 <__hexnan>
 8008fd2:	2805      	cmp	r0, #5
 8008fd4:	d128      	bne.n	8009028 <_strtod_l+0x380>
 8008fd6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008fd8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008fdc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008fe0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008fe4:	e69b      	b.n	8008d1e <_strtod_l+0x76>
 8008fe6:	9f08      	ldr	r7, [sp, #32]
 8008fe8:	210a      	movs	r1, #10
 8008fea:	fb01 2107 	mla	r1, r1, r7, r2
 8008fee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008ff2:	9208      	str	r2, [sp, #32]
 8008ff4:	e7b5      	b.n	8008f62 <_strtod_l+0x2ba>
 8008ff6:	2a6e      	cmp	r2, #110	; 0x6e
 8008ff8:	e7d9      	b.n	8008fae <_strtod_l+0x306>
 8008ffa:	498b      	ldr	r1, [pc, #556]	; (8009228 <_strtod_l+0x580>)
 8008ffc:	a815      	add	r0, sp, #84	; 0x54
 8008ffe:	f001 fc87 	bl	800a910 <__match>
 8009002:	2800      	cmp	r0, #0
 8009004:	f43f aea8 	beq.w	8008d58 <_strtod_l+0xb0>
 8009008:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800900a:	4988      	ldr	r1, [pc, #544]	; (800922c <_strtod_l+0x584>)
 800900c:	3b01      	subs	r3, #1
 800900e:	a815      	add	r0, sp, #84	; 0x54
 8009010:	9315      	str	r3, [sp, #84]	; 0x54
 8009012:	f001 fc7d 	bl	800a910 <__match>
 8009016:	b910      	cbnz	r0, 800901e <_strtod_l+0x376>
 8009018:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800901a:	3301      	adds	r3, #1
 800901c:	9315      	str	r3, [sp, #84]	; 0x54
 800901e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800923c <_strtod_l+0x594>
 8009022:	f04f 0800 	mov.w	r8, #0
 8009026:	e67a      	b.n	8008d1e <_strtod_l+0x76>
 8009028:	4881      	ldr	r0, [pc, #516]	; (8009230 <_strtod_l+0x588>)
 800902a:	f001 f98d 	bl	800a348 <nan>
 800902e:	ec59 8b10 	vmov	r8, r9, d0
 8009032:	e674      	b.n	8008d1e <_strtod_l+0x76>
 8009034:	9b05      	ldr	r3, [sp, #20]
 8009036:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009038:	1afb      	subs	r3, r7, r3
 800903a:	f1bb 0f00 	cmp.w	fp, #0
 800903e:	bf08      	it	eq
 8009040:	46b3      	moveq	fp, r6
 8009042:	2e10      	cmp	r6, #16
 8009044:	9308      	str	r3, [sp, #32]
 8009046:	4635      	mov	r5, r6
 8009048:	bfa8      	it	ge
 800904a:	2510      	movge	r5, #16
 800904c:	f7f7 fa6a 	bl	8000524 <__aeabi_ui2d>
 8009050:	2e09      	cmp	r6, #9
 8009052:	4680      	mov	r8, r0
 8009054:	4689      	mov	r9, r1
 8009056:	dd13      	ble.n	8009080 <_strtod_l+0x3d8>
 8009058:	4b76      	ldr	r3, [pc, #472]	; (8009234 <_strtod_l+0x58c>)
 800905a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800905e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009062:	f7f7 fad9 	bl	8000618 <__aeabi_dmul>
 8009066:	4680      	mov	r8, r0
 8009068:	4650      	mov	r0, sl
 800906a:	4689      	mov	r9, r1
 800906c:	f7f7 fa5a 	bl	8000524 <__aeabi_ui2d>
 8009070:	4602      	mov	r2, r0
 8009072:	460b      	mov	r3, r1
 8009074:	4640      	mov	r0, r8
 8009076:	4649      	mov	r1, r9
 8009078:	f7f7 f918 	bl	80002ac <__adddf3>
 800907c:	4680      	mov	r8, r0
 800907e:	4689      	mov	r9, r1
 8009080:	2e0f      	cmp	r6, #15
 8009082:	dc38      	bgt.n	80090f6 <_strtod_l+0x44e>
 8009084:	9b08      	ldr	r3, [sp, #32]
 8009086:	2b00      	cmp	r3, #0
 8009088:	f43f ae49 	beq.w	8008d1e <_strtod_l+0x76>
 800908c:	dd24      	ble.n	80090d8 <_strtod_l+0x430>
 800908e:	2b16      	cmp	r3, #22
 8009090:	dc0b      	bgt.n	80090aa <_strtod_l+0x402>
 8009092:	4968      	ldr	r1, [pc, #416]	; (8009234 <_strtod_l+0x58c>)
 8009094:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009098:	e9d1 0100 	ldrd	r0, r1, [r1]
 800909c:	4642      	mov	r2, r8
 800909e:	464b      	mov	r3, r9
 80090a0:	f7f7 faba 	bl	8000618 <__aeabi_dmul>
 80090a4:	4680      	mov	r8, r0
 80090a6:	4689      	mov	r9, r1
 80090a8:	e639      	b.n	8008d1e <_strtod_l+0x76>
 80090aa:	9a08      	ldr	r2, [sp, #32]
 80090ac:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80090b0:	4293      	cmp	r3, r2
 80090b2:	db20      	blt.n	80090f6 <_strtod_l+0x44e>
 80090b4:	4c5f      	ldr	r4, [pc, #380]	; (8009234 <_strtod_l+0x58c>)
 80090b6:	f1c6 060f 	rsb	r6, r6, #15
 80090ba:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80090be:	4642      	mov	r2, r8
 80090c0:	464b      	mov	r3, r9
 80090c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090c6:	f7f7 faa7 	bl	8000618 <__aeabi_dmul>
 80090ca:	9b08      	ldr	r3, [sp, #32]
 80090cc:	1b9e      	subs	r6, r3, r6
 80090ce:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80090d2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80090d6:	e7e3      	b.n	80090a0 <_strtod_l+0x3f8>
 80090d8:	9b08      	ldr	r3, [sp, #32]
 80090da:	3316      	adds	r3, #22
 80090dc:	db0b      	blt.n	80090f6 <_strtod_l+0x44e>
 80090de:	9b05      	ldr	r3, [sp, #20]
 80090e0:	1bdf      	subs	r7, r3, r7
 80090e2:	4b54      	ldr	r3, [pc, #336]	; (8009234 <_strtod_l+0x58c>)
 80090e4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80090e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090ec:	4640      	mov	r0, r8
 80090ee:	4649      	mov	r1, r9
 80090f0:	f7f7 fbbc 	bl	800086c <__aeabi_ddiv>
 80090f4:	e7d6      	b.n	80090a4 <_strtod_l+0x3fc>
 80090f6:	9b08      	ldr	r3, [sp, #32]
 80090f8:	1b75      	subs	r5, r6, r5
 80090fa:	441d      	add	r5, r3
 80090fc:	2d00      	cmp	r5, #0
 80090fe:	dd70      	ble.n	80091e2 <_strtod_l+0x53a>
 8009100:	f015 030f 	ands.w	r3, r5, #15
 8009104:	d00a      	beq.n	800911c <_strtod_l+0x474>
 8009106:	494b      	ldr	r1, [pc, #300]	; (8009234 <_strtod_l+0x58c>)
 8009108:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800910c:	4642      	mov	r2, r8
 800910e:	464b      	mov	r3, r9
 8009110:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009114:	f7f7 fa80 	bl	8000618 <__aeabi_dmul>
 8009118:	4680      	mov	r8, r0
 800911a:	4689      	mov	r9, r1
 800911c:	f035 050f 	bics.w	r5, r5, #15
 8009120:	d04d      	beq.n	80091be <_strtod_l+0x516>
 8009122:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8009126:	dd22      	ble.n	800916e <_strtod_l+0x4c6>
 8009128:	2500      	movs	r5, #0
 800912a:	46ab      	mov	fp, r5
 800912c:	9509      	str	r5, [sp, #36]	; 0x24
 800912e:	9505      	str	r5, [sp, #20]
 8009130:	2322      	movs	r3, #34	; 0x22
 8009132:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800923c <_strtod_l+0x594>
 8009136:	6023      	str	r3, [r4, #0]
 8009138:	f04f 0800 	mov.w	r8, #0
 800913c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800913e:	2b00      	cmp	r3, #0
 8009140:	f43f aded 	beq.w	8008d1e <_strtod_l+0x76>
 8009144:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009146:	4620      	mov	r0, r4
 8009148:	f7ff f924 	bl	8008394 <_Bfree>
 800914c:	9905      	ldr	r1, [sp, #20]
 800914e:	4620      	mov	r0, r4
 8009150:	f7ff f920 	bl	8008394 <_Bfree>
 8009154:	4659      	mov	r1, fp
 8009156:	4620      	mov	r0, r4
 8009158:	f7ff f91c 	bl	8008394 <_Bfree>
 800915c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800915e:	4620      	mov	r0, r4
 8009160:	f7ff f918 	bl	8008394 <_Bfree>
 8009164:	4629      	mov	r1, r5
 8009166:	4620      	mov	r0, r4
 8009168:	f7ff f914 	bl	8008394 <_Bfree>
 800916c:	e5d7      	b.n	8008d1e <_strtod_l+0x76>
 800916e:	4b32      	ldr	r3, [pc, #200]	; (8009238 <_strtod_l+0x590>)
 8009170:	9304      	str	r3, [sp, #16]
 8009172:	2300      	movs	r3, #0
 8009174:	112d      	asrs	r5, r5, #4
 8009176:	4640      	mov	r0, r8
 8009178:	4649      	mov	r1, r9
 800917a:	469a      	mov	sl, r3
 800917c:	2d01      	cmp	r5, #1
 800917e:	dc21      	bgt.n	80091c4 <_strtod_l+0x51c>
 8009180:	b10b      	cbz	r3, 8009186 <_strtod_l+0x4de>
 8009182:	4680      	mov	r8, r0
 8009184:	4689      	mov	r9, r1
 8009186:	492c      	ldr	r1, [pc, #176]	; (8009238 <_strtod_l+0x590>)
 8009188:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800918c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009190:	4642      	mov	r2, r8
 8009192:	464b      	mov	r3, r9
 8009194:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009198:	f7f7 fa3e 	bl	8000618 <__aeabi_dmul>
 800919c:	4b27      	ldr	r3, [pc, #156]	; (800923c <_strtod_l+0x594>)
 800919e:	460a      	mov	r2, r1
 80091a0:	400b      	ands	r3, r1
 80091a2:	4927      	ldr	r1, [pc, #156]	; (8009240 <_strtod_l+0x598>)
 80091a4:	428b      	cmp	r3, r1
 80091a6:	4680      	mov	r8, r0
 80091a8:	d8be      	bhi.n	8009128 <_strtod_l+0x480>
 80091aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80091ae:	428b      	cmp	r3, r1
 80091b0:	bf86      	itte	hi
 80091b2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8009244 <_strtod_l+0x59c>
 80091b6:	f04f 38ff 	movhi.w	r8, #4294967295
 80091ba:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80091be:	2300      	movs	r3, #0
 80091c0:	9304      	str	r3, [sp, #16]
 80091c2:	e07b      	b.n	80092bc <_strtod_l+0x614>
 80091c4:	07ea      	lsls	r2, r5, #31
 80091c6:	d505      	bpl.n	80091d4 <_strtod_l+0x52c>
 80091c8:	9b04      	ldr	r3, [sp, #16]
 80091ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ce:	f7f7 fa23 	bl	8000618 <__aeabi_dmul>
 80091d2:	2301      	movs	r3, #1
 80091d4:	9a04      	ldr	r2, [sp, #16]
 80091d6:	3208      	adds	r2, #8
 80091d8:	f10a 0a01 	add.w	sl, sl, #1
 80091dc:	106d      	asrs	r5, r5, #1
 80091de:	9204      	str	r2, [sp, #16]
 80091e0:	e7cc      	b.n	800917c <_strtod_l+0x4d4>
 80091e2:	d0ec      	beq.n	80091be <_strtod_l+0x516>
 80091e4:	426d      	negs	r5, r5
 80091e6:	f015 020f 	ands.w	r2, r5, #15
 80091ea:	d00a      	beq.n	8009202 <_strtod_l+0x55a>
 80091ec:	4b11      	ldr	r3, [pc, #68]	; (8009234 <_strtod_l+0x58c>)
 80091ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091f2:	4640      	mov	r0, r8
 80091f4:	4649      	mov	r1, r9
 80091f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fa:	f7f7 fb37 	bl	800086c <__aeabi_ddiv>
 80091fe:	4680      	mov	r8, r0
 8009200:	4689      	mov	r9, r1
 8009202:	112d      	asrs	r5, r5, #4
 8009204:	d0db      	beq.n	80091be <_strtod_l+0x516>
 8009206:	2d1f      	cmp	r5, #31
 8009208:	dd1e      	ble.n	8009248 <_strtod_l+0x5a0>
 800920a:	2500      	movs	r5, #0
 800920c:	46ab      	mov	fp, r5
 800920e:	9509      	str	r5, [sp, #36]	; 0x24
 8009210:	9505      	str	r5, [sp, #20]
 8009212:	2322      	movs	r3, #34	; 0x22
 8009214:	f04f 0800 	mov.w	r8, #0
 8009218:	f04f 0900 	mov.w	r9, #0
 800921c:	6023      	str	r3, [r4, #0]
 800921e:	e78d      	b.n	800913c <_strtod_l+0x494>
 8009220:	0800ac25 	.word	0x0800ac25
 8009224:	0800ae4c 	.word	0x0800ae4c
 8009228:	0800ac1d 	.word	0x0800ac1d
 800922c:	0800ac54 	.word	0x0800ac54
 8009230:	0800afdd 	.word	0x0800afdd
 8009234:	0800ad60 	.word	0x0800ad60
 8009238:	0800ad38 	.word	0x0800ad38
 800923c:	7ff00000 	.word	0x7ff00000
 8009240:	7ca00000 	.word	0x7ca00000
 8009244:	7fefffff 	.word	0x7fefffff
 8009248:	f015 0310 	ands.w	r3, r5, #16
 800924c:	bf18      	it	ne
 800924e:	236a      	movne	r3, #106	; 0x6a
 8009250:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80095f4 <_strtod_l+0x94c>
 8009254:	9304      	str	r3, [sp, #16]
 8009256:	4640      	mov	r0, r8
 8009258:	4649      	mov	r1, r9
 800925a:	2300      	movs	r3, #0
 800925c:	07ea      	lsls	r2, r5, #31
 800925e:	d504      	bpl.n	800926a <_strtod_l+0x5c2>
 8009260:	e9da 2300 	ldrd	r2, r3, [sl]
 8009264:	f7f7 f9d8 	bl	8000618 <__aeabi_dmul>
 8009268:	2301      	movs	r3, #1
 800926a:	106d      	asrs	r5, r5, #1
 800926c:	f10a 0a08 	add.w	sl, sl, #8
 8009270:	d1f4      	bne.n	800925c <_strtod_l+0x5b4>
 8009272:	b10b      	cbz	r3, 8009278 <_strtod_l+0x5d0>
 8009274:	4680      	mov	r8, r0
 8009276:	4689      	mov	r9, r1
 8009278:	9b04      	ldr	r3, [sp, #16]
 800927a:	b1bb      	cbz	r3, 80092ac <_strtod_l+0x604>
 800927c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009280:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009284:	2b00      	cmp	r3, #0
 8009286:	4649      	mov	r1, r9
 8009288:	dd10      	ble.n	80092ac <_strtod_l+0x604>
 800928a:	2b1f      	cmp	r3, #31
 800928c:	f340 811e 	ble.w	80094cc <_strtod_l+0x824>
 8009290:	2b34      	cmp	r3, #52	; 0x34
 8009292:	bfde      	ittt	le
 8009294:	f04f 33ff 	movle.w	r3, #4294967295
 8009298:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800929c:	4093      	lslle	r3, r2
 800929e:	f04f 0800 	mov.w	r8, #0
 80092a2:	bfcc      	ite	gt
 80092a4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80092a8:	ea03 0901 	andle.w	r9, r3, r1
 80092ac:	2200      	movs	r2, #0
 80092ae:	2300      	movs	r3, #0
 80092b0:	4640      	mov	r0, r8
 80092b2:	4649      	mov	r1, r9
 80092b4:	f7f7 fc18 	bl	8000ae8 <__aeabi_dcmpeq>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	d1a6      	bne.n	800920a <_strtod_l+0x562>
 80092bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092be:	9300      	str	r3, [sp, #0]
 80092c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80092c2:	4633      	mov	r3, r6
 80092c4:	465a      	mov	r2, fp
 80092c6:	4620      	mov	r0, r4
 80092c8:	f7ff f8cc 	bl	8008464 <__s2b>
 80092cc:	9009      	str	r0, [sp, #36]	; 0x24
 80092ce:	2800      	cmp	r0, #0
 80092d0:	f43f af2a 	beq.w	8009128 <_strtod_l+0x480>
 80092d4:	9a08      	ldr	r2, [sp, #32]
 80092d6:	9b05      	ldr	r3, [sp, #20]
 80092d8:	2a00      	cmp	r2, #0
 80092da:	eba3 0307 	sub.w	r3, r3, r7
 80092de:	bfa8      	it	ge
 80092e0:	2300      	movge	r3, #0
 80092e2:	930c      	str	r3, [sp, #48]	; 0x30
 80092e4:	2500      	movs	r5, #0
 80092e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80092ea:	9312      	str	r3, [sp, #72]	; 0x48
 80092ec:	46ab      	mov	fp, r5
 80092ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092f0:	4620      	mov	r0, r4
 80092f2:	6859      	ldr	r1, [r3, #4]
 80092f4:	f7ff f80e 	bl	8008314 <_Balloc>
 80092f8:	9005      	str	r0, [sp, #20]
 80092fa:	2800      	cmp	r0, #0
 80092fc:	f43f af18 	beq.w	8009130 <_strtod_l+0x488>
 8009300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009302:	691a      	ldr	r2, [r3, #16]
 8009304:	3202      	adds	r2, #2
 8009306:	f103 010c 	add.w	r1, r3, #12
 800930a:	0092      	lsls	r2, r2, #2
 800930c:	300c      	adds	r0, #12
 800930e:	f7fe f873 	bl	80073f8 <memcpy>
 8009312:	ec49 8b10 	vmov	d0, r8, r9
 8009316:	aa18      	add	r2, sp, #96	; 0x60
 8009318:	a917      	add	r1, sp, #92	; 0x5c
 800931a:	4620      	mov	r0, r4
 800931c:	f7ff fbd6 	bl	8008acc <__d2b>
 8009320:	ec49 8b18 	vmov	d8, r8, r9
 8009324:	9016      	str	r0, [sp, #88]	; 0x58
 8009326:	2800      	cmp	r0, #0
 8009328:	f43f af02 	beq.w	8009130 <_strtod_l+0x488>
 800932c:	2101      	movs	r1, #1
 800932e:	4620      	mov	r0, r4
 8009330:	f7ff f930 	bl	8008594 <__i2b>
 8009334:	4683      	mov	fp, r0
 8009336:	2800      	cmp	r0, #0
 8009338:	f43f aefa 	beq.w	8009130 <_strtod_l+0x488>
 800933c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800933e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009340:	2e00      	cmp	r6, #0
 8009342:	bfab      	itete	ge
 8009344:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8009346:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8009348:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800934a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800934e:	bfac      	ite	ge
 8009350:	eb06 0a03 	addge.w	sl, r6, r3
 8009354:	1b9f      	sublt	r7, r3, r6
 8009356:	9b04      	ldr	r3, [sp, #16]
 8009358:	1af6      	subs	r6, r6, r3
 800935a:	4416      	add	r6, r2
 800935c:	4ba0      	ldr	r3, [pc, #640]	; (80095e0 <_strtod_l+0x938>)
 800935e:	3e01      	subs	r6, #1
 8009360:	429e      	cmp	r6, r3
 8009362:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009366:	f280 80c4 	bge.w	80094f2 <_strtod_l+0x84a>
 800936a:	1b9b      	subs	r3, r3, r6
 800936c:	2b1f      	cmp	r3, #31
 800936e:	eba2 0203 	sub.w	r2, r2, r3
 8009372:	f04f 0101 	mov.w	r1, #1
 8009376:	f300 80b0 	bgt.w	80094da <_strtod_l+0x832>
 800937a:	fa01 f303 	lsl.w	r3, r1, r3
 800937e:	930e      	str	r3, [sp, #56]	; 0x38
 8009380:	2300      	movs	r3, #0
 8009382:	930d      	str	r3, [sp, #52]	; 0x34
 8009384:	eb0a 0602 	add.w	r6, sl, r2
 8009388:	9b04      	ldr	r3, [sp, #16]
 800938a:	45b2      	cmp	sl, r6
 800938c:	4417      	add	r7, r2
 800938e:	441f      	add	r7, r3
 8009390:	4653      	mov	r3, sl
 8009392:	bfa8      	it	ge
 8009394:	4633      	movge	r3, r6
 8009396:	42bb      	cmp	r3, r7
 8009398:	bfa8      	it	ge
 800939a:	463b      	movge	r3, r7
 800939c:	2b00      	cmp	r3, #0
 800939e:	bfc2      	ittt	gt
 80093a0:	1af6      	subgt	r6, r6, r3
 80093a2:	1aff      	subgt	r7, r7, r3
 80093a4:	ebaa 0a03 	subgt.w	sl, sl, r3
 80093a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	dd17      	ble.n	80093de <_strtod_l+0x736>
 80093ae:	4659      	mov	r1, fp
 80093b0:	461a      	mov	r2, r3
 80093b2:	4620      	mov	r0, r4
 80093b4:	f7ff f9ae 	bl	8008714 <__pow5mult>
 80093b8:	4683      	mov	fp, r0
 80093ba:	2800      	cmp	r0, #0
 80093bc:	f43f aeb8 	beq.w	8009130 <_strtod_l+0x488>
 80093c0:	4601      	mov	r1, r0
 80093c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80093c4:	4620      	mov	r0, r4
 80093c6:	f7ff f8fb 	bl	80085c0 <__multiply>
 80093ca:	900b      	str	r0, [sp, #44]	; 0x2c
 80093cc:	2800      	cmp	r0, #0
 80093ce:	f43f aeaf 	beq.w	8009130 <_strtod_l+0x488>
 80093d2:	9916      	ldr	r1, [sp, #88]	; 0x58
 80093d4:	4620      	mov	r0, r4
 80093d6:	f7fe ffdd 	bl	8008394 <_Bfree>
 80093da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093dc:	9316      	str	r3, [sp, #88]	; 0x58
 80093de:	2e00      	cmp	r6, #0
 80093e0:	f300 808c 	bgt.w	80094fc <_strtod_l+0x854>
 80093e4:	9b08      	ldr	r3, [sp, #32]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	dd08      	ble.n	80093fc <_strtod_l+0x754>
 80093ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80093ec:	9905      	ldr	r1, [sp, #20]
 80093ee:	4620      	mov	r0, r4
 80093f0:	f7ff f990 	bl	8008714 <__pow5mult>
 80093f4:	9005      	str	r0, [sp, #20]
 80093f6:	2800      	cmp	r0, #0
 80093f8:	f43f ae9a 	beq.w	8009130 <_strtod_l+0x488>
 80093fc:	2f00      	cmp	r7, #0
 80093fe:	dd08      	ble.n	8009412 <_strtod_l+0x76a>
 8009400:	9905      	ldr	r1, [sp, #20]
 8009402:	463a      	mov	r2, r7
 8009404:	4620      	mov	r0, r4
 8009406:	f7ff f9df 	bl	80087c8 <__lshift>
 800940a:	9005      	str	r0, [sp, #20]
 800940c:	2800      	cmp	r0, #0
 800940e:	f43f ae8f 	beq.w	8009130 <_strtod_l+0x488>
 8009412:	f1ba 0f00 	cmp.w	sl, #0
 8009416:	dd08      	ble.n	800942a <_strtod_l+0x782>
 8009418:	4659      	mov	r1, fp
 800941a:	4652      	mov	r2, sl
 800941c:	4620      	mov	r0, r4
 800941e:	f7ff f9d3 	bl	80087c8 <__lshift>
 8009422:	4683      	mov	fp, r0
 8009424:	2800      	cmp	r0, #0
 8009426:	f43f ae83 	beq.w	8009130 <_strtod_l+0x488>
 800942a:	9a05      	ldr	r2, [sp, #20]
 800942c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800942e:	4620      	mov	r0, r4
 8009430:	f7ff fa52 	bl	80088d8 <__mdiff>
 8009434:	4605      	mov	r5, r0
 8009436:	2800      	cmp	r0, #0
 8009438:	f43f ae7a 	beq.w	8009130 <_strtod_l+0x488>
 800943c:	68c3      	ldr	r3, [r0, #12]
 800943e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009440:	2300      	movs	r3, #0
 8009442:	60c3      	str	r3, [r0, #12]
 8009444:	4659      	mov	r1, fp
 8009446:	f7ff fa2b 	bl	80088a0 <__mcmp>
 800944a:	2800      	cmp	r0, #0
 800944c:	da60      	bge.n	8009510 <_strtod_l+0x868>
 800944e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009450:	ea53 0308 	orrs.w	r3, r3, r8
 8009454:	f040 8084 	bne.w	8009560 <_strtod_l+0x8b8>
 8009458:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800945c:	2b00      	cmp	r3, #0
 800945e:	d17f      	bne.n	8009560 <_strtod_l+0x8b8>
 8009460:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009464:	0d1b      	lsrs	r3, r3, #20
 8009466:	051b      	lsls	r3, r3, #20
 8009468:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800946c:	d978      	bls.n	8009560 <_strtod_l+0x8b8>
 800946e:	696b      	ldr	r3, [r5, #20]
 8009470:	b913      	cbnz	r3, 8009478 <_strtod_l+0x7d0>
 8009472:	692b      	ldr	r3, [r5, #16]
 8009474:	2b01      	cmp	r3, #1
 8009476:	dd73      	ble.n	8009560 <_strtod_l+0x8b8>
 8009478:	4629      	mov	r1, r5
 800947a:	2201      	movs	r2, #1
 800947c:	4620      	mov	r0, r4
 800947e:	f7ff f9a3 	bl	80087c8 <__lshift>
 8009482:	4659      	mov	r1, fp
 8009484:	4605      	mov	r5, r0
 8009486:	f7ff fa0b 	bl	80088a0 <__mcmp>
 800948a:	2800      	cmp	r0, #0
 800948c:	dd68      	ble.n	8009560 <_strtod_l+0x8b8>
 800948e:	9904      	ldr	r1, [sp, #16]
 8009490:	4a54      	ldr	r2, [pc, #336]	; (80095e4 <_strtod_l+0x93c>)
 8009492:	464b      	mov	r3, r9
 8009494:	2900      	cmp	r1, #0
 8009496:	f000 8084 	beq.w	80095a2 <_strtod_l+0x8fa>
 800949a:	ea02 0109 	and.w	r1, r2, r9
 800949e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80094a2:	dc7e      	bgt.n	80095a2 <_strtod_l+0x8fa>
 80094a4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80094a8:	f77f aeb3 	ble.w	8009212 <_strtod_l+0x56a>
 80094ac:	4b4e      	ldr	r3, [pc, #312]	; (80095e8 <_strtod_l+0x940>)
 80094ae:	4640      	mov	r0, r8
 80094b0:	4649      	mov	r1, r9
 80094b2:	2200      	movs	r2, #0
 80094b4:	f7f7 f8b0 	bl	8000618 <__aeabi_dmul>
 80094b8:	4b4a      	ldr	r3, [pc, #296]	; (80095e4 <_strtod_l+0x93c>)
 80094ba:	400b      	ands	r3, r1
 80094bc:	4680      	mov	r8, r0
 80094be:	4689      	mov	r9, r1
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f47f ae3f 	bne.w	8009144 <_strtod_l+0x49c>
 80094c6:	2322      	movs	r3, #34	; 0x22
 80094c8:	6023      	str	r3, [r4, #0]
 80094ca:	e63b      	b.n	8009144 <_strtod_l+0x49c>
 80094cc:	f04f 32ff 	mov.w	r2, #4294967295
 80094d0:	fa02 f303 	lsl.w	r3, r2, r3
 80094d4:	ea03 0808 	and.w	r8, r3, r8
 80094d8:	e6e8      	b.n	80092ac <_strtod_l+0x604>
 80094da:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80094de:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80094e2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80094e6:	36e2      	adds	r6, #226	; 0xe2
 80094e8:	fa01 f306 	lsl.w	r3, r1, r6
 80094ec:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80094f0:	e748      	b.n	8009384 <_strtod_l+0x6dc>
 80094f2:	2100      	movs	r1, #0
 80094f4:	2301      	movs	r3, #1
 80094f6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80094fa:	e743      	b.n	8009384 <_strtod_l+0x6dc>
 80094fc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80094fe:	4632      	mov	r2, r6
 8009500:	4620      	mov	r0, r4
 8009502:	f7ff f961 	bl	80087c8 <__lshift>
 8009506:	9016      	str	r0, [sp, #88]	; 0x58
 8009508:	2800      	cmp	r0, #0
 800950a:	f47f af6b 	bne.w	80093e4 <_strtod_l+0x73c>
 800950e:	e60f      	b.n	8009130 <_strtod_l+0x488>
 8009510:	46ca      	mov	sl, r9
 8009512:	d171      	bne.n	80095f8 <_strtod_l+0x950>
 8009514:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009516:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800951a:	b352      	cbz	r2, 8009572 <_strtod_l+0x8ca>
 800951c:	4a33      	ldr	r2, [pc, #204]	; (80095ec <_strtod_l+0x944>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d12a      	bne.n	8009578 <_strtod_l+0x8d0>
 8009522:	9b04      	ldr	r3, [sp, #16]
 8009524:	4641      	mov	r1, r8
 8009526:	b1fb      	cbz	r3, 8009568 <_strtod_l+0x8c0>
 8009528:	4b2e      	ldr	r3, [pc, #184]	; (80095e4 <_strtod_l+0x93c>)
 800952a:	ea09 0303 	and.w	r3, r9, r3
 800952e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009532:	f04f 32ff 	mov.w	r2, #4294967295
 8009536:	d81a      	bhi.n	800956e <_strtod_l+0x8c6>
 8009538:	0d1b      	lsrs	r3, r3, #20
 800953a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800953e:	fa02 f303 	lsl.w	r3, r2, r3
 8009542:	4299      	cmp	r1, r3
 8009544:	d118      	bne.n	8009578 <_strtod_l+0x8d0>
 8009546:	4b2a      	ldr	r3, [pc, #168]	; (80095f0 <_strtod_l+0x948>)
 8009548:	459a      	cmp	sl, r3
 800954a:	d102      	bne.n	8009552 <_strtod_l+0x8aa>
 800954c:	3101      	adds	r1, #1
 800954e:	f43f adef 	beq.w	8009130 <_strtod_l+0x488>
 8009552:	4b24      	ldr	r3, [pc, #144]	; (80095e4 <_strtod_l+0x93c>)
 8009554:	ea0a 0303 	and.w	r3, sl, r3
 8009558:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800955c:	f04f 0800 	mov.w	r8, #0
 8009560:	9b04      	ldr	r3, [sp, #16]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d1a2      	bne.n	80094ac <_strtod_l+0x804>
 8009566:	e5ed      	b.n	8009144 <_strtod_l+0x49c>
 8009568:	f04f 33ff 	mov.w	r3, #4294967295
 800956c:	e7e9      	b.n	8009542 <_strtod_l+0x89a>
 800956e:	4613      	mov	r3, r2
 8009570:	e7e7      	b.n	8009542 <_strtod_l+0x89a>
 8009572:	ea53 0308 	orrs.w	r3, r3, r8
 8009576:	d08a      	beq.n	800948e <_strtod_l+0x7e6>
 8009578:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800957a:	b1e3      	cbz	r3, 80095b6 <_strtod_l+0x90e>
 800957c:	ea13 0f0a 	tst.w	r3, sl
 8009580:	d0ee      	beq.n	8009560 <_strtod_l+0x8b8>
 8009582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009584:	9a04      	ldr	r2, [sp, #16]
 8009586:	4640      	mov	r0, r8
 8009588:	4649      	mov	r1, r9
 800958a:	b1c3      	cbz	r3, 80095be <_strtod_l+0x916>
 800958c:	f7ff fb6f 	bl	8008c6e <sulp>
 8009590:	4602      	mov	r2, r0
 8009592:	460b      	mov	r3, r1
 8009594:	ec51 0b18 	vmov	r0, r1, d8
 8009598:	f7f6 fe88 	bl	80002ac <__adddf3>
 800959c:	4680      	mov	r8, r0
 800959e:	4689      	mov	r9, r1
 80095a0:	e7de      	b.n	8009560 <_strtod_l+0x8b8>
 80095a2:	4013      	ands	r3, r2
 80095a4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80095a8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80095ac:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80095b0:	f04f 38ff 	mov.w	r8, #4294967295
 80095b4:	e7d4      	b.n	8009560 <_strtod_l+0x8b8>
 80095b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095b8:	ea13 0f08 	tst.w	r3, r8
 80095bc:	e7e0      	b.n	8009580 <_strtod_l+0x8d8>
 80095be:	f7ff fb56 	bl	8008c6e <sulp>
 80095c2:	4602      	mov	r2, r0
 80095c4:	460b      	mov	r3, r1
 80095c6:	ec51 0b18 	vmov	r0, r1, d8
 80095ca:	f7f6 fe6d 	bl	80002a8 <__aeabi_dsub>
 80095ce:	2200      	movs	r2, #0
 80095d0:	2300      	movs	r3, #0
 80095d2:	4680      	mov	r8, r0
 80095d4:	4689      	mov	r9, r1
 80095d6:	f7f7 fa87 	bl	8000ae8 <__aeabi_dcmpeq>
 80095da:	2800      	cmp	r0, #0
 80095dc:	d0c0      	beq.n	8009560 <_strtod_l+0x8b8>
 80095de:	e618      	b.n	8009212 <_strtod_l+0x56a>
 80095e0:	fffffc02 	.word	0xfffffc02
 80095e4:	7ff00000 	.word	0x7ff00000
 80095e8:	39500000 	.word	0x39500000
 80095ec:	000fffff 	.word	0x000fffff
 80095f0:	7fefffff 	.word	0x7fefffff
 80095f4:	0800ae60 	.word	0x0800ae60
 80095f8:	4659      	mov	r1, fp
 80095fa:	4628      	mov	r0, r5
 80095fc:	f7ff fac0 	bl	8008b80 <__ratio>
 8009600:	ec57 6b10 	vmov	r6, r7, d0
 8009604:	ee10 0a10 	vmov	r0, s0
 8009608:	2200      	movs	r2, #0
 800960a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800960e:	4639      	mov	r1, r7
 8009610:	f7f7 fa7e 	bl	8000b10 <__aeabi_dcmple>
 8009614:	2800      	cmp	r0, #0
 8009616:	d071      	beq.n	80096fc <_strtod_l+0xa54>
 8009618:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800961a:	2b00      	cmp	r3, #0
 800961c:	d17c      	bne.n	8009718 <_strtod_l+0xa70>
 800961e:	f1b8 0f00 	cmp.w	r8, #0
 8009622:	d15a      	bne.n	80096da <_strtod_l+0xa32>
 8009624:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009628:	2b00      	cmp	r3, #0
 800962a:	d15d      	bne.n	80096e8 <_strtod_l+0xa40>
 800962c:	4b90      	ldr	r3, [pc, #576]	; (8009870 <_strtod_l+0xbc8>)
 800962e:	2200      	movs	r2, #0
 8009630:	4630      	mov	r0, r6
 8009632:	4639      	mov	r1, r7
 8009634:	f7f7 fa62 	bl	8000afc <__aeabi_dcmplt>
 8009638:	2800      	cmp	r0, #0
 800963a:	d15c      	bne.n	80096f6 <_strtod_l+0xa4e>
 800963c:	4630      	mov	r0, r6
 800963e:	4639      	mov	r1, r7
 8009640:	4b8c      	ldr	r3, [pc, #560]	; (8009874 <_strtod_l+0xbcc>)
 8009642:	2200      	movs	r2, #0
 8009644:	f7f6 ffe8 	bl	8000618 <__aeabi_dmul>
 8009648:	4606      	mov	r6, r0
 800964a:	460f      	mov	r7, r1
 800964c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009650:	9606      	str	r6, [sp, #24]
 8009652:	9307      	str	r3, [sp, #28]
 8009654:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009658:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800965c:	4b86      	ldr	r3, [pc, #536]	; (8009878 <_strtod_l+0xbd0>)
 800965e:	ea0a 0303 	and.w	r3, sl, r3
 8009662:	930d      	str	r3, [sp, #52]	; 0x34
 8009664:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009666:	4b85      	ldr	r3, [pc, #532]	; (800987c <_strtod_l+0xbd4>)
 8009668:	429a      	cmp	r2, r3
 800966a:	f040 8090 	bne.w	800978e <_strtod_l+0xae6>
 800966e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8009672:	ec49 8b10 	vmov	d0, r8, r9
 8009676:	f7ff f9b9 	bl	80089ec <__ulp>
 800967a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800967e:	ec51 0b10 	vmov	r0, r1, d0
 8009682:	f7f6 ffc9 	bl	8000618 <__aeabi_dmul>
 8009686:	4642      	mov	r2, r8
 8009688:	464b      	mov	r3, r9
 800968a:	f7f6 fe0f 	bl	80002ac <__adddf3>
 800968e:	460b      	mov	r3, r1
 8009690:	4979      	ldr	r1, [pc, #484]	; (8009878 <_strtod_l+0xbd0>)
 8009692:	4a7b      	ldr	r2, [pc, #492]	; (8009880 <_strtod_l+0xbd8>)
 8009694:	4019      	ands	r1, r3
 8009696:	4291      	cmp	r1, r2
 8009698:	4680      	mov	r8, r0
 800969a:	d944      	bls.n	8009726 <_strtod_l+0xa7e>
 800969c:	ee18 2a90 	vmov	r2, s17
 80096a0:	4b78      	ldr	r3, [pc, #480]	; (8009884 <_strtod_l+0xbdc>)
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d104      	bne.n	80096b0 <_strtod_l+0xa08>
 80096a6:	ee18 3a10 	vmov	r3, s16
 80096aa:	3301      	adds	r3, #1
 80096ac:	f43f ad40 	beq.w	8009130 <_strtod_l+0x488>
 80096b0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8009884 <_strtod_l+0xbdc>
 80096b4:	f04f 38ff 	mov.w	r8, #4294967295
 80096b8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80096ba:	4620      	mov	r0, r4
 80096bc:	f7fe fe6a 	bl	8008394 <_Bfree>
 80096c0:	9905      	ldr	r1, [sp, #20]
 80096c2:	4620      	mov	r0, r4
 80096c4:	f7fe fe66 	bl	8008394 <_Bfree>
 80096c8:	4659      	mov	r1, fp
 80096ca:	4620      	mov	r0, r4
 80096cc:	f7fe fe62 	bl	8008394 <_Bfree>
 80096d0:	4629      	mov	r1, r5
 80096d2:	4620      	mov	r0, r4
 80096d4:	f7fe fe5e 	bl	8008394 <_Bfree>
 80096d8:	e609      	b.n	80092ee <_strtod_l+0x646>
 80096da:	f1b8 0f01 	cmp.w	r8, #1
 80096de:	d103      	bne.n	80096e8 <_strtod_l+0xa40>
 80096e0:	f1b9 0f00 	cmp.w	r9, #0
 80096e4:	f43f ad95 	beq.w	8009212 <_strtod_l+0x56a>
 80096e8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009840 <_strtod_l+0xb98>
 80096ec:	4f60      	ldr	r7, [pc, #384]	; (8009870 <_strtod_l+0xbc8>)
 80096ee:	ed8d 7b06 	vstr	d7, [sp, #24]
 80096f2:	2600      	movs	r6, #0
 80096f4:	e7ae      	b.n	8009654 <_strtod_l+0x9ac>
 80096f6:	4f5f      	ldr	r7, [pc, #380]	; (8009874 <_strtod_l+0xbcc>)
 80096f8:	2600      	movs	r6, #0
 80096fa:	e7a7      	b.n	800964c <_strtod_l+0x9a4>
 80096fc:	4b5d      	ldr	r3, [pc, #372]	; (8009874 <_strtod_l+0xbcc>)
 80096fe:	4630      	mov	r0, r6
 8009700:	4639      	mov	r1, r7
 8009702:	2200      	movs	r2, #0
 8009704:	f7f6 ff88 	bl	8000618 <__aeabi_dmul>
 8009708:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800970a:	4606      	mov	r6, r0
 800970c:	460f      	mov	r7, r1
 800970e:	2b00      	cmp	r3, #0
 8009710:	d09c      	beq.n	800964c <_strtod_l+0x9a4>
 8009712:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009716:	e79d      	b.n	8009654 <_strtod_l+0x9ac>
 8009718:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009848 <_strtod_l+0xba0>
 800971c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009720:	ec57 6b17 	vmov	r6, r7, d7
 8009724:	e796      	b.n	8009654 <_strtod_l+0x9ac>
 8009726:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800972a:	9b04      	ldr	r3, [sp, #16]
 800972c:	46ca      	mov	sl, r9
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1c2      	bne.n	80096b8 <_strtod_l+0xa10>
 8009732:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009736:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009738:	0d1b      	lsrs	r3, r3, #20
 800973a:	051b      	lsls	r3, r3, #20
 800973c:	429a      	cmp	r2, r3
 800973e:	d1bb      	bne.n	80096b8 <_strtod_l+0xa10>
 8009740:	4630      	mov	r0, r6
 8009742:	4639      	mov	r1, r7
 8009744:	f7f7 fac8 	bl	8000cd8 <__aeabi_d2lz>
 8009748:	f7f6 ff38 	bl	80005bc <__aeabi_l2d>
 800974c:	4602      	mov	r2, r0
 800974e:	460b      	mov	r3, r1
 8009750:	4630      	mov	r0, r6
 8009752:	4639      	mov	r1, r7
 8009754:	f7f6 fda8 	bl	80002a8 <__aeabi_dsub>
 8009758:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800975a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800975e:	ea43 0308 	orr.w	r3, r3, r8
 8009762:	4313      	orrs	r3, r2
 8009764:	4606      	mov	r6, r0
 8009766:	460f      	mov	r7, r1
 8009768:	d054      	beq.n	8009814 <_strtod_l+0xb6c>
 800976a:	a339      	add	r3, pc, #228	; (adr r3, 8009850 <_strtod_l+0xba8>)
 800976c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009770:	f7f7 f9c4 	bl	8000afc <__aeabi_dcmplt>
 8009774:	2800      	cmp	r0, #0
 8009776:	f47f ace5 	bne.w	8009144 <_strtod_l+0x49c>
 800977a:	a337      	add	r3, pc, #220	; (adr r3, 8009858 <_strtod_l+0xbb0>)
 800977c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009780:	4630      	mov	r0, r6
 8009782:	4639      	mov	r1, r7
 8009784:	f7f7 f9d8 	bl	8000b38 <__aeabi_dcmpgt>
 8009788:	2800      	cmp	r0, #0
 800978a:	d095      	beq.n	80096b8 <_strtod_l+0xa10>
 800978c:	e4da      	b.n	8009144 <_strtod_l+0x49c>
 800978e:	9b04      	ldr	r3, [sp, #16]
 8009790:	b333      	cbz	r3, 80097e0 <_strtod_l+0xb38>
 8009792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009794:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009798:	d822      	bhi.n	80097e0 <_strtod_l+0xb38>
 800979a:	a331      	add	r3, pc, #196	; (adr r3, 8009860 <_strtod_l+0xbb8>)
 800979c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a0:	4630      	mov	r0, r6
 80097a2:	4639      	mov	r1, r7
 80097a4:	f7f7 f9b4 	bl	8000b10 <__aeabi_dcmple>
 80097a8:	b1a0      	cbz	r0, 80097d4 <_strtod_l+0xb2c>
 80097aa:	4639      	mov	r1, r7
 80097ac:	4630      	mov	r0, r6
 80097ae:	f7f7 fa0b 	bl	8000bc8 <__aeabi_d2uiz>
 80097b2:	2801      	cmp	r0, #1
 80097b4:	bf38      	it	cc
 80097b6:	2001      	movcc	r0, #1
 80097b8:	f7f6 feb4 	bl	8000524 <__aeabi_ui2d>
 80097bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097be:	4606      	mov	r6, r0
 80097c0:	460f      	mov	r7, r1
 80097c2:	bb23      	cbnz	r3, 800980e <_strtod_l+0xb66>
 80097c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80097c8:	9010      	str	r0, [sp, #64]	; 0x40
 80097ca:	9311      	str	r3, [sp, #68]	; 0x44
 80097cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80097d0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80097d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097d8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80097dc:	1a9b      	subs	r3, r3, r2
 80097de:	930f      	str	r3, [sp, #60]	; 0x3c
 80097e0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80097e4:	eeb0 0a48 	vmov.f32	s0, s16
 80097e8:	eef0 0a68 	vmov.f32	s1, s17
 80097ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80097f0:	f7ff f8fc 	bl	80089ec <__ulp>
 80097f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80097f8:	ec53 2b10 	vmov	r2, r3, d0
 80097fc:	f7f6 ff0c 	bl	8000618 <__aeabi_dmul>
 8009800:	ec53 2b18 	vmov	r2, r3, d8
 8009804:	f7f6 fd52 	bl	80002ac <__adddf3>
 8009808:	4680      	mov	r8, r0
 800980a:	4689      	mov	r9, r1
 800980c:	e78d      	b.n	800972a <_strtod_l+0xa82>
 800980e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009812:	e7db      	b.n	80097cc <_strtod_l+0xb24>
 8009814:	a314      	add	r3, pc, #80	; (adr r3, 8009868 <_strtod_l+0xbc0>)
 8009816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800981a:	f7f7 f96f 	bl	8000afc <__aeabi_dcmplt>
 800981e:	e7b3      	b.n	8009788 <_strtod_l+0xae0>
 8009820:	2300      	movs	r3, #0
 8009822:	930a      	str	r3, [sp, #40]	; 0x28
 8009824:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009826:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009828:	6013      	str	r3, [r2, #0]
 800982a:	f7ff ba7c 	b.w	8008d26 <_strtod_l+0x7e>
 800982e:	2a65      	cmp	r2, #101	; 0x65
 8009830:	f43f ab75 	beq.w	8008f1e <_strtod_l+0x276>
 8009834:	2a45      	cmp	r2, #69	; 0x45
 8009836:	f43f ab72 	beq.w	8008f1e <_strtod_l+0x276>
 800983a:	2301      	movs	r3, #1
 800983c:	f7ff bbaa 	b.w	8008f94 <_strtod_l+0x2ec>
 8009840:	00000000 	.word	0x00000000
 8009844:	bff00000 	.word	0xbff00000
 8009848:	00000000 	.word	0x00000000
 800984c:	3ff00000 	.word	0x3ff00000
 8009850:	94a03595 	.word	0x94a03595
 8009854:	3fdfffff 	.word	0x3fdfffff
 8009858:	35afe535 	.word	0x35afe535
 800985c:	3fe00000 	.word	0x3fe00000
 8009860:	ffc00000 	.word	0xffc00000
 8009864:	41dfffff 	.word	0x41dfffff
 8009868:	94a03595 	.word	0x94a03595
 800986c:	3fcfffff 	.word	0x3fcfffff
 8009870:	3ff00000 	.word	0x3ff00000
 8009874:	3fe00000 	.word	0x3fe00000
 8009878:	7ff00000 	.word	0x7ff00000
 800987c:	7fe00000 	.word	0x7fe00000
 8009880:	7c9fffff 	.word	0x7c9fffff
 8009884:	7fefffff 	.word	0x7fefffff

08009888 <_strtod_r>:
 8009888:	4b01      	ldr	r3, [pc, #4]	; (8009890 <_strtod_r+0x8>)
 800988a:	f7ff ba0d 	b.w	8008ca8 <_strtod_l>
 800988e:	bf00      	nop
 8009890:	20000068 	.word	0x20000068

08009894 <_strtol_l.constprop.0>:
 8009894:	2b01      	cmp	r3, #1
 8009896:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800989a:	d001      	beq.n	80098a0 <_strtol_l.constprop.0+0xc>
 800989c:	2b24      	cmp	r3, #36	; 0x24
 800989e:	d906      	bls.n	80098ae <_strtol_l.constprop.0+0x1a>
 80098a0:	f7fd fd7e 	bl	80073a0 <__errno>
 80098a4:	2316      	movs	r3, #22
 80098a6:	6003      	str	r3, [r0, #0]
 80098a8:	2000      	movs	r0, #0
 80098aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098ae:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009994 <_strtol_l.constprop.0+0x100>
 80098b2:	460d      	mov	r5, r1
 80098b4:	462e      	mov	r6, r5
 80098b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098ba:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80098be:	f017 0708 	ands.w	r7, r7, #8
 80098c2:	d1f7      	bne.n	80098b4 <_strtol_l.constprop.0+0x20>
 80098c4:	2c2d      	cmp	r4, #45	; 0x2d
 80098c6:	d132      	bne.n	800992e <_strtol_l.constprop.0+0x9a>
 80098c8:	782c      	ldrb	r4, [r5, #0]
 80098ca:	2701      	movs	r7, #1
 80098cc:	1cb5      	adds	r5, r6, #2
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d05b      	beq.n	800998a <_strtol_l.constprop.0+0xf6>
 80098d2:	2b10      	cmp	r3, #16
 80098d4:	d109      	bne.n	80098ea <_strtol_l.constprop.0+0x56>
 80098d6:	2c30      	cmp	r4, #48	; 0x30
 80098d8:	d107      	bne.n	80098ea <_strtol_l.constprop.0+0x56>
 80098da:	782c      	ldrb	r4, [r5, #0]
 80098dc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80098e0:	2c58      	cmp	r4, #88	; 0x58
 80098e2:	d14d      	bne.n	8009980 <_strtol_l.constprop.0+0xec>
 80098e4:	786c      	ldrb	r4, [r5, #1]
 80098e6:	2310      	movs	r3, #16
 80098e8:	3502      	adds	r5, #2
 80098ea:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80098ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80098f2:	f04f 0e00 	mov.w	lr, #0
 80098f6:	fbb8 f9f3 	udiv	r9, r8, r3
 80098fa:	4676      	mov	r6, lr
 80098fc:	fb03 8a19 	mls	sl, r3, r9, r8
 8009900:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009904:	f1bc 0f09 	cmp.w	ip, #9
 8009908:	d816      	bhi.n	8009938 <_strtol_l.constprop.0+0xa4>
 800990a:	4664      	mov	r4, ip
 800990c:	42a3      	cmp	r3, r4
 800990e:	dd24      	ble.n	800995a <_strtol_l.constprop.0+0xc6>
 8009910:	f1be 3fff 	cmp.w	lr, #4294967295
 8009914:	d008      	beq.n	8009928 <_strtol_l.constprop.0+0x94>
 8009916:	45b1      	cmp	r9, r6
 8009918:	d31c      	bcc.n	8009954 <_strtol_l.constprop.0+0xc0>
 800991a:	d101      	bne.n	8009920 <_strtol_l.constprop.0+0x8c>
 800991c:	45a2      	cmp	sl, r4
 800991e:	db19      	blt.n	8009954 <_strtol_l.constprop.0+0xc0>
 8009920:	fb06 4603 	mla	r6, r6, r3, r4
 8009924:	f04f 0e01 	mov.w	lr, #1
 8009928:	f815 4b01 	ldrb.w	r4, [r5], #1
 800992c:	e7e8      	b.n	8009900 <_strtol_l.constprop.0+0x6c>
 800992e:	2c2b      	cmp	r4, #43	; 0x2b
 8009930:	bf04      	itt	eq
 8009932:	782c      	ldrbeq	r4, [r5, #0]
 8009934:	1cb5      	addeq	r5, r6, #2
 8009936:	e7ca      	b.n	80098ce <_strtol_l.constprop.0+0x3a>
 8009938:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800993c:	f1bc 0f19 	cmp.w	ip, #25
 8009940:	d801      	bhi.n	8009946 <_strtol_l.constprop.0+0xb2>
 8009942:	3c37      	subs	r4, #55	; 0x37
 8009944:	e7e2      	b.n	800990c <_strtol_l.constprop.0+0x78>
 8009946:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800994a:	f1bc 0f19 	cmp.w	ip, #25
 800994e:	d804      	bhi.n	800995a <_strtol_l.constprop.0+0xc6>
 8009950:	3c57      	subs	r4, #87	; 0x57
 8009952:	e7db      	b.n	800990c <_strtol_l.constprop.0+0x78>
 8009954:	f04f 3eff 	mov.w	lr, #4294967295
 8009958:	e7e6      	b.n	8009928 <_strtol_l.constprop.0+0x94>
 800995a:	f1be 3fff 	cmp.w	lr, #4294967295
 800995e:	d105      	bne.n	800996c <_strtol_l.constprop.0+0xd8>
 8009960:	2322      	movs	r3, #34	; 0x22
 8009962:	6003      	str	r3, [r0, #0]
 8009964:	4646      	mov	r6, r8
 8009966:	b942      	cbnz	r2, 800997a <_strtol_l.constprop.0+0xe6>
 8009968:	4630      	mov	r0, r6
 800996a:	e79e      	b.n	80098aa <_strtol_l.constprop.0+0x16>
 800996c:	b107      	cbz	r7, 8009970 <_strtol_l.constprop.0+0xdc>
 800996e:	4276      	negs	r6, r6
 8009970:	2a00      	cmp	r2, #0
 8009972:	d0f9      	beq.n	8009968 <_strtol_l.constprop.0+0xd4>
 8009974:	f1be 0f00 	cmp.w	lr, #0
 8009978:	d000      	beq.n	800997c <_strtol_l.constprop.0+0xe8>
 800997a:	1e69      	subs	r1, r5, #1
 800997c:	6011      	str	r1, [r2, #0]
 800997e:	e7f3      	b.n	8009968 <_strtol_l.constprop.0+0xd4>
 8009980:	2430      	movs	r4, #48	; 0x30
 8009982:	2b00      	cmp	r3, #0
 8009984:	d1b1      	bne.n	80098ea <_strtol_l.constprop.0+0x56>
 8009986:	2308      	movs	r3, #8
 8009988:	e7af      	b.n	80098ea <_strtol_l.constprop.0+0x56>
 800998a:	2c30      	cmp	r4, #48	; 0x30
 800998c:	d0a5      	beq.n	80098da <_strtol_l.constprop.0+0x46>
 800998e:	230a      	movs	r3, #10
 8009990:	e7ab      	b.n	80098ea <_strtol_l.constprop.0+0x56>
 8009992:	bf00      	nop
 8009994:	0800ae89 	.word	0x0800ae89

08009998 <_strtol_r>:
 8009998:	f7ff bf7c 	b.w	8009894 <_strtol_l.constprop.0>

0800999c <__ssputs_r>:
 800999c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099a0:	688e      	ldr	r6, [r1, #8]
 80099a2:	461f      	mov	r7, r3
 80099a4:	42be      	cmp	r6, r7
 80099a6:	680b      	ldr	r3, [r1, #0]
 80099a8:	4682      	mov	sl, r0
 80099aa:	460c      	mov	r4, r1
 80099ac:	4690      	mov	r8, r2
 80099ae:	d82c      	bhi.n	8009a0a <__ssputs_r+0x6e>
 80099b0:	898a      	ldrh	r2, [r1, #12]
 80099b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80099b6:	d026      	beq.n	8009a06 <__ssputs_r+0x6a>
 80099b8:	6965      	ldr	r5, [r4, #20]
 80099ba:	6909      	ldr	r1, [r1, #16]
 80099bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099c0:	eba3 0901 	sub.w	r9, r3, r1
 80099c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099c8:	1c7b      	adds	r3, r7, #1
 80099ca:	444b      	add	r3, r9
 80099cc:	106d      	asrs	r5, r5, #1
 80099ce:	429d      	cmp	r5, r3
 80099d0:	bf38      	it	cc
 80099d2:	461d      	movcc	r5, r3
 80099d4:	0553      	lsls	r3, r2, #21
 80099d6:	d527      	bpl.n	8009a28 <__ssputs_r+0x8c>
 80099d8:	4629      	mov	r1, r5
 80099da:	f7fe fc0f 	bl	80081fc <_malloc_r>
 80099de:	4606      	mov	r6, r0
 80099e0:	b360      	cbz	r0, 8009a3c <__ssputs_r+0xa0>
 80099e2:	6921      	ldr	r1, [r4, #16]
 80099e4:	464a      	mov	r2, r9
 80099e6:	f7fd fd07 	bl	80073f8 <memcpy>
 80099ea:	89a3      	ldrh	r3, [r4, #12]
 80099ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099f4:	81a3      	strh	r3, [r4, #12]
 80099f6:	6126      	str	r6, [r4, #16]
 80099f8:	6165      	str	r5, [r4, #20]
 80099fa:	444e      	add	r6, r9
 80099fc:	eba5 0509 	sub.w	r5, r5, r9
 8009a00:	6026      	str	r6, [r4, #0]
 8009a02:	60a5      	str	r5, [r4, #8]
 8009a04:	463e      	mov	r6, r7
 8009a06:	42be      	cmp	r6, r7
 8009a08:	d900      	bls.n	8009a0c <__ssputs_r+0x70>
 8009a0a:	463e      	mov	r6, r7
 8009a0c:	6820      	ldr	r0, [r4, #0]
 8009a0e:	4632      	mov	r2, r6
 8009a10:	4641      	mov	r1, r8
 8009a12:	f000 fc39 	bl	800a288 <memmove>
 8009a16:	68a3      	ldr	r3, [r4, #8]
 8009a18:	1b9b      	subs	r3, r3, r6
 8009a1a:	60a3      	str	r3, [r4, #8]
 8009a1c:	6823      	ldr	r3, [r4, #0]
 8009a1e:	4433      	add	r3, r6
 8009a20:	6023      	str	r3, [r4, #0]
 8009a22:	2000      	movs	r0, #0
 8009a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a28:	462a      	mov	r2, r5
 8009a2a:	f001 f832 	bl	800aa92 <_realloc_r>
 8009a2e:	4606      	mov	r6, r0
 8009a30:	2800      	cmp	r0, #0
 8009a32:	d1e0      	bne.n	80099f6 <__ssputs_r+0x5a>
 8009a34:	6921      	ldr	r1, [r4, #16]
 8009a36:	4650      	mov	r0, sl
 8009a38:	f7fe fb6c 	bl	8008114 <_free_r>
 8009a3c:	230c      	movs	r3, #12
 8009a3e:	f8ca 3000 	str.w	r3, [sl]
 8009a42:	89a3      	ldrh	r3, [r4, #12]
 8009a44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a48:	81a3      	strh	r3, [r4, #12]
 8009a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a4e:	e7e9      	b.n	8009a24 <__ssputs_r+0x88>

08009a50 <_svfiprintf_r>:
 8009a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a54:	4698      	mov	r8, r3
 8009a56:	898b      	ldrh	r3, [r1, #12]
 8009a58:	061b      	lsls	r3, r3, #24
 8009a5a:	b09d      	sub	sp, #116	; 0x74
 8009a5c:	4607      	mov	r7, r0
 8009a5e:	460d      	mov	r5, r1
 8009a60:	4614      	mov	r4, r2
 8009a62:	d50e      	bpl.n	8009a82 <_svfiprintf_r+0x32>
 8009a64:	690b      	ldr	r3, [r1, #16]
 8009a66:	b963      	cbnz	r3, 8009a82 <_svfiprintf_r+0x32>
 8009a68:	2140      	movs	r1, #64	; 0x40
 8009a6a:	f7fe fbc7 	bl	80081fc <_malloc_r>
 8009a6e:	6028      	str	r0, [r5, #0]
 8009a70:	6128      	str	r0, [r5, #16]
 8009a72:	b920      	cbnz	r0, 8009a7e <_svfiprintf_r+0x2e>
 8009a74:	230c      	movs	r3, #12
 8009a76:	603b      	str	r3, [r7, #0]
 8009a78:	f04f 30ff 	mov.w	r0, #4294967295
 8009a7c:	e0d0      	b.n	8009c20 <_svfiprintf_r+0x1d0>
 8009a7e:	2340      	movs	r3, #64	; 0x40
 8009a80:	616b      	str	r3, [r5, #20]
 8009a82:	2300      	movs	r3, #0
 8009a84:	9309      	str	r3, [sp, #36]	; 0x24
 8009a86:	2320      	movs	r3, #32
 8009a88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a90:	2330      	movs	r3, #48	; 0x30
 8009a92:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009c38 <_svfiprintf_r+0x1e8>
 8009a96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a9a:	f04f 0901 	mov.w	r9, #1
 8009a9e:	4623      	mov	r3, r4
 8009aa0:	469a      	mov	sl, r3
 8009aa2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009aa6:	b10a      	cbz	r2, 8009aac <_svfiprintf_r+0x5c>
 8009aa8:	2a25      	cmp	r2, #37	; 0x25
 8009aaa:	d1f9      	bne.n	8009aa0 <_svfiprintf_r+0x50>
 8009aac:	ebba 0b04 	subs.w	fp, sl, r4
 8009ab0:	d00b      	beq.n	8009aca <_svfiprintf_r+0x7a>
 8009ab2:	465b      	mov	r3, fp
 8009ab4:	4622      	mov	r2, r4
 8009ab6:	4629      	mov	r1, r5
 8009ab8:	4638      	mov	r0, r7
 8009aba:	f7ff ff6f 	bl	800999c <__ssputs_r>
 8009abe:	3001      	adds	r0, #1
 8009ac0:	f000 80a9 	beq.w	8009c16 <_svfiprintf_r+0x1c6>
 8009ac4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ac6:	445a      	add	r2, fp
 8009ac8:	9209      	str	r2, [sp, #36]	; 0x24
 8009aca:	f89a 3000 	ldrb.w	r3, [sl]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	f000 80a1 	beq.w	8009c16 <_svfiprintf_r+0x1c6>
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8009ada:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ade:	f10a 0a01 	add.w	sl, sl, #1
 8009ae2:	9304      	str	r3, [sp, #16]
 8009ae4:	9307      	str	r3, [sp, #28]
 8009ae6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009aea:	931a      	str	r3, [sp, #104]	; 0x68
 8009aec:	4654      	mov	r4, sl
 8009aee:	2205      	movs	r2, #5
 8009af0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009af4:	4850      	ldr	r0, [pc, #320]	; (8009c38 <_svfiprintf_r+0x1e8>)
 8009af6:	f7f6 fb7b 	bl	80001f0 <memchr>
 8009afa:	9a04      	ldr	r2, [sp, #16]
 8009afc:	b9d8      	cbnz	r0, 8009b36 <_svfiprintf_r+0xe6>
 8009afe:	06d0      	lsls	r0, r2, #27
 8009b00:	bf44      	itt	mi
 8009b02:	2320      	movmi	r3, #32
 8009b04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b08:	0711      	lsls	r1, r2, #28
 8009b0a:	bf44      	itt	mi
 8009b0c:	232b      	movmi	r3, #43	; 0x2b
 8009b0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b12:	f89a 3000 	ldrb.w	r3, [sl]
 8009b16:	2b2a      	cmp	r3, #42	; 0x2a
 8009b18:	d015      	beq.n	8009b46 <_svfiprintf_r+0xf6>
 8009b1a:	9a07      	ldr	r2, [sp, #28]
 8009b1c:	4654      	mov	r4, sl
 8009b1e:	2000      	movs	r0, #0
 8009b20:	f04f 0c0a 	mov.w	ip, #10
 8009b24:	4621      	mov	r1, r4
 8009b26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b2a:	3b30      	subs	r3, #48	; 0x30
 8009b2c:	2b09      	cmp	r3, #9
 8009b2e:	d94d      	bls.n	8009bcc <_svfiprintf_r+0x17c>
 8009b30:	b1b0      	cbz	r0, 8009b60 <_svfiprintf_r+0x110>
 8009b32:	9207      	str	r2, [sp, #28]
 8009b34:	e014      	b.n	8009b60 <_svfiprintf_r+0x110>
 8009b36:	eba0 0308 	sub.w	r3, r0, r8
 8009b3a:	fa09 f303 	lsl.w	r3, r9, r3
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	9304      	str	r3, [sp, #16]
 8009b42:	46a2      	mov	sl, r4
 8009b44:	e7d2      	b.n	8009aec <_svfiprintf_r+0x9c>
 8009b46:	9b03      	ldr	r3, [sp, #12]
 8009b48:	1d19      	adds	r1, r3, #4
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	9103      	str	r1, [sp, #12]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	bfbb      	ittet	lt
 8009b52:	425b      	neglt	r3, r3
 8009b54:	f042 0202 	orrlt.w	r2, r2, #2
 8009b58:	9307      	strge	r3, [sp, #28]
 8009b5a:	9307      	strlt	r3, [sp, #28]
 8009b5c:	bfb8      	it	lt
 8009b5e:	9204      	strlt	r2, [sp, #16]
 8009b60:	7823      	ldrb	r3, [r4, #0]
 8009b62:	2b2e      	cmp	r3, #46	; 0x2e
 8009b64:	d10c      	bne.n	8009b80 <_svfiprintf_r+0x130>
 8009b66:	7863      	ldrb	r3, [r4, #1]
 8009b68:	2b2a      	cmp	r3, #42	; 0x2a
 8009b6a:	d134      	bne.n	8009bd6 <_svfiprintf_r+0x186>
 8009b6c:	9b03      	ldr	r3, [sp, #12]
 8009b6e:	1d1a      	adds	r2, r3, #4
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	9203      	str	r2, [sp, #12]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	bfb8      	it	lt
 8009b78:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b7c:	3402      	adds	r4, #2
 8009b7e:	9305      	str	r3, [sp, #20]
 8009b80:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009c48 <_svfiprintf_r+0x1f8>
 8009b84:	7821      	ldrb	r1, [r4, #0]
 8009b86:	2203      	movs	r2, #3
 8009b88:	4650      	mov	r0, sl
 8009b8a:	f7f6 fb31 	bl	80001f0 <memchr>
 8009b8e:	b138      	cbz	r0, 8009ba0 <_svfiprintf_r+0x150>
 8009b90:	9b04      	ldr	r3, [sp, #16]
 8009b92:	eba0 000a 	sub.w	r0, r0, sl
 8009b96:	2240      	movs	r2, #64	; 0x40
 8009b98:	4082      	lsls	r2, r0
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	3401      	adds	r4, #1
 8009b9e:	9304      	str	r3, [sp, #16]
 8009ba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ba4:	4825      	ldr	r0, [pc, #148]	; (8009c3c <_svfiprintf_r+0x1ec>)
 8009ba6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009baa:	2206      	movs	r2, #6
 8009bac:	f7f6 fb20 	bl	80001f0 <memchr>
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	d038      	beq.n	8009c26 <_svfiprintf_r+0x1d6>
 8009bb4:	4b22      	ldr	r3, [pc, #136]	; (8009c40 <_svfiprintf_r+0x1f0>)
 8009bb6:	bb1b      	cbnz	r3, 8009c00 <_svfiprintf_r+0x1b0>
 8009bb8:	9b03      	ldr	r3, [sp, #12]
 8009bba:	3307      	adds	r3, #7
 8009bbc:	f023 0307 	bic.w	r3, r3, #7
 8009bc0:	3308      	adds	r3, #8
 8009bc2:	9303      	str	r3, [sp, #12]
 8009bc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bc6:	4433      	add	r3, r6
 8009bc8:	9309      	str	r3, [sp, #36]	; 0x24
 8009bca:	e768      	b.n	8009a9e <_svfiprintf_r+0x4e>
 8009bcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bd0:	460c      	mov	r4, r1
 8009bd2:	2001      	movs	r0, #1
 8009bd4:	e7a6      	b.n	8009b24 <_svfiprintf_r+0xd4>
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	3401      	adds	r4, #1
 8009bda:	9305      	str	r3, [sp, #20]
 8009bdc:	4619      	mov	r1, r3
 8009bde:	f04f 0c0a 	mov.w	ip, #10
 8009be2:	4620      	mov	r0, r4
 8009be4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009be8:	3a30      	subs	r2, #48	; 0x30
 8009bea:	2a09      	cmp	r2, #9
 8009bec:	d903      	bls.n	8009bf6 <_svfiprintf_r+0x1a6>
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d0c6      	beq.n	8009b80 <_svfiprintf_r+0x130>
 8009bf2:	9105      	str	r1, [sp, #20]
 8009bf4:	e7c4      	b.n	8009b80 <_svfiprintf_r+0x130>
 8009bf6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bfa:	4604      	mov	r4, r0
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e7f0      	b.n	8009be2 <_svfiprintf_r+0x192>
 8009c00:	ab03      	add	r3, sp, #12
 8009c02:	9300      	str	r3, [sp, #0]
 8009c04:	462a      	mov	r2, r5
 8009c06:	4b0f      	ldr	r3, [pc, #60]	; (8009c44 <_svfiprintf_r+0x1f4>)
 8009c08:	a904      	add	r1, sp, #16
 8009c0a:	4638      	mov	r0, r7
 8009c0c:	f7fc fbc4 	bl	8006398 <_printf_float>
 8009c10:	1c42      	adds	r2, r0, #1
 8009c12:	4606      	mov	r6, r0
 8009c14:	d1d6      	bne.n	8009bc4 <_svfiprintf_r+0x174>
 8009c16:	89ab      	ldrh	r3, [r5, #12]
 8009c18:	065b      	lsls	r3, r3, #25
 8009c1a:	f53f af2d 	bmi.w	8009a78 <_svfiprintf_r+0x28>
 8009c1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c20:	b01d      	add	sp, #116	; 0x74
 8009c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c26:	ab03      	add	r3, sp, #12
 8009c28:	9300      	str	r3, [sp, #0]
 8009c2a:	462a      	mov	r2, r5
 8009c2c:	4b05      	ldr	r3, [pc, #20]	; (8009c44 <_svfiprintf_r+0x1f4>)
 8009c2e:	a904      	add	r1, sp, #16
 8009c30:	4638      	mov	r0, r7
 8009c32:	f7fc fe55 	bl	80068e0 <_printf_i>
 8009c36:	e7eb      	b.n	8009c10 <_svfiprintf_r+0x1c0>
 8009c38:	0800af89 	.word	0x0800af89
 8009c3c:	0800af93 	.word	0x0800af93
 8009c40:	08006399 	.word	0x08006399
 8009c44:	0800999d 	.word	0x0800999d
 8009c48:	0800af8f 	.word	0x0800af8f

08009c4c <__sfputc_r>:
 8009c4c:	6893      	ldr	r3, [r2, #8]
 8009c4e:	3b01      	subs	r3, #1
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	b410      	push	{r4}
 8009c54:	6093      	str	r3, [r2, #8]
 8009c56:	da08      	bge.n	8009c6a <__sfputc_r+0x1e>
 8009c58:	6994      	ldr	r4, [r2, #24]
 8009c5a:	42a3      	cmp	r3, r4
 8009c5c:	db01      	blt.n	8009c62 <__sfputc_r+0x16>
 8009c5e:	290a      	cmp	r1, #10
 8009c60:	d103      	bne.n	8009c6a <__sfputc_r+0x1e>
 8009c62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c66:	f000 ba79 	b.w	800a15c <__swbuf_r>
 8009c6a:	6813      	ldr	r3, [r2, #0]
 8009c6c:	1c58      	adds	r0, r3, #1
 8009c6e:	6010      	str	r0, [r2, #0]
 8009c70:	7019      	strb	r1, [r3, #0]
 8009c72:	4608      	mov	r0, r1
 8009c74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c78:	4770      	bx	lr

08009c7a <__sfputs_r>:
 8009c7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7c:	4606      	mov	r6, r0
 8009c7e:	460f      	mov	r7, r1
 8009c80:	4614      	mov	r4, r2
 8009c82:	18d5      	adds	r5, r2, r3
 8009c84:	42ac      	cmp	r4, r5
 8009c86:	d101      	bne.n	8009c8c <__sfputs_r+0x12>
 8009c88:	2000      	movs	r0, #0
 8009c8a:	e007      	b.n	8009c9c <__sfputs_r+0x22>
 8009c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c90:	463a      	mov	r2, r7
 8009c92:	4630      	mov	r0, r6
 8009c94:	f7ff ffda 	bl	8009c4c <__sfputc_r>
 8009c98:	1c43      	adds	r3, r0, #1
 8009c9a:	d1f3      	bne.n	8009c84 <__sfputs_r+0xa>
 8009c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ca0 <_vfiprintf_r>:
 8009ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca4:	460d      	mov	r5, r1
 8009ca6:	b09d      	sub	sp, #116	; 0x74
 8009ca8:	4614      	mov	r4, r2
 8009caa:	4698      	mov	r8, r3
 8009cac:	4606      	mov	r6, r0
 8009cae:	b118      	cbz	r0, 8009cb8 <_vfiprintf_r+0x18>
 8009cb0:	6a03      	ldr	r3, [r0, #32]
 8009cb2:	b90b      	cbnz	r3, 8009cb8 <_vfiprintf_r+0x18>
 8009cb4:	f7fd f9c0 	bl	8007038 <__sinit>
 8009cb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009cba:	07d9      	lsls	r1, r3, #31
 8009cbc:	d405      	bmi.n	8009cca <_vfiprintf_r+0x2a>
 8009cbe:	89ab      	ldrh	r3, [r5, #12]
 8009cc0:	059a      	lsls	r2, r3, #22
 8009cc2:	d402      	bmi.n	8009cca <_vfiprintf_r+0x2a>
 8009cc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cc6:	f7fd fb95 	bl	80073f4 <__retarget_lock_acquire_recursive>
 8009cca:	89ab      	ldrh	r3, [r5, #12]
 8009ccc:	071b      	lsls	r3, r3, #28
 8009cce:	d501      	bpl.n	8009cd4 <_vfiprintf_r+0x34>
 8009cd0:	692b      	ldr	r3, [r5, #16]
 8009cd2:	b99b      	cbnz	r3, 8009cfc <_vfiprintf_r+0x5c>
 8009cd4:	4629      	mov	r1, r5
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	f000 fa7e 	bl	800a1d8 <__swsetup_r>
 8009cdc:	b170      	cbz	r0, 8009cfc <_vfiprintf_r+0x5c>
 8009cde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ce0:	07dc      	lsls	r4, r3, #31
 8009ce2:	d504      	bpl.n	8009cee <_vfiprintf_r+0x4e>
 8009ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce8:	b01d      	add	sp, #116	; 0x74
 8009cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cee:	89ab      	ldrh	r3, [r5, #12]
 8009cf0:	0598      	lsls	r0, r3, #22
 8009cf2:	d4f7      	bmi.n	8009ce4 <_vfiprintf_r+0x44>
 8009cf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cf6:	f7fd fb7e 	bl	80073f6 <__retarget_lock_release_recursive>
 8009cfa:	e7f3      	b.n	8009ce4 <_vfiprintf_r+0x44>
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	9309      	str	r3, [sp, #36]	; 0x24
 8009d00:	2320      	movs	r3, #32
 8009d02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d06:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d0a:	2330      	movs	r3, #48	; 0x30
 8009d0c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009ec0 <_vfiprintf_r+0x220>
 8009d10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d14:	f04f 0901 	mov.w	r9, #1
 8009d18:	4623      	mov	r3, r4
 8009d1a:	469a      	mov	sl, r3
 8009d1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d20:	b10a      	cbz	r2, 8009d26 <_vfiprintf_r+0x86>
 8009d22:	2a25      	cmp	r2, #37	; 0x25
 8009d24:	d1f9      	bne.n	8009d1a <_vfiprintf_r+0x7a>
 8009d26:	ebba 0b04 	subs.w	fp, sl, r4
 8009d2a:	d00b      	beq.n	8009d44 <_vfiprintf_r+0xa4>
 8009d2c:	465b      	mov	r3, fp
 8009d2e:	4622      	mov	r2, r4
 8009d30:	4629      	mov	r1, r5
 8009d32:	4630      	mov	r0, r6
 8009d34:	f7ff ffa1 	bl	8009c7a <__sfputs_r>
 8009d38:	3001      	adds	r0, #1
 8009d3a:	f000 80a9 	beq.w	8009e90 <_vfiprintf_r+0x1f0>
 8009d3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d40:	445a      	add	r2, fp
 8009d42:	9209      	str	r2, [sp, #36]	; 0x24
 8009d44:	f89a 3000 	ldrb.w	r3, [sl]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	f000 80a1 	beq.w	8009e90 <_vfiprintf_r+0x1f0>
 8009d4e:	2300      	movs	r3, #0
 8009d50:	f04f 32ff 	mov.w	r2, #4294967295
 8009d54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d58:	f10a 0a01 	add.w	sl, sl, #1
 8009d5c:	9304      	str	r3, [sp, #16]
 8009d5e:	9307      	str	r3, [sp, #28]
 8009d60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d64:	931a      	str	r3, [sp, #104]	; 0x68
 8009d66:	4654      	mov	r4, sl
 8009d68:	2205      	movs	r2, #5
 8009d6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d6e:	4854      	ldr	r0, [pc, #336]	; (8009ec0 <_vfiprintf_r+0x220>)
 8009d70:	f7f6 fa3e 	bl	80001f0 <memchr>
 8009d74:	9a04      	ldr	r2, [sp, #16]
 8009d76:	b9d8      	cbnz	r0, 8009db0 <_vfiprintf_r+0x110>
 8009d78:	06d1      	lsls	r1, r2, #27
 8009d7a:	bf44      	itt	mi
 8009d7c:	2320      	movmi	r3, #32
 8009d7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d82:	0713      	lsls	r3, r2, #28
 8009d84:	bf44      	itt	mi
 8009d86:	232b      	movmi	r3, #43	; 0x2b
 8009d88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d8c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d90:	2b2a      	cmp	r3, #42	; 0x2a
 8009d92:	d015      	beq.n	8009dc0 <_vfiprintf_r+0x120>
 8009d94:	9a07      	ldr	r2, [sp, #28]
 8009d96:	4654      	mov	r4, sl
 8009d98:	2000      	movs	r0, #0
 8009d9a:	f04f 0c0a 	mov.w	ip, #10
 8009d9e:	4621      	mov	r1, r4
 8009da0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009da4:	3b30      	subs	r3, #48	; 0x30
 8009da6:	2b09      	cmp	r3, #9
 8009da8:	d94d      	bls.n	8009e46 <_vfiprintf_r+0x1a6>
 8009daa:	b1b0      	cbz	r0, 8009dda <_vfiprintf_r+0x13a>
 8009dac:	9207      	str	r2, [sp, #28]
 8009dae:	e014      	b.n	8009dda <_vfiprintf_r+0x13a>
 8009db0:	eba0 0308 	sub.w	r3, r0, r8
 8009db4:	fa09 f303 	lsl.w	r3, r9, r3
 8009db8:	4313      	orrs	r3, r2
 8009dba:	9304      	str	r3, [sp, #16]
 8009dbc:	46a2      	mov	sl, r4
 8009dbe:	e7d2      	b.n	8009d66 <_vfiprintf_r+0xc6>
 8009dc0:	9b03      	ldr	r3, [sp, #12]
 8009dc2:	1d19      	adds	r1, r3, #4
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	9103      	str	r1, [sp, #12]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	bfbb      	ittet	lt
 8009dcc:	425b      	neglt	r3, r3
 8009dce:	f042 0202 	orrlt.w	r2, r2, #2
 8009dd2:	9307      	strge	r3, [sp, #28]
 8009dd4:	9307      	strlt	r3, [sp, #28]
 8009dd6:	bfb8      	it	lt
 8009dd8:	9204      	strlt	r2, [sp, #16]
 8009dda:	7823      	ldrb	r3, [r4, #0]
 8009ddc:	2b2e      	cmp	r3, #46	; 0x2e
 8009dde:	d10c      	bne.n	8009dfa <_vfiprintf_r+0x15a>
 8009de0:	7863      	ldrb	r3, [r4, #1]
 8009de2:	2b2a      	cmp	r3, #42	; 0x2a
 8009de4:	d134      	bne.n	8009e50 <_vfiprintf_r+0x1b0>
 8009de6:	9b03      	ldr	r3, [sp, #12]
 8009de8:	1d1a      	adds	r2, r3, #4
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	9203      	str	r2, [sp, #12]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	bfb8      	it	lt
 8009df2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009df6:	3402      	adds	r4, #2
 8009df8:	9305      	str	r3, [sp, #20]
 8009dfa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009ed0 <_vfiprintf_r+0x230>
 8009dfe:	7821      	ldrb	r1, [r4, #0]
 8009e00:	2203      	movs	r2, #3
 8009e02:	4650      	mov	r0, sl
 8009e04:	f7f6 f9f4 	bl	80001f0 <memchr>
 8009e08:	b138      	cbz	r0, 8009e1a <_vfiprintf_r+0x17a>
 8009e0a:	9b04      	ldr	r3, [sp, #16]
 8009e0c:	eba0 000a 	sub.w	r0, r0, sl
 8009e10:	2240      	movs	r2, #64	; 0x40
 8009e12:	4082      	lsls	r2, r0
 8009e14:	4313      	orrs	r3, r2
 8009e16:	3401      	adds	r4, #1
 8009e18:	9304      	str	r3, [sp, #16]
 8009e1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e1e:	4829      	ldr	r0, [pc, #164]	; (8009ec4 <_vfiprintf_r+0x224>)
 8009e20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e24:	2206      	movs	r2, #6
 8009e26:	f7f6 f9e3 	bl	80001f0 <memchr>
 8009e2a:	2800      	cmp	r0, #0
 8009e2c:	d03f      	beq.n	8009eae <_vfiprintf_r+0x20e>
 8009e2e:	4b26      	ldr	r3, [pc, #152]	; (8009ec8 <_vfiprintf_r+0x228>)
 8009e30:	bb1b      	cbnz	r3, 8009e7a <_vfiprintf_r+0x1da>
 8009e32:	9b03      	ldr	r3, [sp, #12]
 8009e34:	3307      	adds	r3, #7
 8009e36:	f023 0307 	bic.w	r3, r3, #7
 8009e3a:	3308      	adds	r3, #8
 8009e3c:	9303      	str	r3, [sp, #12]
 8009e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e40:	443b      	add	r3, r7
 8009e42:	9309      	str	r3, [sp, #36]	; 0x24
 8009e44:	e768      	b.n	8009d18 <_vfiprintf_r+0x78>
 8009e46:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e4a:	460c      	mov	r4, r1
 8009e4c:	2001      	movs	r0, #1
 8009e4e:	e7a6      	b.n	8009d9e <_vfiprintf_r+0xfe>
 8009e50:	2300      	movs	r3, #0
 8009e52:	3401      	adds	r4, #1
 8009e54:	9305      	str	r3, [sp, #20]
 8009e56:	4619      	mov	r1, r3
 8009e58:	f04f 0c0a 	mov.w	ip, #10
 8009e5c:	4620      	mov	r0, r4
 8009e5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e62:	3a30      	subs	r2, #48	; 0x30
 8009e64:	2a09      	cmp	r2, #9
 8009e66:	d903      	bls.n	8009e70 <_vfiprintf_r+0x1d0>
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d0c6      	beq.n	8009dfa <_vfiprintf_r+0x15a>
 8009e6c:	9105      	str	r1, [sp, #20]
 8009e6e:	e7c4      	b.n	8009dfa <_vfiprintf_r+0x15a>
 8009e70:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e74:	4604      	mov	r4, r0
 8009e76:	2301      	movs	r3, #1
 8009e78:	e7f0      	b.n	8009e5c <_vfiprintf_r+0x1bc>
 8009e7a:	ab03      	add	r3, sp, #12
 8009e7c:	9300      	str	r3, [sp, #0]
 8009e7e:	462a      	mov	r2, r5
 8009e80:	4b12      	ldr	r3, [pc, #72]	; (8009ecc <_vfiprintf_r+0x22c>)
 8009e82:	a904      	add	r1, sp, #16
 8009e84:	4630      	mov	r0, r6
 8009e86:	f7fc fa87 	bl	8006398 <_printf_float>
 8009e8a:	4607      	mov	r7, r0
 8009e8c:	1c78      	adds	r0, r7, #1
 8009e8e:	d1d6      	bne.n	8009e3e <_vfiprintf_r+0x19e>
 8009e90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e92:	07d9      	lsls	r1, r3, #31
 8009e94:	d405      	bmi.n	8009ea2 <_vfiprintf_r+0x202>
 8009e96:	89ab      	ldrh	r3, [r5, #12]
 8009e98:	059a      	lsls	r2, r3, #22
 8009e9a:	d402      	bmi.n	8009ea2 <_vfiprintf_r+0x202>
 8009e9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e9e:	f7fd faaa 	bl	80073f6 <__retarget_lock_release_recursive>
 8009ea2:	89ab      	ldrh	r3, [r5, #12]
 8009ea4:	065b      	lsls	r3, r3, #25
 8009ea6:	f53f af1d 	bmi.w	8009ce4 <_vfiprintf_r+0x44>
 8009eaa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009eac:	e71c      	b.n	8009ce8 <_vfiprintf_r+0x48>
 8009eae:	ab03      	add	r3, sp, #12
 8009eb0:	9300      	str	r3, [sp, #0]
 8009eb2:	462a      	mov	r2, r5
 8009eb4:	4b05      	ldr	r3, [pc, #20]	; (8009ecc <_vfiprintf_r+0x22c>)
 8009eb6:	a904      	add	r1, sp, #16
 8009eb8:	4630      	mov	r0, r6
 8009eba:	f7fc fd11 	bl	80068e0 <_printf_i>
 8009ebe:	e7e4      	b.n	8009e8a <_vfiprintf_r+0x1ea>
 8009ec0:	0800af89 	.word	0x0800af89
 8009ec4:	0800af93 	.word	0x0800af93
 8009ec8:	08006399 	.word	0x08006399
 8009ecc:	08009c7b 	.word	0x08009c7b
 8009ed0:	0800af8f 	.word	0x0800af8f

08009ed4 <__sflush_r>:
 8009ed4:	898a      	ldrh	r2, [r1, #12]
 8009ed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eda:	4605      	mov	r5, r0
 8009edc:	0710      	lsls	r0, r2, #28
 8009ede:	460c      	mov	r4, r1
 8009ee0:	d458      	bmi.n	8009f94 <__sflush_r+0xc0>
 8009ee2:	684b      	ldr	r3, [r1, #4]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	dc05      	bgt.n	8009ef4 <__sflush_r+0x20>
 8009ee8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	dc02      	bgt.n	8009ef4 <__sflush_r+0x20>
 8009eee:	2000      	movs	r0, #0
 8009ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ef4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ef6:	2e00      	cmp	r6, #0
 8009ef8:	d0f9      	beq.n	8009eee <__sflush_r+0x1a>
 8009efa:	2300      	movs	r3, #0
 8009efc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009f00:	682f      	ldr	r7, [r5, #0]
 8009f02:	6a21      	ldr	r1, [r4, #32]
 8009f04:	602b      	str	r3, [r5, #0]
 8009f06:	d032      	beq.n	8009f6e <__sflush_r+0x9a>
 8009f08:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009f0a:	89a3      	ldrh	r3, [r4, #12]
 8009f0c:	075a      	lsls	r2, r3, #29
 8009f0e:	d505      	bpl.n	8009f1c <__sflush_r+0x48>
 8009f10:	6863      	ldr	r3, [r4, #4]
 8009f12:	1ac0      	subs	r0, r0, r3
 8009f14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f16:	b10b      	cbz	r3, 8009f1c <__sflush_r+0x48>
 8009f18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009f1a:	1ac0      	subs	r0, r0, r3
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	4602      	mov	r2, r0
 8009f20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f22:	6a21      	ldr	r1, [r4, #32]
 8009f24:	4628      	mov	r0, r5
 8009f26:	47b0      	blx	r6
 8009f28:	1c43      	adds	r3, r0, #1
 8009f2a:	89a3      	ldrh	r3, [r4, #12]
 8009f2c:	d106      	bne.n	8009f3c <__sflush_r+0x68>
 8009f2e:	6829      	ldr	r1, [r5, #0]
 8009f30:	291d      	cmp	r1, #29
 8009f32:	d82b      	bhi.n	8009f8c <__sflush_r+0xb8>
 8009f34:	4a29      	ldr	r2, [pc, #164]	; (8009fdc <__sflush_r+0x108>)
 8009f36:	410a      	asrs	r2, r1
 8009f38:	07d6      	lsls	r6, r2, #31
 8009f3a:	d427      	bmi.n	8009f8c <__sflush_r+0xb8>
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	6062      	str	r2, [r4, #4]
 8009f40:	04d9      	lsls	r1, r3, #19
 8009f42:	6922      	ldr	r2, [r4, #16]
 8009f44:	6022      	str	r2, [r4, #0]
 8009f46:	d504      	bpl.n	8009f52 <__sflush_r+0x7e>
 8009f48:	1c42      	adds	r2, r0, #1
 8009f4a:	d101      	bne.n	8009f50 <__sflush_r+0x7c>
 8009f4c:	682b      	ldr	r3, [r5, #0]
 8009f4e:	b903      	cbnz	r3, 8009f52 <__sflush_r+0x7e>
 8009f50:	6560      	str	r0, [r4, #84]	; 0x54
 8009f52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f54:	602f      	str	r7, [r5, #0]
 8009f56:	2900      	cmp	r1, #0
 8009f58:	d0c9      	beq.n	8009eee <__sflush_r+0x1a>
 8009f5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f5e:	4299      	cmp	r1, r3
 8009f60:	d002      	beq.n	8009f68 <__sflush_r+0x94>
 8009f62:	4628      	mov	r0, r5
 8009f64:	f7fe f8d6 	bl	8008114 <_free_r>
 8009f68:	2000      	movs	r0, #0
 8009f6a:	6360      	str	r0, [r4, #52]	; 0x34
 8009f6c:	e7c0      	b.n	8009ef0 <__sflush_r+0x1c>
 8009f6e:	2301      	movs	r3, #1
 8009f70:	4628      	mov	r0, r5
 8009f72:	47b0      	blx	r6
 8009f74:	1c41      	adds	r1, r0, #1
 8009f76:	d1c8      	bne.n	8009f0a <__sflush_r+0x36>
 8009f78:	682b      	ldr	r3, [r5, #0]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d0c5      	beq.n	8009f0a <__sflush_r+0x36>
 8009f7e:	2b1d      	cmp	r3, #29
 8009f80:	d001      	beq.n	8009f86 <__sflush_r+0xb2>
 8009f82:	2b16      	cmp	r3, #22
 8009f84:	d101      	bne.n	8009f8a <__sflush_r+0xb6>
 8009f86:	602f      	str	r7, [r5, #0]
 8009f88:	e7b1      	b.n	8009eee <__sflush_r+0x1a>
 8009f8a:	89a3      	ldrh	r3, [r4, #12]
 8009f8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f90:	81a3      	strh	r3, [r4, #12]
 8009f92:	e7ad      	b.n	8009ef0 <__sflush_r+0x1c>
 8009f94:	690f      	ldr	r7, [r1, #16]
 8009f96:	2f00      	cmp	r7, #0
 8009f98:	d0a9      	beq.n	8009eee <__sflush_r+0x1a>
 8009f9a:	0793      	lsls	r3, r2, #30
 8009f9c:	680e      	ldr	r6, [r1, #0]
 8009f9e:	bf08      	it	eq
 8009fa0:	694b      	ldreq	r3, [r1, #20]
 8009fa2:	600f      	str	r7, [r1, #0]
 8009fa4:	bf18      	it	ne
 8009fa6:	2300      	movne	r3, #0
 8009fa8:	eba6 0807 	sub.w	r8, r6, r7
 8009fac:	608b      	str	r3, [r1, #8]
 8009fae:	f1b8 0f00 	cmp.w	r8, #0
 8009fb2:	dd9c      	ble.n	8009eee <__sflush_r+0x1a>
 8009fb4:	6a21      	ldr	r1, [r4, #32]
 8009fb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009fb8:	4643      	mov	r3, r8
 8009fba:	463a      	mov	r2, r7
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	47b0      	blx	r6
 8009fc0:	2800      	cmp	r0, #0
 8009fc2:	dc06      	bgt.n	8009fd2 <__sflush_r+0xfe>
 8009fc4:	89a3      	ldrh	r3, [r4, #12]
 8009fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fca:	81a3      	strh	r3, [r4, #12]
 8009fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd0:	e78e      	b.n	8009ef0 <__sflush_r+0x1c>
 8009fd2:	4407      	add	r7, r0
 8009fd4:	eba8 0800 	sub.w	r8, r8, r0
 8009fd8:	e7e9      	b.n	8009fae <__sflush_r+0xda>
 8009fda:	bf00      	nop
 8009fdc:	dfbffffe 	.word	0xdfbffffe

08009fe0 <_fflush_r>:
 8009fe0:	b538      	push	{r3, r4, r5, lr}
 8009fe2:	690b      	ldr	r3, [r1, #16]
 8009fe4:	4605      	mov	r5, r0
 8009fe6:	460c      	mov	r4, r1
 8009fe8:	b913      	cbnz	r3, 8009ff0 <_fflush_r+0x10>
 8009fea:	2500      	movs	r5, #0
 8009fec:	4628      	mov	r0, r5
 8009fee:	bd38      	pop	{r3, r4, r5, pc}
 8009ff0:	b118      	cbz	r0, 8009ffa <_fflush_r+0x1a>
 8009ff2:	6a03      	ldr	r3, [r0, #32]
 8009ff4:	b90b      	cbnz	r3, 8009ffa <_fflush_r+0x1a>
 8009ff6:	f7fd f81f 	bl	8007038 <__sinit>
 8009ffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d0f3      	beq.n	8009fea <_fflush_r+0xa>
 800a002:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a004:	07d0      	lsls	r0, r2, #31
 800a006:	d404      	bmi.n	800a012 <_fflush_r+0x32>
 800a008:	0599      	lsls	r1, r3, #22
 800a00a:	d402      	bmi.n	800a012 <_fflush_r+0x32>
 800a00c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a00e:	f7fd f9f1 	bl	80073f4 <__retarget_lock_acquire_recursive>
 800a012:	4628      	mov	r0, r5
 800a014:	4621      	mov	r1, r4
 800a016:	f7ff ff5d 	bl	8009ed4 <__sflush_r>
 800a01a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a01c:	07da      	lsls	r2, r3, #31
 800a01e:	4605      	mov	r5, r0
 800a020:	d4e4      	bmi.n	8009fec <_fflush_r+0xc>
 800a022:	89a3      	ldrh	r3, [r4, #12]
 800a024:	059b      	lsls	r3, r3, #22
 800a026:	d4e1      	bmi.n	8009fec <_fflush_r+0xc>
 800a028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a02a:	f7fd f9e4 	bl	80073f6 <__retarget_lock_release_recursive>
 800a02e:	e7dd      	b.n	8009fec <_fflush_r+0xc>

0800a030 <__swhatbuf_r>:
 800a030:	b570      	push	{r4, r5, r6, lr}
 800a032:	460c      	mov	r4, r1
 800a034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a038:	2900      	cmp	r1, #0
 800a03a:	b096      	sub	sp, #88	; 0x58
 800a03c:	4615      	mov	r5, r2
 800a03e:	461e      	mov	r6, r3
 800a040:	da0d      	bge.n	800a05e <__swhatbuf_r+0x2e>
 800a042:	89a3      	ldrh	r3, [r4, #12]
 800a044:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a048:	f04f 0100 	mov.w	r1, #0
 800a04c:	bf0c      	ite	eq
 800a04e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a052:	2340      	movne	r3, #64	; 0x40
 800a054:	2000      	movs	r0, #0
 800a056:	6031      	str	r1, [r6, #0]
 800a058:	602b      	str	r3, [r5, #0]
 800a05a:	b016      	add	sp, #88	; 0x58
 800a05c:	bd70      	pop	{r4, r5, r6, pc}
 800a05e:	466a      	mov	r2, sp
 800a060:	f000 f93e 	bl	800a2e0 <_fstat_r>
 800a064:	2800      	cmp	r0, #0
 800a066:	dbec      	blt.n	800a042 <__swhatbuf_r+0x12>
 800a068:	9901      	ldr	r1, [sp, #4]
 800a06a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a06e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a072:	4259      	negs	r1, r3
 800a074:	4159      	adcs	r1, r3
 800a076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a07a:	e7eb      	b.n	800a054 <__swhatbuf_r+0x24>

0800a07c <__smakebuf_r>:
 800a07c:	898b      	ldrh	r3, [r1, #12]
 800a07e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a080:	079d      	lsls	r5, r3, #30
 800a082:	4606      	mov	r6, r0
 800a084:	460c      	mov	r4, r1
 800a086:	d507      	bpl.n	800a098 <__smakebuf_r+0x1c>
 800a088:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a08c:	6023      	str	r3, [r4, #0]
 800a08e:	6123      	str	r3, [r4, #16]
 800a090:	2301      	movs	r3, #1
 800a092:	6163      	str	r3, [r4, #20]
 800a094:	b002      	add	sp, #8
 800a096:	bd70      	pop	{r4, r5, r6, pc}
 800a098:	ab01      	add	r3, sp, #4
 800a09a:	466a      	mov	r2, sp
 800a09c:	f7ff ffc8 	bl	800a030 <__swhatbuf_r>
 800a0a0:	9900      	ldr	r1, [sp, #0]
 800a0a2:	4605      	mov	r5, r0
 800a0a4:	4630      	mov	r0, r6
 800a0a6:	f7fe f8a9 	bl	80081fc <_malloc_r>
 800a0aa:	b948      	cbnz	r0, 800a0c0 <__smakebuf_r+0x44>
 800a0ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0b0:	059a      	lsls	r2, r3, #22
 800a0b2:	d4ef      	bmi.n	800a094 <__smakebuf_r+0x18>
 800a0b4:	f023 0303 	bic.w	r3, r3, #3
 800a0b8:	f043 0302 	orr.w	r3, r3, #2
 800a0bc:	81a3      	strh	r3, [r4, #12]
 800a0be:	e7e3      	b.n	800a088 <__smakebuf_r+0xc>
 800a0c0:	89a3      	ldrh	r3, [r4, #12]
 800a0c2:	6020      	str	r0, [r4, #0]
 800a0c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0c8:	81a3      	strh	r3, [r4, #12]
 800a0ca:	9b00      	ldr	r3, [sp, #0]
 800a0cc:	6163      	str	r3, [r4, #20]
 800a0ce:	9b01      	ldr	r3, [sp, #4]
 800a0d0:	6120      	str	r0, [r4, #16]
 800a0d2:	b15b      	cbz	r3, 800a0ec <__smakebuf_r+0x70>
 800a0d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0d8:	4630      	mov	r0, r6
 800a0da:	f000 f913 	bl	800a304 <_isatty_r>
 800a0de:	b128      	cbz	r0, 800a0ec <__smakebuf_r+0x70>
 800a0e0:	89a3      	ldrh	r3, [r4, #12]
 800a0e2:	f023 0303 	bic.w	r3, r3, #3
 800a0e6:	f043 0301 	orr.w	r3, r3, #1
 800a0ea:	81a3      	strh	r3, [r4, #12]
 800a0ec:	89a3      	ldrh	r3, [r4, #12]
 800a0ee:	431d      	orrs	r5, r3
 800a0f0:	81a5      	strh	r5, [r4, #12]
 800a0f2:	e7cf      	b.n	800a094 <__smakebuf_r+0x18>

0800a0f4 <_putc_r>:
 800a0f4:	b570      	push	{r4, r5, r6, lr}
 800a0f6:	460d      	mov	r5, r1
 800a0f8:	4614      	mov	r4, r2
 800a0fa:	4606      	mov	r6, r0
 800a0fc:	b118      	cbz	r0, 800a106 <_putc_r+0x12>
 800a0fe:	6a03      	ldr	r3, [r0, #32]
 800a100:	b90b      	cbnz	r3, 800a106 <_putc_r+0x12>
 800a102:	f7fc ff99 	bl	8007038 <__sinit>
 800a106:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a108:	07d8      	lsls	r0, r3, #31
 800a10a:	d405      	bmi.n	800a118 <_putc_r+0x24>
 800a10c:	89a3      	ldrh	r3, [r4, #12]
 800a10e:	0599      	lsls	r1, r3, #22
 800a110:	d402      	bmi.n	800a118 <_putc_r+0x24>
 800a112:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a114:	f7fd f96e 	bl	80073f4 <__retarget_lock_acquire_recursive>
 800a118:	68a3      	ldr	r3, [r4, #8]
 800a11a:	3b01      	subs	r3, #1
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	60a3      	str	r3, [r4, #8]
 800a120:	da05      	bge.n	800a12e <_putc_r+0x3a>
 800a122:	69a2      	ldr	r2, [r4, #24]
 800a124:	4293      	cmp	r3, r2
 800a126:	db12      	blt.n	800a14e <_putc_r+0x5a>
 800a128:	b2eb      	uxtb	r3, r5
 800a12a:	2b0a      	cmp	r3, #10
 800a12c:	d00f      	beq.n	800a14e <_putc_r+0x5a>
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	1c5a      	adds	r2, r3, #1
 800a132:	6022      	str	r2, [r4, #0]
 800a134:	701d      	strb	r5, [r3, #0]
 800a136:	b2ed      	uxtb	r5, r5
 800a138:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a13a:	07da      	lsls	r2, r3, #31
 800a13c:	d405      	bmi.n	800a14a <_putc_r+0x56>
 800a13e:	89a3      	ldrh	r3, [r4, #12]
 800a140:	059b      	lsls	r3, r3, #22
 800a142:	d402      	bmi.n	800a14a <_putc_r+0x56>
 800a144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a146:	f7fd f956 	bl	80073f6 <__retarget_lock_release_recursive>
 800a14a:	4628      	mov	r0, r5
 800a14c:	bd70      	pop	{r4, r5, r6, pc}
 800a14e:	4629      	mov	r1, r5
 800a150:	4622      	mov	r2, r4
 800a152:	4630      	mov	r0, r6
 800a154:	f000 f802 	bl	800a15c <__swbuf_r>
 800a158:	4605      	mov	r5, r0
 800a15a:	e7ed      	b.n	800a138 <_putc_r+0x44>

0800a15c <__swbuf_r>:
 800a15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a15e:	460e      	mov	r6, r1
 800a160:	4614      	mov	r4, r2
 800a162:	4605      	mov	r5, r0
 800a164:	b118      	cbz	r0, 800a16e <__swbuf_r+0x12>
 800a166:	6a03      	ldr	r3, [r0, #32]
 800a168:	b90b      	cbnz	r3, 800a16e <__swbuf_r+0x12>
 800a16a:	f7fc ff65 	bl	8007038 <__sinit>
 800a16e:	69a3      	ldr	r3, [r4, #24]
 800a170:	60a3      	str	r3, [r4, #8]
 800a172:	89a3      	ldrh	r3, [r4, #12]
 800a174:	071a      	lsls	r2, r3, #28
 800a176:	d525      	bpl.n	800a1c4 <__swbuf_r+0x68>
 800a178:	6923      	ldr	r3, [r4, #16]
 800a17a:	b31b      	cbz	r3, 800a1c4 <__swbuf_r+0x68>
 800a17c:	6823      	ldr	r3, [r4, #0]
 800a17e:	6922      	ldr	r2, [r4, #16]
 800a180:	1a98      	subs	r0, r3, r2
 800a182:	6963      	ldr	r3, [r4, #20]
 800a184:	b2f6      	uxtb	r6, r6
 800a186:	4283      	cmp	r3, r0
 800a188:	4637      	mov	r7, r6
 800a18a:	dc04      	bgt.n	800a196 <__swbuf_r+0x3a>
 800a18c:	4621      	mov	r1, r4
 800a18e:	4628      	mov	r0, r5
 800a190:	f7ff ff26 	bl	8009fe0 <_fflush_r>
 800a194:	b9e0      	cbnz	r0, 800a1d0 <__swbuf_r+0x74>
 800a196:	68a3      	ldr	r3, [r4, #8]
 800a198:	3b01      	subs	r3, #1
 800a19a:	60a3      	str	r3, [r4, #8]
 800a19c:	6823      	ldr	r3, [r4, #0]
 800a19e:	1c5a      	adds	r2, r3, #1
 800a1a0:	6022      	str	r2, [r4, #0]
 800a1a2:	701e      	strb	r6, [r3, #0]
 800a1a4:	6962      	ldr	r2, [r4, #20]
 800a1a6:	1c43      	adds	r3, r0, #1
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d004      	beq.n	800a1b6 <__swbuf_r+0x5a>
 800a1ac:	89a3      	ldrh	r3, [r4, #12]
 800a1ae:	07db      	lsls	r3, r3, #31
 800a1b0:	d506      	bpl.n	800a1c0 <__swbuf_r+0x64>
 800a1b2:	2e0a      	cmp	r6, #10
 800a1b4:	d104      	bne.n	800a1c0 <__swbuf_r+0x64>
 800a1b6:	4621      	mov	r1, r4
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	f7ff ff11 	bl	8009fe0 <_fflush_r>
 800a1be:	b938      	cbnz	r0, 800a1d0 <__swbuf_r+0x74>
 800a1c0:	4638      	mov	r0, r7
 800a1c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1c4:	4621      	mov	r1, r4
 800a1c6:	4628      	mov	r0, r5
 800a1c8:	f000 f806 	bl	800a1d8 <__swsetup_r>
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	d0d5      	beq.n	800a17c <__swbuf_r+0x20>
 800a1d0:	f04f 37ff 	mov.w	r7, #4294967295
 800a1d4:	e7f4      	b.n	800a1c0 <__swbuf_r+0x64>
	...

0800a1d8 <__swsetup_r>:
 800a1d8:	b538      	push	{r3, r4, r5, lr}
 800a1da:	4b2a      	ldr	r3, [pc, #168]	; (800a284 <__swsetup_r+0xac>)
 800a1dc:	4605      	mov	r5, r0
 800a1de:	6818      	ldr	r0, [r3, #0]
 800a1e0:	460c      	mov	r4, r1
 800a1e2:	b118      	cbz	r0, 800a1ec <__swsetup_r+0x14>
 800a1e4:	6a03      	ldr	r3, [r0, #32]
 800a1e6:	b90b      	cbnz	r3, 800a1ec <__swsetup_r+0x14>
 800a1e8:	f7fc ff26 	bl	8007038 <__sinit>
 800a1ec:	89a3      	ldrh	r3, [r4, #12]
 800a1ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a1f2:	0718      	lsls	r0, r3, #28
 800a1f4:	d422      	bmi.n	800a23c <__swsetup_r+0x64>
 800a1f6:	06d9      	lsls	r1, r3, #27
 800a1f8:	d407      	bmi.n	800a20a <__swsetup_r+0x32>
 800a1fa:	2309      	movs	r3, #9
 800a1fc:	602b      	str	r3, [r5, #0]
 800a1fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a202:	81a3      	strh	r3, [r4, #12]
 800a204:	f04f 30ff 	mov.w	r0, #4294967295
 800a208:	e034      	b.n	800a274 <__swsetup_r+0x9c>
 800a20a:	0758      	lsls	r0, r3, #29
 800a20c:	d512      	bpl.n	800a234 <__swsetup_r+0x5c>
 800a20e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a210:	b141      	cbz	r1, 800a224 <__swsetup_r+0x4c>
 800a212:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a216:	4299      	cmp	r1, r3
 800a218:	d002      	beq.n	800a220 <__swsetup_r+0x48>
 800a21a:	4628      	mov	r0, r5
 800a21c:	f7fd ff7a 	bl	8008114 <_free_r>
 800a220:	2300      	movs	r3, #0
 800a222:	6363      	str	r3, [r4, #52]	; 0x34
 800a224:	89a3      	ldrh	r3, [r4, #12]
 800a226:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a22a:	81a3      	strh	r3, [r4, #12]
 800a22c:	2300      	movs	r3, #0
 800a22e:	6063      	str	r3, [r4, #4]
 800a230:	6923      	ldr	r3, [r4, #16]
 800a232:	6023      	str	r3, [r4, #0]
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f043 0308 	orr.w	r3, r3, #8
 800a23a:	81a3      	strh	r3, [r4, #12]
 800a23c:	6923      	ldr	r3, [r4, #16]
 800a23e:	b94b      	cbnz	r3, 800a254 <__swsetup_r+0x7c>
 800a240:	89a3      	ldrh	r3, [r4, #12]
 800a242:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a246:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a24a:	d003      	beq.n	800a254 <__swsetup_r+0x7c>
 800a24c:	4621      	mov	r1, r4
 800a24e:	4628      	mov	r0, r5
 800a250:	f7ff ff14 	bl	800a07c <__smakebuf_r>
 800a254:	89a0      	ldrh	r0, [r4, #12]
 800a256:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a25a:	f010 0301 	ands.w	r3, r0, #1
 800a25e:	d00a      	beq.n	800a276 <__swsetup_r+0x9e>
 800a260:	2300      	movs	r3, #0
 800a262:	60a3      	str	r3, [r4, #8]
 800a264:	6963      	ldr	r3, [r4, #20]
 800a266:	425b      	negs	r3, r3
 800a268:	61a3      	str	r3, [r4, #24]
 800a26a:	6923      	ldr	r3, [r4, #16]
 800a26c:	b943      	cbnz	r3, 800a280 <__swsetup_r+0xa8>
 800a26e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a272:	d1c4      	bne.n	800a1fe <__swsetup_r+0x26>
 800a274:	bd38      	pop	{r3, r4, r5, pc}
 800a276:	0781      	lsls	r1, r0, #30
 800a278:	bf58      	it	pl
 800a27a:	6963      	ldrpl	r3, [r4, #20]
 800a27c:	60a3      	str	r3, [r4, #8]
 800a27e:	e7f4      	b.n	800a26a <__swsetup_r+0x92>
 800a280:	2000      	movs	r0, #0
 800a282:	e7f7      	b.n	800a274 <__swsetup_r+0x9c>
 800a284:	20000064 	.word	0x20000064

0800a288 <memmove>:
 800a288:	4288      	cmp	r0, r1
 800a28a:	b510      	push	{r4, lr}
 800a28c:	eb01 0402 	add.w	r4, r1, r2
 800a290:	d902      	bls.n	800a298 <memmove+0x10>
 800a292:	4284      	cmp	r4, r0
 800a294:	4623      	mov	r3, r4
 800a296:	d807      	bhi.n	800a2a8 <memmove+0x20>
 800a298:	1e43      	subs	r3, r0, #1
 800a29a:	42a1      	cmp	r1, r4
 800a29c:	d008      	beq.n	800a2b0 <memmove+0x28>
 800a29e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a2a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a2a6:	e7f8      	b.n	800a29a <memmove+0x12>
 800a2a8:	4402      	add	r2, r0
 800a2aa:	4601      	mov	r1, r0
 800a2ac:	428a      	cmp	r2, r1
 800a2ae:	d100      	bne.n	800a2b2 <memmove+0x2a>
 800a2b0:	bd10      	pop	{r4, pc}
 800a2b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a2b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a2ba:	e7f7      	b.n	800a2ac <memmove+0x24>

0800a2bc <strncmp>:
 800a2bc:	b510      	push	{r4, lr}
 800a2be:	b16a      	cbz	r2, 800a2dc <strncmp+0x20>
 800a2c0:	3901      	subs	r1, #1
 800a2c2:	1884      	adds	r4, r0, r2
 800a2c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2c8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a2cc:	429a      	cmp	r2, r3
 800a2ce:	d103      	bne.n	800a2d8 <strncmp+0x1c>
 800a2d0:	42a0      	cmp	r0, r4
 800a2d2:	d001      	beq.n	800a2d8 <strncmp+0x1c>
 800a2d4:	2a00      	cmp	r2, #0
 800a2d6:	d1f5      	bne.n	800a2c4 <strncmp+0x8>
 800a2d8:	1ad0      	subs	r0, r2, r3
 800a2da:	bd10      	pop	{r4, pc}
 800a2dc:	4610      	mov	r0, r2
 800a2de:	e7fc      	b.n	800a2da <strncmp+0x1e>

0800a2e0 <_fstat_r>:
 800a2e0:	b538      	push	{r3, r4, r5, lr}
 800a2e2:	4d07      	ldr	r5, [pc, #28]	; (800a300 <_fstat_r+0x20>)
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	4604      	mov	r4, r0
 800a2e8:	4608      	mov	r0, r1
 800a2ea:	4611      	mov	r1, r2
 800a2ec:	602b      	str	r3, [r5, #0]
 800a2ee:	f7f7 fe36 	bl	8001f5e <_fstat>
 800a2f2:	1c43      	adds	r3, r0, #1
 800a2f4:	d102      	bne.n	800a2fc <_fstat_r+0x1c>
 800a2f6:	682b      	ldr	r3, [r5, #0]
 800a2f8:	b103      	cbz	r3, 800a2fc <_fstat_r+0x1c>
 800a2fa:	6023      	str	r3, [r4, #0]
 800a2fc:	bd38      	pop	{r3, r4, r5, pc}
 800a2fe:	bf00      	nop
 800a300:	20001a18 	.word	0x20001a18

0800a304 <_isatty_r>:
 800a304:	b538      	push	{r3, r4, r5, lr}
 800a306:	4d06      	ldr	r5, [pc, #24]	; (800a320 <_isatty_r+0x1c>)
 800a308:	2300      	movs	r3, #0
 800a30a:	4604      	mov	r4, r0
 800a30c:	4608      	mov	r0, r1
 800a30e:	602b      	str	r3, [r5, #0]
 800a310:	f7f7 fe35 	bl	8001f7e <_isatty>
 800a314:	1c43      	adds	r3, r0, #1
 800a316:	d102      	bne.n	800a31e <_isatty_r+0x1a>
 800a318:	682b      	ldr	r3, [r5, #0]
 800a31a:	b103      	cbz	r3, 800a31e <_isatty_r+0x1a>
 800a31c:	6023      	str	r3, [r4, #0]
 800a31e:	bd38      	pop	{r3, r4, r5, pc}
 800a320:	20001a18 	.word	0x20001a18

0800a324 <_sbrk_r>:
 800a324:	b538      	push	{r3, r4, r5, lr}
 800a326:	4d06      	ldr	r5, [pc, #24]	; (800a340 <_sbrk_r+0x1c>)
 800a328:	2300      	movs	r3, #0
 800a32a:	4604      	mov	r4, r0
 800a32c:	4608      	mov	r0, r1
 800a32e:	602b      	str	r3, [r5, #0]
 800a330:	f7f7 fe3e 	bl	8001fb0 <_sbrk>
 800a334:	1c43      	adds	r3, r0, #1
 800a336:	d102      	bne.n	800a33e <_sbrk_r+0x1a>
 800a338:	682b      	ldr	r3, [r5, #0]
 800a33a:	b103      	cbz	r3, 800a33e <_sbrk_r+0x1a>
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	bd38      	pop	{r3, r4, r5, pc}
 800a340:	20001a18 	.word	0x20001a18
 800a344:	00000000 	.word	0x00000000

0800a348 <nan>:
 800a348:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a350 <nan+0x8>
 800a34c:	4770      	bx	lr
 800a34e:	bf00      	nop
 800a350:	00000000 	.word	0x00000000
 800a354:	7ff80000 	.word	0x7ff80000

0800a358 <__assert_func>:
 800a358:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a35a:	4614      	mov	r4, r2
 800a35c:	461a      	mov	r2, r3
 800a35e:	4b09      	ldr	r3, [pc, #36]	; (800a384 <__assert_func+0x2c>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4605      	mov	r5, r0
 800a364:	68d8      	ldr	r0, [r3, #12]
 800a366:	b14c      	cbz	r4, 800a37c <__assert_func+0x24>
 800a368:	4b07      	ldr	r3, [pc, #28]	; (800a388 <__assert_func+0x30>)
 800a36a:	9100      	str	r1, [sp, #0]
 800a36c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a370:	4906      	ldr	r1, [pc, #24]	; (800a38c <__assert_func+0x34>)
 800a372:	462b      	mov	r3, r5
 800a374:	f000 fbca 	bl	800ab0c <fiprintf>
 800a378:	f000 fbda 	bl	800ab30 <abort>
 800a37c:	4b04      	ldr	r3, [pc, #16]	; (800a390 <__assert_func+0x38>)
 800a37e:	461c      	mov	r4, r3
 800a380:	e7f3      	b.n	800a36a <__assert_func+0x12>
 800a382:	bf00      	nop
 800a384:	20000064 	.word	0x20000064
 800a388:	0800afa2 	.word	0x0800afa2
 800a38c:	0800afaf 	.word	0x0800afaf
 800a390:	0800afdd 	.word	0x0800afdd

0800a394 <_calloc_r>:
 800a394:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a396:	fba1 2402 	umull	r2, r4, r1, r2
 800a39a:	b94c      	cbnz	r4, 800a3b0 <_calloc_r+0x1c>
 800a39c:	4611      	mov	r1, r2
 800a39e:	9201      	str	r2, [sp, #4]
 800a3a0:	f7fd ff2c 	bl	80081fc <_malloc_r>
 800a3a4:	9a01      	ldr	r2, [sp, #4]
 800a3a6:	4605      	mov	r5, r0
 800a3a8:	b930      	cbnz	r0, 800a3b8 <_calloc_r+0x24>
 800a3aa:	4628      	mov	r0, r5
 800a3ac:	b003      	add	sp, #12
 800a3ae:	bd30      	pop	{r4, r5, pc}
 800a3b0:	220c      	movs	r2, #12
 800a3b2:	6002      	str	r2, [r0, #0]
 800a3b4:	2500      	movs	r5, #0
 800a3b6:	e7f8      	b.n	800a3aa <_calloc_r+0x16>
 800a3b8:	4621      	mov	r1, r4
 800a3ba:	f7fc ff9e 	bl	80072fa <memset>
 800a3be:	e7f4      	b.n	800a3aa <_calloc_r+0x16>

0800a3c0 <rshift>:
 800a3c0:	6903      	ldr	r3, [r0, #16]
 800a3c2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a3c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a3ca:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a3ce:	f100 0414 	add.w	r4, r0, #20
 800a3d2:	dd45      	ble.n	800a460 <rshift+0xa0>
 800a3d4:	f011 011f 	ands.w	r1, r1, #31
 800a3d8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a3dc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a3e0:	d10c      	bne.n	800a3fc <rshift+0x3c>
 800a3e2:	f100 0710 	add.w	r7, r0, #16
 800a3e6:	4629      	mov	r1, r5
 800a3e8:	42b1      	cmp	r1, r6
 800a3ea:	d334      	bcc.n	800a456 <rshift+0x96>
 800a3ec:	1a9b      	subs	r3, r3, r2
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	1eea      	subs	r2, r5, #3
 800a3f2:	4296      	cmp	r6, r2
 800a3f4:	bf38      	it	cc
 800a3f6:	2300      	movcc	r3, #0
 800a3f8:	4423      	add	r3, r4
 800a3fa:	e015      	b.n	800a428 <rshift+0x68>
 800a3fc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a400:	f1c1 0820 	rsb	r8, r1, #32
 800a404:	40cf      	lsrs	r7, r1
 800a406:	f105 0e04 	add.w	lr, r5, #4
 800a40a:	46a1      	mov	r9, r4
 800a40c:	4576      	cmp	r6, lr
 800a40e:	46f4      	mov	ip, lr
 800a410:	d815      	bhi.n	800a43e <rshift+0x7e>
 800a412:	1a9a      	subs	r2, r3, r2
 800a414:	0092      	lsls	r2, r2, #2
 800a416:	3a04      	subs	r2, #4
 800a418:	3501      	adds	r5, #1
 800a41a:	42ae      	cmp	r6, r5
 800a41c:	bf38      	it	cc
 800a41e:	2200      	movcc	r2, #0
 800a420:	18a3      	adds	r3, r4, r2
 800a422:	50a7      	str	r7, [r4, r2]
 800a424:	b107      	cbz	r7, 800a428 <rshift+0x68>
 800a426:	3304      	adds	r3, #4
 800a428:	1b1a      	subs	r2, r3, r4
 800a42a:	42a3      	cmp	r3, r4
 800a42c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a430:	bf08      	it	eq
 800a432:	2300      	moveq	r3, #0
 800a434:	6102      	str	r2, [r0, #16]
 800a436:	bf08      	it	eq
 800a438:	6143      	streq	r3, [r0, #20]
 800a43a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a43e:	f8dc c000 	ldr.w	ip, [ip]
 800a442:	fa0c fc08 	lsl.w	ip, ip, r8
 800a446:	ea4c 0707 	orr.w	r7, ip, r7
 800a44a:	f849 7b04 	str.w	r7, [r9], #4
 800a44e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a452:	40cf      	lsrs	r7, r1
 800a454:	e7da      	b.n	800a40c <rshift+0x4c>
 800a456:	f851 cb04 	ldr.w	ip, [r1], #4
 800a45a:	f847 cf04 	str.w	ip, [r7, #4]!
 800a45e:	e7c3      	b.n	800a3e8 <rshift+0x28>
 800a460:	4623      	mov	r3, r4
 800a462:	e7e1      	b.n	800a428 <rshift+0x68>

0800a464 <__hexdig_fun>:
 800a464:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a468:	2b09      	cmp	r3, #9
 800a46a:	d802      	bhi.n	800a472 <__hexdig_fun+0xe>
 800a46c:	3820      	subs	r0, #32
 800a46e:	b2c0      	uxtb	r0, r0
 800a470:	4770      	bx	lr
 800a472:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a476:	2b05      	cmp	r3, #5
 800a478:	d801      	bhi.n	800a47e <__hexdig_fun+0x1a>
 800a47a:	3847      	subs	r0, #71	; 0x47
 800a47c:	e7f7      	b.n	800a46e <__hexdig_fun+0xa>
 800a47e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a482:	2b05      	cmp	r3, #5
 800a484:	d801      	bhi.n	800a48a <__hexdig_fun+0x26>
 800a486:	3827      	subs	r0, #39	; 0x27
 800a488:	e7f1      	b.n	800a46e <__hexdig_fun+0xa>
 800a48a:	2000      	movs	r0, #0
 800a48c:	4770      	bx	lr
	...

0800a490 <__gethex>:
 800a490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a494:	4617      	mov	r7, r2
 800a496:	680a      	ldr	r2, [r1, #0]
 800a498:	b085      	sub	sp, #20
 800a49a:	f102 0b02 	add.w	fp, r2, #2
 800a49e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a4a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a4a6:	4681      	mov	r9, r0
 800a4a8:	468a      	mov	sl, r1
 800a4aa:	9302      	str	r3, [sp, #8]
 800a4ac:	32fe      	adds	r2, #254	; 0xfe
 800a4ae:	eb02 030b 	add.w	r3, r2, fp
 800a4b2:	46d8      	mov	r8, fp
 800a4b4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800a4b8:	9301      	str	r3, [sp, #4]
 800a4ba:	2830      	cmp	r0, #48	; 0x30
 800a4bc:	d0f7      	beq.n	800a4ae <__gethex+0x1e>
 800a4be:	f7ff ffd1 	bl	800a464 <__hexdig_fun>
 800a4c2:	4604      	mov	r4, r0
 800a4c4:	2800      	cmp	r0, #0
 800a4c6:	d138      	bne.n	800a53a <__gethex+0xaa>
 800a4c8:	49a7      	ldr	r1, [pc, #668]	; (800a768 <__gethex+0x2d8>)
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	4640      	mov	r0, r8
 800a4ce:	f7ff fef5 	bl	800a2bc <strncmp>
 800a4d2:	4606      	mov	r6, r0
 800a4d4:	2800      	cmp	r0, #0
 800a4d6:	d169      	bne.n	800a5ac <__gethex+0x11c>
 800a4d8:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a4dc:	465d      	mov	r5, fp
 800a4de:	f7ff ffc1 	bl	800a464 <__hexdig_fun>
 800a4e2:	2800      	cmp	r0, #0
 800a4e4:	d064      	beq.n	800a5b0 <__gethex+0x120>
 800a4e6:	465a      	mov	r2, fp
 800a4e8:	7810      	ldrb	r0, [r2, #0]
 800a4ea:	2830      	cmp	r0, #48	; 0x30
 800a4ec:	4690      	mov	r8, r2
 800a4ee:	f102 0201 	add.w	r2, r2, #1
 800a4f2:	d0f9      	beq.n	800a4e8 <__gethex+0x58>
 800a4f4:	f7ff ffb6 	bl	800a464 <__hexdig_fun>
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	fab0 f480 	clz	r4, r0
 800a4fe:	0964      	lsrs	r4, r4, #5
 800a500:	465e      	mov	r6, fp
 800a502:	9301      	str	r3, [sp, #4]
 800a504:	4642      	mov	r2, r8
 800a506:	4615      	mov	r5, r2
 800a508:	3201      	adds	r2, #1
 800a50a:	7828      	ldrb	r0, [r5, #0]
 800a50c:	f7ff ffaa 	bl	800a464 <__hexdig_fun>
 800a510:	2800      	cmp	r0, #0
 800a512:	d1f8      	bne.n	800a506 <__gethex+0x76>
 800a514:	4994      	ldr	r1, [pc, #592]	; (800a768 <__gethex+0x2d8>)
 800a516:	2201      	movs	r2, #1
 800a518:	4628      	mov	r0, r5
 800a51a:	f7ff fecf 	bl	800a2bc <strncmp>
 800a51e:	b978      	cbnz	r0, 800a540 <__gethex+0xb0>
 800a520:	b946      	cbnz	r6, 800a534 <__gethex+0xa4>
 800a522:	1c6e      	adds	r6, r5, #1
 800a524:	4632      	mov	r2, r6
 800a526:	4615      	mov	r5, r2
 800a528:	3201      	adds	r2, #1
 800a52a:	7828      	ldrb	r0, [r5, #0]
 800a52c:	f7ff ff9a 	bl	800a464 <__hexdig_fun>
 800a530:	2800      	cmp	r0, #0
 800a532:	d1f8      	bne.n	800a526 <__gethex+0x96>
 800a534:	1b73      	subs	r3, r6, r5
 800a536:	009e      	lsls	r6, r3, #2
 800a538:	e004      	b.n	800a544 <__gethex+0xb4>
 800a53a:	2400      	movs	r4, #0
 800a53c:	4626      	mov	r6, r4
 800a53e:	e7e1      	b.n	800a504 <__gethex+0x74>
 800a540:	2e00      	cmp	r6, #0
 800a542:	d1f7      	bne.n	800a534 <__gethex+0xa4>
 800a544:	782b      	ldrb	r3, [r5, #0]
 800a546:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a54a:	2b50      	cmp	r3, #80	; 0x50
 800a54c:	d13d      	bne.n	800a5ca <__gethex+0x13a>
 800a54e:	786b      	ldrb	r3, [r5, #1]
 800a550:	2b2b      	cmp	r3, #43	; 0x2b
 800a552:	d02f      	beq.n	800a5b4 <__gethex+0x124>
 800a554:	2b2d      	cmp	r3, #45	; 0x2d
 800a556:	d031      	beq.n	800a5bc <__gethex+0x12c>
 800a558:	1c69      	adds	r1, r5, #1
 800a55a:	f04f 0b00 	mov.w	fp, #0
 800a55e:	7808      	ldrb	r0, [r1, #0]
 800a560:	f7ff ff80 	bl	800a464 <__hexdig_fun>
 800a564:	1e42      	subs	r2, r0, #1
 800a566:	b2d2      	uxtb	r2, r2
 800a568:	2a18      	cmp	r2, #24
 800a56a:	d82e      	bhi.n	800a5ca <__gethex+0x13a>
 800a56c:	f1a0 0210 	sub.w	r2, r0, #16
 800a570:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a574:	f7ff ff76 	bl	800a464 <__hexdig_fun>
 800a578:	f100 3cff 	add.w	ip, r0, #4294967295
 800a57c:	fa5f fc8c 	uxtb.w	ip, ip
 800a580:	f1bc 0f18 	cmp.w	ip, #24
 800a584:	d91d      	bls.n	800a5c2 <__gethex+0x132>
 800a586:	f1bb 0f00 	cmp.w	fp, #0
 800a58a:	d000      	beq.n	800a58e <__gethex+0xfe>
 800a58c:	4252      	negs	r2, r2
 800a58e:	4416      	add	r6, r2
 800a590:	f8ca 1000 	str.w	r1, [sl]
 800a594:	b1dc      	cbz	r4, 800a5ce <__gethex+0x13e>
 800a596:	9b01      	ldr	r3, [sp, #4]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	bf14      	ite	ne
 800a59c:	f04f 0800 	movne.w	r8, #0
 800a5a0:	f04f 0806 	moveq.w	r8, #6
 800a5a4:	4640      	mov	r0, r8
 800a5a6:	b005      	add	sp, #20
 800a5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ac:	4645      	mov	r5, r8
 800a5ae:	4626      	mov	r6, r4
 800a5b0:	2401      	movs	r4, #1
 800a5b2:	e7c7      	b.n	800a544 <__gethex+0xb4>
 800a5b4:	f04f 0b00 	mov.w	fp, #0
 800a5b8:	1ca9      	adds	r1, r5, #2
 800a5ba:	e7d0      	b.n	800a55e <__gethex+0xce>
 800a5bc:	f04f 0b01 	mov.w	fp, #1
 800a5c0:	e7fa      	b.n	800a5b8 <__gethex+0x128>
 800a5c2:	230a      	movs	r3, #10
 800a5c4:	fb03 0002 	mla	r0, r3, r2, r0
 800a5c8:	e7d0      	b.n	800a56c <__gethex+0xdc>
 800a5ca:	4629      	mov	r1, r5
 800a5cc:	e7e0      	b.n	800a590 <__gethex+0x100>
 800a5ce:	eba5 0308 	sub.w	r3, r5, r8
 800a5d2:	3b01      	subs	r3, #1
 800a5d4:	4621      	mov	r1, r4
 800a5d6:	2b07      	cmp	r3, #7
 800a5d8:	dc0a      	bgt.n	800a5f0 <__gethex+0x160>
 800a5da:	4648      	mov	r0, r9
 800a5dc:	f7fd fe9a 	bl	8008314 <_Balloc>
 800a5e0:	4604      	mov	r4, r0
 800a5e2:	b940      	cbnz	r0, 800a5f6 <__gethex+0x166>
 800a5e4:	4b61      	ldr	r3, [pc, #388]	; (800a76c <__gethex+0x2dc>)
 800a5e6:	4602      	mov	r2, r0
 800a5e8:	21e4      	movs	r1, #228	; 0xe4
 800a5ea:	4861      	ldr	r0, [pc, #388]	; (800a770 <__gethex+0x2e0>)
 800a5ec:	f7ff feb4 	bl	800a358 <__assert_func>
 800a5f0:	3101      	adds	r1, #1
 800a5f2:	105b      	asrs	r3, r3, #1
 800a5f4:	e7ef      	b.n	800a5d6 <__gethex+0x146>
 800a5f6:	f100 0a14 	add.w	sl, r0, #20
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	495a      	ldr	r1, [pc, #360]	; (800a768 <__gethex+0x2d8>)
 800a5fe:	f8cd a004 	str.w	sl, [sp, #4]
 800a602:	469b      	mov	fp, r3
 800a604:	45a8      	cmp	r8, r5
 800a606:	d342      	bcc.n	800a68e <__gethex+0x1fe>
 800a608:	9801      	ldr	r0, [sp, #4]
 800a60a:	f840 bb04 	str.w	fp, [r0], #4
 800a60e:	eba0 000a 	sub.w	r0, r0, sl
 800a612:	1080      	asrs	r0, r0, #2
 800a614:	6120      	str	r0, [r4, #16]
 800a616:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800a61a:	4658      	mov	r0, fp
 800a61c:	f7fd ff6c 	bl	80084f8 <__hi0bits>
 800a620:	683d      	ldr	r5, [r7, #0]
 800a622:	eba8 0000 	sub.w	r0, r8, r0
 800a626:	42a8      	cmp	r0, r5
 800a628:	dd59      	ble.n	800a6de <__gethex+0x24e>
 800a62a:	eba0 0805 	sub.w	r8, r0, r5
 800a62e:	4641      	mov	r1, r8
 800a630:	4620      	mov	r0, r4
 800a632:	f7fe fafb 	bl	8008c2c <__any_on>
 800a636:	4683      	mov	fp, r0
 800a638:	b1b8      	cbz	r0, 800a66a <__gethex+0x1da>
 800a63a:	f108 33ff 	add.w	r3, r8, #4294967295
 800a63e:	1159      	asrs	r1, r3, #5
 800a640:	f003 021f 	and.w	r2, r3, #31
 800a644:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a648:	f04f 0b01 	mov.w	fp, #1
 800a64c:	fa0b f202 	lsl.w	r2, fp, r2
 800a650:	420a      	tst	r2, r1
 800a652:	d00a      	beq.n	800a66a <__gethex+0x1da>
 800a654:	455b      	cmp	r3, fp
 800a656:	dd06      	ble.n	800a666 <__gethex+0x1d6>
 800a658:	f1a8 0102 	sub.w	r1, r8, #2
 800a65c:	4620      	mov	r0, r4
 800a65e:	f7fe fae5 	bl	8008c2c <__any_on>
 800a662:	2800      	cmp	r0, #0
 800a664:	d138      	bne.n	800a6d8 <__gethex+0x248>
 800a666:	f04f 0b02 	mov.w	fp, #2
 800a66a:	4641      	mov	r1, r8
 800a66c:	4620      	mov	r0, r4
 800a66e:	f7ff fea7 	bl	800a3c0 <rshift>
 800a672:	4446      	add	r6, r8
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	42b3      	cmp	r3, r6
 800a678:	da41      	bge.n	800a6fe <__gethex+0x26e>
 800a67a:	4621      	mov	r1, r4
 800a67c:	4648      	mov	r0, r9
 800a67e:	f7fd fe89 	bl	8008394 <_Bfree>
 800a682:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a684:	2300      	movs	r3, #0
 800a686:	6013      	str	r3, [r2, #0]
 800a688:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a68c:	e78a      	b.n	800a5a4 <__gethex+0x114>
 800a68e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a692:	2a2e      	cmp	r2, #46	; 0x2e
 800a694:	d014      	beq.n	800a6c0 <__gethex+0x230>
 800a696:	2b20      	cmp	r3, #32
 800a698:	d106      	bne.n	800a6a8 <__gethex+0x218>
 800a69a:	9b01      	ldr	r3, [sp, #4]
 800a69c:	f843 bb04 	str.w	fp, [r3], #4
 800a6a0:	f04f 0b00 	mov.w	fp, #0
 800a6a4:	9301      	str	r3, [sp, #4]
 800a6a6:	465b      	mov	r3, fp
 800a6a8:	7828      	ldrb	r0, [r5, #0]
 800a6aa:	9303      	str	r3, [sp, #12]
 800a6ac:	f7ff feda 	bl	800a464 <__hexdig_fun>
 800a6b0:	9b03      	ldr	r3, [sp, #12]
 800a6b2:	f000 000f 	and.w	r0, r0, #15
 800a6b6:	4098      	lsls	r0, r3
 800a6b8:	ea4b 0b00 	orr.w	fp, fp, r0
 800a6bc:	3304      	adds	r3, #4
 800a6be:	e7a1      	b.n	800a604 <__gethex+0x174>
 800a6c0:	45a8      	cmp	r8, r5
 800a6c2:	d8e8      	bhi.n	800a696 <__gethex+0x206>
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	4628      	mov	r0, r5
 800a6c8:	9303      	str	r3, [sp, #12]
 800a6ca:	f7ff fdf7 	bl	800a2bc <strncmp>
 800a6ce:	4926      	ldr	r1, [pc, #152]	; (800a768 <__gethex+0x2d8>)
 800a6d0:	9b03      	ldr	r3, [sp, #12]
 800a6d2:	2800      	cmp	r0, #0
 800a6d4:	d1df      	bne.n	800a696 <__gethex+0x206>
 800a6d6:	e795      	b.n	800a604 <__gethex+0x174>
 800a6d8:	f04f 0b03 	mov.w	fp, #3
 800a6dc:	e7c5      	b.n	800a66a <__gethex+0x1da>
 800a6de:	da0b      	bge.n	800a6f8 <__gethex+0x268>
 800a6e0:	eba5 0800 	sub.w	r8, r5, r0
 800a6e4:	4621      	mov	r1, r4
 800a6e6:	4642      	mov	r2, r8
 800a6e8:	4648      	mov	r0, r9
 800a6ea:	f7fe f86d 	bl	80087c8 <__lshift>
 800a6ee:	eba6 0608 	sub.w	r6, r6, r8
 800a6f2:	4604      	mov	r4, r0
 800a6f4:	f100 0a14 	add.w	sl, r0, #20
 800a6f8:	f04f 0b00 	mov.w	fp, #0
 800a6fc:	e7ba      	b.n	800a674 <__gethex+0x1e4>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	42b3      	cmp	r3, r6
 800a702:	dd73      	ble.n	800a7ec <__gethex+0x35c>
 800a704:	1b9e      	subs	r6, r3, r6
 800a706:	42b5      	cmp	r5, r6
 800a708:	dc34      	bgt.n	800a774 <__gethex+0x2e4>
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	2b02      	cmp	r3, #2
 800a70e:	d023      	beq.n	800a758 <__gethex+0x2c8>
 800a710:	2b03      	cmp	r3, #3
 800a712:	d025      	beq.n	800a760 <__gethex+0x2d0>
 800a714:	2b01      	cmp	r3, #1
 800a716:	d115      	bne.n	800a744 <__gethex+0x2b4>
 800a718:	42b5      	cmp	r5, r6
 800a71a:	d113      	bne.n	800a744 <__gethex+0x2b4>
 800a71c:	2d01      	cmp	r5, #1
 800a71e:	d10b      	bne.n	800a738 <__gethex+0x2a8>
 800a720:	9a02      	ldr	r2, [sp, #8]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6013      	str	r3, [r2, #0]
 800a726:	2301      	movs	r3, #1
 800a728:	6123      	str	r3, [r4, #16]
 800a72a:	f8ca 3000 	str.w	r3, [sl]
 800a72e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a730:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a734:	601c      	str	r4, [r3, #0]
 800a736:	e735      	b.n	800a5a4 <__gethex+0x114>
 800a738:	1e69      	subs	r1, r5, #1
 800a73a:	4620      	mov	r0, r4
 800a73c:	f7fe fa76 	bl	8008c2c <__any_on>
 800a740:	2800      	cmp	r0, #0
 800a742:	d1ed      	bne.n	800a720 <__gethex+0x290>
 800a744:	4621      	mov	r1, r4
 800a746:	4648      	mov	r0, r9
 800a748:	f7fd fe24 	bl	8008394 <_Bfree>
 800a74c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a74e:	2300      	movs	r3, #0
 800a750:	6013      	str	r3, [r2, #0]
 800a752:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a756:	e725      	b.n	800a5a4 <__gethex+0x114>
 800a758:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d1f2      	bne.n	800a744 <__gethex+0x2b4>
 800a75e:	e7df      	b.n	800a720 <__gethex+0x290>
 800a760:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a762:	2b00      	cmp	r3, #0
 800a764:	d1dc      	bne.n	800a720 <__gethex+0x290>
 800a766:	e7ed      	b.n	800a744 <__gethex+0x2b4>
 800a768:	0800ae34 	.word	0x0800ae34
 800a76c:	0800accd 	.word	0x0800accd
 800a770:	0800afde 	.word	0x0800afde
 800a774:	f106 38ff 	add.w	r8, r6, #4294967295
 800a778:	f1bb 0f00 	cmp.w	fp, #0
 800a77c:	d133      	bne.n	800a7e6 <__gethex+0x356>
 800a77e:	f1b8 0f00 	cmp.w	r8, #0
 800a782:	d004      	beq.n	800a78e <__gethex+0x2fe>
 800a784:	4641      	mov	r1, r8
 800a786:	4620      	mov	r0, r4
 800a788:	f7fe fa50 	bl	8008c2c <__any_on>
 800a78c:	4683      	mov	fp, r0
 800a78e:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a792:	2301      	movs	r3, #1
 800a794:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a798:	f008 081f 	and.w	r8, r8, #31
 800a79c:	fa03 f308 	lsl.w	r3, r3, r8
 800a7a0:	4213      	tst	r3, r2
 800a7a2:	4631      	mov	r1, r6
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	bf18      	it	ne
 800a7a8:	f04b 0b02 	orrne.w	fp, fp, #2
 800a7ac:	1bad      	subs	r5, r5, r6
 800a7ae:	f7ff fe07 	bl	800a3c0 <rshift>
 800a7b2:	687e      	ldr	r6, [r7, #4]
 800a7b4:	f04f 0802 	mov.w	r8, #2
 800a7b8:	f1bb 0f00 	cmp.w	fp, #0
 800a7bc:	d04a      	beq.n	800a854 <__gethex+0x3c4>
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	2b02      	cmp	r3, #2
 800a7c2:	d016      	beq.n	800a7f2 <__gethex+0x362>
 800a7c4:	2b03      	cmp	r3, #3
 800a7c6:	d018      	beq.n	800a7fa <__gethex+0x36a>
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d109      	bne.n	800a7e0 <__gethex+0x350>
 800a7cc:	f01b 0f02 	tst.w	fp, #2
 800a7d0:	d006      	beq.n	800a7e0 <__gethex+0x350>
 800a7d2:	f8da 3000 	ldr.w	r3, [sl]
 800a7d6:	ea4b 0b03 	orr.w	fp, fp, r3
 800a7da:	f01b 0f01 	tst.w	fp, #1
 800a7de:	d10f      	bne.n	800a800 <__gethex+0x370>
 800a7e0:	f048 0810 	orr.w	r8, r8, #16
 800a7e4:	e036      	b.n	800a854 <__gethex+0x3c4>
 800a7e6:	f04f 0b01 	mov.w	fp, #1
 800a7ea:	e7d0      	b.n	800a78e <__gethex+0x2fe>
 800a7ec:	f04f 0801 	mov.w	r8, #1
 800a7f0:	e7e2      	b.n	800a7b8 <__gethex+0x328>
 800a7f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7f4:	f1c3 0301 	rsb	r3, r3, #1
 800a7f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d0ef      	beq.n	800a7e0 <__gethex+0x350>
 800a800:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a804:	f104 0214 	add.w	r2, r4, #20
 800a808:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a80c:	9301      	str	r3, [sp, #4]
 800a80e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a812:	2300      	movs	r3, #0
 800a814:	4694      	mov	ip, r2
 800a816:	f852 1b04 	ldr.w	r1, [r2], #4
 800a81a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a81e:	d01e      	beq.n	800a85e <__gethex+0x3ce>
 800a820:	3101      	adds	r1, #1
 800a822:	f8cc 1000 	str.w	r1, [ip]
 800a826:	f1b8 0f02 	cmp.w	r8, #2
 800a82a:	f104 0214 	add.w	r2, r4, #20
 800a82e:	d13d      	bne.n	800a8ac <__gethex+0x41c>
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	3b01      	subs	r3, #1
 800a834:	42ab      	cmp	r3, r5
 800a836:	d10b      	bne.n	800a850 <__gethex+0x3c0>
 800a838:	1169      	asrs	r1, r5, #5
 800a83a:	2301      	movs	r3, #1
 800a83c:	f005 051f 	and.w	r5, r5, #31
 800a840:	fa03 f505 	lsl.w	r5, r3, r5
 800a844:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a848:	421d      	tst	r5, r3
 800a84a:	bf18      	it	ne
 800a84c:	f04f 0801 	movne.w	r8, #1
 800a850:	f048 0820 	orr.w	r8, r8, #32
 800a854:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a856:	601c      	str	r4, [r3, #0]
 800a858:	9b02      	ldr	r3, [sp, #8]
 800a85a:	601e      	str	r6, [r3, #0]
 800a85c:	e6a2      	b.n	800a5a4 <__gethex+0x114>
 800a85e:	4290      	cmp	r0, r2
 800a860:	f842 3c04 	str.w	r3, [r2, #-4]
 800a864:	d8d6      	bhi.n	800a814 <__gethex+0x384>
 800a866:	68a2      	ldr	r2, [r4, #8]
 800a868:	4593      	cmp	fp, r2
 800a86a:	db17      	blt.n	800a89c <__gethex+0x40c>
 800a86c:	6861      	ldr	r1, [r4, #4]
 800a86e:	4648      	mov	r0, r9
 800a870:	3101      	adds	r1, #1
 800a872:	f7fd fd4f 	bl	8008314 <_Balloc>
 800a876:	4682      	mov	sl, r0
 800a878:	b918      	cbnz	r0, 800a882 <__gethex+0x3f2>
 800a87a:	4b1b      	ldr	r3, [pc, #108]	; (800a8e8 <__gethex+0x458>)
 800a87c:	4602      	mov	r2, r0
 800a87e:	2184      	movs	r1, #132	; 0x84
 800a880:	e6b3      	b.n	800a5ea <__gethex+0x15a>
 800a882:	6922      	ldr	r2, [r4, #16]
 800a884:	3202      	adds	r2, #2
 800a886:	f104 010c 	add.w	r1, r4, #12
 800a88a:	0092      	lsls	r2, r2, #2
 800a88c:	300c      	adds	r0, #12
 800a88e:	f7fc fdb3 	bl	80073f8 <memcpy>
 800a892:	4621      	mov	r1, r4
 800a894:	4648      	mov	r0, r9
 800a896:	f7fd fd7d 	bl	8008394 <_Bfree>
 800a89a:	4654      	mov	r4, sl
 800a89c:	6922      	ldr	r2, [r4, #16]
 800a89e:	1c51      	adds	r1, r2, #1
 800a8a0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a8a4:	6121      	str	r1, [r4, #16]
 800a8a6:	2101      	movs	r1, #1
 800a8a8:	6151      	str	r1, [r2, #20]
 800a8aa:	e7bc      	b.n	800a826 <__gethex+0x396>
 800a8ac:	6921      	ldr	r1, [r4, #16]
 800a8ae:	4559      	cmp	r1, fp
 800a8b0:	dd0b      	ble.n	800a8ca <__gethex+0x43a>
 800a8b2:	2101      	movs	r1, #1
 800a8b4:	4620      	mov	r0, r4
 800a8b6:	f7ff fd83 	bl	800a3c0 <rshift>
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	3601      	adds	r6, #1
 800a8be:	42b3      	cmp	r3, r6
 800a8c0:	f6ff aedb 	blt.w	800a67a <__gethex+0x1ea>
 800a8c4:	f04f 0801 	mov.w	r8, #1
 800a8c8:	e7c2      	b.n	800a850 <__gethex+0x3c0>
 800a8ca:	f015 051f 	ands.w	r5, r5, #31
 800a8ce:	d0f9      	beq.n	800a8c4 <__gethex+0x434>
 800a8d0:	9b01      	ldr	r3, [sp, #4]
 800a8d2:	441a      	add	r2, r3
 800a8d4:	f1c5 0520 	rsb	r5, r5, #32
 800a8d8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a8dc:	f7fd fe0c 	bl	80084f8 <__hi0bits>
 800a8e0:	42a8      	cmp	r0, r5
 800a8e2:	dbe6      	blt.n	800a8b2 <__gethex+0x422>
 800a8e4:	e7ee      	b.n	800a8c4 <__gethex+0x434>
 800a8e6:	bf00      	nop
 800a8e8:	0800accd 	.word	0x0800accd

0800a8ec <L_shift>:
 800a8ec:	f1c2 0208 	rsb	r2, r2, #8
 800a8f0:	0092      	lsls	r2, r2, #2
 800a8f2:	b570      	push	{r4, r5, r6, lr}
 800a8f4:	f1c2 0620 	rsb	r6, r2, #32
 800a8f8:	6843      	ldr	r3, [r0, #4]
 800a8fa:	6804      	ldr	r4, [r0, #0]
 800a8fc:	fa03 f506 	lsl.w	r5, r3, r6
 800a900:	432c      	orrs	r4, r5
 800a902:	40d3      	lsrs	r3, r2
 800a904:	6004      	str	r4, [r0, #0]
 800a906:	f840 3f04 	str.w	r3, [r0, #4]!
 800a90a:	4288      	cmp	r0, r1
 800a90c:	d3f4      	bcc.n	800a8f8 <L_shift+0xc>
 800a90e:	bd70      	pop	{r4, r5, r6, pc}

0800a910 <__match>:
 800a910:	b530      	push	{r4, r5, lr}
 800a912:	6803      	ldr	r3, [r0, #0]
 800a914:	3301      	adds	r3, #1
 800a916:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a91a:	b914      	cbnz	r4, 800a922 <__match+0x12>
 800a91c:	6003      	str	r3, [r0, #0]
 800a91e:	2001      	movs	r0, #1
 800a920:	bd30      	pop	{r4, r5, pc}
 800a922:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a926:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a92a:	2d19      	cmp	r5, #25
 800a92c:	bf98      	it	ls
 800a92e:	3220      	addls	r2, #32
 800a930:	42a2      	cmp	r2, r4
 800a932:	d0f0      	beq.n	800a916 <__match+0x6>
 800a934:	2000      	movs	r0, #0
 800a936:	e7f3      	b.n	800a920 <__match+0x10>

0800a938 <__hexnan>:
 800a938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a93c:	680b      	ldr	r3, [r1, #0]
 800a93e:	6801      	ldr	r1, [r0, #0]
 800a940:	115e      	asrs	r6, r3, #5
 800a942:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a946:	f013 031f 	ands.w	r3, r3, #31
 800a94a:	b087      	sub	sp, #28
 800a94c:	bf18      	it	ne
 800a94e:	3604      	addne	r6, #4
 800a950:	2500      	movs	r5, #0
 800a952:	1f37      	subs	r7, r6, #4
 800a954:	4682      	mov	sl, r0
 800a956:	4690      	mov	r8, r2
 800a958:	9301      	str	r3, [sp, #4]
 800a95a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a95e:	46b9      	mov	r9, r7
 800a960:	463c      	mov	r4, r7
 800a962:	9502      	str	r5, [sp, #8]
 800a964:	46ab      	mov	fp, r5
 800a966:	784a      	ldrb	r2, [r1, #1]
 800a968:	1c4b      	adds	r3, r1, #1
 800a96a:	9303      	str	r3, [sp, #12]
 800a96c:	b342      	cbz	r2, 800a9c0 <__hexnan+0x88>
 800a96e:	4610      	mov	r0, r2
 800a970:	9105      	str	r1, [sp, #20]
 800a972:	9204      	str	r2, [sp, #16]
 800a974:	f7ff fd76 	bl	800a464 <__hexdig_fun>
 800a978:	2800      	cmp	r0, #0
 800a97a:	d14f      	bne.n	800aa1c <__hexnan+0xe4>
 800a97c:	9a04      	ldr	r2, [sp, #16]
 800a97e:	9905      	ldr	r1, [sp, #20]
 800a980:	2a20      	cmp	r2, #32
 800a982:	d818      	bhi.n	800a9b6 <__hexnan+0x7e>
 800a984:	9b02      	ldr	r3, [sp, #8]
 800a986:	459b      	cmp	fp, r3
 800a988:	dd13      	ble.n	800a9b2 <__hexnan+0x7a>
 800a98a:	454c      	cmp	r4, r9
 800a98c:	d206      	bcs.n	800a99c <__hexnan+0x64>
 800a98e:	2d07      	cmp	r5, #7
 800a990:	dc04      	bgt.n	800a99c <__hexnan+0x64>
 800a992:	462a      	mov	r2, r5
 800a994:	4649      	mov	r1, r9
 800a996:	4620      	mov	r0, r4
 800a998:	f7ff ffa8 	bl	800a8ec <L_shift>
 800a99c:	4544      	cmp	r4, r8
 800a99e:	d950      	bls.n	800aa42 <__hexnan+0x10a>
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	f1a4 0904 	sub.w	r9, r4, #4
 800a9a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a9aa:	f8cd b008 	str.w	fp, [sp, #8]
 800a9ae:	464c      	mov	r4, r9
 800a9b0:	461d      	mov	r5, r3
 800a9b2:	9903      	ldr	r1, [sp, #12]
 800a9b4:	e7d7      	b.n	800a966 <__hexnan+0x2e>
 800a9b6:	2a29      	cmp	r2, #41	; 0x29
 800a9b8:	d155      	bne.n	800aa66 <__hexnan+0x12e>
 800a9ba:	3102      	adds	r1, #2
 800a9bc:	f8ca 1000 	str.w	r1, [sl]
 800a9c0:	f1bb 0f00 	cmp.w	fp, #0
 800a9c4:	d04f      	beq.n	800aa66 <__hexnan+0x12e>
 800a9c6:	454c      	cmp	r4, r9
 800a9c8:	d206      	bcs.n	800a9d8 <__hexnan+0xa0>
 800a9ca:	2d07      	cmp	r5, #7
 800a9cc:	dc04      	bgt.n	800a9d8 <__hexnan+0xa0>
 800a9ce:	462a      	mov	r2, r5
 800a9d0:	4649      	mov	r1, r9
 800a9d2:	4620      	mov	r0, r4
 800a9d4:	f7ff ff8a 	bl	800a8ec <L_shift>
 800a9d8:	4544      	cmp	r4, r8
 800a9da:	d934      	bls.n	800aa46 <__hexnan+0x10e>
 800a9dc:	f1a8 0204 	sub.w	r2, r8, #4
 800a9e0:	4623      	mov	r3, r4
 800a9e2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a9e6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a9ea:	429f      	cmp	r7, r3
 800a9ec:	d2f9      	bcs.n	800a9e2 <__hexnan+0xaa>
 800a9ee:	1b3b      	subs	r3, r7, r4
 800a9f0:	f023 0303 	bic.w	r3, r3, #3
 800a9f4:	3304      	adds	r3, #4
 800a9f6:	3e03      	subs	r6, #3
 800a9f8:	3401      	adds	r4, #1
 800a9fa:	42a6      	cmp	r6, r4
 800a9fc:	bf38      	it	cc
 800a9fe:	2304      	movcc	r3, #4
 800aa00:	4443      	add	r3, r8
 800aa02:	2200      	movs	r2, #0
 800aa04:	f843 2b04 	str.w	r2, [r3], #4
 800aa08:	429f      	cmp	r7, r3
 800aa0a:	d2fb      	bcs.n	800aa04 <__hexnan+0xcc>
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	b91b      	cbnz	r3, 800aa18 <__hexnan+0xe0>
 800aa10:	4547      	cmp	r7, r8
 800aa12:	d126      	bne.n	800aa62 <__hexnan+0x12a>
 800aa14:	2301      	movs	r3, #1
 800aa16:	603b      	str	r3, [r7, #0]
 800aa18:	2005      	movs	r0, #5
 800aa1a:	e025      	b.n	800aa68 <__hexnan+0x130>
 800aa1c:	3501      	adds	r5, #1
 800aa1e:	2d08      	cmp	r5, #8
 800aa20:	f10b 0b01 	add.w	fp, fp, #1
 800aa24:	dd06      	ble.n	800aa34 <__hexnan+0xfc>
 800aa26:	4544      	cmp	r4, r8
 800aa28:	d9c3      	bls.n	800a9b2 <__hexnan+0x7a>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	f844 3c04 	str.w	r3, [r4, #-4]
 800aa30:	2501      	movs	r5, #1
 800aa32:	3c04      	subs	r4, #4
 800aa34:	6822      	ldr	r2, [r4, #0]
 800aa36:	f000 000f 	and.w	r0, r0, #15
 800aa3a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800aa3e:	6020      	str	r0, [r4, #0]
 800aa40:	e7b7      	b.n	800a9b2 <__hexnan+0x7a>
 800aa42:	2508      	movs	r5, #8
 800aa44:	e7b5      	b.n	800a9b2 <__hexnan+0x7a>
 800aa46:	9b01      	ldr	r3, [sp, #4]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d0df      	beq.n	800aa0c <__hexnan+0xd4>
 800aa4c:	f1c3 0320 	rsb	r3, r3, #32
 800aa50:	f04f 32ff 	mov.w	r2, #4294967295
 800aa54:	40da      	lsrs	r2, r3
 800aa56:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800aa5a:	4013      	ands	r3, r2
 800aa5c:	f846 3c04 	str.w	r3, [r6, #-4]
 800aa60:	e7d4      	b.n	800aa0c <__hexnan+0xd4>
 800aa62:	3f04      	subs	r7, #4
 800aa64:	e7d2      	b.n	800aa0c <__hexnan+0xd4>
 800aa66:	2004      	movs	r0, #4
 800aa68:	b007      	add	sp, #28
 800aa6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aa6e <__ascii_mbtowc>:
 800aa6e:	b082      	sub	sp, #8
 800aa70:	b901      	cbnz	r1, 800aa74 <__ascii_mbtowc+0x6>
 800aa72:	a901      	add	r1, sp, #4
 800aa74:	b142      	cbz	r2, 800aa88 <__ascii_mbtowc+0x1a>
 800aa76:	b14b      	cbz	r3, 800aa8c <__ascii_mbtowc+0x1e>
 800aa78:	7813      	ldrb	r3, [r2, #0]
 800aa7a:	600b      	str	r3, [r1, #0]
 800aa7c:	7812      	ldrb	r2, [r2, #0]
 800aa7e:	1e10      	subs	r0, r2, #0
 800aa80:	bf18      	it	ne
 800aa82:	2001      	movne	r0, #1
 800aa84:	b002      	add	sp, #8
 800aa86:	4770      	bx	lr
 800aa88:	4610      	mov	r0, r2
 800aa8a:	e7fb      	b.n	800aa84 <__ascii_mbtowc+0x16>
 800aa8c:	f06f 0001 	mvn.w	r0, #1
 800aa90:	e7f8      	b.n	800aa84 <__ascii_mbtowc+0x16>

0800aa92 <_realloc_r>:
 800aa92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa96:	4680      	mov	r8, r0
 800aa98:	4614      	mov	r4, r2
 800aa9a:	460e      	mov	r6, r1
 800aa9c:	b921      	cbnz	r1, 800aaa8 <_realloc_r+0x16>
 800aa9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa2:	4611      	mov	r1, r2
 800aaa4:	f7fd bbaa 	b.w	80081fc <_malloc_r>
 800aaa8:	b92a      	cbnz	r2, 800aab6 <_realloc_r+0x24>
 800aaaa:	f7fd fb33 	bl	8008114 <_free_r>
 800aaae:	4625      	mov	r5, r4
 800aab0:	4628      	mov	r0, r5
 800aab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aab6:	f000 f842 	bl	800ab3e <_malloc_usable_size_r>
 800aaba:	4284      	cmp	r4, r0
 800aabc:	4607      	mov	r7, r0
 800aabe:	d802      	bhi.n	800aac6 <_realloc_r+0x34>
 800aac0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aac4:	d812      	bhi.n	800aaec <_realloc_r+0x5a>
 800aac6:	4621      	mov	r1, r4
 800aac8:	4640      	mov	r0, r8
 800aaca:	f7fd fb97 	bl	80081fc <_malloc_r>
 800aace:	4605      	mov	r5, r0
 800aad0:	2800      	cmp	r0, #0
 800aad2:	d0ed      	beq.n	800aab0 <_realloc_r+0x1e>
 800aad4:	42bc      	cmp	r4, r7
 800aad6:	4622      	mov	r2, r4
 800aad8:	4631      	mov	r1, r6
 800aada:	bf28      	it	cs
 800aadc:	463a      	movcs	r2, r7
 800aade:	f7fc fc8b 	bl	80073f8 <memcpy>
 800aae2:	4631      	mov	r1, r6
 800aae4:	4640      	mov	r0, r8
 800aae6:	f7fd fb15 	bl	8008114 <_free_r>
 800aaea:	e7e1      	b.n	800aab0 <_realloc_r+0x1e>
 800aaec:	4635      	mov	r5, r6
 800aaee:	e7df      	b.n	800aab0 <_realloc_r+0x1e>

0800aaf0 <__ascii_wctomb>:
 800aaf0:	b149      	cbz	r1, 800ab06 <__ascii_wctomb+0x16>
 800aaf2:	2aff      	cmp	r2, #255	; 0xff
 800aaf4:	bf85      	ittet	hi
 800aaf6:	238a      	movhi	r3, #138	; 0x8a
 800aaf8:	6003      	strhi	r3, [r0, #0]
 800aafa:	700a      	strbls	r2, [r1, #0]
 800aafc:	f04f 30ff 	movhi.w	r0, #4294967295
 800ab00:	bf98      	it	ls
 800ab02:	2001      	movls	r0, #1
 800ab04:	4770      	bx	lr
 800ab06:	4608      	mov	r0, r1
 800ab08:	4770      	bx	lr
	...

0800ab0c <fiprintf>:
 800ab0c:	b40e      	push	{r1, r2, r3}
 800ab0e:	b503      	push	{r0, r1, lr}
 800ab10:	4601      	mov	r1, r0
 800ab12:	ab03      	add	r3, sp, #12
 800ab14:	4805      	ldr	r0, [pc, #20]	; (800ab2c <fiprintf+0x20>)
 800ab16:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab1a:	6800      	ldr	r0, [r0, #0]
 800ab1c:	9301      	str	r3, [sp, #4]
 800ab1e:	f7ff f8bf 	bl	8009ca0 <_vfiprintf_r>
 800ab22:	b002      	add	sp, #8
 800ab24:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab28:	b003      	add	sp, #12
 800ab2a:	4770      	bx	lr
 800ab2c:	20000064 	.word	0x20000064

0800ab30 <abort>:
 800ab30:	b508      	push	{r3, lr}
 800ab32:	2006      	movs	r0, #6
 800ab34:	f000 f834 	bl	800aba0 <raise>
 800ab38:	2001      	movs	r0, #1
 800ab3a:	f7f7 f9c1 	bl	8001ec0 <_exit>

0800ab3e <_malloc_usable_size_r>:
 800ab3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab42:	1f18      	subs	r0, r3, #4
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	bfbc      	itt	lt
 800ab48:	580b      	ldrlt	r3, [r1, r0]
 800ab4a:	18c0      	addlt	r0, r0, r3
 800ab4c:	4770      	bx	lr

0800ab4e <_raise_r>:
 800ab4e:	291f      	cmp	r1, #31
 800ab50:	b538      	push	{r3, r4, r5, lr}
 800ab52:	4604      	mov	r4, r0
 800ab54:	460d      	mov	r5, r1
 800ab56:	d904      	bls.n	800ab62 <_raise_r+0x14>
 800ab58:	2316      	movs	r3, #22
 800ab5a:	6003      	str	r3, [r0, #0]
 800ab5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab60:	bd38      	pop	{r3, r4, r5, pc}
 800ab62:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ab64:	b112      	cbz	r2, 800ab6c <_raise_r+0x1e>
 800ab66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab6a:	b94b      	cbnz	r3, 800ab80 <_raise_r+0x32>
 800ab6c:	4620      	mov	r0, r4
 800ab6e:	f000 f831 	bl	800abd4 <_getpid_r>
 800ab72:	462a      	mov	r2, r5
 800ab74:	4601      	mov	r1, r0
 800ab76:	4620      	mov	r0, r4
 800ab78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab7c:	f000 b818 	b.w	800abb0 <_kill_r>
 800ab80:	2b01      	cmp	r3, #1
 800ab82:	d00a      	beq.n	800ab9a <_raise_r+0x4c>
 800ab84:	1c59      	adds	r1, r3, #1
 800ab86:	d103      	bne.n	800ab90 <_raise_r+0x42>
 800ab88:	2316      	movs	r3, #22
 800ab8a:	6003      	str	r3, [r0, #0]
 800ab8c:	2001      	movs	r0, #1
 800ab8e:	e7e7      	b.n	800ab60 <_raise_r+0x12>
 800ab90:	2400      	movs	r4, #0
 800ab92:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ab96:	4628      	mov	r0, r5
 800ab98:	4798      	blx	r3
 800ab9a:	2000      	movs	r0, #0
 800ab9c:	e7e0      	b.n	800ab60 <_raise_r+0x12>
	...

0800aba0 <raise>:
 800aba0:	4b02      	ldr	r3, [pc, #8]	; (800abac <raise+0xc>)
 800aba2:	4601      	mov	r1, r0
 800aba4:	6818      	ldr	r0, [r3, #0]
 800aba6:	f7ff bfd2 	b.w	800ab4e <_raise_r>
 800abaa:	bf00      	nop
 800abac:	20000064 	.word	0x20000064

0800abb0 <_kill_r>:
 800abb0:	b538      	push	{r3, r4, r5, lr}
 800abb2:	4d07      	ldr	r5, [pc, #28]	; (800abd0 <_kill_r+0x20>)
 800abb4:	2300      	movs	r3, #0
 800abb6:	4604      	mov	r4, r0
 800abb8:	4608      	mov	r0, r1
 800abba:	4611      	mov	r1, r2
 800abbc:	602b      	str	r3, [r5, #0]
 800abbe:	f7f7 f96f 	bl	8001ea0 <_kill>
 800abc2:	1c43      	adds	r3, r0, #1
 800abc4:	d102      	bne.n	800abcc <_kill_r+0x1c>
 800abc6:	682b      	ldr	r3, [r5, #0]
 800abc8:	b103      	cbz	r3, 800abcc <_kill_r+0x1c>
 800abca:	6023      	str	r3, [r4, #0]
 800abcc:	bd38      	pop	{r3, r4, r5, pc}
 800abce:	bf00      	nop
 800abd0:	20001a18 	.word	0x20001a18

0800abd4 <_getpid_r>:
 800abd4:	f7f7 b95c 	b.w	8001e90 <_getpid>

0800abd8 <_init>:
 800abd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abda:	bf00      	nop
 800abdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abde:	bc08      	pop	{r3}
 800abe0:	469e      	mov	lr, r3
 800abe2:	4770      	bx	lr

0800abe4 <_fini>:
 800abe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abe6:	bf00      	nop
 800abe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abea:	bc08      	pop	{r3}
 800abec:	469e      	mov	lr, r3
 800abee:	4770      	bx	lr
