
*** Running vivado
    with args -log RFDC_MODE2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RFDC_MODE2.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RFDC_MODE2.tcl -notrace
Command: synth_design -top RFDC_MODE2 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1511.754 ; gain = 86.000 ; free physical = 7543 ; free virtual = 29182
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2.v:53]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_block' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:56]
	Parameter dac00_enable bound to: 1'b0 
	Parameter dac00_fifo_enabled bound to: 1'b0 
	Parameter dac00_data_type bound to: 1'b0 
	Parameter dac00_adder_enabled bound to: 1'b0 
	Parameter dac00_interpolation bound to: 3'b000 
	Parameter dac00_mixer bound to: 2'b10 
	Parameter dac00_sinc bound to: 1'b0 
	Parameter dac01_enable bound to: 1'b0 
	Parameter dac01_fifo_enabled bound to: 1'b0 
	Parameter dac01_data_type bound to: 1'b0 
	Parameter dac01_adder_enabled bound to: 1'b0 
	Parameter dac01_interpolation bound to: 3'b000 
	Parameter dac01_mixer bound to: 2'b10 
	Parameter dac01_sinc bound to: 1'b0 
	Parameter dac02_enable bound to: 1'b0 
	Parameter dac02_fifo_enabled bound to: 1'b0 
	Parameter dac02_data_type bound to: 1'b0 
	Parameter dac02_adder_enabled bound to: 1'b0 
	Parameter dac02_interpolation bound to: 3'b000 
	Parameter dac02_mixer bound to: 2'b10 
	Parameter dac02_sinc bound to: 1'b0 
	Parameter dac03_enable bound to: 1'b0 
	Parameter dac03_fifo_enabled bound to: 1'b0 
	Parameter dac03_data_type bound to: 1'b0 
	Parameter dac03_adder_enabled bound to: 1'b0 
	Parameter dac03_interpolation bound to: 3'b000 
	Parameter dac03_mixer bound to: 2'b10 
	Parameter dac03_sinc bound to: 1'b0 
	Parameter dac10_enable bound to: 1'b0 
	Parameter dac10_fifo_enabled bound to: 1'b0 
	Parameter dac10_data_type bound to: 1'b0 
	Parameter dac10_adder_enabled bound to: 1'b0 
	Parameter dac10_interpolation bound to: 3'b000 
	Parameter dac10_mixer bound to: 2'b10 
	Parameter dac10_sinc bound to: 1'b0 
	Parameter dac11_enable bound to: 1'b0 
	Parameter dac11_fifo_enabled bound to: 1'b0 
	Parameter dac11_data_type bound to: 1'b0 
	Parameter dac11_adder_enabled bound to: 1'b0 
	Parameter dac11_interpolation bound to: 3'b000 
	Parameter dac11_mixer bound to: 2'b10 
	Parameter dac11_sinc bound to: 1'b0 
	Parameter dac12_enable bound to: 1'b1 
	Parameter dac12_fifo_enabled bound to: 1'b0 
	Parameter dac12_data_type bound to: 1'b0 
	Parameter dac12_adder_enabled bound to: 1'b0 
	Parameter dac12_interpolation bound to: 3'b001 
	Parameter dac12_mixer bound to: 2'b10 
	Parameter dac12_sinc bound to: 1'b0 
	Parameter dac13_enable bound to: 1'b1 
	Parameter dac13_fifo_enabled bound to: 1'b0 
	Parameter dac13_data_type bound to: 1'b0 
	Parameter dac13_adder_enabled bound to: 1'b0 
	Parameter dac13_interpolation bound to: 3'b001 
	Parameter dac13_mixer bound to: 2'b10 
	Parameter dac13_sinc bound to: 1'b0 
	Parameter adc00_enable bound to: 1'b1 
	Parameter adc00_fifo_enabled bound to: 1'b0 
	Parameter adc00_data_type bound to: 1'b0 
	Parameter adc00_decimation bound to: 3'b001 
	Parameter adc00_mixer bound to: 2'b10 
	Parameter adc01_enable bound to: 1'b1 
	Parameter adc01_fifo_enabled bound to: 1'b0 
	Parameter adc01_data_type bound to: 1'b0 
	Parameter adc01_decimation bound to: 3'b001 
	Parameter adc01_mixer bound to: 2'b10 
	Parameter adc02_enable bound to: 1'b1 
	Parameter adc02_fifo_enabled bound to: 1'b0 
	Parameter adc02_data_type bound to: 1'b0 
	Parameter adc02_decimation bound to: 3'b001 
	Parameter adc02_mixer bound to: 2'b10 
	Parameter adc03_enable bound to: 1'b1 
	Parameter adc03_fifo_enabled bound to: 1'b0 
	Parameter adc03_data_type bound to: 1'b0 
	Parameter adc03_decimation bound to: 3'b001 
	Parameter adc03_mixer bound to: 2'b10 
	Parameter adc10_enable bound to: 1'b0 
	Parameter adc10_fifo_enabled bound to: 1'b0 
	Parameter adc10_data_type bound to: 1'b0 
	Parameter adc10_decimation bound to: 3'b000 
	Parameter adc10_mixer bound to: 2'b10 
	Parameter adc11_enable bound to: 1'b0 
	Parameter adc11_fifo_enabled bound to: 1'b0 
	Parameter adc11_data_type bound to: 1'b0 
	Parameter adc11_decimation bound to: 3'b000 
	Parameter adc11_mixer bound to: 2'b10 
	Parameter adc12_enable bound to: 1'b0 
	Parameter adc12_fifo_enabled bound to: 1'b0 
	Parameter adc12_data_type bound to: 1'b0 
	Parameter adc12_decimation bound to: 3'b000 
	Parameter adc12_mixer bound to: 2'b10 
	Parameter adc13_enable bound to: 1'b0 
	Parameter adc13_fifo_enabled bound to: 1'b0 
	Parameter adc13_data_type bound to: 1'b0 
	Parameter adc13_decimation bound to: 3'b000 
	Parameter adc13_mixer bound to: 2'b10 
	Parameter adc20_enable bound to: 1'b0 
	Parameter adc20_fifo_enabled bound to: 1'b0 
	Parameter adc20_data_type bound to: 1'b0 
	Parameter adc20_decimation bound to: 3'b000 
	Parameter adc20_mixer bound to: 2'b10 
	Parameter adc21_enable bound to: 1'b0 
	Parameter adc21_fifo_enabled bound to: 1'b0 
	Parameter adc21_data_type bound to: 1'b0 
	Parameter adc21_decimation bound to: 3'b000 
	Parameter adc21_mixer bound to: 2'b10 
	Parameter adc22_enable bound to: 1'b0 
	Parameter adc22_fifo_enabled bound to: 1'b0 
	Parameter adc22_data_type bound to: 1'b0 
	Parameter adc22_decimation bound to: 3'b000 
	Parameter adc22_mixer bound to: 2'b10 
	Parameter adc23_enable bound to: 1'b0 
	Parameter adc23_fifo_enabled bound to: 1'b0 
	Parameter adc23_data_type bound to: 1'b0 
	Parameter adc23_decimation bound to: 3'b000 
	Parameter adc23_mixer bound to: 2'b10 
	Parameter adc30_enable bound to: 1'b0 
	Parameter adc30_fifo_enabled bound to: 1'b0 
	Parameter adc30_data_type bound to: 1'b0 
	Parameter adc30_decimation bound to: 3'b000 
	Parameter adc30_mixer bound to: 2'b10 
	Parameter adc31_enable bound to: 1'b0 
	Parameter adc31_fifo_enabled bound to: 1'b0 
	Parameter adc31_data_type bound to: 1'b0 
	Parameter adc31_decimation bound to: 3'b000 
	Parameter adc31_mixer bound to: 2'b10 
	Parameter adc32_enable bound to: 1'b0 
	Parameter adc32_fifo_enabled bound to: 1'b0 
	Parameter adc32_data_type bound to: 1'b0 
	Parameter adc32_decimation bound to: 3'b000 
	Parameter adc32_mixer bound to: 2'b10 
	Parameter adc33_enable bound to: 1'b0 
	Parameter adc33_fifo_enabled bound to: 1'b0 
	Parameter adc33_data_type bound to: 1'b0 
	Parameter adc33_decimation bound to: 3'b000 
	Parameter adc33_mixer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_rf_wrapper' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_rf_wrapper.v:50]
	Parameter NMR_DAC_TILES bound to: 2 - type: integer 
	Parameter NMR_ADC_TILES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (1#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_por_fsm_top' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:47]
	Parameter start_val_500_nanosecs bound to: 24'b000000000000000000110010 
	Parameter start_val_20_microsecs bound to: 24'b000000000000011111010000 
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_tile_config' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_tile_config.sv:47]
	Parameter idle bound to: 3'b000 
	Parameter memory_delay bound to: 3'b001 
	Parameter check_tile_index bound to: 3'b010 
	Parameter wait_for_drp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
	Parameter finished bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_device_rom' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_device_rom.sv:47]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_device_rom.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_device_rom' (2#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_device_rom.sv:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_tile_config.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_tile_config' (3#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_tile_config.sv:47]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_constants_config' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:48]
	Parameter idle bound to: 3'b000 
	Parameter wait_for_start bound to: 3'b001 
	Parameter wait_for_drp bound to: 3'b010 
	Parameter check_subdrp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc1_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:348]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc2_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:349]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc3_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:350]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:352]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:353]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:354]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_rising_held_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:401]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_rising_held_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:416]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_rising_held_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:431]
WARNING: [Synth 8-3848] Net drp_req_adc1 in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:122]
WARNING: [Synth 8-3848] Net drp_req_adc2 in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:124]
WARNING: [Synth 8-3848] Net drp_req_adc3 in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:126]
WARNING: [Synth 8-3848] Net adc1_drpaddr in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:136]
WARNING: [Synth 8-3848] Net adc1_drpen in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:137]
WARNING: [Synth 8-3848] Net adc1_drpdi in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:138]
WARNING: [Synth 8-3848] Net adc1_drpwe in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:140]
WARNING: [Synth 8-3848] Net adc2_drpaddr in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:143]
WARNING: [Synth 8-3848] Net adc2_drpen in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:144]
WARNING: [Synth 8-3848] Net adc2_drpdi in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:145]
WARNING: [Synth 8-3848] Net adc2_drpwe in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:147]
WARNING: [Synth 8-3848] Net adc3_drpaddr in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:150]
WARNING: [Synth 8-3848] Net adc3_drpen in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:151]
WARNING: [Synth 8-3848] Net adc3_drpdi in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:152]
WARNING: [Synth 8-3848] Net adc3_drpwe in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:154]
WARNING: [Synth 8-3848] Net adc1_done in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:167]
WARNING: [Synth 8-3848] Net adc2_done in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:168]
WARNING: [Synth 8-3848] Net adc3_done in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:169]
WARNING: [Synth 8-3848] Net adc1_bg_cal_off in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:192]
WARNING: [Synth 8-3848] Net adc2_bg_cal_off in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:193]
WARNING: [Synth 8-3848] Net adc3_bg_cal_off in module/entity RFDC_MODE2_constants_config does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:194]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_constants_config' (4#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:48]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_bgt_fsm' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_bgt_fsm.v:47]
	Parameter idle bound to: 5'b00000 
	Parameter request_drp bound to: 5'b00001 
	Parameter write_vbg_ctrl_1 bound to: 5'b00010 
	Parameter write_vbg_ctrl_2 bound to: 5'b00011 
	Parameter write_vbg_ctrl_3 bound to: 5'b00100 
	Parameter write_vbg_ctrl_4 bound to: 5'b00101 
	Parameter wait_for_125_ns_1 bound to: 5'b00110 
	Parameter write_vbg_ctrl_5 bound to: 5'b00111 
	Parameter write_vbg_ctrl_6 bound to: 5'b01000 
	Parameter wait_for_125_ns_2 bound to: 5'b01001 
	Parameter write_vbg_ctrl_7 bound to: 5'b01010 
	Parameter write_vbg_ctrl_8 bound to: 5'b01011 
	Parameter read_vbg_status_1 bound to: 5'b01100 
	Parameter read_vbg_status_2 bound to: 5'b01101 
	Parameter wait_for_vbg_status bound to: 5'b01110 
	Parameter write_vbg_ctrl_9 bound to: 5'b01111 
	Parameter write_vbg_ctrl_10 bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_bgt_fsm.v:116]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_bgt_fsm' (5#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_bgt_fsm.v:47]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_por_fsm' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:47]
	Parameter ADC bound to: 1 - type: integer 
	Parameter NO_OF_SLICES bound to: 4 - type: integer 
	Parameter PLL bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:303]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_por_fsm' (6#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:47]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_drp_arbiter_adc' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_arbiter_adc.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_const_config bound to: 3'b010 
	Parameter gnt_status bound to: 3'b011 
	Parameter gnt_por bound to: 3'b100 
	Parameter gnt_bgt bound to: 3'b101 
	Parameter gnt_user bound to: 3'b110 
	Parameter gnt_dummy_read bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_arbiter_adc.v:300]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_drp_arbiter_adc' (7#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_arbiter_adc.v:47]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_por_fsm_disabled' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_disabled.sv:47]
	Parameter ADC bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter wait_for_supplies_up bound to: 4'b0010 
	Parameter wait_for_timer bound to: 4'b0011 
	Parameter request_drp bound to: 4'b0100 
	Parameter read_drp bound to: 4'b0101 
	Parameter wait_for_read_rdy bound to: 4'b0110 
	Parameter dummy_read_drp bound to: 4'b0111 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1000 
	Parameter write_drp bound to: 4'b1001 
	Parameter wait_for_write_rdy bound to: 4'b1010 
	Parameter finish bound to: 4'b1011 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_disabled.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_por_fsm_disabled' (8#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_disabled.sv:47]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_drp_arbiter' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_arbiter.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_status bound to: 3'b010 
	Parameter gnt_por bound to: 3'b011 
	Parameter gnt_bgt bound to: 3'b100 
	Parameter gnt_user bound to: 3'b101 
	Parameter gnt_dummy_read bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_drp_arbiter' (9#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_arbiter.v:47]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_por_fsm__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:47]
	Parameter ADC bound to: 0 - type: integer 
	Parameter NO_OF_SLICES bound to: 0 - type: integer 
	Parameter PLL bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_count_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:302]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:303]
WARNING: [Synth 8-6014] Unused sequential element status_gnt_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:329]
WARNING: [Synth 8-6014] Unused sequential element pll_ok_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:1031]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_por_fsm__parameterized0' (9#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:47]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_por_fsm__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:47]
	Parameter ADC bound to: 0 - type: integer 
	Parameter NO_OF_SLICES bound to: 0 - type: integer 
	Parameter PLL bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:303]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_por_fsm__parameterized1' (9#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm.sv:47]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_stage_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:2242]
WARNING: [Synth 8-6014] Unused sequential element adc1_end_stage_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:2243]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_stage_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:2244]
WARNING: [Synth 8-6014] Unused sequential element adc2_end_stage_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:2245]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_stage_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:2246]
WARNING: [Synth 8-6014] Unused sequential element adc3_end_stage_r_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:2247]
WARNING: [Synth 8-3848] Net adc1_pll_error in module/entity RFDC_MODE2_por_fsm_top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:390]
WARNING: [Synth 8-3848] Net adc1_sm_reset in module/entity RFDC_MODE2_por_fsm_top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:391]
WARNING: [Synth 8-3848] Net adc2_pll_error in module/entity RFDC_MODE2_por_fsm_top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:394]
WARNING: [Synth 8-3848] Net adc2_sm_reset in module/entity RFDC_MODE2_por_fsm_top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:395]
WARNING: [Synth 8-3848] Net adc3_pll_error in module/entity RFDC_MODE2_por_fsm_top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:398]
WARNING: [Synth 8-3848] Net adc3_sm_reset in module/entity RFDC_MODE2_por_fsm_top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:399]
WARNING: [Synth 8-3848] Net adc1_bg_cal_off in module/entity RFDC_MODE2_por_fsm_top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:449]
WARNING: [Synth 8-3848] Net adc2_bg_cal_off in module/entity RFDC_MODE2_por_fsm_top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:459]
WARNING: [Synth 8-3848] Net adc3_bg_cal_off in module/entity RFDC_MODE2_por_fsm_top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_por_fsm_top' (10#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_por_fsm_top.sv:47]
INFO: [Synth 8-6157] synthesizing module 'HSDAC' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20308]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 0 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_DACS bound to: 0 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 6400 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSDAC' (11#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20308]
INFO: [Synth 8-6157] synthesizing module 'HSDAC__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20308]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_DACS bound to: 2 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: Yes - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSDAC__parameterized0' (11#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20308]
INFO: [Synth 8-6157] synthesizing module 'HSADC' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20199]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 2I - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: Yes - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSADC' (12#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20199]
INFO: [Synth 8-6157] synthesizing module 'HSADC__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20199]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 0 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 0 - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSADC__parameterized0' (12#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20199]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_rf_wrapper' (13#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_rf_wrapper.v:50]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_axi_lite_ipif' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_axi_lite_ipif.v:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_slave_attachment' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_slave_attachment.v:83]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 18 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INCLUDE_DPHASE_TIMER bound to: 2048 - type: integer 
	Parameter AXI_RESP_OK bound to: 2'b00 
	Parameter AXI_RESP_SLVERR bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter READING bound to: 3'b001 
	Parameter READ_WAIT bound to: 3'b010 
	Parameter WRITE_WAIT bound to: 3'b011 
	Parameter WRITING bound to: 3'b100 
	Parameter B_VALID bound to: 3'b101 
	Parameter BRESP_WAIT bound to: 3'b110 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter DPTO_LD_VALUE bound to: 12'b011111111111 
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_counter_f' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_counter_f.v:54]
	Parameter C_NUM_BITS bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_counter_f' (14#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_counter_f.v:54]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_address_decoder' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_address_decoder.v:65]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_address_decoder' (15#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_slave_attachment' (16#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_axi_lite_ipif' (17#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_axi_lite_ipif.v:88]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_register_decode' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_register_decode.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_register_decode.v:146]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_register_decode' (18#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_register_decode.v:49]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_drp_access_ctrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_access_ctrl.v:50]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_drp_access_ctrl' (19#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_access_ctrl.v:50]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_drp_control_top' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_drp_control' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_control.v:50]
	Parameter idle bound to: 3'b000 
	Parameter send_enable bound to: 3'b001 
	Parameter wait_rdy bound to: 3'b010 
	Parameter write_done bound to: 3'b011 
	Parameter read_done bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_drp_control' (20#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_control.v:50]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_drp_control_top' (21#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_irq_sync' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (21#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_irq_sync' (22#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_overvol_irq' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_overvol_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_irq_req_ack' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_irq_req_ack' (23#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_overvol_irq' (24#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_overvol_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_bufg_gt_ctrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (25#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_bufg_gt_ctrl' (26#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'RFDC_MODE2_reset_count' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_rst_cnt.v:49]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_reset_count' (27#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_rst_cnt.v:49]
WARNING: [Synth 8-3848] Net dac0_reset_cnt in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:630]
WARNING: [Synth 8-3848] Net adc1_reset_cnt in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:723]
WARNING: [Synth 8-3848] Net adc2_reset_cnt in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:753]
WARNING: [Synth 8-3848] Net adc3_reset_cnt in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:783]
WARNING: [Synth 8-3848] Net adc10_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:482]
WARNING: [Synth 8-3848] Net adc11_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:483]
WARNING: [Synth 8-3848] Net adc12_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:484]
WARNING: [Synth 8-3848] Net adc13_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:485]
WARNING: [Synth 8-3848] Net adc20_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:494]
WARNING: [Synth 8-3848] Net adc21_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:495]
WARNING: [Synth 8-3848] Net adc22_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:496]
WARNING: [Synth 8-3848] Net adc23_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:497]
WARNING: [Synth 8-3848] Net adc30_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:506]
WARNING: [Synth 8-3848] Net adc31_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:507]
WARNING: [Synth 8-3848] Net adc32_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:508]
WARNING: [Synth 8-3848] Net adc33_signal_lost_i in module/entity RFDC_MODE2_block does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:509]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2_block' (28#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:56]
INFO: [Synth 8-6155] done synthesizing module 'RFDC_MODE2' (29#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2.v:53]
WARNING: [Synth 8-3331] design xpm_cdc_single__parameterized0 has unconnected port src_clk
WARNING: [Synth 8-3331] design RFDC_MODE2_register_decode has unconnected port bus2ip_addr[12]
WARNING: [Synth 8-3331] design RFDC_MODE2_register_decode has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design RFDC_MODE2_register_decode has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[5]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[6]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[9]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[10]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[11]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[12]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[13]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[14]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[15]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[16]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Address_In_Erly[17]
WARNING: [Synth 8-3331] design RFDC_MODE2_address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design RFDC_MODE2_slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design RFDC_MODE2_slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design RFDC_MODE2_slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design RFDC_MODE2_slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[15]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[14]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[13]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[12]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[11]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[10]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[9]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[8]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[6]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[5]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[4]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[3]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[2]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port drpdo_status[1]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[15]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[14]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[13]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[12]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[11]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[10]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[9]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[8]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[7]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[6]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[5]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[4]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[3]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[2]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc0_status[1]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[15]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[14]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[13]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[12]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[11]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[10]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[9]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[8]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[7]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[6]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[5]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[4]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[3]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[2]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc1_status[1]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[15]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[14]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[13]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[12]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[11]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[10]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[9]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[8]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[7]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[6]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[5]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[4]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[3]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[2]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc2_status[1]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[15]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[14]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[13]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[12]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[11]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[10]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[9]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[8]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[7]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[6]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[5]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[4]
WARNING: [Synth 8-3331] design RFDC_MODE2_por_fsm__parameterized1 has unconnected port adc3_status[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1656.504 ; gain = 230.750 ; free physical = 7164 ; free virtual = 28805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc10_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc11_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc12_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc13_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc20_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc21_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc22_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc23_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc30_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc31_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc32_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
INFO: [Synth 8-3295] tying undriven pin RFDC_MODE2_rf_wrapper_i:adc33_signal_lost to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_block.v:934]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1656.504 ; gain = 230.750 ; free physical = 7092 ; free virtual = 28734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1656.504 ; gain = 230.750 ; free physical = 7092 ; free virtual = 28734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RFDC_MODE2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RFDC_MODE2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.621 ; gain = 0.000 ; free physical = 4272 ; free virtual = 25919
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/RFDC_MODE2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/RFDC_MODE2_synth_1/dont_touch.xdc]
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2.xdc:87]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2.xdc:89]
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RFDC_MODE2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RFDC_MODE2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac1_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac1_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_RFDC_MODE2_irq_sync/sync_dac13_fifo_irq'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RFDC_MODE2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RFDC_MODE2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.652 ; gain = 0.000 ; free physical = 4254 ; free virtual = 25902
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.652 ; gain = 0.000 ; free physical = 4256 ; free virtual = 25904
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.652 ; gain = 0.000 ; free physical = 4256 ; free virtual = 25903
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2604.652 ; gain = 0.000 ; free physical = 4251 ; free virtual = 25899
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2604.652 ; gain = 1178.898 ; free physical = 4250 ; free virtual = 25898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2604.652 ; gain = 1178.898 ; free physical = 4249 ; free virtual = 25897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/RFDC_MODE2_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc0_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_dac1_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_RFDC_MODE2_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2604.652 ; gain = 1178.898 ; free physical = 4230 ; free virtual = 25878
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "data_array". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'drp_wen_reg' into 'drp_den_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_tile_config.sv:218]
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'RFDC_MODE2_tile_config'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_den" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_req_adc0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tc_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tc_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tc_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'adc0_drpwe_reg' into 'adc0_drpen_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_constants_config.sv:455]
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc0_reg' in module 'RFDC_MODE2_constants_config'
INFO: [Synth 8-5544] ROM "const_sm_state_adc0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'rdata_status_reg' and it is trimmed from '16' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_bgt_fsm.v:293]
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'RFDC_MODE2_bgt_fsm'
INFO: [Synth 8-5546] ROM "bgt_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "drp_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "drp_di" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "drp_den" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bgt_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bgt_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'RFDC_MODE2_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'RFDC_MODE2_por_fsm'
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "drpaddr_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_event" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "signal_lost_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'RFDC_MODE2_drp_arbiter_adc'
INFO: [Synth 8-5544] ROM "dummy_read_gnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_config_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tile_config_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bgt_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'RFDC_MODE2_por_fsm_disabled'
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'RFDC_MODE2_drp_arbiter'
INFO: [Synth 8-5544] ROM "dummy_read_gnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tile_config_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bgt_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'RFDC_MODE2_por_fsm__parameterized0'
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_event" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "signal_lost_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'RFDC_MODE2_por_fsm__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'RFDC_MODE2_por_fsm__parameterized1'
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "drpaddr_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_event" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "signal_lost_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/synth/RFDC_MODE2_counter_f.v:99]
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'RFDC_MODE2_slave_attachment'
INFO: [Synth 8-5546] ROM "reg_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_8359_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RFDC_MODE2_drp_control'
INFO: [Synth 8-5544] ROM "drp_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc0_supply_timer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc0_regulator_timer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_for_drp |                              001 |                              011
            memory_delay |                              010 |                              001
        check_tile_index |                              011 |                              010
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
                finished |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'sequential' in module 'RFDC_MODE2_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc0_reg' using encoding 'sequential' in module 'RFDC_MODE2_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'RFDC_MODE2_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'RFDC_MODE2_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'RFDC_MODE2_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              111
         gnt_tile_config |                              010 |                              001
        gnt_const_config |                              011 |                              010
              gnt_status |                              100 |                              011
                 gnt_por |                              101 |                              100
                 gnt_bgt |                              110 |                              101
                gnt_user |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'RFDC_MODE2_drp_arbiter_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'RFDC_MODE2_por_fsm_disabled'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'RFDC_MODE2_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'RFDC_MODE2_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'RFDC_MODE2_por_fsm__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'RFDC_MODE2_por_fsm__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'RFDC_MODE2_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'RFDC_MODE2_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2604.652 ; gain = 1178.898 ; free physical = 3794 ; free virtual = 25445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |muxpart__437_RFDC_MODE2_register_decode |           1|     41213|
|2     |RFDC_MODE2_register_decode__GB1         |           1|      5616|
|3     |RFDC_MODE2_block__GC0                   |           1|     28781|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 3     
	   2 Input      5 Bit         XORs := 6     
	   2 Input      4 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 57    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 81    
	                4 Bit    Registers := 69    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 444   
+---Muxes : 
	   2 Input    201 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 70    
	   6 Input     16 Bit        Muxes := 6     
	  17 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 6     
	   7 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 6     
	  15 Input     15 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 36    
	   3 Input     15 Bit        Muxes := 6     
	   5 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 28    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 6     
	  17 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 2     
	  15 Input     12 Bit        Muxes := 3     
	   7 Input     12 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 9     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   6 Input     11 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	  15 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 6     
	  17 Input      9 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 13    
	  15 Input      7 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	  17 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 50    
	   5 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	  15 Input      4 Bit        Muxes := 6     
	  12 Input      4 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	  17 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 267   
	   7 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 24    
	  17 Input      1 Bit        Muxes := 34    
	   8 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 37    
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 77    
	  12 Input      1 Bit        Muxes := 36    
	  14 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RFDC_MODE2_register_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    201 Bit        Muxes := 1     
Module xpm_cdc_single__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module RFDC_MODE2_device_rom 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module RFDC_MODE2_tile_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 11    
Module RFDC_MODE2_constants_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 19    
Module RFDC_MODE2_bgt_fsm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
Module xpm_cdc_single__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module RFDC_MODE2_por_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 25    
Module RFDC_MODE2_drp_arbiter_adc 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module RFDC_MODE2_por_fsm_disabled__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module RFDC_MODE2_drp_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module RFDC_MODE2_por_fsm_disabled__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module RFDC_MODE2_drp_arbiter__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module RFDC_MODE2_por_fsm_disabled 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module RFDC_MODE2_drp_arbiter__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module RFDC_MODE2_bgt_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
Module xpm_cdc_single__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module RFDC_MODE2_por_fsm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 26    
Module RFDC_MODE2_drp_arbiter__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module xpm_cdc_single__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module RFDC_MODE2_por_fsm__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 26    
Module RFDC_MODE2_drp_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module RFDC_MODE2_por_fsm_top 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module RFDC_MODE2_rf_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xpm_cdc_single__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module RFDC_MODE2_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RFDC_MODE2_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module RFDC_MODE2_slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 16    
Module RFDC_MODE2_drp_access_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module RFDC_MODE2_drp_control__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module RFDC_MODE2_drp_control__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module RFDC_MODE2_drp_control__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module RFDC_MODE2_drp_control__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module RFDC_MODE2_drp_control__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module RFDC_MODE2_drp_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module xpm_cdc_single__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module RFDC_MODE2_irq_req_ack__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_irq_req_ack__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_overvol_irq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module RFDC_MODE2_irq_req_ack 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RFDC_MODE2_reset_count__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RFDC_MODE2_reset_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RFDC_MODE2_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 36    
	   2 Input     14 Bit        Muxes := 28    
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Why this net has no driver: _order_recur <const0>
INFO: [Synth 8-5546] ROM "bgt_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bgt_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice3_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc3_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice2_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc3_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice1_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc3_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice0_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc3_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice3_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc2_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice2_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc2_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice1_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc2_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice0_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc2_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice3_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc1_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice2_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc1_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice1_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc1_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice0_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc1_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice3_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc0_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice2_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc0_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice1_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc0_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice0_irq_en_reg[0]' (FDRE) to 'inst/i_0/adc0_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice3_irq_en_reg[0]' (FDRE) to 'inst/i_0/dac1_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice2_irq_en_reg[0]' (FDRE) to 'inst/i_0/dac1_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice1_irq_en_reg[0]' (FDRE) to 'inst/i_0/dac1_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice0_irq_en_reg[0]' (FDRE) to 'inst/i_0/dac1_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice3_irq_en_reg[0]' (FDRE) to 'inst/i_0/dac0_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice2_irq_en_reg[0]' (FDRE) to 'inst/i_0/dac0_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice1_irq_en_reg[0]' (FDRE) to 'inst/i_0/dac0_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice0_irq_en_reg[0]' (FDRE) to 'inst/i_0/dac0_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_fifo_disable_reg[1]' (FDRE) to 'inst/i_0/adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice3_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc3_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice2_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc3_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice1_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc3_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice0_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc3_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_fifo_disable_reg[1]' (FDRE) to 'inst/i_0/adc2_fifo_disable_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice3_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc2_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice2_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc2_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice1_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc2_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice0_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc2_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_fifo_disable_reg[1]' (FDRE) to 'inst/i_0/adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice3_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc1_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice2_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc1_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice1_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc1_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice0_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc1_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[1]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice3_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc0_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice2_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc0_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice1_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc0_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice0_irq_en_reg[1]' (FDRE) to 'inst/i_0/adc0_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_fifo_disable_reg[1]' (FDRE) to 'inst/i_0/dac1_fifo_disable_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice3_irq_en_reg[1]' (FDRE) to 'inst/i_0/dac1_slice3_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice2_irq_en_reg[1]' (FDRE) to 'inst/i_0/dac1_slice2_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice1_irq_en_reg[1]' (FDRE) to 'inst/i_0/dac1_slice1_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice0_irq_en_reg[1]' (FDRE) to 'inst/i_0/dac1_slice0_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_fifo_disable_reg[1]' (FDRE) to 'inst/i_0/dac0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice3_irq_en_reg[1]' (FDRE) to 'inst/i_0/dac0_slice3_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice2_irq_en_reg[1]' (FDRE) to 'inst/i_0/dac0_slice2_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice1_irq_en_reg[1]' (FDRE) to 'inst/i_0/dac0_slice1_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice0_irq_en_reg[1]' (FDRE) to 'inst/i_0/dac0_slice0_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_fifo_disable_reg[2]' (FDRE) to 'inst/i_0/adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_fifo_disable_reg[2]' (FDRE) to 'inst/i_0/adc2_fifo_disable_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_fifo_disable_reg[2]' (FDRE) to 'inst/i_0/adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[2]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_fifo_disable_reg[2]' (FDRE) to 'inst/i_0/dac1_fifo_disable_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice3_irq_en_reg[2]' (FDRE) to 'inst/i_0/dac1_slice3_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice2_irq_en_reg[2]' (FDRE) to 'inst/i_0/dac1_slice2_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice1_irq_en_reg[2]' (FDRE) to 'inst/i_0/dac1_slice1_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice0_irq_en_reg[2]' (FDRE) to 'inst/i_0/dac1_slice0_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_fifo_disable_reg[2]' (FDRE) to 'inst/i_0/dac0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice3_irq_en_reg[2]' (FDRE) to 'inst/i_0/dac0_slice3_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice2_irq_en_reg[2]' (FDRE) to 'inst/i_0/dac0_slice2_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice1_irq_en_reg[2]' (FDRE) to 'inst/i_0/dac0_slice1_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice0_irq_en_reg[2]' (FDRE) to 'inst/i_0/dac0_slice0_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_fifo_disable_reg[3]' (FDRE) to 'inst/i_0/adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_fifo_disable_reg[3]' (FDRE) to 'inst/i_0/adc2_fifo_disable_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_fifo_disable_reg[3]' (FDRE) to 'inst/i_0/adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[3]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_fifo_disable_reg[3]' (FDRE) to 'inst/i_0/dac1_fifo_disable_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice3_irq_en_reg[3]' (FDRE) to 'inst/i_0/dac1_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice2_irq_en_reg[3]' (FDRE) to 'inst/i_0/dac1_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice1_irq_en_reg[3]' (FDRE) to 'inst/i_0/dac1_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac1_slice0_irq_en_reg[3]' (FDRE) to 'inst/i_0/dac1_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_fifo_disable_reg[3]' (FDRE) to 'inst/i_0/dac0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice3_irq_en_reg[3]' (FDRE) to 'inst/i_0/dac0_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice2_irq_en_reg[3]' (FDRE) to 'inst/i_0/dac0_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice1_irq_en_reg[3]' (FDRE) to 'inst/i_0/dac0_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/dac0_slice0_irq_en_reg[3]' (FDRE) to 'inst/i_0/dac0_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_fifo_disable_reg[4]' (FDRE) to 'inst/i_0/adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice3_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc3_slice3_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice2_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc3_slice2_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice1_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc3_slice1_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc3_slice0_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc3_slice0_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_fifo_disable_reg[4]' (FDRE) to 'inst/i_0/adc2_fifo_disable_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice3_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc2_slice3_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice2_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc2_slice2_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice1_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc2_slice1_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc2_slice0_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc2_slice0_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_fifo_disable_reg[4]' (FDRE) to 'inst/i_0/adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice3_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc1_slice3_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice2_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc1_slice2_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice1_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc1_slice1_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc1_slice0_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc1_slice0_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_fifo_disable_reg[4]' (FDRE) to 'inst/i_0/adc0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice3_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc0_slice3_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/adc0_slice2_irq_en_reg[4]' (FDRE) to 'inst/i_0/adc0_slice2_irq_en_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc3_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc3_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc3_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc3_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc2_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc2_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc2_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc2_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc3_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc2_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\adc0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\dac0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/cal_const_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/clocks_ok_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\IP2Bus_Data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /bgt_fsm_adc/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\restart_fg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\restart_fg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /\mem_data_adc0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /bgt_fsm_adc/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /tile_config/\ram/data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\por_timer_start_val_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\RFDC_MODE2_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\por_timer_start_val_reg[13] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 2604.652 ; gain = 1178.898 ; free physical = 3022 ; free virtual = 24694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+-----------------+---------------+----------------+
|Module Name                 | RTL Object      | Depth x Width | Implemented As | 
+----------------------------+-----------------+---------------+----------------+
|RFDC_MODE2_device_rom       | p_0_out         | 128x30        | LUT            | 
|RFDC_MODE2_constants_config | constants_array | 64x25         | LUT            | 
|RFDC_MODE2_tile_config      | p_0_out         | 128x30        | LUT            | 
|RFDC_MODE2_constants_config | constants_array | 64x25         | LUT            | 
+----------------------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |muxpart__437_RFDC_MODE2_register_decode |           1|        86|
|2     |RFDC_MODE2_register_decode__GB1         |           1|       295|
|3     |RFDC_MODE2_block__GC0                   |           1|     12321|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:34 . Memory (MB): peak = 2837.973 ; gain = 1412.219 ; free physical = 5941 ; free virtual = 27608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 2855.980 ; gain = 1430.227 ; free physical = 5884 ; free virtual = 27552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |muxpart__437_RFDC_MODE2_register_decode |           1|        86|
|2     |RFDC_MODE2_register_decode__GB1         |           1|       295|
|3     |RFDC_MODE2_block__GC0                   |           1|     12321|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:40 . Memory (MB): peak = 2938.590 ; gain = 1512.836 ; free physical = 5912 ; free virtual = 27580
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:40 . Memory (MB): peak = 2938.590 ; gain = 1512.836 ; free physical = 5876 ; free virtual = 27544
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:40 . Memory (MB): peak = 2938.590 ; gain = 1512.836 ; free physical = 5876 ; free virtual = 27544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2938.590 ; gain = 1512.836 ; free physical = 5853 ; free virtual = 27521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2938.590 ; gain = 1512.836 ; free physical = 5844 ; free virtual = 27512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2938.590 ; gain = 1512.836 ; free physical = 5837 ; free virtual = 27505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2938.590 ; gain = 1512.836 ; free physical = 5835 ; free virtual = 27503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_GT |     2|
|2     |CARRY8  |    27|
|3     |HSADC   |     4|
|4     |HSDAC   |     2|
|5     |LUT1    |    21|
|6     |LUT2    |   489|
|7     |LUT3    |   495|
|8     |LUT4    |   595|
|9     |LUT5    |   507|
|10    |LUT6    |  1339|
|11    |MUXF7   |    49|
|12    |FDRE    |  2221|
|13    |FDSE    |   125|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------------------+------+
|      |Instance                                |Module                              |Cells |
+------+----------------------------------------+------------------------------------+------+
|1     |top                                     |                                    |  5876|
|2     |  inst                                  |RFDC_MODE2_block                    |  5876|
|3     |    cdc_adc0_clk_valid_i                |xpm_cdc_single__54                  |     4|
|4     |    cdc_dac1_clk_valid_i                |xpm_cdc_single                      |     4|
|5     |    RFDC_MODE2_rf_wrapper_i             |RFDC_MODE2_rf_wrapper               |  3642|
|6     |      cdc_dac1_done_i                   |xpm_cdc_single__40                  |     4|
|7     |      cdc_adc0_done_i                   |xpm_cdc_single__41                  |     4|
|8     |      cdc_adc0_pll_lock_i               |xpm_cdc_single__42                  |     4|
|9     |      cdc_adc0_powerup_state_i          |xpm_cdc_single__43                  |     4|
|10    |      cdc_adc0_supplies_up_i            |xpm_cdc_single__44                  |     4|
|11    |      cdc_adc0_clk_present_i            |xpm_cdc_single__45                  |     4|
|12    |      cdc_adc1_supplies_up_i            |xpm_cdc_single__46                  |     4|
|13    |      cdc_adc2_supplies_up_i            |xpm_cdc_single__47                  |     4|
|14    |      cdc_adc3_supplies_up_i            |xpm_cdc_single__48                  |     4|
|15    |      cdc_dac0_supplies_up_i            |xpm_cdc_single__49                  |     4|
|16    |      cdc_dac1_pll_lock_i               |xpm_cdc_single__50                  |     4|
|17    |      cdc_dac1_powerup_state_i          |xpm_cdc_single__51                  |     4|
|18    |      cdc_dac1_supplies_up_i            |xpm_cdc_single__52                  |     4|
|19    |      cdc_dac1_clk_present_i            |xpm_cdc_single__53                  |     4|
|20    |      por_state_machine_i               |RFDC_MODE2_por_fsm_top              |  3567|
|21    |        bgt_fsm_adc                     |RFDC_MODE2_bgt_fsm                  |   149|
|22    |        bgt_fsm_dac                     |RFDC_MODE2_bgt_fsm_22               |   151|
|23    |        constants_config                |RFDC_MODE2_constants_config         |   197|
|24    |        drp_arbiter_adc0                |RFDC_MODE2_drp_arbiter_adc          |   113|
|25    |        drp_arbiter_adc1                |RFDC_MODE2_drp_arbiter              |    69|
|26    |        drp_arbiter_adc2                |RFDC_MODE2_drp_arbiter_23           |    66|
|27    |        drp_arbiter_adc3                |RFDC_MODE2_drp_arbiter_24           |    65|
|28    |        drp_arbiter_dac0                |RFDC_MODE2_drp_arbiter_25           |    79|
|29    |        drp_arbiter_dac1                |RFDC_MODE2_drp_arbiter_26           |    72|
|30    |        por_fsm_adc0                    |RFDC_MODE2_por_fsm                  |   633|
|31    |          cdc_adc0_status_i             |xpm_cdc_single__36                  |     4|
|32    |          cdc_adc1_status_i             |xpm_cdc_single__37                  |     4|
|33    |          cdc_adc2_status_i             |xpm_cdc_single__38                  |     4|
|34    |          cdc_adc3_status_i             |xpm_cdc_single__39                  |     4|
|35    |        por_fsm_adc1                    |RFDC_MODE2_por_fsm_disabled         |   169|
|36    |        por_fsm_adc2                    |RFDC_MODE2_por_fsm_disabled_27      |   169|
|37    |        por_fsm_adc3                    |RFDC_MODE2_por_fsm_disabled_28      |   169|
|38    |        por_fsm_dac0                    |RFDC_MODE2_por_fsm__parameterized0  |   313|
|39    |          cdc_adc0_status_i             |xpm_cdc_single__32                  |     4|
|40    |          cdc_adc1_status_i             |xpm_cdc_single__33                  |     4|
|41    |          cdc_adc2_status_i             |xpm_cdc_single__34                  |     4|
|42    |          cdc_adc3_status_i             |xpm_cdc_single__35                  |     4|
|43    |        por_fsm_dac1                    |RFDC_MODE2_por_fsm__parameterized1  |   541|
|44    |          cdc_adc0_status_i             |xpm_cdc_single__28                  |     4|
|45    |          cdc_adc1_status_i             |xpm_cdc_single__29                  |     4|
|46    |          cdc_adc2_status_i             |xpm_cdc_single__30                  |     4|
|47    |          cdc_adc3_status_i             |xpm_cdc_single__31                  |     4|
|48    |        tile_config                     |RFDC_MODE2_tile_config              |   359|
|49    |          ram                           |RFDC_MODE2_device_rom               |   263|
|50    |    i_RFDC_MODE2_bufg_gt_ctrl           |RFDC_MODE2_bufg_gt_ctrl             |     2|
|51    |    i_RFDC_MODE2_irq_req_ack            |RFDC_MODE2_irq_req_ack              |     7|
|52    |    i_RFDC_MODE2_irq_sync               |RFDC_MODE2_irq_sync                 |   466|
|53    |      sync_dac00_data_irq               |xpm_cdc_single__parameterized0__80  |     5|
|54    |      sync_dac00_fifo_irq               |xpm_cdc_single__parameterized0__81  |     5|
|55    |      sync_dac01_data_irq               |xpm_cdc_single__parameterized0__82  |     5|
|56    |      sync_dac01_fifo_irq               |xpm_cdc_single__parameterized0__83  |     5|
|57    |      sync_dac02_data_irq               |xpm_cdc_single__parameterized0__84  |     5|
|58    |      sync_dac02_fifo_irq               |xpm_cdc_single__parameterized0__85  |     5|
|59    |      sync_dac03_data_irq               |xpm_cdc_single__parameterized0__86  |     5|
|60    |      sync_dac03_fifo_irq               |xpm_cdc_single__parameterized0__87  |     5|
|61    |      sync_dac10_data_irq               |xpm_cdc_single__parameterized0__88  |     5|
|62    |      sync_dac10_fifo_irq               |xpm_cdc_single__parameterized0__89  |     5|
|63    |      sync_dac11_data_irq               |xpm_cdc_single__parameterized0__90  |     5|
|64    |      sync_dac11_fifo_irq               |xpm_cdc_single__parameterized0__91  |     5|
|65    |      sync_dac12_data_irq               |xpm_cdc_single__parameterized0__92  |     5|
|66    |      sync_dac12_fifo_irq               |xpm_cdc_single__parameterized0__93  |     5|
|67    |      sync_dac13_data_irq               |xpm_cdc_single__parameterized0__94  |     5|
|68    |      sync_dac13_fifo_irq               |xpm_cdc_single__parameterized0__95  |     5|
|69    |      sync_adc00_over_vol               |xpm_cdc_single__parameterized0__96  |     5|
|70    |      sync_adc00_over_range             |xpm_cdc_single__parameterized0__97  |     5|
|71    |      sync_adc00_data_irq               |xpm_cdc_single__parameterized0__98  |     5|
|72    |      sync_adc00_fifo_irq               |xpm_cdc_single__parameterized0__99  |     5|
|73    |      sync_adc01_over_vol               |xpm_cdc_single__parameterized0__100 |     5|
|74    |      sync_adc01_over_range             |xpm_cdc_single__parameterized0__101 |     5|
|75    |      sync_adc01_data_irq               |xpm_cdc_single__parameterized0__102 |     5|
|76    |      sync_adc01_fifo_irq               |xpm_cdc_single__parameterized0__103 |     5|
|77    |      sync_adc02_over_vol               |xpm_cdc_single__parameterized0__104 |     5|
|78    |      sync_adc02_over_range             |xpm_cdc_single__parameterized0__105 |     5|
|79    |      sync_adc02_data_irq               |xpm_cdc_single__parameterized0__106 |     5|
|80    |      sync_adc02_fifo_irq               |xpm_cdc_single__parameterized0__107 |     5|
|81    |      sync_adc03_over_vol               |xpm_cdc_single__parameterized0__108 |     5|
|82    |      sync_adc03_over_range             |xpm_cdc_single__parameterized0__109 |     5|
|83    |      sync_adc03_data_irq               |xpm_cdc_single__parameterized0__110 |     5|
|84    |      sync_adc03_fifo_irq               |xpm_cdc_single__parameterized0__111 |     5|
|85    |      sync_adc10_over_vol               |xpm_cdc_single__parameterized0__112 |     5|
|86    |      sync_adc10_over_range             |xpm_cdc_single__parameterized0__113 |     5|
|87    |      sync_adc10_data_irq               |xpm_cdc_single__parameterized0__114 |     5|
|88    |      sync_adc10_fifo_irq               |xpm_cdc_single__parameterized0__115 |     5|
|89    |      sync_adc11_over_vol               |xpm_cdc_single__parameterized0__116 |     5|
|90    |      sync_adc11_over_range             |xpm_cdc_single__parameterized0__117 |     5|
|91    |      sync_adc11_data_irq               |xpm_cdc_single__parameterized0__118 |     5|
|92    |      sync_adc11_fifo_irq               |xpm_cdc_single__parameterized0__119 |     5|
|93    |      sync_adc12_over_vol               |xpm_cdc_single__parameterized0__120 |     5|
|94    |      sync_adc12_over_range             |xpm_cdc_single__parameterized0__121 |     5|
|95    |      sync_adc12_data_irq               |xpm_cdc_single__parameterized0__122 |     5|
|96    |      sync_adc12_fifo_irq               |xpm_cdc_single__parameterized0__123 |     5|
|97    |      sync_adc13_over_vol               |xpm_cdc_single__parameterized0__124 |     5|
|98    |      sync_adc13_over_range             |xpm_cdc_single__parameterized0__125 |     5|
|99    |      sync_adc13_data_irq               |xpm_cdc_single__parameterized0__126 |     5|
|100   |      sync_adc13_fifo_irq               |xpm_cdc_single__parameterized0__127 |     5|
|101   |      sync_adc20_over_vol               |xpm_cdc_single__parameterized0__128 |     5|
|102   |      sync_adc20_over_range             |xpm_cdc_single__parameterized0__129 |     5|
|103   |      sync_adc20_data_irq               |xpm_cdc_single__parameterized0__130 |     5|
|104   |      sync_adc20_fifo_irq               |xpm_cdc_single__parameterized0__131 |     5|
|105   |      sync_adc21_over_vol               |xpm_cdc_single__parameterized0__132 |     5|
|106   |      sync_adc21_over_range             |xpm_cdc_single__parameterized0__133 |     5|
|107   |      sync_adc21_data_irq               |xpm_cdc_single__parameterized0__134 |     5|
|108   |      sync_adc21_fifo_irq               |xpm_cdc_single__parameterized0__135 |     5|
|109   |      sync_adc22_over_vol               |xpm_cdc_single__parameterized0__136 |     5|
|110   |      sync_adc22_over_range             |xpm_cdc_single__parameterized0__137 |     5|
|111   |      sync_adc22_data_irq               |xpm_cdc_single__parameterized0__138 |     5|
|112   |      sync_adc22_fifo_irq               |xpm_cdc_single__parameterized0__139 |     5|
|113   |      sync_adc23_over_vol               |xpm_cdc_single__parameterized0__140 |     5|
|114   |      sync_adc23_over_range             |xpm_cdc_single__parameterized0__141 |     5|
|115   |      sync_adc23_data_irq               |xpm_cdc_single__parameterized0__142 |     5|
|116   |      sync_adc23_fifo_irq               |xpm_cdc_single__parameterized0__143 |     5|
|117   |      sync_adc30_over_vol               |xpm_cdc_single__parameterized0__144 |     5|
|118   |      sync_adc30_over_range             |xpm_cdc_single__parameterized0__145 |     5|
|119   |      sync_adc30_data_irq               |xpm_cdc_single__parameterized0__146 |     5|
|120   |      sync_adc30_fifo_irq               |xpm_cdc_single__parameterized0__147 |     5|
|121   |      sync_adc31_over_vol               |xpm_cdc_single__parameterized0__148 |     5|
|122   |      sync_adc31_over_range             |xpm_cdc_single__parameterized0__149 |     5|
|123   |      sync_adc31_data_irq               |xpm_cdc_single__parameterized0__150 |     5|
|124   |      sync_adc31_fifo_irq               |xpm_cdc_single__parameterized0__151 |     5|
|125   |      sync_adc32_over_vol               |xpm_cdc_single__parameterized0__152 |     5|
|126   |      sync_adc32_over_range             |xpm_cdc_single__parameterized0__153 |     5|
|127   |      sync_adc32_data_irq               |xpm_cdc_single__parameterized0__154 |     5|
|128   |      sync_adc32_fifo_irq               |xpm_cdc_single__parameterized0__155 |     5|
|129   |      sync_adc33_over_vol               |xpm_cdc_single__parameterized0__156 |     5|
|130   |      sync_adc33_over_range             |xpm_cdc_single__parameterized0__157 |     5|
|131   |      sync_adc33_data_irq               |xpm_cdc_single__parameterized0__158 |     5|
|132   |      sync_adc33_fifo_irq               |xpm_cdc_single__parameterized0      |     5|
|133   |    i_RFDC_MODE2_overvol_irq            |RFDC_MODE2_overvol_irq              |   122|
|134   |      i_adc00_overvol_ack               |RFDC_MODE2_irq_req_ack_6            |     8|
|135   |      i_adc01_overvol_ack               |RFDC_MODE2_irq_req_ack_7            |     6|
|136   |      i_adc02_overvol_ack               |RFDC_MODE2_irq_req_ack_8            |     6|
|137   |      i_adc03_overvol_ack               |RFDC_MODE2_irq_req_ack_9            |     6|
|138   |      i_adc10_overvol_ack               |RFDC_MODE2_irq_req_ack_10           |     6|
|139   |      i_adc11_overvol_ack               |RFDC_MODE2_irq_req_ack_11           |     7|
|140   |      i_adc12_overvol_ack               |RFDC_MODE2_irq_req_ack_12           |     6|
|141   |      i_adc13_overvol_ack               |RFDC_MODE2_irq_req_ack_13           |     6|
|142   |      i_adc20_overvol_ack               |RFDC_MODE2_irq_req_ack_14           |     7|
|143   |      i_adc21_overvol_ack               |RFDC_MODE2_irq_req_ack_15           |     6|
|144   |      i_adc22_overvol_ack               |RFDC_MODE2_irq_req_ack_16           |     6|
|145   |      i_adc23_overvol_ack               |RFDC_MODE2_irq_req_ack_17           |     6|
|146   |      i_adc30_overvol_ack               |RFDC_MODE2_irq_req_ack_18           |     7|
|147   |      i_adc31_overvol_ack               |RFDC_MODE2_irq_req_ack_19           |     6|
|148   |      i_adc32_overvol_ack               |RFDC_MODE2_irq_req_ack_20           |     6|
|149   |      i_adc33_overvol_ack               |RFDC_MODE2_irq_req_ack_21           |     8|
|150   |    i_adc0_reset_count                  |RFDC_MODE2_reset_count              |    26|
|151   |    i_axi_lite_ipif                     |RFDC_MODE2_axi_lite_ipif            |  1079|
|152   |      I_SLAVE_ATTACHMENT                |RFDC_MODE2_slave_attachment         |  1079|
|153   |        \DATA_PHASE_WDT.I_DPTO_COUNTER  |RFDC_MODE2_counter_f                |    51|
|154   |        I_DECODER                       |RFDC_MODE2_address_decoder          |   899|
|155   |    i_dac1_reset_count                  |RFDC_MODE2_reset_count_0            |    26|
|156   |    i_drp_control_top                   |RFDC_MODE2_drp_control_top          |    71|
|157   |      i_adc0_drp_control                |RFDC_MODE2_drp_control              |    10|
|158   |      i_adc1_drp_control                |RFDC_MODE2_drp_control_1            |    10|
|159   |      i_adc2_drp_control                |RFDC_MODE2_drp_control_2            |    11|
|160   |      i_adc3_drp_control                |RFDC_MODE2_drp_control_3            |    15|
|161   |      i_dac0_drp_control                |RFDC_MODE2_drp_control_4            |    11|
|162   |      i_dac1_drp_control                |RFDC_MODE2_drp_control_5            |    14|
|163   |    i_register_decode                   |RFDC_MODE2_register_decode          |    48|
+------+----------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2938.590 ; gain = 1512.836 ; free physical = 5835 ; free virtual = 27503
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 2938.590 ; gain = 564.688 ; free physical = 5860 ; free virtual = 27528
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2938.598 ; gain = 1512.836 ; free physical = 5871 ; free virtual = 27539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/RFDC_MODE2_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT inst/i_RFDC_MODE2_bufg_gt_ctrl/adc0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/RFDC_MODE2_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT inst/i_RFDC_MODE2_bufg_gt_ctrl/dac1_bufg_gt
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.238 ; gain = 0.000 ; free physical = 5762 ; free virtual = 27430
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
442 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:43 . Memory (MB): peak = 2978.238 ; gain = 1566.215 ; free physical = 5820 ; free virtual = 27488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.238 ; gain = 0.000 ; free physical = 5819 ; free virtual = 27487
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/RFDC_MODE2_synth_1/RFDC_MODE2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP RFDC_MODE2, cache-ID = 4736820c94c7764b
INFO: [Coretcl 2-1174] Renamed 162 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.250 ; gain = 0.000 ; free physical = 5736 ; free virtual = 27411
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/RFDC_MODE2_synth_1/RFDC_MODE2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RFDC_MODE2_utilization_synth.rpt -pb RFDC_MODE2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 15 12:18:52 2020...
