Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 17 13:13:30 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   130 |
|    Minimum number of control sets                        |   130 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   130 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   111 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           31 |
| Yes          | No                    | No                     |            3452 |          955 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+--------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+--------------------+------------------+----------------+
|  clk         | fsm8/i01_write_en               |                    |                1 |              1 |
|  clk         | fsm8/i00_write_en               |                    |                1 |              1 |
|  clk         | fsm0/fsm0_write_en              |                    |                1 |              2 |
|  clk         | fsm7/fsm7_write_en              |                    |                1 |              2 |
|  clk         | fsm1/fsm1_write_en              |                    |                1 |              2 |
|  clk         | fsm6/fsm6_write_en              |                    |                1 |              2 |
|  clk         | fsm4/fsm4_write_en              |                    |                1 |              2 |
|  clk         | fsm8/i00_write_en               | fsm8/done_reg_0    |                1 |              3 |
|  clk         | fsm8/fsm8_write_en              |                    |                1 |              3 |
|  clk         | fsm2/fsm2_write_en              |                    |                1 |              3 |
|  clk         | fsm5/fsm5_write_en              |                    |                1 |              3 |
|  clk         | fsm8/i01_write_en               | fsm8/done_reg_1    |                2 |              3 |
|  clk         | fsm3/fsm3_write_en              |                    |                2 |              3 |
|  clk         | fsm4/k0_write_en                | fsm4/out_reg[0]_2  |                1 |              4 |
|  clk         | fsm1/E[0]                       |                    |                1 |              4 |
|  clk         | fsm8/i0_write_en                | fsm8/done_reg      |                2 |              4 |
|  clk         | fsm5/j_0_write_en               | fsm5/done_reg      |                1 |              4 |
|  clk         | fsm5/j2_0_write_en              | fsm5/done_reg_2    |                2 |              4 |
|  clk         | fsm7/j01_write_en               | fsm7/out_reg[0]_0  |                1 |              4 |
|  clk         | par_reset0/out_reg[0]_30        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[0]_36        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_29        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_28        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[0]_27        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_26        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_25        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[0]_24        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_23        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_22        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_21        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[0]_20        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_19        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_18        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_17        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_16        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_15        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_14        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[0]_13        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_12        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[0]_11        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_10        |                    |               31 |             32 |
|  clk         | par_reset0/A_read0_0_write_en   |                    |               16 |             32 |
|  clk         | par_reset0/out_reg[1]_14        |                    |               30 |             32 |
|  clk         | par_reset0/out_reg[1]_29        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_28        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_27        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_26        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_25        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_24        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_23        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_22        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_21        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_20        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_19        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_18        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_17        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_16        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_15        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[0]_31        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_13        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_12        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_11        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_10        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[0]_42        |                    |                8 |             32 |
|  clk         | par_reset0/out_reg[0]_41        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_40        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_39        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_38        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_37        |                    |               32 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                    |               10 |             32 |
|  clk         | par_reset0/out_reg[0]_35        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_34        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[0]_33        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[0]_32        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[2]_0         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_8         |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[2]_7         |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[2]_6         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_5         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_4         |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[2]_3         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_2         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_14        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_13        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_12        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_11        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_10        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_1         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]_9         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[2]           |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_9         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_8         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[1]_7         |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[1]_30        |                    |               32 |             32 |
|  clk         | fsm3/done_reg_0                 |                    |                8 |             32 |
|  clk         | fsm3/A_i_k_0_write_en           |                    |               32 |             32 |
|  clk         | fsm2/C_i_j_0_write_en           |                    |               12 |             32 |
|  clk         | fsm2/beta_int_read0_0_write_en  |                    |               12 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en     |                    |               31 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                    |                9 |             32 |
|  clk         | fsm5/bin_read0_0_write_en       |                    |                8 |             32 |
|  clk         | par_reset0/out_reg[3]_2         |                    |               32 |             32 |
|  clk         | fsm6/A_sh_read0_0_write_en      |                    |               12 |             32 |
|  clk         | par_reset0/out_reg[3]_9         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_8         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_7         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_6         |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[3]_5         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_4         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_3         |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_23        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_22        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_21        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[3]_20        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[3]_19        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_18        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_17        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_16        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_15        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_14        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_13        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_12        |                    |               31 |             32 |
|  clk         | par_reset0/out_reg[3]_11        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_10        |                    |               32 |             32 |
|  clk         | par_reset0/out_reg[3]_1         |                    |               30 |             32 |
|  clk         | par_reset0/out_reg[3]_0         |                    |               31 |             32 |
|  clk         |                                 |                    |               25 |             50 |
|  clk         |                                 | fsm3/mult_pipe2_go |               13 |             51 |
|  clk         |                                 | fsm3/mult_pipe1_go |               11 |             51 |
|  clk         |                                 | fsm5/RSTP          |                7 |             51 |
+--------------+---------------------------------+--------------------+------------------+----------------+


