##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1       | Frequency: 46.25 MHz  | Target: 12.00 MHz  | 
Clock: Clock_2       | Frequency: 62.08 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          61711       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        83333.3          67226       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
EncoderA(0)_PAD  15891         Clock_1:R         
EncoderB(0)_PAD  17124         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_2(0)_PAD  22508         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 46.25 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17392
-------------------------------------   ----- 
End-of-path arrival time (ps)           17392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/main_1                macrocell3      2608   6108  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/q                     macrocell3      3350   9458  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2804  12262  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17392  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17392  61711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock         datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 62.08 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11878
-------------------------------------   ----- 
End-of-path arrival time (ps)           11878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3248   6748  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11878  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11878  67226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11878
-------------------------------------   ----- 
End-of-path arrival time (ps)           11878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3248   6748  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11878  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11878  67226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17392
-------------------------------------   ----- 
End-of-path arrival time (ps)           17392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/main_1                macrocell3      2608   6108  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/q                     macrocell3      3350   9458  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2804  12262  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17392  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17392  61711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17392
-------------------------------------   ----- 
End-of-path arrival time (ps)           17392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/main_1                macrocell3      2608   6108  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/q                     macrocell3      3350   9458  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2804  12262  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17392  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17392  61711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12262
-------------------------------------   ----- 
End-of-path arrival time (ps)           12262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/main_1                macrocell3      2608   6108  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/q                     macrocell3      3350   9458  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2804  12262  65011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/main_1                macrocell3      2608   6108  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:reload\/q                     macrocell3      3350   9458  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2795  12253  65021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1203\/q
Path End       : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67095p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1203\/clock_0                                 macrocell24         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Net_1203\/q                                    macrocell24     1250   1250  63806  RISE       1
\QUADDEC:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      2771   4021  63806  RISE       1
\QUADDEC:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350   7371  63806  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2808  10178  67095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1203\/q
Path End       : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10167
-------------------------------------   ----- 
End-of-path arrival time (ps)           10167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1203\/clock_0                                 macrocell24         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Net_1203\/q                                    macrocell24     1250   1250  63806  RISE       1
\QUADDEC:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      2771   4021  63806  RISE       1
\QUADDEC:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350   7371  63806  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2796  10167  67106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11878
-------------------------------------   ----- 
End-of-path arrival time (ps)           11878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3248   6748  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11878  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11878  67226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_filt\/q
Path End       : \QUADDEC:Net_1203\/main_5
Capture Clock  : \QUADDEC:Net_1203\/clock_0
Path slack     : 67795p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12028
-------------------------------------   ----- 
End-of-path arrival time (ps)           12028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_filt\/q  macrocell26   1250   1250  67795  RISE       1
\QUADDEC:Net_1203_split\/main_3   macrocell1    5130   6380  67795  RISE       1
\QUADDEC:Net_1203_split\/q        macrocell1    3350   9730  67795  RISE       1
\QUADDEC:Net_1203\/main_5         macrocell24   2298  12028  67795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1203\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1260\/q
Path End       : \QUADDEC:Net_1251\/main_7
Capture Clock  : \QUADDEC:Net_1251\/clock_0
Path slack     : 68200p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:Net_1260\/q             macrocell27   1250   1250  63395  RISE       1
\QUADDEC:Net_1251_split\/main_1  macrocell22   4728   5978  68200  RISE       1
\QUADDEC:Net_1251_split\/q       macrocell22   3350   9328  68200  RISE       1
\QUADDEC:Net_1251\/main_7        macrocell17   2296  11624  68200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68796p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14038
-------------------------------------   ----- 
End-of-path arrival time (ps)           14038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:status_3\/main_0            macrocell6      4874   8374  68796  RISE       1
\QUADDEC:Cnt16:CounterUDB:status_3\/q                 macrocell6      3350  11724  68796  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2314  14038  68796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70196p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61815  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61815  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61815  RISE       1
\QUADDEC:Cnt16:CounterUDB:status_2\/main_0            macrocell5      3582   6972  70196  RISE       1
\QUADDEC:Cnt16:CounterUDB:status_2\/q                 macrocell5      3350  10322  70196  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2315  12637  70196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70400p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12433
-------------------------------------   ----- 
End-of-path arrival time (ps)           12433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67226  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell10     3268   6768  70400  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell10     3350  10118  70400  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  12433  70400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70444p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70444  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70444  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70444  RISE       1
\QUADDEC:Cnt16:CounterUDB:status_0\/main_0             macrocell4      3097   6727  70444  RISE       1
\QUADDEC:Cnt16:CounterUDB:status_0\/q                  macrocell4      3350  10077  70444  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2312  12389  70444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3248   6748  70526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70531p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   3243   6743  70531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1251\/q
Path End       : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71042p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Net_1251\/q                                    macrocell17     1250   1250  68448  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4982   6232  71042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1251\/q
Path End       : \QUADDEC:bQuadDec:Stsreg\/status_0
Capture Clock  : \QUADDEC:bQuadDec:Stsreg\/clock
Path slack     : 71148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QUADDEC:Net_1251\/q                macrocell17    1250   1250  68448  RISE       1
\QUADDEC:Net_530\/main_1            macrocell8     4762   6012  71148  RISE       1
\QUADDEC:Net_530\/q                 macrocell8     3350   9362  71148  RISE       1
\QUADDEC:bQuadDec:Stsreg\/status_0  statusicell2   2323  11686  71148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:Stsreg\/clock                            statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1251\/q
Path End       : \QUADDEC:bQuadDec:Stsreg\/status_1
Capture Clock  : \QUADDEC:bQuadDec:Stsreg\/clock
Path slack     : 71150p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11683
-------------------------------------   ----- 
End-of-path arrival time (ps)           11683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QUADDEC:Net_1251\/q                macrocell17    1250   1250  68448  RISE       1
\QUADDEC:Net_611\/main_1            macrocell9     4762   6012  71150  RISE       1
\QUADDEC:Net_611\/q                 macrocell9     3350   9362  71150  RISE       1
\QUADDEC:bQuadDec:Stsreg\/status_1  statusicell2   2321  11683  71150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:Stsreg\/clock                            statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QUADDEC:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71439p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell19     4884   8384  71439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:underflow_reg_i\/clock_0         macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QUADDEC:Net_1275\/main_0
Capture Clock  : \QUADDEC:Net_1275\/clock_0
Path slack     : 71447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8376
-------------------------------------   ---- 
End-of-path arrival time (ps)           8376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61711  RISE       1
\QUADDEC:Net_1275\/main_0                             macrocell20     4876   8376  71447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1275\/clock_0                                 macrocell20         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1251\/q
Path End       : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Net_1251\/q                                    macrocell17     1250   1250  68448  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4276   5526  71748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QUADDEC:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61815  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61815  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61815  RISE       1
\QUADDEC:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell18     3582   6972  72851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:overflow_reg_i\/clock_0          macrocell18         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QUADDEC:Net_1275\/main_1
Capture Clock  : \QUADDEC:Net_1275\/clock_0
Path slack     : 72856p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61815  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61815  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61815  RISE       1
\QUADDEC:Net_1275\/main_1                             macrocell20     3577   6967  72856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1275\/clock_0                                 macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1260\/q
Path End       : \QUADDEC:Net_1251\/main_1
Capture Clock  : \QUADDEC:Net_1251\/clock_0
Path slack     : 72868p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:Net_1260\/q       macrocell27   1250   1250  63395  RISE       1
\QUADDEC:Net_1251\/main_1  macrocell17   5705   6955  72868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1260\/q
Path End       : \QUADDEC:bQuadDec:state_0\/main_0
Capture Clock  : \QUADDEC:bQuadDec:state_0\/clock_0
Path slack     : 72868p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:Net_1260\/q               macrocell27   1250   1250  63395  RISE       1
\QUADDEC:bQuadDec:state_0\/main_0  macrocell30   5705   6955  72868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_filt\/q
Path End       : \QUADDEC:Net_1203\/main_1
Capture Clock  : \QUADDEC:Net_1203\/clock_0
Path slack     : 72883p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_filt\/q  macrocell26   1250   1250  67795  RISE       1
\QUADDEC:Net_1203\/main_1         macrocell24   5690   6940  72883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1203\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_1\/q
Path End       : \QUADDEC:Net_1203\/main_3
Capture Clock  : \QUADDEC:Net_1203\/clock_0
Path slack     : 72892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_1\/q  macrocell29   1250   1250  67804  RISE       1
\QUADDEC:Net_1203\/main_3     macrocell24   5682   6932  72892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1203\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 73055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3    760    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2740   3500  67226  RISE       1
\PWM:PWMUDB:runmode_enable\/main_2  macrocell31     3268   6768  73055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM:PWMUDB:trig_disable\/clock_0
Path slack     : 73055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3    760    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0    760  67226  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2740   3500  67226  RISE       1
\PWM:PWMUDB:trig_disable\/main_2    macrocell32     3268   6768  73055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:trig_disable\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 73103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  69805  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2920   4170  73103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 73105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  69805  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2918   4168  73105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QUADDEC:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73110p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70444  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70444  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70444  RISE       1
\QUADDEC:Cnt16:CounterUDB:prevCompare\/main_0          macrocell21     3083   6713  73110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:prevCompare\/clock_0             macrocell21         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9695
-------------------------------------   ---- 
End-of-path arrival time (ps)           9695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61711  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6195   9695  73139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1260\/q
Path End       : \QUADDEC:bQuadDec:error\/main_0
Capture Clock  : \QUADDEC:bQuadDec:error\/clock_0
Path slack     : 73449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:Net_1260\/q             macrocell27   1250   1250  63395  RISE       1
\QUADDEC:bQuadDec:error\/main_0  macrocell28   5125   6375  73449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1260\/q
Path End       : \QUADDEC:bQuadDec:state_1\/main_0
Capture Clock  : \QUADDEC:bQuadDec:state_1\/clock_0
Path slack     : 73449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:Net_1260\/q               macrocell27   1250   1250  63395  RISE       1
\QUADDEC:bQuadDec:state_1\/main_0  macrocell29   5125   6375  73449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_120/main_1
Capture Clock  : Net_120/clock_0
Path slack     : 73466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  73466  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  73466  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  73466  RISE       1
Net_120/main_1                       macrocell35     2607   6357  73466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_120/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 73480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  73466  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  73466  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  73466  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell33     2593   6343  73480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 73480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  73466  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  73466  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  73466  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell34     2593   6343  73480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:error\/q
Path End       : \QUADDEC:bQuadDec:Stsreg\/status_3
Capture Clock  : \QUADDEC:bQuadDec:Stsreg\/clock
Path slack     : 73756p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9077
-------------------------------------   ---- 
End-of-path arrival time (ps)           9077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:error\/q          macrocell28    1250   1250  68551  RISE       1
\QUADDEC:bQuadDec:Stsreg\/status_3  statusicell2   7827   9077  73756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:Stsreg\/clock                            statusicell2        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_filt\/q
Path End       : \QUADDEC:Net_1203\/main_0
Capture Clock  : \QUADDEC:Net_1203\/clock_0
Path slack     : 73896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_filt\/q  macrocell25   1250   1250  68239  RISE       1
\QUADDEC:Net_1203\/main_0         macrocell24   4678   5928  73896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1203\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_1\/q
Path End       : \QUADDEC:Net_1260\/main_2
Capture Clock  : \QUADDEC:Net_1260\/clock_0
Path slack     : 73902p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_1\/q  macrocell29   1250   1250  67804  RISE       1
\QUADDEC:Net_1260\/main_2     macrocell27   4672   5922  73902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_0\/q
Path End       : \QUADDEC:Net_1203\/main_4
Capture Clock  : \QUADDEC:Net_1203\/clock_0
Path slack     : 74059p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_0\/q  macrocell30   1250   1250  68400  RISE       1
\QUADDEC:Net_1203\/main_4     macrocell24   4515   5765  74059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1203\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:error\/q
Path End       : \QUADDEC:Net_1260\/main_1
Capture Clock  : \QUADDEC:Net_1260\/clock_0
Path slack     : 74211p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:error\/q  macrocell28   1250   1250  68551  RISE       1
\QUADDEC:Net_1260\/main_1   macrocell27   4362   5612  74211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:error\/q
Path End       : \QUADDEC:Net_1203\/main_2
Capture Clock  : \QUADDEC:Net_1203\/clock_0
Path slack     : 74215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:error\/q  macrocell28   1250   1250  68551  RISE       1
\QUADDEC:Net_1203\/main_2   macrocell24   4359   5609  74215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1203\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_0\/q
Path End       : \QUADDEC:Net_1260\/main_3
Capture Clock  : \QUADDEC:Net_1260\/clock_0
Path slack     : 74506p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_0\/q  macrocell30   1250   1250  68400  RISE       1
\QUADDEC:Net_1260\/main_3     macrocell27   4067   5317  74506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_filt\/q
Path End       : \QUADDEC:bQuadDec:error\/main_1
Capture Clock  : \QUADDEC:bQuadDec:error\/clock_0
Path slack     : 74989p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_filt\/q  macrocell25   1250   1250  68239  RISE       1
\QUADDEC:bQuadDec:error\/main_1   macrocell28   3584   4834  74989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_filt\/q
Path End       : \QUADDEC:bQuadDec:state_1\/main_1
Capture Clock  : \QUADDEC:bQuadDec:state_1\/clock_0
Path slack     : 74989p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_filt\/q   macrocell25   1250   1250  68239  RISE       1
\QUADDEC:bQuadDec:state_1\/main_1  macrocell29   3584   4834  74989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_filt\/q
Path End       : \QUADDEC:Net_1251\/main_2
Capture Clock  : \QUADDEC:Net_1251\/clock_0
Path slack     : 75003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_filt\/q  macrocell25   1250   1250  68239  RISE       1
\QUADDEC:Net_1251\/main_2         macrocell17   3570   4820  75003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_filt\/q
Path End       : \QUADDEC:bQuadDec:state_0\/main_1
Capture Clock  : \QUADDEC:bQuadDec:state_0\/clock_0
Path slack     : 75003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_filt\/q   macrocell25   1250   1250  68239  RISE       1
\QUADDEC:bQuadDec:state_0\/main_1  macrocell30   3570   4820  75003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_0\/q
Path End       : \QUADDEC:Net_1251\/main_6
Capture Clock  : \QUADDEC:Net_1251\/clock_0
Path slack     : 75147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_0\/q  macrocell30   1250   1250  68400  RISE       1
\QUADDEC:Net_1251\/main_6     macrocell17   3426   4676  75147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_0\/q
Path End       : \QUADDEC:bQuadDec:state_0\/main_5
Capture Clock  : \QUADDEC:bQuadDec:state_0\/clock_0
Path slack     : 75147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_0\/q       macrocell30   1250   1250  68400  RISE       1
\QUADDEC:bQuadDec:state_0\/main_5  macrocell30   3426   4676  75147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_0\/q
Path End       : \QUADDEC:bQuadDec:error\/main_5
Capture Clock  : \QUADDEC:bQuadDec:error\/clock_0
Path slack     : 75275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_0\/q     macrocell30   1250   1250  68400  RISE       1
\QUADDEC:bQuadDec:error\/main_5  macrocell28   3299   4549  75275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_0\/q
Path End       : \QUADDEC:bQuadDec:state_1\/main_5
Capture Clock  : \QUADDEC:bQuadDec:state_1\/clock_0
Path slack     : 75275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_0\/q       macrocell30   1250   1250  68400  RISE       1
\QUADDEC:bQuadDec:state_1\/main_5  macrocell29   3299   4549  75275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_filt\/q
Path End       : \QUADDEC:Net_1251\/main_3
Capture Clock  : \QUADDEC:Net_1251\/clock_0
Path slack     : 75338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_filt\/q  macrocell26   1250   1250  67795  RISE       1
\QUADDEC:Net_1251\/main_3         macrocell17   3235   4485  75338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_filt\/q
Path End       : \QUADDEC:bQuadDec:state_0\/main_2
Capture Clock  : \QUADDEC:bQuadDec:state_0\/clock_0
Path slack     : 75338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_filt\/q   macrocell26   1250   1250  67795  RISE       1
\QUADDEC:bQuadDec:state_0\/main_2  macrocell30   3235   4485  75338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_filt\/q
Path End       : \QUADDEC:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QUADDEC:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_filt\/q       macrocell26   1250   1250  67795  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/main_3  macrocell26   3234   4484  75339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_filt\/q
Path End       : \QUADDEC:bQuadDec:error\/main_2
Capture Clock  : \QUADDEC:bQuadDec:error\/clock_0
Path slack     : 75342p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_filt\/q  macrocell26   1250   1250  67795  RISE       1
\QUADDEC:bQuadDec:error\/main_2   macrocell28   3231   4481  75342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_filt\/q
Path End       : \QUADDEC:bQuadDec:state_1\/main_2
Capture Clock  : \QUADDEC:bQuadDec:state_1\/clock_0
Path slack     : 75342p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_filt\/q   macrocell26   1250   1250  67795  RISE       1
\QUADDEC:bQuadDec:state_1\/main_2  macrocell29   3231   4481  75342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1260\/q
Path End       : \QUADDEC:Net_1260\/main_0
Capture Clock  : \QUADDEC:Net_1260\/clock_0
Path slack     : 75400p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:Net_1260\/q       macrocell27   1250   1250  63395  RISE       1
\QUADDEC:Net_1260\/main_0  macrocell27   3174   4424  75400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1251\/q
Path End       : \QUADDEC:Net_1251\/main_0
Capture Clock  : \QUADDEC:Net_1251\/clock_0
Path slack     : 75460p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:Net_1251\/q       macrocell17   1250   1250  68448  RISE       1
\QUADDEC:Net_1251\/main_0  macrocell17   3113   4363  75460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:error\/q
Path End       : \QUADDEC:Net_1251\/main_4
Capture Clock  : \QUADDEC:Net_1251\/clock_0
Path slack     : 75465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:error\/q  macrocell28   1250   1250  68551  RISE       1
\QUADDEC:Net_1251\/main_4   macrocell17   3109   4359  75465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:error\/q
Path End       : \QUADDEC:bQuadDec:state_0\/main_3
Capture Clock  : \QUADDEC:bQuadDec:state_0\/clock_0
Path slack     : 75465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:error\/q         macrocell28   1250   1250  68551  RISE       1
\QUADDEC:bQuadDec:state_0\/main_3  macrocell30   3109   4359  75465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_1\/q
Path End       : \QUADDEC:Net_1251\/main_5
Capture Clock  : \QUADDEC:Net_1251\/clock_0
Path slack     : 75510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_1\/q  macrocell29   1250   1250  67804  RISE       1
\QUADDEC:Net_1251\/main_5     macrocell17   3063   4313  75510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1251\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_1\/q
Path End       : \QUADDEC:bQuadDec:state_0\/main_4
Capture Clock  : \QUADDEC:bQuadDec:state_0\/clock_0
Path slack     : 75510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_1\/q       macrocell29   1250   1250  67804  RISE       1
\QUADDEC:bQuadDec:state_0\/main_4  macrocell30   3063   4313  75510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_0\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:error\/q
Path End       : \QUADDEC:bQuadDec:error\/main_3
Capture Clock  : \QUADDEC:bQuadDec:error\/clock_0
Path slack     : 75627p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:error\/q       macrocell28   1250   1250  68551  RISE       1
\QUADDEC:bQuadDec:error\/main_3  macrocell28   2946   4196  75627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:error\/q
Path End       : \QUADDEC:bQuadDec:state_1\/main_3
Capture Clock  : \QUADDEC:bQuadDec:state_1\/clock_0
Path slack     : 75627p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:error\/q         macrocell28   1250   1250  68551  RISE       1
\QUADDEC:bQuadDec:state_1\/main_3  macrocell29   2946   4196  75627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_1\/q
Path End       : \QUADDEC:bQuadDec:error\/main_4
Capture Clock  : \QUADDEC:bQuadDec:error\/clock_0
Path slack     : 75639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_1\/q     macrocell29   1250   1250  67804  RISE       1
\QUADDEC:bQuadDec:error\/main_4  macrocell28   2935   4185  75639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:error\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:state_1\/q
Path End       : \QUADDEC:bQuadDec:state_1\/main_4
Capture Clock  : \QUADDEC:bQuadDec:state_1\/clock_0
Path slack     : 75639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:state_1\/q       macrocell29   1250   1250  67804  RISE       1
\QUADDEC:bQuadDec:state_1\/main_4  macrocell29   2935   4185  75639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:state_1\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 75672p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:runmode_enable\/q       macrocell31   1250   1250  69805  RISE       1
\PWM:PWMUDB:runmode_enable\/main_1  macrocell31   2901   4151  75672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM:PWMUDB:trig_disable\/clock_0
Path slack     : 75672p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:runmode_enable\/q     macrocell31   1250   1250  69805  RISE       1
\PWM:PWMUDB:trig_disable\/main_1  macrocell32   2901   4151  75672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:trig_disable\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_120/main_0
Capture Clock  : Net_120/clock_0
Path slack     : 75672p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell31   1250   1250  69805  RISE       1
Net_120/main_0                 macrocell35   2901   4151  75672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_120/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_delayed_0\/q
Path End       : \QUADDEC:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QUADDEC:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_delayed_0\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_delayed_0\/q       macrocell11   1250   1250  75793  RISE       1
\QUADDEC:bQuadDec:quad_A_delayed_1\/main_0  macrocell12   2780   4030  75793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_delayed_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_delayed_0\/q
Path End       : \QUADDEC:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QUADDEC:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75796p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_delayed_0\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_delayed_0\/q  macrocell11   1250   1250  75793  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/main_0  macrocell25   2778   4028  75796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1203\/q
Path End       : \QUADDEC:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1203\/clock_0                                 macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:Net_1203\/q                              macrocell24   1250   1250  63806  RISE       1
\QUADDEC:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell23   2771   4021  75803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:count_stored_i\/clock_0          macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1260\/q
Path End       : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75820p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7513
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\QUADDEC:Net_1260\/q                             macrocell27    1250   1250  63395  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   6263   7513  75820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:Net_1260\/q
Path End       : \QUADDEC:bQuadDec:Stsreg\/status_2
Capture Clock  : \QUADDEC:bQuadDec:Stsreg\/clock
Path slack     : 75890p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:Net_1260\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QUADDEC:Net_1260\/q                macrocell27    1250   1250  63395  RISE       1
\QUADDEC:bQuadDec:Stsreg\/status_2  statusicell2   5694   6944  75890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:Stsreg\/clock                            statusicell2        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_delayed_1\/q
Path End       : \QUADDEC:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QUADDEC:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75975p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_delayed_1\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_delayed_1\/q       macrocell12   1250   1250  75975  RISE       1
\QUADDEC:bQuadDec:quad_A_delayed_2\/main_0  macrocell13   2599   3849  75975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_delayed_2\/clock_0                macrocell13         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_delayed_1\/q
Path End       : \QUADDEC:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QUADDEC:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_delayed_1\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_delayed_1\/q  macrocell12   1250   1250  75975  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/main_1  macrocell25   2597   3847  75976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_delayed_2\/q
Path End       : \QUADDEC:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QUADDEC:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_delayed_2\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_delayed_2\/q  macrocell16   1250   1250  76260  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/main_2  macrocell26   2313   3563  76260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:trig_disable\/q
Path End       : \PWM:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:trig_disable\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:trig_disable\/q         macrocell32   1250   1250  76262  RISE       1
\PWM:PWMUDB:runmode_enable\/main_3  macrocell31   2312   3562  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:trig_disable\/q
Path End       : \PWM:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM:PWMUDB:trig_disable\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:trig_disable\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:trig_disable\/q       macrocell32   1250   1250  76262  RISE       1
\PWM:PWMUDB:trig_disable\/main_3  macrocell32   2312   3562  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:trig_disable\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_delayed_1\/q
Path End       : \QUADDEC:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QUADDEC:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_delayed_1\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_delayed_1\/q       macrocell15   1250   1250  76262  RISE       1
\QUADDEC:bQuadDec:quad_B_delayed_2\/main_0  macrocell16   2311   3561  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_delayed_2\/clock_0                macrocell16         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_delayed_1\/q
Path End       : \QUADDEC:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QUADDEC:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_delayed_1\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_delayed_1\/q  macrocell15   1250   1250  76262  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/main_1  macrocell26   2311   3561  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_delayed_2\/q
Path End       : \QUADDEC:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QUADDEC:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_delayed_2\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_delayed_2\/q  macrocell13   1250   1250  76271  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/main_2  macrocell25   2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_A_filt\/q
Path End       : \QUADDEC:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QUADDEC:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_A_filt\/q       macrocell25   1250   1250  68239  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/main_3  macrocell25   2301   3551  76272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_A_filt\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_delayed_0\/q
Path End       : \QUADDEC:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QUADDEC:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_delayed_0\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_delayed_0\/q       macrocell14   1250   1250  76280  RISE       1
\QUADDEC:bQuadDec:quad_B_delayed_1\/main_0  macrocell15   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_delayed_1\/clock_0                macrocell15         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QUADDEC:bQuadDec:quad_B_delayed_0\/q
Path End       : \QUADDEC:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QUADDEC:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_delayed_0\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QUADDEC:bQuadDec:quad_B_delayed_0\/q  macrocell14   1250   1250  76280  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/main_0  macrocell26   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QUADDEC:bQuadDec:quad_B_filt\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  76287  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell34   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76289  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell31    2324   3534  76289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM:PWMUDB:trig_disable\/clock_0
Path slack     : 76289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76289  RISE       1
\PWM:PWMUDB:trig_disable\/main_0        macrocell32    2324   3534  76289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:trig_disable\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell34    1250   1250  79276  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2308   3558  79276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

