{"Processors":  [
	{
		"Processor ID": "213",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Kentsfield",
		"Microarchitecture": "",
		"Processor Model": "QX6700",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "230",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Kentsfield",
		"Microarchitecture": "",
		"Processor Model": "QX6800",
		"Processor Date": "",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "241",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Kentsfield",
		"Microarchitecture": "",
		"Processor Model": "QX6850",
		"Processor Date": "",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "277",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "QX9650",
		"Processor Date": "",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "281",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "QX9770",
		"Processor Date": "",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "136.0",
		"Instruction set width": "",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "284",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "QX9775",
		"Processor Date": "",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "150.0",
		"Instruction set width": "",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "291",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "X9100",
		"Processor Date": "",
		"Processor Clock [MHz]": "3060.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "44.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.2625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.2625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "301",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "QX9300",
		"Processor Date": "",
		"Processor Clock [MHz]": "2530.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "45.0",
		"Instruction set width": "",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "1118",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "X6800",
		"Processor Date": "2006-07-01",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "75.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "3069.299141761929",
		"SpecFp2000 (average base)": "2925.0128972598286",
		"SpecInt2006 (average base)": "18.263660254917674",
		"SpecFp2006 (average base)": "16.6913624999862",
		"x400_perlbench": "21.3314090603762",
		"x401_bzip2": "15.76575395213431",
		"x403_gcc": "13.198220604955354",
		"x429_mcf": "24.427564477328257",
		"x445_gobmk": "19.199480961084543",
		"x456_hmmer": "13.292780675074964",
		"x458_sjeng": "17.796045496136067",
		"x462_libquantum": "19.697789783558747",
		"x464_h264ref": "30.59593905697575",
		"x471_omnetpp": "14.991897846684278",
		"x473_astar": "14.432795622497487",
		"x483_xalancbmk": "21.543312722025473",
		"x410_bwaves": "22.1480693760325",
		"x416_gamess": "18.342128745752017",
		"x433_milc": "11.824806570860796",
		"x434_zeusmp": "17.063256832883706",
		"x435_gromacs": "17.42273418882674",
		"x436_cactusadm": "20.43327901494791",
		"x437_leslie3d": "13.988119172119113",
		"x444_namd": "15.064836382814063",
		"x447_dealii": "18.111346832495027",
		"x450_soplex": "15.054821617481668",
		"x453_povray": "21.061912527236952",
		"x454_calculix": "13.96444891494396",
		"x459_gemsfdtd": "12.61766230476852",
		"x465_tonto": "14.138916349716869",
		"x470_lbm": "15.8217187829313",
		"x481_wrf": "18.428720113491288",
		"x482_sphinx3": "22.8701727698065",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1119",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "X7800",
		"Processor Date": "",
		"Processor Clock [MHz]": "2600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "44.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "16.400000000000002",
		"SpecFp2006 (average base)": "14.7",
		"x400_perlbench": "18.2",
		"x401_bzip2": "13.6",
		"x403_gcc": "10.3",
		"x429_mcf": "22.2",
		"x445_gobmk": "17.0",
		"x456_hmmer": "13.5",
		"x458_sjeng": "15.2",
		"x462_libquantum": "21.3",
		"x464_h264ref": "26.3",
		"x471_omnetpp": "13.3",
		"x473_astar": "12.8",
		"x483_xalancbmk": "20.0",
		"x410_bwaves": "19.8",
		"x416_gamess": "14.0",
		"x433_milc": "9.84",
		"x434_zeusmp": "14.7",
		"x435_gromacs": "14.9",
		"x436_cactusadm": "16.8",
		"x437_leslie3d": "12.6",
		"x444_namd": "13.4",
		"x447_dealii": "18.0",
		"x450_soplex": "13.1",
		"x453_povray": "18.6",
		"x454_calculix": "11.7",
		"x459_gemsfdtd": "10.6",
		"x465_tonto": "13.9",
		"x470_lbm": "14.2",
		"x481_wrf": "17.1",
		"x482_sphinx3": "21.9",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.764957264963531",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1120",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "X7900",
		"Processor Date": "2007-08-01",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "44.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "17.762509993435803",
		"SpecFp2006 (average base)": "15.895569879789056",
		"x400_perlbench": "19.07352031771888",
		"x401_bzip2": "14.433024449342968",
		"x403_gcc": "13.145435919402741",
		"x429_mcf": "23.166044758995312",
		"x445_gobmk": "17.962105463619828",
		"x456_hmmer": "14.566590272249769",
		"x458_sjeng": "16.299999999999997",
		"x462_libquantum": "25.412944194905098",
		"x464_h264ref": "28.399882628622905",
		"x471_omnetpp": "13.933013329239847",
		"x473_astar": "13.599999999999998",
		"x483_xalancbmk": "20.290124375347006",
		"x410_bwaves": "21.412261875459222",
		"x416_gamess": "16.836259552941367",
		"x433_milc": "10.49326855015535",
		"x434_zeusmp": "15.995597747205064",
		"x435_gromacs": "16.49024216439423",
		"x436_cactusadm": "19.624182285698357",
		"x437_leslie3d": "13.329037504976935",
		"x444_namd": "14.532799314515636",
		"x447_dealii": "17.367756378797576",
		"x450_soplex": "13.466087722499623",
		"x453_povray": "20.230662838988817",
		"x454_calculix": "12.924884362581826",
		"x459_gemsfdtd": "11.359412453907726",
		"x465_tonto": "15.803203964892877",
		"x470_lbm": "14.56477402520089",
		"x481_wrf": "18.686107863021157",
		"x482_sphinx3": "23.26533308539744",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.764957264963531",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1121",
		"Designer": "Intel",
		"Processor Family": "Core 2 Extreme",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "X9000",
		"Processor Date": "2008-01-01",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "44.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.275",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "18.896276899775067",
		"SpecFp2006 (average base)": "17.361574605699914",
		"x400_perlbench": "17.629495994335056",
		"x401_bzip2": "15.199780698590379",
		"x403_gcc": "15.904707017198673",
		"x429_mcf": "25.46662299850276",
		"x445_gobmk": "17.93032322656547",
		"x456_hmmer": "14.666590793914201",
		"x458_sjeng": "16.86660070346251",
		"x462_libquantum": "32.25872608051823",
		"x464_h264ref": "28.966513468208657",
		"x471_omnetpp": "15.221668081089929",
		"x473_astar": "14.199765254335311",
		"x483_xalancbmk": "20.825411957357147",
		"x410_bwaves": "23.29291415125779",
		"x416_gamess": "18.91373636312637",
		"x433_milc": "10.832921378154785",
		"x434_zeusmp": "17.863410584577714",
		"x435_gromacs": "17.752869469310205",
		"x436_cactusadm": "24.029131292684532",
		"x437_leslie3d": "15.091704871886124",
		"x444_namd": "14.566590272249769",
		"x447_dealii": "16.142318871922903",
		"x450_soplex": "14.666135196535867",
		"x453_povray": "21.09666696377669",
		"x454_calculix": "13.616746958818926",
		"x459_gemsfdtd": "12.692547345902229",
		"x465_tonto": "18.099815836063556",
		"x470_lbm": "17.39632634823307",
		"x481_wrf": "20.446491428450834",
		"x482_sphinx3": "27.03120534702548",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.275",
		"FO4 Source": "mul(360,Leff)"
	}
]}} 
