//
// SpudGPU Metal backend - command queues/buffers and submission.
// spudgpu_command_queue, spudgpu_command_allocator, and spudgpu_command_list
// are implemented and verified against real Apple hardware. Command list
// encoding (viewports, draws, pipeline binds, ...) below is still a
// placeholder pending its own pass - see the remaining METAL API CODE markers.
//

#if SPUDGPU_COMPILE_METAL_API

#include "spudgpu.h"
#include "spudcore.h"
#include "spudgpumetal.h"
#include <Metal/Metal.h>
#include <string.h>

spudgpu_command_queue spudgpu_get_graphics_queue(spudgpu_device device) {
	if (!device)
		return NULL;

	spudgpu_device_metal *device_metal = (spudgpu_device_metal *)device;
	return device_metal->_cmd_queues_direct[0];
}

uint32_t spudgpu_get_max_queue_count(
    spudgpu_device device,
    SPUDGPU_COMMAND_LIST_TYPE type) {
	if (!device)
		return 0;
	if (type > SPUDGPU_COMMAND_LIST_TYPE_COMPUTE)
		return 0;
	// Bundles aren't submitted to a queue directly on any backend (the D3D12
	// backend has no bundle queue family either) - Metal has nothing to report.
	if (type == SPUDGPU_COMMAND_LIST_TYPE_BUNDLE)
		return 0;

	return SPUD_METAL_COMMAND_QUEUE_COUNT_PER_FAMILY;
}

SPUDRESULT spudgpu_get_command_queue(
    spudgpu_device device,
    SPUDGPU_COMMAND_LIST_TYPE type,
    uint32_t index,
    spudgpu_command_queue *out_queue) {
	if (!device)
		return SPUDRESULT_GPU_INVALID_DEVICE;
	if (type > SPUDGPU_COMMAND_LIST_TYPE_COMPUTE)
		return SPUDRESULT_GPU_INVALID_COMMAND_LIST_TYPE;
	if (!out_queue)
		return SPUDRESULT_NULL_OUTPUT_PARAMETER;
	if (index >= SPUD_METAL_COMMAND_QUEUE_COUNT_PER_FAMILY)
		return SPUDRESULT_INDEX_OUT_OF_RANGE;

	spudgpu_device_metal *device_metal = (spudgpu_device_metal *)device;

	switch (type) {
	case SPUDGPU_COMMAND_LIST_TYPE_DIRECT:
		*out_queue = device_metal->_cmd_queues_direct[index];
		break;
	case SPUDGPU_COMMAND_LIST_TYPE_COPY:
		*out_queue = device_metal->_cmd_queues_copy[index];
		break;
	case SPUDGPU_COMMAND_LIST_TYPE_COMPUTE:
		*out_queue = device_metal->_cmd_queues_compute[index];
		break;
	default:
		// Bundles aren't submitted to a queue directly - see spudgpu_get_max_queue_count.
		return SPUDRESULT_GPU_INVALID_COMMAND_LIST_TYPE;
	}

	return SPUD_SUCCESS;
}

SPUDRESULT spudgpu_submit_command_lists(
    spudgpu_command_queue queue,
    spudgpu_command_list *cmd_lists,
    uint32_t cmd_list_count) {
	if (!queue)
		return SPUDRESULT_GPU_INVALID_COMMAND_QUEUE;
	if (!cmd_lists || cmd_list_count == 0)
		return SPUDRESULT_GPU_INVALID_COMMAND_LIST;

	// Metal command buffers are bound to the queue they were created from
	// (see spudgpu_create_command_list) rather than submitted to an arbitrary
	// queue at commit time the way Vulkan/D3D12 command lists are - there is
	// no per-submit queue selection to make here beyond committing each buffer.
	for (uint32_t i = 0; i < cmd_list_count; i++) {
		spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd_lists[i];
		if (cmd_list_metal && cmd_list_metal->_command_buffer_mtl) {
			[cmd_list_metal->_command_buffer_mtl commit];
		}
	}

	return SPUD_SUCCESS;
}

SPUDRESULT spudgpu_submit_command_lists_synced(
    spudgpu_command_queue queue,
    spudgpu_command_list *cmd_lists,
    uint32_t cmd_list_count,
    spudgpu_swap_chain swap_chain) {
	if (!queue)
		return SPUDRESULT_GPU_INVALID_COMMAND_QUEUE;
	if (!cmd_lists || cmd_list_count == 0)
		return SPUDRESULT_GPU_INVALID_COMMAND_LIST;
	if (!swap_chain)
		return SPUDRESULT_GPU_INVALID_SWAP_CHAIN;

	spudgpu_swap_chain_metal *swap_chain_metal = (spudgpu_swap_chain_metal *)swap_chain;
	spudgpu_semaphore_metal *image_available   = swap_chain_metal->_image_available_semaphore;
	spudgpu_semaphore_metal *render_finished   = swap_chain_metal->_render_finished_semaphore;
	spudgpu_fence_metal *in_flight             = swap_chain_metal->_in_flight_fence;

	// image_available/render_finished are plain id<MTLEvent> timelines,
	// in_flight is id<MTLSharedEvent> (see spudgpumetal.h) - not Vulkan-style
	// binary semaphores. The wait targets the value already recorded on the
	// semaphore/fence struct, and signaling bumps that value before encoding
	// it. There is no single batch submit call spanning multiple command
	// buffers on Metal, so the wait is encoded on the first buffer (nothing
	// in the batch starts before it's satisfied) and the signals on the last
	// (they fire only once every buffer in the batch has run, since a queue
	// executes committed buffers in commit order) to match Vulkan/D3D12's
	// single-submit semantics.
	for (uint32_t i = 0; i < cmd_list_count; i++) {
		spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd_lists[i];
		if (!cmd_list_metal || !cmd_list_metal->_command_buffer_mtl)
			continue;
		id<MTLCommandBuffer> cmd_buffer = cmd_list_metal->_command_buffer_mtl;

		if (i == 0 && image_available && image_available->_event_mtl) {
			[cmd_buffer encodeWaitForEvent:image_available->_event_mtl
			                          value:image_available->_signal_value];
		}
		if (i == cmd_list_count - 1) {
			if (render_finished && render_finished->_event_mtl) {
				render_finished->_signal_value += 1;
				[cmd_buffer encodeSignalEvent:render_finished->_event_mtl
				                         value:render_finished->_signal_value];
			}
			if (in_flight && in_flight->_shared_event_mtl) {
				in_flight->_signal_value += 1;
				[cmd_buffer encodeSignalEvent:in_flight->_shared_event_mtl
				                         value:in_flight->_signal_value];
			}
		}

		[cmd_buffer commit];
	}

	return SPUD_SUCCESS;
}

// Metal has no queue-family partitioning (see SPUD_METAL_COMMAND_QUEUE_COUNT_PER_FAMILY
// in spudgpumetal.h), so a command allocator's only real job on this backend is
// to remember which cached device queue its command lists should pull fresh
// id<MTLCommandBuffer> objects from. COPY/COMPUTE route to their matching
// family; DIRECT and BUNDLE both route to the direct family, the same way
// Vulkan's single graphics queue family backs every SPUDGPU_COMMAND_LIST_TYPE
// (Metal has no bundle concept, let alone a bundle queue, to route to instead).
static spudgpu_command_queue_metal *spudgpumetal___internal_resolve_allocator_queue(
    spudgpu_device_metal *device,
    SPUDGPU_COMMAND_LIST_TYPE type) {
	switch (type) {
	case SPUDGPU_COMMAND_LIST_TYPE_COPY:
		return (spudgpu_command_queue_metal *)device->_cmd_queues_copy[0];
	case SPUDGPU_COMMAND_LIST_TYPE_COMPUTE:
		return (spudgpu_command_queue_metal *)device->_cmd_queues_compute[0];
	case SPUDGPU_COMMAND_LIST_TYPE_DIRECT:
	case SPUDGPU_COMMAND_LIST_TYPE_BUNDLE:
	default:
		return (spudgpu_command_queue_metal *)device->_cmd_queues_direct[0];
	}
}

// Pulls a fresh id<MTLCommandBuffer> for cmd_list_metal from its allocator's
// queue, releasing whatever buffer it already held. Metal command buffers are
// single-use - once committed they can't be reset and re-recorded the way a
// VkCommandBuffer or ID3D12GraphicsCommandList can - so this is what backs
// both spudgpu_create_command_list's initial buffer and every subsequent
// spudgpu_begin_command_list call that reuses the same public handle across
// frames. -commandBuffer returns an autoreleased object (unlike -newCommandQueue),
// so it must be retained to survive past the current autorelease pool.
static void spudgpumetal___internal_acquire_command_buffer(
    spudgpu_command_list_metal *cmd_list_metal) {
	spudgpu_command_allocator_metal *allocator_metal = cmd_list_metal->_parent_allocator;
	if (!allocator_metal || !allocator_metal->_parent_queue)
		return;
	id<MTLCommandQueue> queue_mtl = allocator_metal->_parent_queue->_command_queue_mtl;
	if (!queue_mtl)
		return;

	if (cmd_list_metal->_command_buffer_mtl) {
		[cmd_list_metal->_command_buffer_mtl release];
	}
	cmd_list_metal->_command_buffer_mtl = [[queue_mtl commandBuffer] retain];
}

SPUDRESULT spudgpu_create_command_allocator(
    spudgpu_device device,
    const spudgpu_command_allocator_desc *desc,
    spudgpu_command_allocator *out_allocator) {
	if (!device)
		return SPUDRESULT_GPU_INVALID_DEVICE;
	if (!desc)
		return SPUDRESULT_NULL_DESC;
	if (!out_allocator)
		return SPUDRESULT_NULL_OUTPUT_PARAMETER;

	SPUDRESULT sr = SPUD_SUCCESS;

	spudgpu_command_allocator_metal *allocator_metal =
	    (spudgpu_command_allocator_metal *)calloc(1, sizeof(spudgpu_command_allocator_metal));
	if (!allocator_metal) {
		sr = SPUDRESULT_GENERAL_FAILURE;
		goto failedattempt;
	}
	allocator_metal->_parent_device = (spudgpu_device_metal *)device;
	allocator_metal->_desc          = *desc;
	allocator_metal->_parent_queue  =
	    spudgpumetal___internal_resolve_allocator_queue(allocator_metal->_parent_device, desc->type);

	*out_allocator = (spudgpu_command_allocator)allocator_metal;

	return sr;

failedattempt:
	return sr;
}

void spudgpu_destroy_command_allocator(spudgpu_command_allocator allocator) {
	spudgpu_command_allocator_metal *allocator_metal = (spudgpu_command_allocator_metal *)allocator;
	if (allocator_metal) {
		// _parent_queue is a borrowed reference into the device's cached
		// queue families (owned/released by spudgpu_destroy_instance) - not
		// this allocator's to release.
		free(allocator_metal);
	}
}

SPUDRESULT spudgpu_reset_command_allocator(spudgpu_command_allocator allocator) {
	if (!allocator)
		return SPUDRESULT_GPU_INVALID_COMMAND_ALLOCATOR;

	// Nothing to reset: this allocator holds no pooled Metal object of its
	// own (see spudgpu_command_allocator_metal in spudgpumetal.h) - every
	// command list pulls a brand new id<MTLCommandBuffer> from the queue on
	// creation and on every spudgpu_begin_command_list instead.

	return SPUD_SUCCESS;
}

SPUDRESULT spudgpu_create_command_list(
    spudgpu_command_allocator allocator,
    spudgpu_command_list *out_cmd_list) {
	if (!allocator)
		return SPUDRESULT_GPU_INVALID_COMMAND_ALLOCATOR;
	if (!out_cmd_list)
		return SPUDRESULT_NULL_OUTPUT_PARAMETER;

	SPUDRESULT sr = SPUD_SUCCESS;

	spudgpu_command_list_metal *cmd_list_metal =
	    (spudgpu_command_list_metal *)calloc(1, sizeof(spudgpu_command_list_metal));
	if (!cmd_list_metal) {
		sr = SPUDRESULT_GENERAL_FAILURE;
		goto failedattempt;
	}
	cmd_list_metal->_parent_allocator = (spudgpu_command_allocator_metal *)allocator;

	spudgpumetal___internal_acquire_command_buffer(cmd_list_metal);

	*out_cmd_list = (spudgpu_command_list)cmd_list_metal;

	return sr;

failedattempt:
	return sr;
}

void spudgpu_destroy_command_list(spudgpu_command_list cmd) {
	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	if (cmd_list_metal) {
		if (cmd_list_metal->_command_buffer_mtl) {
			[cmd_list_metal->_command_buffer_mtl release];
		}
		free(cmd_list_metal);
	}
}

void spudgpu_begin_command_list(spudgpu_command_list cmd) {
	if (!cmd)
		return;

	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	spudgpumetal___internal_acquire_command_buffer(cmd_list_metal);
}

void spudgpu_end_command_list(spudgpu_command_list cmd) {
	if (!cmd)
		return;

	// Metal command buffers have no vkEndCommandBuffer/Close() equivalent -
	// encoding simply stops once the last active encoder is ended, and the
	// buffer is submittable as-is. Nothing to do here.
}

void spudgpu_cmd_set_viewports(
    spudgpu_command_list cmd,
    uint32_t first_viewport,
    uint32_t viewport_count,
    const SPUDGPU_VIEWPORT *viewports) {
	if (!cmd || !viewports || viewport_count == 0)
		return;

	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	if (first_viewport + viewport_count > SPUDGPU_METAL_MAX_VIEWPORTS)
		return;

	// -setViewports:count: always sets from slot 0 with no first_viewport-
	// style offset, unlike vkCmdSetViewport - patch the persistent array in
	// the requested sub-range and resend everything set so far.
	for (uint32_t i = 0; i < viewport_count; i++) {
		cmd_list_metal->_viewports[first_viewport + i] = viewports[i];
	}
	uint32_t new_high_water = first_viewport + viewport_count;
	if (new_high_water > cmd_list_metal->_viewport_count)
		cmd_list_metal->_viewport_count = new_high_water;

	if (!cmd_list_metal->_active_render_encoder)
		return;

	MTLViewport mtl_viewports[SPUDGPU_METAL_MAX_VIEWPORTS];
	for (uint32_t i = 0; i < cmd_list_metal->_viewport_count; i++) {
		const SPUDGPU_VIEWPORT *v = &cmd_list_metal->_viewports[i];
		mtl_viewports[i] = (MTLViewport){
		    .originX = v->x,
		    .originY = v->y,
		    .width   = v->width,
		    .height  = v->height,
		    .znear   = v->minDepth,
		    .zfar    = v->maxDepth,
		};
	}
	[cmd_list_metal->_active_render_encoder setViewports:mtl_viewports count:cmd_list_metal->_viewport_count];
}

void spudgpu_cmd_set_scissor_rects(
    spudgpu_command_list cmd,
    uint32_t first_scissor_rect,
    uint32_t scissor_rect_count,
    const SPUDGPU_SCISSOR_RECT *scissor_rects) {
	if (!cmd || !scissor_rects || scissor_rect_count == 0)
		return;

	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	if (first_scissor_rect + scissor_rect_count > SPUDGPU_METAL_MAX_VIEWPORTS)
		return;

	// Same reasoning as spudgpu_cmd_set_viewports above -
	// -setScissorRects:count: has no offset either.
	for (uint32_t i = 0; i < scissor_rect_count; i++) {
		cmd_list_metal->_scissor_rects[first_scissor_rect + i] = scissor_rects[i];
	}
	uint32_t new_high_water = first_scissor_rect + scissor_rect_count;
	if (new_high_water > cmd_list_metal->_scissor_rect_count)
		cmd_list_metal->_scissor_rect_count = new_high_water;

	if (!cmd_list_metal->_active_render_encoder)
		return;

	MTLScissorRect mtl_rects[SPUDGPU_METAL_MAX_VIEWPORTS];
	for (uint32_t i = 0; i < cmd_list_metal->_scissor_rect_count; i++) {
		const SPUDGPU_SCISSOR_RECT *r = &cmd_list_metal->_scissor_rects[i];
		mtl_rects[i] = (MTLScissorRect){
		    .x      = (NSUInteger)r->x,
		    .y      = (NSUInteger)r->y,
		    .width  = (NSUInteger)r->width,
		    .height = (NSUInteger)r->height,
		};
	}
	[cmd_list_metal->_active_render_encoder setScissorRects:mtl_rects count:cmd_list_metal->_scissor_rect_count];
}

void spudgpu_cmd_set_vertex_buffers(
    spudgpu_command_list cmd,
    uint32_t start_slot,
    uint32_t view_count,
    spudgpu_buffer_view *buffer_views) {
	if (!cmd || !buffer_views || view_count == 0)
		return;

	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	if (!cmd_list_metal->_active_render_encoder)
		return;

	// Unlike viewports/scissors, -setVertexBuffers:offsets:withRange: takes
	// an explicit NSRange, so start_slot needs no persistent state here.
	id<MTLBuffer> buffers[view_count];
	NSUInteger offsets[view_count];
	for (uint32_t i = 0; i < view_count; i++) {
		spudgpu_buffer_view_metal *view_metal = (spudgpu_buffer_view_metal *)buffer_views[i];
		spudgpu_buffer_metal *parent_buffer_metal =
		    view_metal ? (spudgpu_buffer_metal *)view_metal->_desc.parent_buffer : NULL;
		buffers[i] = parent_buffer_metal ? parent_buffer_metal->_buffer_mtl : nil;
		offsets[i] = view_metal ? (NSUInteger)view_metal->_desc.offset_from_parent_buffer : 0;
	}
	[cmd_list_metal->_active_render_encoder setVertexBuffers:buffers
	                                                  offsets:offsets
	                                                withRange:NSMakeRange(start_slot, view_count)];
}

void spudgpu_cmd_set_index_buffer(
    spudgpu_command_list cmd,
    spudgpu_buffer_view buffer_view) {
	if (!cmd || !buffer_view)
		return;

	// Metal has no bind-ahead-of-time index buffer state the way Vulkan's
	// vkCmdBindIndexBuffer/D3D12's IASetIndexBuffer do - the index buffer,
	// its offset, and its element type are all passed directly as arguments
	// to -drawIndexedPrimitives:... itself (see spudgpu_cmd_draw_indexed/
	// _instanced below). This just remembers the view for that call to use.
	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	cmd_list_metal->_bound_index_buffer_view    = (spudgpu_buffer_view_metal *)buffer_view;
}

// SPUDGPU_PRIMITIVE_TOPOLOGY_PATCH_LIST has no MTLPrimitiveType: Metal has no
// primitive type for tessellation patches at all - post-tessellation
// drawing goes through -drawPatches:.../-drawIndexedPatches:..., an
// entirely different call this backend doesn't implement yet. Falls back to
// Triangle rather than silently misinterpreting patch data as points.
static MTLPrimitiveType spudgpumetal___internal_primitive_type(SPUDGPU_PRIMITIVE_TOPOLOGY topology) {
	switch (topology) {
	case SPUDGPU_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST:  return MTLPrimitiveTypeTriangle;
	case SPUDGPU_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP: return MTLPrimitiveTypeTriangleStrip;
	case SPUDGPU_PRIMITIVE_TOPOLOGY_LINE_LIST:      return MTLPrimitiveTypeLine;
	case SPUDGPU_PRIMITIVE_TOPOLOGY_LINE_STRIP:     return MTLPrimitiveTypeLineStrip;
	case SPUDGPU_PRIMITIVE_TOPOLOGY_POINT_LIST:     return MTLPrimitiveTypePoint;
	default:                                        return MTLPrimitiveTypeTriangle;
	}
}

// Metal has no separate index-format enum the way SPUDGPU_FORMAT/DXGI_FORMAT
// do - only two widths exist, inferred from the bound view's stride, same
// convention the D3D12 backend uses for its own index buffer views.
static bool spudgpumetal___internal_resolve_index_type(uint32_t stride, MTLIndexType *out_type) {
	if (stride == 4) {
		*out_type = MTLIndexTypeUInt32;
		return true;
	}
	if (stride == 2) {
		*out_type = MTLIndexTypeUInt16;
		return true;
	}
	return false;
}

void spudgpu_cmd_draw(
    spudgpu_command_list cmd,
    uint32_t vertex_count,
    uint32_t start_vertex_location) {
	if (!cmd)
		return;

	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	if (!cmd_list_metal->_active_render_encoder)
		return;
	spudgpu_shader_pipeline_metal *pipeline_metal = (spudgpu_shader_pipeline_metal *)cmd_list_metal->_bound_pipeline;
	if (!pipeline_metal)
		return;

	[cmd_list_metal->_active_render_encoder
	    drawPrimitives:spudgpumetal___internal_primitive_type(pipeline_metal->_desc.primitive_topology)
	       vertexStart:start_vertex_location
	       vertexCount:vertex_count];
}

void spudgpu_cmd_draw_indexed(
    spudgpu_command_list cmd,
    uint32_t index_count,
    uint32_t start_index_location,
    int32_t base_vertex_location) {
	if (!cmd)
		return;

	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	if (!cmd_list_metal->_active_render_encoder)
		return;
	spudgpu_shader_pipeline_metal *pipeline_metal = (spudgpu_shader_pipeline_metal *)cmd_list_metal->_bound_pipeline;
	spudgpu_buffer_view_metal *index_view         = cmd_list_metal->_bound_index_buffer_view;
	if (!pipeline_metal || !index_view)
		return;
	spudgpu_buffer_metal *index_buffer_metal = (spudgpu_buffer_metal *)index_view->_desc.parent_buffer;
	if (!index_buffer_metal)
		return;

	MTLIndexType index_type;
	if (!spudgpumetal___internal_resolve_index_type(index_view->_desc.stride, &index_type))
		return;
	NSUInteger index_size    = (index_type == MTLIndexTypeUInt32) ? 4 : 2;
	NSUInteger buffer_offset = (NSUInteger)index_view->_desc.offset_from_parent_buffer +
	                           (NSUInteger)start_index_location * index_size;

	[cmd_list_metal->_active_render_encoder
	    drawIndexedPrimitives:spudgpumetal___internal_primitive_type(pipeline_metal->_desc.primitive_topology)
	               indexCount:index_count
	                indexType:index_type
	              indexBuffer:index_buffer_metal->_buffer_mtl
	        indexBufferOffset:buffer_offset
	            instanceCount:1
	               baseVertex:base_vertex_location
	             baseInstance:0];
}

void spudgpu_cmd_draw_instanced(
    spudgpu_command_list cmd,
    uint32_t vertex_count_per_instance,
    uint32_t instance_count,
    uint32_t start_vertex_location,
    uint32_t start_instance_location) {
	if (!cmd)
		return;

	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	if (!cmd_list_metal->_active_render_encoder)
		return;
	spudgpu_shader_pipeline_metal *pipeline_metal = (spudgpu_shader_pipeline_metal *)cmd_list_metal->_bound_pipeline;
	if (!pipeline_metal)
		return;

	[cmd_list_metal->_active_render_encoder
	    drawPrimitives:spudgpumetal___internal_primitive_type(pipeline_metal->_desc.primitive_topology)
	       vertexStart:start_vertex_location
	       vertexCount:vertex_count_per_instance
	     instanceCount:instance_count
	      baseInstance:start_instance_location];
}

void spudgpu_cmd_draw_indexed_instanced(
    spudgpu_command_list cmd,
    uint32_t index_count_per_instance,
    uint32_t instance_count,
    uint32_t start_index_location,
    int32_t base_vertex_location,
    uint32_t start_instance_location) {
	if (!cmd)
		return;

	spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)cmd;
	if (!cmd_list_metal->_active_render_encoder)
		return;
	spudgpu_shader_pipeline_metal *pipeline_metal = (spudgpu_shader_pipeline_metal *)cmd_list_metal->_bound_pipeline;
	spudgpu_buffer_view_metal *index_view         = cmd_list_metal->_bound_index_buffer_view;
	if (!pipeline_metal || !index_view)
		return;
	spudgpu_buffer_metal *index_buffer_metal = (spudgpu_buffer_metal *)index_view->_desc.parent_buffer;
	if (!index_buffer_metal)
		return;

	MTLIndexType index_type;
	if (!spudgpumetal___internal_resolve_index_type(index_view->_desc.stride, &index_type))
		return;
	NSUInteger index_size    = (index_type == MTLIndexTypeUInt32) ? 4 : 2;
	NSUInteger buffer_offset = (NSUInteger)index_view->_desc.offset_from_parent_buffer +
	                           (NSUInteger)start_index_location * index_size;

	[cmd_list_metal->_active_render_encoder
	    drawIndexedPrimitives:spudgpumetal___internal_primitive_type(pipeline_metal->_desc.primitive_topology)
	               indexCount:index_count_per_instance
	                indexType:index_type
	              indexBuffer:index_buffer_metal->_buffer_mtl
	        indexBufferOffset:buffer_offset
	            instanceCount:instance_count
	               baseVertex:base_vertex_location
	             baseInstance:start_instance_location];
}

void spudgpu_cmd_bind_pipeline(
    spudgpu_command_list cmd,
    spudgpu_shader_pipeline pipeline) {
	if (!cmd || !pipeline)
		return;

	spudgpu_command_list_metal *cmd_list_metal    = (spudgpu_command_list_metal *)cmd;
	spudgpu_shader_pipeline_metal *pipeline_metal = (spudgpu_shader_pipeline_metal *)pipeline;
	cmd_list_metal->_bound_pipeline                = (struct spudgpu_shader_pipeline_t *)pipeline_metal;

	if (cmd_list_metal->_active_render_encoder) {
		[cmd_list_metal->_active_render_encoder setRenderPipelineState:pipeline_metal->_render_pipeline_state_mtl];
		// Vulkan/D3D12 bake depth/stencil test config into the same
		// monolithic pipeline object as everything else; Metal keeps it as
		// a wholly separate native object (see spudgpu_create_shader_pipeline
		// in spudgpumetalshader.m), bound alongside the render pipeline
		// state rather than as part of binding it.
		[cmd_list_metal->_active_render_encoder setDepthStencilState:pipeline_metal->_depth_stencil_state_mtl];
	}
}

void spudgpu_cmd_push_constants(
    spudgpu_command_list cmd,
    spudgpu_shader_pipeline pipeline,
    uint32_t offset,
    uint32_t size,
    const void *data) {
	if (!cmd || !pipeline || !data || size == 0)
		return;
	if (offset + size > SPUDGPU_METAL_PUSH_CONSTANTS_SIZE)
		return;

	spudgpu_command_list_metal *cmd_list_metal    = (spudgpu_command_list_metal *)cmd;
	spudgpu_shader_pipeline_metal *pipeline_metal = (spudgpu_shader_pipeline_metal *)pipeline;

	// Metal has no persistent push-constant-block state to patch a
	// sub-range of - see SPUDGPU_METAL_PUSH_CONSTANTS_SIZE - so this always
	// writes into (and resends) the command list's own scratch copy of the
	// whole block.
	memcpy(cmd_list_metal->_push_constants_scratch + offset, data, size);
	uint32_t new_extent = offset + size;
	if (new_extent > cmd_list_metal->_push_constants_extent)
		cmd_list_metal->_push_constants_extent = new_extent;

	if (!cmd_list_metal->_active_render_encoder)
		return;

	// Metal has no per-call stage selection the way Vulkan's stage_flags
	// does - -setVertexBytes:/-setFragmentBytes: are separate calls - so
	// collect which stages any range overlapping [offset, offset+size)
	// actually declares (same overlap test the Vulkan backend uses) and
	// push to each of those.
	bool vertex_stage = false, fragment_stage = false;
	uint32_t range_count = pipeline_metal->_desc.push_constant_range_count;
	for (uint32_t i = 0; i < range_count; i++) {
		const spudgpu_push_constant_range_desc *r = &pipeline_metal->_desc.push_constant_ranges[i];
		if (r->offset < offset + size && r->offset + r->size > offset) {
			if (r->stage_flags & SPUDGPU_SHADER_STAGE_VERTEX)
				vertex_stage = true;
			if (r->stage_flags & SPUDGPU_SHADER_STAGE_FRAGMENT)
				fragment_stage = true;
		}
	}
	if (!vertex_stage && !fragment_stage)
		return;

	if (vertex_stage) {
		[cmd_list_metal->_active_render_encoder setVertexBytes:cmd_list_metal->_push_constants_scratch
		                                                 length:cmd_list_metal->_push_constants_extent
		                                                atIndex:SPUDGPU_METAL_PUSH_CONSTANTS_BUFFER_INDEX];
	}
	if (fragment_stage) {
		[cmd_list_metal->_active_render_encoder setFragmentBytes:cmd_list_metal->_push_constants_scratch
		                                                   length:cmd_list_metal->_push_constants_extent
		                                                  atIndex:SPUDGPU_METAL_PUSH_CONSTANTS_BUFFER_INDEX];
	}
}

void spudgpu_queue_submit(
    spudgpu_command_queue queue,
    const spudgpu_submit_desc *desc) {
	if (!queue || !desc || desc->cmd_list_count == 0)
		return;

	// Same commit-order reasoning as spudgpu_submit_command_lists_synced above:
	// wait_stage_masks is accepted for API symmetry with Vulkan/D3D12 and
	// unused - Metal has no separate wait-stage-mask concept, only a value to
	// wait for on the event/shared-event timeline. Semaphores are plain
	// id<MTLEvent>; the fence is id<MTLSharedEvent> (see spudgpumetal.h).
	for (uint32_t i = 0; i < desc->cmd_list_count; i++) {
		spudgpu_command_list_metal *cmd_list_metal = (spudgpu_command_list_metal *)desc->cmd_lists[i];
		if (!cmd_list_metal || !cmd_list_metal->_command_buffer_mtl)
			continue;
		id<MTLCommandBuffer> cmd_buffer = cmd_list_metal->_command_buffer_mtl;

		if (i == 0) {
			for (uint32_t w = 0; w < desc->wait_semaphore_count; w++) {
				spudgpu_semaphore_metal *sem = (spudgpu_semaphore_metal *)desc->wait_semaphores[w];
				if (sem && sem->_event_mtl) {
					[cmd_buffer encodeWaitForEvent:sem->_event_mtl value:sem->_signal_value];
				}
			}
		}
		if (i == desc->cmd_list_count - 1) {
			for (uint32_t s = 0; s < desc->signal_semaphore_count; s++) {
				spudgpu_semaphore_metal *sem = (spudgpu_semaphore_metal *)desc->signal_semaphores[s];
				if (sem && sem->_event_mtl) {
					sem->_signal_value += 1;
					[cmd_buffer encodeSignalEvent:sem->_event_mtl value:sem->_signal_value];
				}
			}
			if (desc->signal_fence) {
				spudgpu_fence_metal *fence = (spudgpu_fence_metal *)desc->signal_fence;
				if (fence->_shared_event_mtl) {
					fence->_signal_value += 1;
					[cmd_buffer encodeSignalEvent:fence->_shared_event_mtl value:fence->_signal_value];
				}
			}
		}

		[cmd_buffer commit];
	}
}

void spudgpu_queue_wait_idle(spudgpu_command_queue queue) {
	if (!queue)
		return;

	spudgpu_command_queue_metal *queue_metal = (spudgpu_command_queue_metal *)queue;

	// Metal has no direct wait-idle call on MTLCommandQueue (unlike
	// vkQueueWaitIdle / a fence-wait loop on ID3D12CommandQueue) - commit an
	// empty buffer and block on it. Buffers committed to one queue execute in
	// commit order, so this buffer's completion implies every buffer
	// committed before it on this queue has also completed.
	id<MTLCommandBuffer> idle_buffer = [queue_metal->_command_queue_mtl commandBuffer];
	[idle_buffer commit];
	[idle_buffer waitUntilCompleted];
}

#endif // SPUDGPU_COMPILE_METAL_API
