$date
	Sun Mar 19 06:45:48 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ reset $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var reg 3 % count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
1$
1#
0"
bx !
$end
#1
b0 !
b0 %
1"
#2
0"
#3
1"
#4
0"
0$
#5
b1 !
b1 %
1"
#6
0"
0#
#7
1"
#8
0"
1#
#9
b10 !
b10 %
1"
#10
0"
#11
b11 !
b11 %
1"
#12
0"
#13
b100 !
b100 %
1"
#14
0"
0#
#15
1"
#16
0"
1#
#17
b101 !
b101 %
1"
#18
0"
#19
b110 !
b110 %
1"
#20
0"
#21
b111 !
b111 %
1"
#22
0"
0#
#23
1"
#24
0"
1#
#25
b0 !
b0 %
1"
#26
0"
#27
b1 !
b1 %
1"
#28
0"
#29
b10 !
b10 %
1"
#30
0"
0#
#31
1"
#32
0"
1#
#33
b11 !
b11 %
1"
#34
0"
#35
b100 !
b100 %
1"
#36
0"
#37
b101 !
b101 %
1"
#38
0"
0#
#39
1"
#40
0"
1#
1$
#41
b0 !
b0 %
1"
#42
0"
#43
1"
#44
0"
0$
#45
b1 !
b1 %
1"
#46
0"
0#
#47
1"
#48
0"
1#
#49
b10 !
b10 %
1"
#50
0"
