Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat May 26 14:56:17 2018
| Host         : udagawa-Lenovo-G500 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file UPDOWN_timing_summary_routed.rpt -pb UPDOWN_timing_summary_routed.pb -rpx UPDOWN_timing_summary_routed.rpx -warn_on_violation
| Design       : UPDOWN
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: tmp_count_reg[22]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.646        0.000                      0                   23        0.324        0.000                      0                   23       41.160        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.646        0.000                      0                   23        0.324        0.000                      0                   23       41.160        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.646ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 88.370 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.583    tmp_count_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    tmp_count_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.031 r  tmp_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.031    tmp_count_reg[20]_i_1_n_6
    SLICE_X0Y117         FDCE                                         r  tmp_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.675    88.370    CLK_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  tmp_count_reg[21]/C
                         clock pessimism              0.280    88.650    
                         clock uncertainty           -0.035    88.615    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.062    88.677    tmp_count_reg[21]
  -------------------------------------------------------------------
                         required time                         88.677    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 80.646    

Slack (MET) :             80.741ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 88.370 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.583    tmp_count_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    tmp_count_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.936 r  tmp_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.936    tmp_count_reg[20]_i_1_n_5
    SLICE_X0Y117         FDCE                                         r  tmp_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.675    88.370    CLK_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  tmp_count_reg[22]/C
                         clock pessimism              0.280    88.650    
                         clock uncertainty           -0.035    88.615    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.062    88.677    tmp_count_reg[22]
  -------------------------------------------------------------------
                         required time                         88.677    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                 80.741    

Slack (MET) :             80.757ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 88.370 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.583    tmp_count_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    tmp_count_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.920 r  tmp_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.920    tmp_count_reg[20]_i_1_n_7
    SLICE_X0Y117         FDCE                                         r  tmp_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.675    88.370    CLK_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  tmp_count_reg[20]/C
                         clock pessimism              0.280    88.650    
                         clock uncertainty           -0.035    88.615    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.062    88.677    tmp_count_reg[20]
  -------------------------------------------------------------------
                         required time                         88.677    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 80.757    

Slack (MET) :             80.761ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.371 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.583    tmp_count_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.917 r  tmp_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.917    tmp_count_reg[16]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.676    88.371    CLK_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[17]/C
                         clock pessimism              0.280    88.651    
                         clock uncertainty           -0.035    88.616    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062    88.678    tmp_count_reg[17]
  -------------------------------------------------------------------
                         required time                         88.678    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                 80.761    

Slack (MET) :             80.782ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.371 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.583    tmp_count_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.896 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.896    tmp_count_reg[16]_i_1_n_4
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.676    88.371    CLK_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[19]/C
                         clock pessimism              0.280    88.651    
                         clock uncertainty           -0.035    88.616    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062    88.678    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         88.678    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                 80.782    

Slack (MET) :             80.856ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.371 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.583    tmp_count_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.822 r  tmp_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.822    tmp_count_reg[16]_i_1_n_5
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.676    88.371    CLK_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[18]/C
                         clock pessimism              0.280    88.651    
                         clock uncertainty           -0.035    88.616    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062    88.678    tmp_count_reg[18]
  -------------------------------------------------------------------
                         required time                         88.678    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                 80.856    

Slack (MET) :             80.872ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 88.371 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.583    tmp_count_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.806 r  tmp_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.806    tmp_count_reg[16]_i_1_n_7
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.676    88.371    CLK_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[16]/C
                         clock pessimism              0.280    88.651    
                         clock uncertainty           -0.035    88.616    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062    88.678    tmp_count_reg[16]
  -------------------------------------------------------------------
                         required time                         88.678    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 80.872    

Slack (MET) :             80.876ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 88.372 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.803 r  tmp_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.803    tmp_count_reg[12]_i_1_n_6
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.677    88.372    CLK_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[13]/C
                         clock pessimism              0.280    88.652    
                         clock uncertainty           -0.035    88.617    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062    88.679    tmp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.679    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 80.876    

Slack (MET) :             80.897ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 88.372 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.782 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.782    tmp_count_reg[12]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.677    88.372    CLK_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[15]/C
                         clock pessimism              0.280    88.652    
                         clock uncertainty           -0.035    88.617    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062    88.679    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         88.679    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 80.897    

Slack (MET) :             80.971ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 88.372 - 83.330 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.805     5.349    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.805 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.567    tmp_count_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.241 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    tmp_count_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    tmp_count_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    tmp_count_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.708 r  tmp_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.708    tmp_count_reg[12]_i_1_n_5
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.677    88.372    CLK_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[14]/C
                         clock pessimism              0.280    88.652    
                         clock uncertainty           -0.035    88.617    
    SLICE_X0Y115         FDCE (Setup_fdce_C_D)        0.062    88.679    tmp_count_reg[14]
  -------------------------------------------------------------------
                         required time                         88.679    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 80.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 tmp_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 f  tmp_count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.890    tmp_count_reg_n_0_[0]
    SLICE_X0Y112         LUT1 (Prop_lut1_I0_O)        0.045     1.935 r  tmp_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.935    tmp_count[0]_i_2_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.005 r  tmp_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.005    tmp_count_reg[0]_i_1_n_7
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.946     2.096    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[0]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105     1.681    tmp_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  tmp_count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.900    tmp_count_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.008 r  tmp_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.008    tmp_count_reg[0]_i_1_n_4
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.946     2.096    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[3]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105     1.681    tmp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.671     1.575    CLK_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  tmp_count_reg[11]/Q
                         net (fo=1, routed)           0.183     1.899    tmp_count_reg_n_0_[11]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.007 r  tmp_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.007    tmp_count_reg[8]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  tmp_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.945     2.095    CLK_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  tmp_count_reg[11]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105     1.680    tmp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tmp_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.671     1.575    CLK_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  tmp_count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.893    tmp_count_reg_n_0_[12]
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.008 r  tmp_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    tmp_count_reg[12]_i_1_n_7
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.944     2.094    CLK_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[12]/C
                         clock pessimism             -0.518     1.575    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105     1.680    tmp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.671     1.575    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  tmp_count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.893    tmp_count_reg_n_0_[4]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.008 r  tmp_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    tmp_count_reg[4]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  tmp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.945     2.095    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  tmp_count_reg[4]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105     1.680    tmp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tmp_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.670     1.574    CLK_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141     1.715 r  tmp_count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.892    tmp_count_reg_n_0_[16]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.007 r  tmp_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    tmp_count_reg[16]_i_1_n_7
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.943     2.093    CLK_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  tmp_count_reg[16]/C
                         clock pessimism             -0.518     1.574    
    SLICE_X0Y116         FDCE (Hold_fdce_C_D)         0.105     1.679    tmp_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tmp_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.669     1.573    CLK_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  tmp_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  tmp_count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.891    tmp_count_reg_n_0_[20]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.006 r  tmp_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    tmp_count_reg[20]_i_1_n_7
    SLICE_X0Y117         FDCE                                         r  tmp_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.942     2.092    CLK_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  tmp_count_reg[20]/C
                         clock pessimism             -0.518     1.573    
    SLICE_X0Y117         FDCE (Hold_fdce_C_D)         0.105     1.678    tmp_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 tmp_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 f  tmp_count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.890    tmp_count_reg_n_0_[0]
    SLICE_X0Y112         LUT1 (Prop_lut1_I0_O)        0.045     1.935 r  tmp_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.935    tmp_count[0]_i_2_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.041 r  tmp_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.041    tmp_count_reg[0]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.946     2.096    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  tmp_count_reg[1]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105     1.681    tmp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 tmp_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.671     1.575    CLK_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  tmp_count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.893    tmp_count_reg_n_0_[12]
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.044 r  tmp_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.044    tmp_count_reg[12]_i_1_n_6
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.944     2.094    CLK_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  tmp_count_reg[13]/C
                         clock pessimism             -0.518     1.575    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105     1.680    tmp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.671     1.575    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  tmp_count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.893    tmp_count_reg_n_0_[4]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.044 r  tmp_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.044    tmp_count_reg[4]_i_1_n_6
    SLICE_X0Y113         FDCE                                         r  tmp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.945     2.095    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  tmp_count_reg[5]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105     1.680    tmp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y112   tmp_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y114   tmp_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y114   tmp_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y115   tmp_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y115   tmp_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y115   tmp_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y115   tmp_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y116   tmp_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y116   tmp_count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   tmp_count_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   tmp_count_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   tmp_count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y112   tmp_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y114   tmp_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y114   tmp_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y114   tmp_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y114   tmp_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y115   tmp_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y115   tmp_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y112   tmp_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y114   tmp_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y114   tmp_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y115   tmp_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y115   tmp_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y115   tmp_count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y115   tmp_count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y116   tmp_count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y116   tmp_count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y116   tmp_count_reg[18]/C



