
optimization_main_app.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ba8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00012d08  08008d58  08008d58  00009d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ba60  0801ba60  0001d7e0  2**0
                  CONTENTS
  4 .ARM          00000008  0801ba60  0801ba60  0001ca60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ba68  0801ba68  0001d7e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ba68  0801ba68  0001ca68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801ba6c  0801ba6c  0001ca6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000007e0  20000000  0801ba70  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001aa4  200007e0  0801c250  0001d7e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002284  0801c250  0001e284  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d7e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003a48a  00000000  00000000  0001d810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007112  00000000  00000000  00057c9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0001467f  00000000  00000000  0005edac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a8  00000000  00000000  00073430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000029d8  00000000  00000000  00074ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030489  00000000  00000000  000774b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00034bea  00000000  00000000  000a7939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0012193a  00000000  00000000  000dc523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  001fde5d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048c8  00000000  00000000  001fdf1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  002027e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000835f  00000000  00000000  00202849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000011a8  00000000  00000000  0020aba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200007e0 	.word	0x200007e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008d40 	.word	0x08008d40

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200007e4 	.word	0x200007e4
 80001ec:	08008d40 	.word	0x08008d40

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b510      	push	{r4, lr}

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000582:	4826      	ldr	r0, [pc, #152]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000584:	4a26      	ldr	r2, [pc, #152]	@ (8000620 <MX_ADC1_Init+0xa0>)
 8000586:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000588:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
  ADC_MultiModeTypeDef multimode = {0};
 800058c:	2300      	movs	r3, #0
{
 800058e:	b08a      	sub	sp, #40	@ 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000590:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000592:	2204      	movs	r2, #4
 8000594:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 8000598:	2201      	movs	r2, #1
  ADC_MultiModeTypeDef multimode = {0};
 800059a:	e9cd 3301 	strd	r3, r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 800059e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80005a2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80005a6:	e9cd 3307 	strd	r3, r3, [sp, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005aa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005ae:	9309      	str	r3, [sp, #36]	@ 0x24
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005b0:	8303      	strh	r3, [r0, #24]
  hadc1.Init.NbrOfConversion = 1;
 80005b2:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005b4:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b8:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005bc:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005be:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005c2:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80005c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005ca:	e9c0 230a 	strd	r2, r3, [r0, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005ce:	f003 f895 	bl	80036fc <HAL_ADC_Init>
 80005d2:	b9c0      	cbnz	r0, 8000606 <MX_ADC1_Init+0x86>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005d4:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005d6:	4811      	ldr	r0, [pc, #68]	@ (800061c <MX_ADC1_Init+0x9c>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005d8:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005da:	a901      	add	r1, sp, #4
 80005dc:	f003 fe40 	bl	8004260 <HAL_ADCEx_MultiModeConfigChannel>
 80005e0:	b9c0      	cbnz	r0, 8000614 <MX_ADC1_Init+0x94>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80005e2:	4a10      	ldr	r2, [pc, #64]	@ (8000624 <MX_ADC1_Init+0xa4>)
 80005e4:	9204      	str	r2, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005e6:	227f      	movs	r2, #127	@ 0x7f
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005e8:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ea:	2406      	movs	r4, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005ec:	9207      	str	r2, [sp, #28]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ee:	480b      	ldr	r0, [pc, #44]	@ (800061c <MX_ADC1_Init+0x9c>)
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005f0:	2204      	movs	r2, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f2:	a904      	add	r1, sp, #16
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005f4:	e9cd 4305 	strd	r4, r3, [sp, #20]
  sConfig.Offset = 0;
 80005f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fc:	f003 f9a8 	bl	8003950 <HAL_ADC_ConfigChannel>
 8000600:	b920      	cbnz	r0, 800060c <MX_ADC1_Init+0x8c>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000602:	b00a      	add	sp, #40	@ 0x28
 8000604:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000606:	f001 fa4f 	bl	8001aa8 <Error_Handler>
 800060a:	e7e3      	b.n	80005d4 <MX_ADC1_Init+0x54>
    Error_Handler();
 800060c:	f001 fa4c 	bl	8001aa8 <Error_Handler>
}
 8000610:	b00a      	add	sp, #40	@ 0x28
 8000612:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000614:	f001 fa48 	bl	8001aa8 <Error_Handler>
 8000618:	e7e3      	b.n	80005e2 <MX_ADC1_Init+0x62>
 800061a:	bf00      	nop
 800061c:	20000844 	.word	0x20000844
 8000620:	50040000 	.word	0x50040000
 8000624:	14f00020 	.word	0x14f00020

08000628 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	4604      	mov	r4, r0
 800062c:	b0aa      	sub	sp, #168	@ 0xa8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000630:	228c      	movs	r2, #140	@ 0x8c
 8000632:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000634:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8000638:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800063c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800063e:	f007 fde5 	bl	800820c <memset>
  if(adcHandle->Instance==ADC1)
 8000642:	4b27      	ldr	r3, [pc, #156]	@ (80006e0 <HAL_ADC_MspInit+0xb8>)
 8000644:	6822      	ldr	r2, [r4, #0]
 8000646:	429a      	cmp	r2, r3
 8000648:	d001      	beq.n	800064e <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800064a:	b02a      	add	sp, #168	@ 0xa8
 800064c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800064e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000652:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000656:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000658:	9207      	str	r2, [sp, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800065a:	9326      	str	r3, [sp, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800065c:	f004 ff28 	bl	80054b0 <HAL_RCCEx_PeriphCLKConfig>
 8000660:	2800      	cmp	r0, #0
 8000662:	d136      	bne.n	80006d2 <HAL_ADC_MspInit+0xaa>
    __HAL_RCC_ADC_CLK_ENABLE();
 8000664:	4b1f      	ldr	r3, [pc, #124]	@ (80006e4 <HAL_ADC_MspInit+0xbc>)
    hdma_adc1.Instance = DMA1_Channel1;
 8000666:	4d20      	ldr	r5, [pc, #128]	@ (80006e8 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8000668:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800066a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800066e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000670:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000672:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8000676:	9200      	str	r2, [sp, #0]
 8000678:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800067c:	f042 0201 	orr.w	r2, r2, #1
 8000680:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000682:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000684:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800068c:	2201      	movs	r2, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000692:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000696:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800069c:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069e:	f003 ffe7 	bl	8004670 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80006a2:	4a12      	ldr	r2, [pc, #72]	@ (80006ec <HAL_ADC_MspInit+0xc4>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006a4:	2380      	movs	r3, #128	@ 0x80
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80006a6:	e9c5 2600 	strd	r2, r6, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006aa:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006b4:	e9c5 2305 	strd	r2, r3, [r5, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006b8:	4628      	mov	r0, r5
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006ba:	2320      	movs	r3, #32
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006bc:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006c0:	e9c5 3607 	strd	r3, r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006c4:	f003 feb0 	bl	8004428 <HAL_DMA_Init>
 80006c8:	b930      	cbnz	r0, 80006d8 <HAL_ADC_MspInit+0xb0>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006ca:	6525      	str	r5, [r4, #80]	@ 0x50
 80006cc:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 80006ce:	b02a      	add	sp, #168	@ 0xa8
 80006d0:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80006d2:	f001 f9e9 	bl	8001aa8 <Error_Handler>
 80006d6:	e7c5      	b.n	8000664 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 80006d8:	f001 f9e6 	bl	8001aa8 <Error_Handler>
 80006dc:	e7f5      	b.n	80006ca <HAL_ADC_MspInit+0xa2>
 80006de:	bf00      	nop
 80006e0:	50040000 	.word	0x50040000
 80006e4:	40021000 	.word	0x40021000
 80006e8:	200007fc 	.word	0x200007fc
 80006ec:	40020008 	.word	0x40020008

080006f0 <send_spectrogram>:
		DEBUG_PRINT("Packet counter overflow.\r\n");
		Error_Handler();
	}
}

static void send_spectrogram() {
 80006f0:	b510      	push	{r4, lr}
 80006f2:	f5ad 6d1b 	sub.w	sp, sp, #2480	@ 0x9b0
	uint8_t packet[PACKET_LENGTH];

	start_cycle_count();
 80006f6:	f002 ff25 	bl	8003544 <start_cycle_count>
	for (size_t i=0; i<N_MELVECS; i++) {
 80006fa:	491f      	ldr	r1, [pc, #124]	@ (8000778 <send_spectrogram+0x88>)
 80006fc:	ab01      	add	r3, sp, #4
 80006fe:	f50d 7e49 	add.w	lr, sp, #804	@ 0x324
static void send_spectrogram() {
 8000702:	4608      	mov	r0, r1
 8000704:	f103 0c28 	add.w	ip, r3, #40	@ 0x28
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 8000708:	f930 2f02 	ldrsh.w	r2, [r0, #2]!
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2+1] = mel_vectors[i][j] & 0xFF;
 800070c:	725a      	strb	r2, [r3, #9]
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 800070e:	1212      	asrs	r2, r2, #8
 8000710:	721a      	strb	r2, [r3, #8]
		for (size_t j=0; j<MELVEC_LENGTH; j++) {
 8000712:	3302      	adds	r3, #2
 8000714:	4563      	cmp	r3, ip
 8000716:	d1f7      	bne.n	8000708 <send_spectrogram+0x18>
	for (size_t i=0; i<N_MELVECS; i++) {
 8000718:	459e      	cmp	lr, r3
 800071a:	f101 0128 	add.w	r1, r1, #40	@ 0x28
 800071e:	d1f0      	bne.n	8000702 <send_spectrogram+0x12>
	make_packet(packet, PAYLOAD_LENGTH, 0, *packet_cnt);
 8000720:	4c16      	ldr	r4, [pc, #88]	@ (800077c <send_spectrogram+0x8c>)
 8000722:	2200      	movs	r2, #0
 8000724:	6823      	ldr	r3, [r4, #0]
 8000726:	f44f 7148 	mov.w	r1, #800	@ 0x320
 800072a:	a801      	add	r0, sp, #4
 800072c:	f001 fa80 	bl	8001c30 <make_packet>
	*packet_cnt += 1;
 8000730:	6823      	ldr	r3, [r4, #0]
 8000732:	3301      	adds	r3, #1
 8000734:	6023      	str	r3, [r4, #0]
	if (*packet_cnt == 0) {
 8000736:	b1cb      	cbz	r3, 800076c <send_spectrogram+0x7c>
	encode_packet(packet, &packet_cnt);
	stop_cycle_count("Encode packet");
 8000738:	4811      	ldr	r0, [pc, #68]	@ (8000780 <send_spectrogram+0x90>)
 800073a:	f002 ff23 	bl	8003584 <stop_cycle_count>

	start_cycle_count();
 800073e:	f002 ff01 	bl	8003544 <start_cycle_count>
	S2LP_Send(packet, PACKET_LENGTH);
 8000742:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8000746:	a801      	add	r0, sp, #4
 8000748:	f001 fcbc 	bl	80020c4 <S2LP_Send>
	stop_cycle_count("Send packet");
 800074c:	480d      	ldr	r0, [pc, #52]	@ (8000784 <send_spectrogram+0x94>)
 800074e:	f002 ff19 	bl	8003584 <stop_cycle_count>
	hex_encode(hex_encoded_packet, packet, PACKET_LENGTH);
 8000752:	a8cf      	add	r0, sp, #828	@ 0x33c
 8000754:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8000758:	a901      	add	r1, sp, #4
 800075a:	f002 ff2f 	bl	80035bc <hex_encode>
	DEBUG_PRINT("DF:HEX:%s\r\n", hex_encoded_packet);
 800075e:	a9cf      	add	r1, sp, #828	@ 0x33c
 8000760:	4809      	ldr	r0, [pc, #36]	@ (8000788 <send_spectrogram+0x98>)
 8000762:	f007 fb57 	bl	8007e14 <iprintf>

	print_encoded_packet(packet);
}
 8000766:	f50d 6d1b 	add.w	sp, sp, #2480	@ 0x9b0
 800076a:	bd10      	pop	{r4, pc}
		DEBUG_PRINT("Packet counter overflow.\r\n");
 800076c:	4807      	ldr	r0, [pc, #28]	@ (800078c <send_spectrogram+0x9c>)
 800076e:	f007 fbb9 	bl	8007ee4 <puts>
		Error_Handler();
 8000772:	f001 f999 	bl	8001aa8 <Error_Handler>
 8000776:	e7df      	b.n	8000738 <send_spectrogram+0x48>
 8000778:	200008b2 	.word	0x200008b2
 800077c:	200008b0 	.word	0x200008b0
 8000780:	08009018 	.word	0x08009018
 8000784:	08009028 	.word	0x08009028
 8000788:	08009034 	.word	0x08009034
 800078c:	08008ffc 	.word	0x08008ffc

08000790 <StartADCAcq>:
int StartADCAcq(int32_t n_bufs) {
 8000790:	b508      	push	{r3, lr}
	cur_melvec = 0;
 8000792:	4a07      	ldr	r2, [pc, #28]	@ (80007b0 <StartADCAcq+0x20>)
	rem_n_bufs = n_bufs;
 8000794:	4b07      	ldr	r3, [pc, #28]	@ (80007b4 <StartADCAcq+0x24>)
	cur_melvec = 0;
 8000796:	2100      	movs	r1, #0
	rem_n_bufs = n_bufs;
 8000798:	6018      	str	r0, [r3, #0]
	cur_melvec = 0;
 800079a:	7011      	strb	r1, [r2, #0]
	if (rem_n_bufs != 0) {
 800079c:	6818      	ldr	r0, [r3, #0]
 800079e:	b900      	cbnz	r0, 80007a2 <StartADCAcq+0x12>
}
 80007a0:	bd08      	pop	{r3, pc}
		return HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 80007a2:	4905      	ldr	r1, [pc, #20]	@ (80007b8 <StartADCAcq+0x28>)
 80007a4:	4805      	ldr	r0, [pc, #20]	@ (80007bc <StartADCAcq+0x2c>)
 80007a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007aa:	f003 fc0f 	bl	8003fcc <HAL_ADC_Start_DMA>
}
 80007ae:	bd08      	pop	{r3, pc}
 80007b0:	20000bd4 	.word	0x20000bd4
 80007b4:	200008ac 	.word	0x200008ac
 80007b8:	20000bdc 	.word	0x20000bdc
 80007bc:	20000844 	.word	0x20000844

080007c0 <IsADCFinished>:
	return (rem_n_bufs == 0);
 80007c0:	4b02      	ldr	r3, [pc, #8]	@ (80007cc <IsADCFinished+0xc>)
 80007c2:	6818      	ldr	r0, [r3, #0]
}
 80007c4:	fab0 f080 	clz	r0, r0
 80007c8:	0940      	lsrs	r0, r0, #5
 80007ca:	4770      	bx	lr
 80007cc:	200008ac 	.word	0x200008ac

080007d0 <HAL_ADC_ConvCpltCallback>:
		send_spectrogram();
	}
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80007d0:	b570      	push	{r4, r5, r6, lr}
	if (rem_n_bufs != -1) {
 80007d2:	4c19      	ldr	r4, [pc, #100]	@ (8000838 <HAL_ADC_ConvCpltCallback+0x68>)
 80007d4:	6823      	ldr	r3, [r4, #0]
 80007d6:	3301      	adds	r3, #1
 80007d8:	d002      	beq.n	80007e0 <HAL_ADC_ConvCpltCallback+0x10>
		rem_n_bufs--;
 80007da:	6823      	ldr	r3, [r4, #0]
 80007dc:	3b01      	subs	r3, #1
 80007de:	6023      	str	r3, [r4, #0]
	if (rem_n_bufs == 0) {
 80007e0:	6823      	ldr	r3, [r4, #0]
 80007e2:	b303      	cbz	r3, 8000826 <HAL_ADC_ConvCpltCallback+0x56>
	} else if (ADCDataRdy[1-buf_cplt]) {
 80007e4:	4e15      	ldr	r6, [pc, #84]	@ (800083c <HAL_ADC_ConvCpltCallback+0x6c>)
 80007e6:	7833      	ldrb	r3, [r6, #0]
 80007e8:	b9bb      	cbnz	r3, 800081a <HAL_ADC_ConvCpltCallback+0x4a>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 80007ea:	4d15      	ldr	r5, [pc, #84]	@ (8000840 <HAL_ADC_ConvCpltCallback+0x70>)
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 80007ec:	4815      	ldr	r0, [pc, #84]	@ (8000844 <HAL_ADC_ConvCpltCallback+0x74>)
	ADCDataRdy[buf_cplt] = 1;
 80007ee:	2301      	movs	r3, #1
 80007f0:	7073      	strb	r3, [r6, #1]
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 80007f2:	f002 fc41 	bl	8003078 <Spectrogram_Format>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 80007f6:	782b      	ldrb	r3, [r5, #0]
 80007f8:	4913      	ldr	r1, [pc, #76]	@ (8000848 <HAL_ADC_ConvCpltCallback+0x78>)
 80007fa:	4812      	ldr	r0, [pc, #72]	@ (8000844 <HAL_ADC_ConvCpltCallback+0x74>)
 80007fc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000800:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8000804:	f002 fc4c 	bl	80030a0 <Spectrogram_Compute>
	cur_melvec++;
 8000808:	782b      	ldrb	r3, [r5, #0]
 800080a:	3301      	adds	r3, #1
 800080c:	b2db      	uxtb	r3, r3
	ADCDataRdy[buf_cplt] = 0;
 800080e:	2200      	movs	r2, #0
	cur_melvec++;
 8000810:	702b      	strb	r3, [r5, #0]
	ADCDataRdy[buf_cplt] = 0;
 8000812:	7072      	strb	r2, [r6, #1]
	if (rem_n_bufs == 0) {
 8000814:	6823      	ldr	r3, [r4, #0]
 8000816:	b15b      	cbz	r3, 8000830 <HAL_ADC_ConvCpltCallback+0x60>
	ADC_Callback(1);
}
 8000818:	bd70      	pop	{r4, r5, r6, pc}
		DEBUG_PRINT("Error: ADC Data buffer full\r\n");
 800081a:	480c      	ldr	r0, [pc, #48]	@ (800084c <HAL_ADC_ConvCpltCallback+0x7c>)
 800081c:	f007 fb62 	bl	8007ee4 <puts>
		Error_Handler();
 8000820:	f001 f942 	bl	8001aa8 <Error_Handler>
 8000824:	e7e1      	b.n	80007ea <HAL_ADC_ConvCpltCallback+0x1a>
	HAL_ADC_Stop_DMA(&hadc1);
 8000826:	480a      	ldr	r0, [pc, #40]	@ (8000850 <HAL_ADC_ConvCpltCallback+0x80>)
 8000828:	4e04      	ldr	r6, [pc, #16]	@ (800083c <HAL_ADC_ConvCpltCallback+0x6c>)
 800082a:	f003 fc85 	bl	8004138 <HAL_ADC_Stop_DMA>
}
 800082e:	e7dc      	b.n	80007ea <HAL_ADC_ConvCpltCallback+0x1a>
}
 8000830:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		send_spectrogram();
 8000834:	f7ff bf5c 	b.w	80006f0 <send_spectrogram>
 8000838:	200008ac 	.word	0x200008ac
 800083c:	20000bd8 	.word	0x20000bd8
 8000840:	20000bd4 	.word	0x20000bd4
 8000844:	20000fdc 	.word	0x20000fdc
 8000848:	200008b4 	.word	0x200008b4
 800084c:	08009040 	.word	0x08009040
 8000850:	20000844 	.word	0x20000844

08000854 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000854:	b570      	push	{r4, r5, r6, lr}
	if (rem_n_bufs != -1) {
 8000856:	4c19      	ldr	r4, [pc, #100]	@ (80008bc <HAL_ADC_ConvHalfCpltCallback+0x68>)
 8000858:	6823      	ldr	r3, [r4, #0]
 800085a:	3301      	adds	r3, #1
 800085c:	d002      	beq.n	8000864 <HAL_ADC_ConvHalfCpltCallback+0x10>
		rem_n_bufs--;
 800085e:	6823      	ldr	r3, [r4, #0]
 8000860:	3b01      	subs	r3, #1
 8000862:	6023      	str	r3, [r4, #0]
	if (rem_n_bufs == 0) {
 8000864:	6823      	ldr	r3, [r4, #0]
 8000866:	b303      	cbz	r3, 80008aa <HAL_ADC_ConvHalfCpltCallback+0x56>
	} else if (ADCDataRdy[1-buf_cplt]) {
 8000868:	4e15      	ldr	r6, [pc, #84]	@ (80008c0 <HAL_ADC_ConvHalfCpltCallback+0x6c>)
 800086a:	7873      	ldrb	r3, [r6, #1]
 800086c:	b9bb      	cbnz	r3, 800089e <HAL_ADC_ConvHalfCpltCallback+0x4a>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 800086e:	4d15      	ldr	r5, [pc, #84]	@ (80008c4 <HAL_ADC_ConvHalfCpltCallback+0x70>)
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 8000870:	4815      	ldr	r0, [pc, #84]	@ (80008c8 <HAL_ADC_ConvHalfCpltCallback+0x74>)
	ADCDataRdy[buf_cplt] = 1;
 8000872:	2301      	movs	r3, #1
 8000874:	7033      	strb	r3, [r6, #0]
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 8000876:	f002 fbff 	bl	8003078 <Spectrogram_Format>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 800087a:	782b      	ldrb	r3, [r5, #0]
 800087c:	4913      	ldr	r1, [pc, #76]	@ (80008cc <HAL_ADC_ConvHalfCpltCallback+0x78>)
 800087e:	4812      	ldr	r0, [pc, #72]	@ (80008c8 <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000880:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000884:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8000888:	f002 fc0a 	bl	80030a0 <Spectrogram_Compute>
	cur_melvec++;
 800088c:	782b      	ldrb	r3, [r5, #0]
 800088e:	3301      	adds	r3, #1
 8000890:	b2db      	uxtb	r3, r3
	ADCDataRdy[buf_cplt] = 0;
 8000892:	2200      	movs	r2, #0
	cur_melvec++;
 8000894:	702b      	strb	r3, [r5, #0]
	ADCDataRdy[buf_cplt] = 0;
 8000896:	7032      	strb	r2, [r6, #0]
	if (rem_n_bufs == 0) {
 8000898:	6823      	ldr	r3, [r4, #0]
 800089a:	b15b      	cbz	r3, 80008b4 <HAL_ADC_ConvHalfCpltCallback+0x60>
	ADC_Callback(0);
}
 800089c:	bd70      	pop	{r4, r5, r6, pc}
		DEBUG_PRINT("Error: ADC Data buffer full\r\n");
 800089e:	480c      	ldr	r0, [pc, #48]	@ (80008d0 <HAL_ADC_ConvHalfCpltCallback+0x7c>)
 80008a0:	f007 fb20 	bl	8007ee4 <puts>
		Error_Handler();
 80008a4:	f001 f900 	bl	8001aa8 <Error_Handler>
 80008a8:	e7e1      	b.n	800086e <HAL_ADC_ConvHalfCpltCallback+0x1a>
	HAL_ADC_Stop_DMA(&hadc1);
 80008aa:	480a      	ldr	r0, [pc, #40]	@ (80008d4 <HAL_ADC_ConvHalfCpltCallback+0x80>)
 80008ac:	4e04      	ldr	r6, [pc, #16]	@ (80008c0 <HAL_ADC_ConvHalfCpltCallback+0x6c>)
 80008ae:	f003 fc43 	bl	8004138 <HAL_ADC_Stop_DMA>
}
 80008b2:	e7dc      	b.n	800086e <HAL_ADC_ConvHalfCpltCallback+0x1a>
}
 80008b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		send_spectrogram();
 80008b8:	f7ff bf1a 	b.w	80006f0 <send_spectrogram>
 80008bc:	200008ac 	.word	0x200008ac
 80008c0:	20000bd8 	.word	0x20000bd8
 80008c4:	20000bd4 	.word	0x20000bd4
 80008c8:	20000bdc 	.word	0x20000bdc
 80008cc:	200008b4 	.word	0x200008b4
 80008d0:	08009040 	.word	0x08009040
 80008d4:	20000844 	.word	0x20000844

080008d8 <MixColumns>:
      for (j = 0; j < BC; j++)
        a[i][j] = tmp[j];
    }
  }
}
void MixColumns(word8 a[4][MAXBC]) {
 80008d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 80008dc:	4bd1      	ldr	r3, [pc, #836]	@ (8000c24 <MixColumns+0x34c>)
   */
  word8 b[4][MAXBC];
  int i, j;
  for (j = 0; j < BC; j++)
    for (i = 0; i < 4; i++)
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 80008de:	7801      	ldrb	r1, [r0, #0]
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 80008e0:	789a      	ldrb	r2, [r3, #2]
 80008e2:	f893 b003 	ldrb.w	fp, [r3, #3]
void MixColumns(word8 a[4][MAXBC]) {
 80008e6:	b08d      	sub	sp, #52	@ 0x34
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 80008e8:	9200      	str	r2, [sp, #0]
  if (a && b)
 80008ea:	2900      	cmp	r1, #0
 80008ec:	f000 8286 	beq.w	8000dfc <MixColumns+0x524>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 80008f0:	5c5d      	ldrb	r5, [r3, r1]
 80008f2:	4ccd      	ldr	r4, [pc, #820]	@ (8000c28 <MixColumns+0x350>)
 80008f4:	4415      	add	r5, r2
 80008f6:	fba4 6405 	umull	r6, r4, r4, r5
 80008fa:	09e4      	lsrs	r4, r4, #7
 80008fc:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
 8000900:	1b2d      	subs	r5, r5, r4
 8000902:	4cca      	ldr	r4, [pc, #808]	@ (8000c2c <MixColumns+0x354>)
 8000904:	f814 e005 	ldrb.w	lr, [r4, r5]
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000908:	7e04      	ldrb	r4, [r0, #24]
 800090a:	7c05      	ldrb	r5, [r0, #16]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 800090c:	f890 c008 	ldrb.w	ip, [r0, #8]
  if (a && b)
 8000910:	ea85 0904 	eor.w	r9, r5, r4
 8000914:	f1bc 0f00 	cmp.w	ip, #0
 8000918:	f000 826c 	beq.w	8000df4 <MixColumns+0x51c>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 800091c:	f813 800c 	ldrb.w	r8, [r3, ip]
 8000920:	9a00      	ldr	r2, [sp, #0]
 8000922:	4ec1      	ldr	r6, [pc, #772]	@ (8000c28 <MixColumns+0x350>)
 8000924:	eb08 0a0b 	add.w	sl, r8, fp
 8000928:	4442      	add	r2, r8
 800092a:	fba6 870a 	umull	r8, r7, r6, sl
 800092e:	fba6 8602 	umull	r8, r6, r6, r2
 8000932:	09ff      	lsrs	r7, r7, #7
 8000934:	09f6      	lsrs	r6, r6, #7
 8000936:	ebc6 2606 	rsb	r6, r6, r6, lsl #8
 800093a:	ebc7 2707 	rsb	r7, r7, r7, lsl #8
 800093e:	eba2 0806 	sub.w	r8, r2, r6
 8000942:	ebaa 0707 	sub.w	r7, sl, r7
 8000946:	4eb9      	ldr	r6, [pc, #740]	@ (8000c2c <MixColumns+0x354>)
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000948:	5df7      	ldrb	r7, [r6, r7]
 800094a:	f816 6008 	ldrb.w	r6, [r6, r8]
 800094e:	ea89 0707 	eor.w	r7, r9, r7
 8000952:	ea8e 0e07 	eor.w	lr, lr, r7
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000956:	4066      	eors	r6, r4
 8000958:	404e      	eors	r6, r1
 800095a:	f88d e010 	strb.w	lr, [sp, #16]
  if (a && b)
 800095e:	b2f6      	uxtb	r6, r6
 8000960:	2d00      	cmp	r5, #0
 8000962:	f000 8245 	beq.w	8000df0 <MixColumns+0x518>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000966:	f813 e005 	ldrb.w	lr, [r3, r5]
 800096a:	4faf      	ldr	r7, [pc, #700]	@ (8000c28 <MixColumns+0x350>)
 800096c:	9a00      	ldr	r2, [sp, #0]
 800096e:	eb0e 080b 	add.w	r8, lr, fp
 8000972:	fba7 a908 	umull	sl, r9, r7, r8
 8000976:	ea4f 19d9 	mov.w	r9, r9, lsr #7
 800097a:	4496      	add	lr, r2
 800097c:	ebc9 2909 	rsb	r9, r9, r9, lsl #8
 8000980:	eba8 0809 	sub.w	r8, r8, r9
 8000984:	fba7 970e 	umull	r9, r7, r7, lr
 8000988:	09ff      	lsrs	r7, r7, #7
 800098a:	ebc7 2707 	rsb	r7, r7, r7, lsl #8
 800098e:	ebae 0e07 	sub.w	lr, lr, r7
 8000992:	4fa6      	ldr	r7, [pc, #664]	@ (8000c2c <MixColumns+0x354>)
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000994:	f817 8008 	ldrb.w	r8, [r7, r8]
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000998:	f817 700e 	ldrb.w	r7, [r7, lr]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 800099c:	ea86 0608 	eor.w	r6, r6, r8
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 80009a0:	f88d 6018 	strb.w	r6, [sp, #24]
  if (a && b)
 80009a4:	ea81 0e0c 	eor.w	lr, r1, ip
 80009a8:	b1cc      	cbz	r4, 80009de <MixColumns+0x106>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 80009aa:	5d1e      	ldrb	r6, [r3, r4]
 80009ac:	4c9e      	ldr	r4, [pc, #632]	@ (8000c28 <MixColumns+0x350>)
 80009ae:	9a00      	ldr	r2, [sp, #0]
 80009b0:	eb06 080b 	add.w	r8, r6, fp
 80009b4:	fba4 a908 	umull	sl, r9, r4, r8
 80009b8:	ea4f 19d9 	mov.w	r9, r9, lsr #7
 80009bc:	4416      	add	r6, r2
 80009be:	ebc9 2909 	rsb	r9, r9, r9, lsl #8
 80009c2:	eba8 0809 	sub.w	r8, r8, r9
 80009c6:	fba4 9406 	umull	r9, r4, r4, r6
 80009ca:	09e4      	lsrs	r4, r4, #7
 80009cc:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
 80009d0:	1b36      	subs	r6, r6, r4
 80009d2:	4c96      	ldr	r4, [pc, #600]	@ (8000c2c <MixColumns+0x354>)
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 80009d4:	f814 8008 	ldrb.w	r8, [r4, r8]
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 80009d8:	5da4      	ldrb	r4, [r4, r6]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 80009da:	ea8e 0e08 	eor.w	lr, lr, r8
 80009de:	ea87 070e 	eor.w	r7, r7, lr
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 80009e2:	f88d 7020 	strb.w	r7, [sp, #32]
  if (a && b)
 80009e6:	b151      	cbz	r1, 80009fe <MixColumns+0x126>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 80009e8:	5c5e      	ldrb	r6, [r3, r1]
 80009ea:	498f      	ldr	r1, [pc, #572]	@ (8000c28 <MixColumns+0x350>)
 80009ec:	445e      	add	r6, fp
 80009ee:	fba1 7106 	umull	r7, r1, r1, r6
 80009f2:	09c9      	lsrs	r1, r1, #7
 80009f4:	ebc1 2101 	rsb	r1, r1, r1, lsl #8
 80009f8:	1a76      	subs	r6, r6, r1
 80009fa:	498c      	ldr	r1, [pc, #560]	@ (8000c2c <MixColumns+0x354>)
 80009fc:	5d89      	ldrb	r1, [r1, r6]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 80009fe:	ea85 050c 	eor.w	r5, r5, ip
 8000a02:	406c      	eors	r4, r5
 8000a04:	4061      	eors	r1, r4
 8000a06:	9101      	str	r1, [sp, #4]
 8000a08:	7841      	ldrb	r1, [r0, #1]
  if (a && b)
 8000a0a:	2900      	cmp	r1, #0
 8000a0c:	f000 81ee 	beq.w	8000dec <MixColumns+0x514>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000a10:	5c5d      	ldrb	r5, [r3, r1]
 8000a12:	9a00      	ldr	r2, [sp, #0]
 8000a14:	4c84      	ldr	r4, [pc, #528]	@ (8000c28 <MixColumns+0x350>)
 8000a16:	4415      	add	r5, r2
 8000a18:	fba4 6405 	umull	r6, r4, r4, r5
 8000a1c:	09e4      	lsrs	r4, r4, #7
 8000a1e:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
 8000a22:	1b2d      	subs	r5, r5, r4
 8000a24:	4c81      	ldr	r4, [pc, #516]	@ (8000c2c <MixColumns+0x354>)
 8000a26:	f814 e005 	ldrb.w	lr, [r4, r5]
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000a2a:	7e44      	ldrb	r4, [r0, #25]
 8000a2c:	7c47      	ldrb	r7, [r0, #17]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000a2e:	7a45      	ldrb	r5, [r0, #9]
  if (a && b)
 8000a30:	ea84 0907 	eor.w	r9, r4, r7
 8000a34:	2d00      	cmp	r5, #0
 8000a36:	f000 81d5 	beq.w	8000de4 <MixColumns+0x50c>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000a3a:	f813 8005 	ldrb.w	r8, [r3, r5]
 8000a3e:	4e7a      	ldr	r6, [pc, #488]	@ (8000c28 <MixColumns+0x350>)
 8000a40:	9a00      	ldr	r2, [sp, #0]
 8000a42:	eb0b 0a08 	add.w	sl, fp, r8
 8000a46:	4442      	add	r2, r8
 8000a48:	fba6 8c0a 	umull	r8, ip, r6, sl
 8000a4c:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8000a50:	fba6 8602 	umull	r8, r6, r6, r2
 8000a54:	ebcc 2c0c 	rsb	ip, ip, ip, lsl #8
 8000a58:	09f6      	lsrs	r6, r6, #7
 8000a5a:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 8000c2c <MixColumns+0x354>
 8000a5e:	ebaa 0c0c 	sub.w	ip, sl, ip
 8000a62:	ebc6 2606 	rsb	r6, r6, r6, lsl #8
 8000a66:	1b96      	subs	r6, r2, r6
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000a68:	f818 c00c 	ldrb.w	ip, [r8, ip]
 8000a6c:	f818 6006 	ldrb.w	r6, [r8, r6]
 8000a70:	ea89 0c0c 	eor.w	ip, r9, ip
 8000a74:	ea8e 0e0c 	eor.w	lr, lr, ip
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000a78:	4066      	eors	r6, r4
 8000a7a:	404e      	eors	r6, r1
 8000a7c:	f88d e011 	strb.w	lr, [sp, #17]
  if (a && b)
 8000a80:	b2f6      	uxtb	r6, r6
 8000a82:	2f00      	cmp	r7, #0
 8000a84:	f000 81ac 	beq.w	8000de0 <MixColumns+0x508>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000a88:	f813 8007 	ldrb.w	r8, [r3, r7]
 8000a8c:	f8df c198 	ldr.w	ip, [pc, #408]	@ 8000c28 <MixColumns+0x350>
 8000a90:	9a00      	ldr	r2, [sp, #0]
 8000a92:	eb0b 0908 	add.w	r9, fp, r8
 8000a96:	fbac ae09 	umull	sl, lr, ip, r9
 8000a9a:	ea4f 1ede 	mov.w	lr, lr, lsr #7
 8000a9e:	4490      	add	r8, r2
 8000aa0:	ebce 2e0e 	rsb	lr, lr, lr, lsl #8
 8000aa4:	eba9 0e0e 	sub.w	lr, r9, lr
 8000aa8:	fbac 9c08 	umull	r9, ip, ip, r8
 8000aac:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8000ab0:	ebcc 2c0c 	rsb	ip, ip, ip, lsl #8
 8000ab4:	eba8 080c 	sub.w	r8, r8, ip
 8000ab8:	f8df c170 	ldr.w	ip, [pc, #368]	@ 8000c2c <MixColumns+0x354>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000abc:	f81c e00e 	ldrb.w	lr, [ip, lr]
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000ac0:	f81c c008 	ldrb.w	ip, [ip, r8]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000ac4:	ea86 060e 	eor.w	r6, r6, lr
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000ac8:	f88d 6019 	strb.w	r6, [sp, #25]
  if (a && b)
 8000acc:	ea81 0805 	eor.w	r8, r1, r5
 8000ad0:	b1d4      	cbz	r4, 8000b08 <MixColumns+0x230>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000ad2:	f813 e004 	ldrb.w	lr, [r3, r4]
 8000ad6:	4c54      	ldr	r4, [pc, #336]	@ (8000c28 <MixColumns+0x350>)
 8000ad8:	9a00      	ldr	r2, [sp, #0]
 8000ada:	eb0b 090e 	add.w	r9, fp, lr
 8000ade:	fba4 a609 	umull	sl, r6, r4, r9
 8000ae2:	09f6      	lsrs	r6, r6, #7
 8000ae4:	4496      	add	lr, r2
 8000ae6:	ebc6 2606 	rsb	r6, r6, r6, lsl #8
 8000aea:	eba9 0606 	sub.w	r6, r9, r6
 8000aee:	fba4 940e 	umull	r9, r4, r4, lr
 8000af2:	09e4      	lsrs	r4, r4, #7
 8000af4:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
 8000af8:	ebae 0e04 	sub.w	lr, lr, r4
 8000afc:	4c4b      	ldr	r4, [pc, #300]	@ (8000c2c <MixColumns+0x354>)
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000afe:	5da6      	ldrb	r6, [r4, r6]
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000b00:	f814 400e 	ldrb.w	r4, [r4, lr]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000b04:	ea88 0806 	eor.w	r8, r8, r6
 8000b08:	ea8c 0c08 	eor.w	ip, ip, r8
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000b0c:	f88d c021 	strb.w	ip, [sp, #33]	@ 0x21
  if (a && b)
 8000b10:	b151      	cbz	r1, 8000b28 <MixColumns+0x250>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000b12:	5c5e      	ldrb	r6, [r3, r1]
 8000b14:	4944      	ldr	r1, [pc, #272]	@ (8000c28 <MixColumns+0x350>)
 8000b16:	445e      	add	r6, fp
 8000b18:	fba1 c106 	umull	ip, r1, r1, r6
 8000b1c:	09c9      	lsrs	r1, r1, #7
 8000b1e:	ebc1 2101 	rsb	r1, r1, r1, lsl #8
 8000b22:	1a76      	subs	r6, r6, r1
 8000b24:	4941      	ldr	r1, [pc, #260]	@ (8000c2c <MixColumns+0x354>)
 8000b26:	5d89      	ldrb	r1, [r1, r6]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000b28:	407d      	eors	r5, r7
 8000b2a:	406c      	eors	r4, r5
 8000b2c:	4061      	eors	r1, r4
 8000b2e:	9102      	str	r1, [sp, #8]
 8000b30:	7881      	ldrb	r1, [r0, #2]
  if (a && b)
 8000b32:	2900      	cmp	r1, #0
 8000b34:	f000 8152 	beq.w	8000ddc <MixColumns+0x504>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000b38:	5c5d      	ldrb	r5, [r3, r1]
 8000b3a:	9a00      	ldr	r2, [sp, #0]
 8000b3c:	4c3a      	ldr	r4, [pc, #232]	@ (8000c28 <MixColumns+0x350>)
 8000b3e:	4415      	add	r5, r2
 8000b40:	fba4 6405 	umull	r6, r4, r4, r5
 8000b44:	09e4      	lsrs	r4, r4, #7
 8000b46:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
 8000b4a:	1b2d      	subs	r5, r5, r4
 8000b4c:	4c37      	ldr	r4, [pc, #220]	@ (8000c2c <MixColumns+0x354>)
 8000b4e:	f814 e005 	ldrb.w	lr, [r4, r5]
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000b52:	7e84      	ldrb	r4, [r0, #26]
 8000b54:	7c87      	ldrb	r7, [r0, #18]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000b56:	7a85      	ldrb	r5, [r0, #10]
  if (a && b)
 8000b58:	ea84 0907 	eor.w	r9, r4, r7
 8000b5c:	2d00      	cmp	r5, #0
 8000b5e:	f000 8139 	beq.w	8000dd4 <MixColumns+0x4fc>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000b62:	f813 8005 	ldrb.w	r8, [r3, r5]
 8000b66:	4e30      	ldr	r6, [pc, #192]	@ (8000c28 <MixColumns+0x350>)
 8000b68:	9a00      	ldr	r2, [sp, #0]
 8000b6a:	eb0b 0a08 	add.w	sl, fp, r8
 8000b6e:	4442      	add	r2, r8
 8000b70:	fba6 8c0a 	umull	r8, ip, r6, sl
 8000b74:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8000b78:	fba6 8602 	umull	r8, r6, r6, r2
 8000b7c:	ebcc 2c0c 	rsb	ip, ip, ip, lsl #8
 8000b80:	09f6      	lsrs	r6, r6, #7
 8000b82:	f8df 80a8 	ldr.w	r8, [pc, #168]	@ 8000c2c <MixColumns+0x354>
 8000b86:	ebaa 0c0c 	sub.w	ip, sl, ip
 8000b8a:	ebc6 2606 	rsb	r6, r6, r6, lsl #8
 8000b8e:	1b96      	subs	r6, r2, r6
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000b90:	f818 c00c 	ldrb.w	ip, [r8, ip]
 8000b94:	f818 6006 	ldrb.w	r6, [r8, r6]
 8000b98:	ea89 0c0c 	eor.w	ip, r9, ip
 8000b9c:	ea8e 0e0c 	eor.w	lr, lr, ip
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000ba0:	4066      	eors	r6, r4
 8000ba2:	404e      	eors	r6, r1
 8000ba4:	f88d e012 	strb.w	lr, [sp, #18]
  if (a && b)
 8000ba8:	b2f6      	uxtb	r6, r6
 8000baa:	2f00      	cmp	r7, #0
 8000bac:	f000 8110 	beq.w	8000dd0 <MixColumns+0x4f8>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000bb0:	f813 8007 	ldrb.w	r8, [r3, r7]
 8000bb4:	f8df c070 	ldr.w	ip, [pc, #112]	@ 8000c28 <MixColumns+0x350>
 8000bb8:	9a00      	ldr	r2, [sp, #0]
 8000bba:	eb0b 0908 	add.w	r9, fp, r8
 8000bbe:	fbac ae09 	umull	sl, lr, ip, r9
 8000bc2:	ea4f 1ede 	mov.w	lr, lr, lsr #7
 8000bc6:	4490      	add	r8, r2
 8000bc8:	ebce 2e0e 	rsb	lr, lr, lr, lsl #8
 8000bcc:	eba9 0e0e 	sub.w	lr, r9, lr
 8000bd0:	fbac 9c08 	umull	r9, ip, ip, r8
 8000bd4:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8000bd8:	ebcc 2c0c 	rsb	ip, ip, ip, lsl #8
 8000bdc:	eba8 0c0c 	sub.w	ip, r8, ip
 8000be0:	f8df 8048 	ldr.w	r8, [pc, #72]	@ 8000c2c <MixColumns+0x354>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000be4:	f818 e00e 	ldrb.w	lr, [r8, lr]
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000be8:	f818 c00c 	ldrb.w	ip, [r8, ip]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000bec:	ea86 060e 	eor.w	r6, r6, lr
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000bf0:	f88d 601a 	strb.w	r6, [sp, #26]
  if (a && b)
 8000bf4:	ea81 0e05 	eor.w	lr, r1, r5
 8000bf8:	b324      	cbz	r4, 8000c44 <MixColumns+0x36c>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000bfa:	f813 8004 	ldrb.w	r8, [r3, r4]
 8000bfe:	4c0a      	ldr	r4, [pc, #40]	@ (8000c28 <MixColumns+0x350>)
 8000c00:	9a00      	ldr	r2, [sp, #0]
 8000c02:	eb0b 0908 	add.w	r9, fp, r8
 8000c06:	fba4 a609 	umull	sl, r6, r4, r9
 8000c0a:	09f6      	lsrs	r6, r6, #7
 8000c0c:	4490      	add	r8, r2
 8000c0e:	ebc6 2606 	rsb	r6, r6, r6, lsl #8
 8000c12:	eba9 0606 	sub.w	r6, r9, r6
 8000c16:	fba4 9408 	umull	r9, r4, r4, r8
 8000c1a:	09e4      	lsrs	r4, r4, #7
 8000c1c:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
 8000c20:	e006      	b.n	8000c30 <MixColumns+0x358>
 8000c22:	bf00      	nop
 8000c24:	20000278 	.word	0x20000278
 8000c28:	80808081 	.word	0x80808081
 8000c2c:	20000178 	.word	0x20000178
 8000c30:	eba8 0404 	sub.w	r4, r8, r4
 8000c34:	f8df 81cc 	ldr.w	r8, [pc, #460]	@ 8000e04 <MixColumns+0x52c>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000c38:	f818 6006 	ldrb.w	r6, [r8, r6]
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000c3c:	f818 4004 	ldrb.w	r4, [r8, r4]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000c40:	ea8e 0e06 	eor.w	lr, lr, r6
 8000c44:	ea8c 0c0e 	eor.w	ip, ip, lr
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000c48:	f88d c022 	strb.w	ip, [sp, #34]	@ 0x22
  if (a && b)
 8000c4c:	b151      	cbz	r1, 8000c64 <MixColumns+0x38c>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000c4e:	5c5e      	ldrb	r6, [r3, r1]
 8000c50:	496b      	ldr	r1, [pc, #428]	@ (8000e00 <MixColumns+0x528>)
 8000c52:	445e      	add	r6, fp
 8000c54:	fba1 c106 	umull	ip, r1, r1, r6
 8000c58:	09c9      	lsrs	r1, r1, #7
 8000c5a:	ebc1 2101 	rsb	r1, r1, r1, lsl #8
 8000c5e:	1a76      	subs	r6, r6, r1
 8000c60:	4968      	ldr	r1, [pc, #416]	@ (8000e04 <MixColumns+0x52c>)
 8000c62:	5d89      	ldrb	r1, [r1, r6]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000c64:	407d      	eors	r5, r7
 8000c66:	406c      	eors	r4, r5
 8000c68:	4061      	eors	r1, r4
 8000c6a:	9103      	str	r1, [sp, #12]
 8000c6c:	78c1      	ldrb	r1, [r0, #3]
  if (a && b)
 8000c6e:	2900      	cmp	r1, #0
 8000c70:	f000 80ac 	beq.w	8000dcc <MixColumns+0x4f4>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000c74:	5c5d      	ldrb	r5, [r3, r1]
 8000c76:	9a00      	ldr	r2, [sp, #0]
 8000c78:	4c61      	ldr	r4, [pc, #388]	@ (8000e00 <MixColumns+0x528>)
 8000c7a:	4415      	add	r5, r2
 8000c7c:	fba4 6405 	umull	r6, r4, r4, r5
 8000c80:	09e4      	lsrs	r4, r4, #7
 8000c82:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
 8000c86:	1b2d      	subs	r5, r5, r4
 8000c88:	4c5e      	ldr	r4, [pc, #376]	@ (8000e04 <MixColumns+0x52c>)
 8000c8a:	f814 9005 	ldrb.w	r9, [r4, r5]
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000c8e:	7ec4      	ldrb	r4, [r0, #27]
 8000c90:	7cc6      	ldrb	r6, [r0, #19]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000c92:	7ac5      	ldrb	r5, [r0, #11]
  if (a && b)
 8000c94:	ea86 0a04 	eor.w	sl, r6, r4
 8000c98:	2d00      	cmp	r5, #0
 8000c9a:	d176      	bne.n	8000d8a <MixColumns+0x4b2>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000c9c:	ea8a 0c09 	eor.w	ip, sl, r9
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000ca0:	4627      	mov	r7, r4
 8000ca2:	f88d c013 	strb.w	ip, [sp, #19]
  if (a && b)
 8000ca6:	404f      	eors	r7, r1
 8000ca8:	2e00      	cmp	r6, #0
 8000caa:	d06c      	beq.n	8000d86 <MixColumns+0x4ae>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000cac:	f813 8006 	ldrb.w	r8, [r3, r6]
 8000cb0:	f8df c14c 	ldr.w	ip, [pc, #332]	@ 8000e00 <MixColumns+0x528>
 8000cb4:	9a00      	ldr	r2, [sp, #0]
 8000cb6:	eb0b 0908 	add.w	r9, fp, r8
 8000cba:	fbac ae09 	umull	sl, lr, ip, r9
 8000cbe:	ea4f 1ede 	mov.w	lr, lr, lsr #7
 8000cc2:	4490      	add	r8, r2
 8000cc4:	ebce 2e0e 	rsb	lr, lr, lr, lsl #8
 8000cc8:	eba9 0e0e 	sub.w	lr, r9, lr
 8000ccc:	fbac 9c08 	umull	r9, ip, ip, r8
 8000cd0:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8000cd4:	ebcc 2c0c 	rsb	ip, ip, ip, lsl #8
 8000cd8:	eba8 0c0c 	sub.w	ip, r8, ip
 8000cdc:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 8000e04 <MixColumns+0x52c>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000ce0:	f818 900e 	ldrb.w	r9, [r8, lr]
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000ce4:	f818 e00c 	ldrb.w	lr, [r8, ip]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000ce8:	ea87 0709 	eor.w	r7, r7, r9
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000cec:	f88d 701b 	strb.w	r7, [sp, #27]
  if (a && b)
 8000cf0:	ea81 0805 	eor.w	r8, r1, r5
 8000cf4:	2c00      	cmp	r4, #0
 8000cf6:	d043      	beq.n	8000d80 <MixColumns+0x4a8>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000cf8:	f813 c004 	ldrb.w	ip, [r3, r4]
 8000cfc:	9a00      	ldr	r2, [sp, #0]
 8000cfe:	4c40      	ldr	r4, [pc, #256]	@ (8000e00 <MixColumns+0x528>)
 8000d00:	f8df 9100 	ldr.w	r9, [pc, #256]	@ 8000e04 <MixColumns+0x52c>
 8000d04:	4462      	add	r2, ip
 8000d06:	44dc      	add	ip, fp
 8000d08:	fba4 a70c 	umull	sl, r7, r4, ip
 8000d0c:	09ff      	lsrs	r7, r7, #7
 8000d0e:	ebc7 2707 	rsb	r7, r7, r7, lsl #8
 8000d12:	ebac 0707 	sub.w	r7, ip, r7
 8000d16:	fba4 c402 	umull	ip, r4, r4, r2
 8000d1a:	09e4      	lsrs	r4, r4, #7
 8000d1c:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000d20:	f819 7007 	ldrb.w	r7, [r9, r7]
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000d24:	1b12      	subs	r2, r2, r4
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000d26:	ea88 0707 	eor.w	r7, r8, r7
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000d2a:	f819 4002 	ldrb.w	r4, [r9, r2]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000d2e:	ea8e 0707 	eor.w	r7, lr, r7
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000d32:	f88d 7023 	strb.w	r7, [sp, #35]	@ 0x23
  if (a && b)
 8000d36:	b151      	cbz	r1, 8000d4e <MixColumns+0x476>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000d38:	5c5a      	ldrb	r2, [r3, r1]
 8000d3a:	4b31      	ldr	r3, [pc, #196]	@ (8000e00 <MixColumns+0x528>)
 8000d3c:	445a      	add	r2, fp
 8000d3e:	fba3 1302 	umull	r1, r3, r3, r2
 8000d42:	09db      	lsrs	r3, r3, #7
 8000d44:	ebc3 2303 	rsb	r3, r3, r3, lsl #8
 8000d48:	1ad2      	subs	r2, r2, r3
 8000d4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000e04 <MixColumns+0x52c>)
 8000d4c:	5c99      	ldrb	r1, [r3, r2]
  for (i = 0; i < 4; i++)
    for (j = 0; j < BC; j++)
      a[i][j] = b[i][j];
 8000d4e:	9a01      	ldr	r2, [sp, #4]
 8000d50:	2300      	movs	r3, #0
 8000d52:	f362 0307 	bfi	r3, r2, #0, #8
 8000d56:	9a02      	ldr	r2, [sp, #8]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000d58:	4075      	eors	r5, r6
      a[i][j] = b[i][j];
 8000d5a:	f362 230f 	bfi	r3, r2, #8, #8
 8000d5e:	9a03      	ldr	r2, [sp, #12]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000d60:	406c      	eors	r4, r5
 8000d62:	4061      	eors	r1, r4
      a[i][j] = b[i][j];
 8000d64:	9d04      	ldr	r5, [sp, #16]
 8000d66:	9c06      	ldr	r4, [sp, #24]
 8000d68:	6005      	str	r5, [r0, #0]
 8000d6a:	f362 4317 	bfi	r3, r2, #16, #8
 8000d6e:	9a08      	ldr	r2, [sp, #32]
 8000d70:	6084      	str	r4, [r0, #8]
 8000d72:	f361 631f 	bfi	r3, r1, #24, #8
 8000d76:	6102      	str	r2, [r0, #16]
 8000d78:	6183      	str	r3, [r0, #24]
}
 8000d7a:	b00d      	add	sp, #52	@ 0x34
 8000d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000d80:	ea88 070e 	eor.w	r7, r8, lr
  if (a && b)
 8000d84:	e7d5      	b.n	8000d32 <MixColumns+0x45a>
    return 0;
 8000d86:	46b6      	mov	lr, r6
 8000d88:	e7b0      	b.n	8000cec <MixColumns+0x414>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000d8a:	f813 e005 	ldrb.w	lr, [r3, r5]
 8000d8e:	4f1c      	ldr	r7, [pc, #112]	@ (8000e00 <MixColumns+0x528>)
 8000d90:	9a00      	ldr	r2, [sp, #0]
 8000d92:	eb0b 080e 	add.w	r8, fp, lr
 8000d96:	4472      	add	r2, lr
 8000d98:	fba7 ec08 	umull	lr, ip, r7, r8
 8000d9c:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8000da0:	fba7 e702 	umull	lr, r7, r7, r2
 8000da4:	ebcc 2c0c 	rsb	ip, ip, ip, lsl #8
 8000da8:	09ff      	lsrs	r7, r7, #7
 8000daa:	f8df e058 	ldr.w	lr, [pc, #88]	@ 8000e04 <MixColumns+0x52c>
 8000dae:	eba8 0c0c 	sub.w	ip, r8, ip
 8000db2:	ebc7 2707 	rsb	r7, r7, r7, lsl #8
 8000db6:	1bd7      	subs	r7, r2, r7
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000db8:	f81e c00c 	ldrb.w	ip, [lr, ip]
 8000dbc:	f81e 7007 	ldrb.w	r7, [lr, r7]
 8000dc0:	ea8a 0a0c 	eor.w	sl, sl, ip
 8000dc4:	ea89 0c0a 	eor.w	ip, r9, sl
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000dc8:	4067      	eors	r7, r4
 8000dca:	e76a      	b.n	8000ca2 <MixColumns+0x3ca>
    return 0;
 8000dcc:	4689      	mov	r9, r1
 8000dce:	e75e      	b.n	8000c8e <MixColumns+0x3b6>
 8000dd0:	46bc      	mov	ip, r7
 8000dd2:	e70d      	b.n	8000bf0 <MixColumns+0x318>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000dd4:	ea8e 0e09 	eor.w	lr, lr, r9
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000dd8:	4626      	mov	r6, r4
 8000dda:	e6e2      	b.n	8000ba2 <MixColumns+0x2ca>
    return 0;
 8000ddc:	468e      	mov	lr, r1
 8000dde:	e6b8      	b.n	8000b52 <MixColumns+0x27a>
 8000de0:	46bc      	mov	ip, r7
 8000de2:	e671      	b.n	8000ac8 <MixColumns+0x1f0>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000de4:	ea8e 0e09 	eor.w	lr, lr, r9
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000de8:	4626      	mov	r6, r4
 8000dea:	e646      	b.n	8000a7a <MixColumns+0x1a2>
    return 0;
 8000dec:	468e      	mov	lr, r1
 8000dee:	e61c      	b.n	8000a2a <MixColumns+0x152>
 8000df0:	462f      	mov	r7, r5
 8000df2:	e5d5      	b.n	80009a0 <MixColumns+0xc8>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000df4:	ea89 0e0e 	eor.w	lr, r9, lr
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000df8:	4626      	mov	r6, r4
 8000dfa:	e5ad      	b.n	8000958 <MixColumns+0x80>
    return 0;
 8000dfc:	468e      	mov	lr, r1
 8000dfe:	e583      	b.n	8000908 <MixColumns+0x30>
 8000e00:	80808081 	.word	0x80808081
 8000e04:	20000178 	.word	0x20000178

08000e08 <KeyExpansion>:
                mul(0xd, a[(i + 2) % 4][j]) ^ mul(0x9, a[(i + 3) % 4][j]);
  for (i = 0; i < 4; i++)
    for (j = 0; j < BC; j++)
      a[i][j] = b[i][j];
}
int KeyExpansion(word8 k[4][MAXKC], word8 W[MAXROUNDS + 1][4][MAXBC]) {
 8000e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   */
  int i, j, t, RCpointer = 1;
  word8 tk[4][MAXKC];
  for (j = 0; j < KC; j++)
    for (i = 0; i < 4; i++)
      tk[i][j] = k[i][j];
 8000e0c:	6887      	ldr	r7, [r0, #8]
 8000e0e:	6906      	ldr	r6, [r0, #16]
 8000e10:	f8d0 c000 	ldr.w	ip, [r0]
 8000e14:	6982      	ldr	r2, [r0, #24]
  t = 0;
  /* copy values into round key array */
  for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
    for (i = 0; i < 4; i++)
      W[t / BC][i][t % BC] = tk[i][j];
 8000e16:	618a      	str	r2, [r1, #24]
int KeyExpansion(word8 k[4][MAXKC], word8 W[MAXROUNDS + 1][4][MAXBC]) {
 8000e18:	b08d      	sub	sp, #52	@ 0x34
      W[t / BC][i][t % BC] = tk[i][j];
 8000e1a:	608f      	str	r7, [r1, #8]
 8000e1c:	610e      	str	r6, [r1, #16]
int KeyExpansion(word8 k[4][MAXKC], word8 W[MAXROUNDS + 1][4][MAXBC]) {
 8000e1e:	4689      	mov	r9, r1
      W[t / BC][i][t % BC] = tk[i][j];
 8000e20:	f8c1 c000 	str.w	ip, [r1]
 8000e24:	b2f9      	uxtb	r1, r7
 8000e26:	910a      	str	r1, [sp, #40]	@ 0x28
 8000e28:	b2f1      	uxtb	r1, r6
 8000e2a:	9103      	str	r1, [sp, #12]
 8000e2c:	0e11      	lsrs	r1, r2, #24
 8000e2e:	9100      	str	r1, [sp, #0]
 8000e30:	b2d1      	uxtb	r1, r2
 8000e32:	9104      	str	r1, [sp, #16]
 8000e34:	ea4f 611c 	mov.w	r1, ip, lsr #24
 8000e38:	f3c7 4007 	ubfx	r0, r7, #16, #8
 8000e3c:	4b62      	ldr	r3, [pc, #392]	@ (8000fc8 <KeyExpansion+0x1c0>)
 8000e3e:	9105      	str	r1, [sp, #20]
 8000e40:	f3cc 2107 	ubfx	r1, ip, #8, #8
 8000e44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000e46:	0e3d      	lsrs	r5, r7, #24
 8000e48:	fa5f f38c 	uxtb.w	r3, ip
 8000e4c:	0e34      	lsrs	r4, r6, #24
 8000e4e:	9107      	str	r1, [sp, #28]
 8000e50:	f3c7 2807 	ubfx	r8, r7, #8, #8
 8000e54:	f3cc 4107 	ubfx	r1, ip, #16, #8
 8000e58:	9002      	str	r0, [sp, #8]
 8000e5a:	f3c6 2707 	ubfx	r7, r6, #8, #8
 8000e5e:	f3c6 4007 	ubfx	r0, r6, #16, #8
 8000e62:	f3c2 2607 	ubfx	r6, r2, #8, #8
 8000e66:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8000e6a:	9008      	str	r0, [sp, #32]
 8000e6c:	9206      	str	r2, [sp, #24]
 8000e6e:	f04f 0e04 	mov.w	lr, #4
 8000e72:	9309      	str	r3, [sp, #36]	@ 0x24
 8000e74:	9101      	str	r1, [sp, #4]
    /* while not enough round key material calculated,
     * calculate new values
     */
    for (i = 0; i < 4; i++)
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
    tk[0][0] ^= RC[RCpointer++];
 8000e76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8000e78:	4854      	ldr	r0, [pc, #336]	@ (8000fcc <KeyExpansion+0x1c4>)
 8000e7a:	f853 2f04 	ldr.w	r2, [r3, #4]!
 8000e7e:	5d40      	ldrb	r0, [r0, r5]
 8000e80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24

    if (KC <= 6)
      for (j = 1; j < KC; j++)
        for (i = 0; i < 4; i++)
          tk[i][j] ^= tk[i][j - 1];
 8000e84:	9901      	ldr	r1, [sp, #4]
    tk[0][0] ^= RC[RCpointer++];
 8000e86:	4042      	eors	r2, r0
 8000e88:	405a      	eors	r2, r3
 8000e8a:	b2d3      	uxtb	r3, r2
          tk[i][j] ^= tk[i][j - 1];
 8000e8c:	9a07      	ldr	r2, [sp, #28]
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 8000e8e:	484f      	ldr	r0, [pc, #316]	@ (8000fcc <KeyExpansion+0x1c4>)
          tk[i][j] ^= tk[i][j - 1];
 8000e90:	9309      	str	r3, [sp, #36]	@ 0x24
 8000e92:	405a      	eors	r2, r3
 8000e94:	4051      	eors	r1, r2
 8000e96:	9207      	str	r2, [sp, #28]
 8000e98:	b2ca      	uxtb	r2, r1
 8000e9a:	9201      	str	r2, [sp, #4]
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 8000e9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000e9e:	5d02      	ldrb	r2, [r0, r4]
          tk[i][j] ^= tk[i][j - 1];
 8000ea0:	9b02      	ldr	r3, [sp, #8]
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 8000ea2:	4051      	eors	r1, r2
          tk[i][j] ^= tk[i][j - 1];
 8000ea4:	ea88 0801 	eor.w	r8, r8, r1
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 8000ea8:	9a00      	ldr	r2, [sp, #0]
 8000eaa:	910a      	str	r1, [sp, #40]	@ 0x28
          tk[i][j] ^= tk[i][j - 1];
 8000eac:	fa5f f888 	uxtb.w	r8, r8
 8000eb0:	ea83 0308 	eor.w	r3, r3, r8
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 8000eb4:	5c82      	ldrb	r2, [r0, r2]
          tk[i][j] ^= tk[i][j - 1];
 8000eb6:	9302      	str	r3, [sp, #8]
 8000eb8:	405d      	eors	r5, r3
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 8000eba:	9b03      	ldr	r3, [sp, #12]
 8000ebc:	4053      	eors	r3, r2
          tk[i][j] ^= tk[i][j - 1];
 8000ebe:	405f      	eors	r7, r3
 8000ec0:	9a08      	ldr	r2, [sp, #32]
 8000ec2:	9303      	str	r3, [sp, #12]
 8000ec4:	b2ff      	uxtb	r7, r7
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 8000ec6:	9b05      	ldr	r3, [sp, #20]
          tk[i][j] ^= tk[i][j - 1];
 8000ec8:	407a      	eors	r2, r7
 8000eca:	9208      	str	r2, [sp, #32]
 8000ecc:	4054      	eors	r4, r2
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 8000ece:	5cc2      	ldrb	r2, [r0, r3]
 8000ed0:	9804      	ldr	r0, [sp, #16]
 8000ed2:	4050      	eors	r0, r2
          tk[i][j] ^= tk[i][j - 1];
 8000ed4:	9004      	str	r0, [sp, #16]
 8000ed6:	4046      	eors	r6, r0
 8000ed8:	9806      	ldr	r0, [sp, #24]
 8000eda:	9a00      	ldr	r2, [sp, #0]
 8000edc:	b2f6      	uxtb	r6, r6
 8000ede:	4070      	eors	r0, r6
 8000ee0:	4042      	eors	r2, r0
 8000ee2:	9006      	str	r0, [sp, #24]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	9b01      	ldr	r3, [sp, #4]
          tk[i][j] ^= tk[i][j - 1];
    }
    /* copy values into round key array */
    for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
      for (i = 0; i < 4; i++)
        W[t / BC][i][t % BC] = tk[i][j];
 8000ee8:	ea4f 0aae 	mov.w	sl, lr, asr #2
          tk[i][j] ^= tk[i][j - 1];
 8000eec:	ea80 0c03 	eor.w	ip, r0, r3
        W[t / BC][i][t % BC] = tk[i][j];
 8000ef0:	eb09 1b4a 	add.w	fp, r9, sl, lsl #5
          tk[i][j] ^= tk[i][j - 1];
 8000ef4:	f8cd c014 	str.w	ip, [sp, #20]
        W[t / BC][i][t % BC] = tk[i][j];
 8000ef8:	ea4f 1a4a 	mov.w	sl, sl, lsl #5
          tk[i][j] ^= tk[i][j - 1];
 8000efc:	fa5f fc82 	uxtb.w	ip, r2
        W[t / BC][i][t % BC] = tk[i][j];
 8000f00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
          tk[i][j] ^= tk[i][j - 1];
 8000f02:	f8cd c000 	str.w	ip, [sp]
    for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 8000f06:	f10e 0002 	add.w	r0, lr, #2
 8000f0a:	f10e 0c01 	add.w	ip, lr, #1
        W[t / BC][i][t % BC] = tk[i][j];
 8000f0e:	f809 300a 	strb.w	r3, [r9, sl]
 8000f12:	ea4f 0cac 	mov.w	ip, ip, asr #2
 8000f16:	9b03      	ldr	r3, [sp, #12]
 8000f18:	f88b 3010 	strb.w	r3, [fp, #16]
 8000f1c:	1080      	asrs	r0, r0, #2
 8000f1e:	eb09 1c4c 	add.w	ip, r9, ip, lsl #5
 8000f22:	eb09 1040 	add.w	r0, r9, r0, lsl #5
 8000f26:	9b04      	ldr	r3, [sp, #16]
 8000f28:	f88b 1008 	strb.w	r1, [fp, #8]
 8000f2c:	f88b 3018 	strb.w	r3, [fp, #24]
 8000f30:	9907      	ldr	r1, [sp, #28]
 8000f32:	9b01      	ldr	r3, [sp, #4]
 8000f34:	f88c 1001 	strb.w	r1, [ip, #1]
    for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 8000f38:	f10e 0203 	add.w	r2, lr, #3
        W[t / BC][i][t % BC] = tk[i][j];
 8000f3c:	f88c 8009 	strb.w	r8, [ip, #9]
 8000f40:	f88c 7011 	strb.w	r7, [ip, #17]
 8000f44:	f88c 6019 	strb.w	r6, [ip, #25]
 8000f48:	1092      	asrs	r2, r2, #2
 8000f4a:	7083      	strb	r3, [r0, #2]
 8000f4c:	9b08      	ldr	r3, [sp, #32]
 8000f4e:	7483      	strb	r3, [r0, #18]
 8000f50:	eb09 1242 	add.w	r2, r9, r2, lsl #5
 8000f54:	9b06      	ldr	r3, [sp, #24]
 8000f56:	7683      	strb	r3, [r0, #26]
 8000f58:	9902      	ldr	r1, [sp, #8]
 8000f5a:	9b05      	ldr	r3, [sp, #20]
 8000f5c:	7281      	strb	r1, [r0, #10]
    for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 8000f5e:	f10e 0e04 	add.w	lr, lr, #4
          tk[i][j] ^= tk[i][j - 1];
 8000f62:	b2ed      	uxtb	r5, r5
 8000f64:	b2e4      	uxtb	r4, r4
        W[t / BC][i][t % BC] = tk[i][j];
 8000f66:	70d3      	strb	r3, [r2, #3]
  while (t < (ROUNDS + 1) * BC) {
 8000f68:	f1be 0f2c 	cmp.w	lr, #44	@ 0x2c
        W[t / BC][i][t % BC] = tk[i][j];
 8000f6c:	9b00      	ldr	r3, [sp, #0]
 8000f6e:	72d5      	strb	r5, [r2, #11]
 8000f70:	74d4      	strb	r4, [r2, #19]
 8000f72:	76d3      	strb	r3, [r2, #27]
  while (t < (ROUNDS + 1) * BC) {
 8000f74:	f47f af7f 	bne.w	8000e76 <KeyExpansion+0x6e>
 8000f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000f7a:	f809 300a 	strb.w	r3, [r9, sl]
 8000f7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8000f80:	f88b 3008 	strb.w	r3, [fp, #8]
 8000f84:	9b03      	ldr	r3, [sp, #12]
 8000f86:	f88b 3010 	strb.w	r3, [fp, #16]
 8000f8a:	9b04      	ldr	r3, [sp, #16]
 8000f8c:	f88b 3018 	strb.w	r3, [fp, #24]
 8000f90:	9b07      	ldr	r3, [sp, #28]
 8000f92:	f88c 3001 	strb.w	r3, [ip, #1]
 8000f96:	9b02      	ldr	r3, [sp, #8]
 8000f98:	f88c 8009 	strb.w	r8, [ip, #9]
 8000f9c:	f88c 7011 	strb.w	r7, [ip, #17]
 8000fa0:	f88c 6019 	strb.w	r6, [ip, #25]
 8000fa4:	7283      	strb	r3, [r0, #10]
 8000fa6:	9b08      	ldr	r3, [sp, #32]
 8000fa8:	7483      	strb	r3, [r0, #18]
 8000faa:	9b06      	ldr	r3, [sp, #24]
 8000fac:	7683      	strb	r3, [r0, #26]
 8000fae:	9901      	ldr	r1, [sp, #4]
 8000fb0:	9b05      	ldr	r3, [sp, #20]
 8000fb2:	7081      	strb	r1, [r0, #2]
 8000fb4:	70d3      	strb	r3, [r2, #3]
 8000fb6:	9b00      	ldr	r3, [sp, #0]
 8000fb8:	72d5      	strb	r5, [r2, #11]
  }
  return 0;
}
 8000fba:	2000      	movs	r0, #0
 8000fbc:	74d4      	strb	r4, [r2, #19]
 8000fbe:	76d3      	strb	r3, [r2, #27]
 8000fc0:	b00d      	add	sp, #52	@ 0x34
 8000fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000000 	.word	0x20000000
 8000fcc:	20000078 	.word	0x20000078

08000fd0 <Encrypt>:
int Encrypt(word8 a[4][MAXBC], word8 rk[MAXROUNDS + 1][4][MAXBC]) {
 8000fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fd4:	1cc3      	adds	r3, r0, #3
 8000fd6:	1a5b      	subs	r3, r3, r1
 8000fd8:	2b06      	cmp	r3, #6
 8000fda:	b08d      	sub	sp, #52	@ 0x34
 8000fdc:	4689      	mov	r9, r1
  for (i = 0; i < 4; i++)
 8000fde:	f240 81ae 	bls.w	800133e <Encrypt+0x36e>
      a[i][j] ^= rk[i][j];
 8000fe2:	6809      	ldr	r1, [r1, #0]
 8000fe4:	6803      	ldr	r3, [r0, #0]
 8000fe6:	6882      	ldr	r2, [r0, #8]
 8000fe8:	404b      	eors	r3, r1
 8000fea:	6003      	str	r3, [r0, #0]
 8000fec:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8000ff0:	6903      	ldr	r3, [r0, #16]
 8000ff2:	404a      	eors	r2, r1
 8000ff4:	6082      	str	r2, [r0, #8]
 8000ff6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8000ffa:	7e01      	ldrb	r1, [r0, #24]
 8000ffc:	4053      	eors	r3, r2
 8000ffe:	6103      	str	r3, [r0, #16]
 8001000:	f899 3018 	ldrb.w	r3, [r9, #24]
 8001004:	7e42      	ldrb	r2, [r0, #25]
 8001006:	404b      	eors	r3, r1
 8001008:	7603      	strb	r3, [r0, #24]
 800100a:	f899 3019 	ldrb.w	r3, [r9, #25]
 800100e:	7e81      	ldrb	r1, [r0, #26]
 8001010:	4053      	eors	r3, r2
 8001012:	7643      	strb	r3, [r0, #25]
 8001014:	f899 301a 	ldrb.w	r3, [r9, #26]
 8001018:	7ec2      	ldrb	r2, [r0, #27]
 800101a:	404b      	eors	r3, r1
 800101c:	7683      	strb	r3, [r0, #26]
 800101e:	f899 301b 	ldrb.w	r3, [r9, #27]
 8001022:	405a      	eors	r2, r3
      a[i][j] = box[a[i][j]];
 8001024:	7c03      	ldrb	r3, [r0, #16]
 8001026:	9306      	str	r3, [sp, #24]
 8001028:	7c43      	ldrb	r3, [r0, #17]
 800102a:	9301      	str	r3, [sp, #4]
 800102c:	7c83      	ldrb	r3, [r0, #18]
 800102e:	9302      	str	r3, [sp, #8]
 8001030:	7cc3      	ldrb	r3, [r0, #19]
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	7e03      	ldrb	r3, [r0, #24]
 8001036:	9303      	str	r3, [sp, #12]
 8001038:	7e43      	ldrb	r3, [r0, #25]
 800103a:	9304      	str	r3, [sp, #16]
 800103c:	7e83      	ldrb	r3, [r0, #26]
      a[i][j] ^= rk[i][j];
 800103e:	76c2      	strb	r2, [r0, #27]
      a[i][j] = box[a[i][j]];
 8001040:	4690      	mov	r8, r2
 8001042:	9305      	str	r3, [sp, #20]
 8001044:	f890 e000 	ldrb.w	lr, [r0]
 8001048:	f890 c001 	ldrb.w	ip, [r0, #1]
 800104c:	7887      	ldrb	r7, [r0, #2]
 800104e:	78c6      	ldrb	r6, [r0, #3]
 8001050:	7a01      	ldrb	r1, [r0, #8]
 8001052:	7a45      	ldrb	r5, [r0, #9]
 8001054:	7a84      	ldrb	r4, [r0, #10]
 8001056:	7ac2      	ldrb	r2, [r0, #11]
 8001058:	f8df b428 	ldr.w	fp, [pc, #1064]	@ 8001484 <Encrypt+0x4b4>
 800105c:	f509 7390 	add.w	r3, r9, #288	@ 0x120
 8001060:	e9cd 3908 	strd	r3, r9, [sp, #32]
 8001064:	46ca      	mov	sl, r9
 8001066:	46c1      	mov	r9, r8
 8001068:	f81b e00e 	ldrb.w	lr, [fp, lr]
 800106c:	f880 e000 	strb.w	lr, [r0]
 8001070:	f81b c00c 	ldrb.w	ip, [fp, ip]
 8001074:	f880 c001 	strb.w	ip, [r0, #1]
 8001078:	f81b 7007 	ldrb.w	r7, [fp, r7]
 800107c:	7087      	strb	r7, [r0, #2]
 800107e:	f81b 6006 	ldrb.w	r6, [fp, r6]
 8001082:	70c6      	strb	r6, [r0, #3]
 8001084:	f81b 1001 	ldrb.w	r1, [fp, r1]
 8001088:	7201      	strb	r1, [r0, #8]
 800108a:	f81b 5005 	ldrb.w	r5, [fp, r5]
 800108e:	7245      	strb	r5, [r0, #9]
 8001090:	f81b 7004 	ldrb.w	r7, [fp, r4]
 8001094:	7287      	strb	r7, [r0, #10]
 8001096:	f81b 6002 	ldrb.w	r6, [fp, r2]
 800109a:	9b06      	ldr	r3, [sp, #24]
 800109c:	72c6      	strb	r6, [r0, #11]
 800109e:	9107      	str	r1, [sp, #28]
 80010a0:	f81b 1003 	ldrb.w	r1, [fp, r3]
 80010a4:	9b01      	ldr	r3, [sp, #4]
 80010a6:	7401      	strb	r1, [r0, #16]
 80010a8:	f81b 2003 	ldrb.w	r2, [fp, r3]
 80010ac:	9b02      	ldr	r3, [sp, #8]
 80010ae:	7442      	strb	r2, [r0, #17]
 80010b0:	f81b 3003 	ldrb.w	r3, [fp, r3]
 80010b4:	7483      	strb	r3, [r0, #18]
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	9b00      	ldr	r3, [sp, #0]
 80010ba:	f81b 4003 	ldrb.w	r4, [fp, r3]
 80010be:	9b03      	ldr	r3, [sp, #12]
 80010c0:	74c4      	strb	r4, [r0, #19]
 80010c2:	f81b 8003 	ldrb.w	r8, [fp, r3]
 80010c6:	f880 8018 	strb.w	r8, [r0, #24]
 80010ca:	9b04      	ldr	r3, [sp, #16]
 80010cc:	f81b e003 	ldrb.w	lr, [fp, r3]
 80010d0:	9b05      	ldr	r3, [sp, #20]
 80010d2:	f880 e019 	strb.w	lr, [r0, #25]
 80010d6:	f81b c003 	ldrb.w	ip, [fp, r3]
 80010da:	f880 c01a 	strb.w	ip, [r0, #26]
 80010de:	f81b 9009 	ldrb.w	r9, [fp, r9]
 80010e2:	2300      	movs	r3, #0
 80010e4:	f369 0307 	bfi	r3, r9, #0, #8
 80010e8:	f368 230f 	bfi	r3, r8, #8, #8
 80010ec:	f36e 4317 	bfi	r3, lr, #16, #8
 80010f0:	f36c 631f 	bfi	r3, ip, #24, #8
        a[i][j] = tmp[j];
 80010f4:	f04f 0c00 	mov.w	ip, #0
 80010f8:	f365 0c07 	bfi	ip, r5, #0, #8
 80010fc:	f367 2c0f 	bfi	ip, r7, #8, #8
 8001100:	9d01      	ldr	r5, [sp, #4]
 8001102:	6183      	str	r3, [r0, #24]
 8001104:	f366 4c17 	bfi	ip, r6, #16, #8
 8001108:	2600      	movs	r6, #0
 800110a:	f365 0607 	bfi	r6, r5, #0, #8
 800110e:	f364 260f 	bfi	r6, r4, #8, #8
 8001112:	f361 4617 	bfi	r6, r1, #16, #8
 8001116:	9907      	ldr	r1, [sp, #28]
 8001118:	f362 661f 	bfi	r6, r2, #24, #8
 800111c:	f361 6c1f 	bfi	ip, r1, #24, #8
 8001120:	f8c0 c008 	str.w	ip, [r0, #8]
 8001124:	6106      	str	r6, [r0, #16]
  /* ROUNDS-1 ordinary rounds
   */
  for (r = 1; r < ROUNDS; r++) {
    SubBytes(a, S);
    ShiftRows(a, 0);
    MixColumns(a);
 8001126:	f7ff fbd7 	bl	80008d8 <MixColumns>
      a[i][j] ^= rk[i][j];
 800112a:	f89a 3020 	ldrb.w	r3, [sl, #32]
 800112e:	f890 e000 	ldrb.w	lr, [r0]
 8001132:	f890 c001 	ldrb.w	ip, [r0, #1]
 8001136:	7887      	ldrb	r7, [r0, #2]
 8001138:	78c6      	ldrb	r6, [r0, #3]
 800113a:	7a01      	ldrb	r1, [r0, #8]
 800113c:	7a45      	ldrb	r5, [r0, #9]
 800113e:	7a84      	ldrb	r4, [r0, #10]
 8001140:	7ac2      	ldrb	r2, [r0, #11]
 8001142:	f890 9011 	ldrb.w	r9, [r0, #17]
 8001146:	ea8e 0e03 	eor.w	lr, lr, r3
 800114a:	f880 e000 	strb.w	lr, [r0]
 800114e:	f89a 3021 	ldrb.w	r3, [sl, #33]	@ 0x21
 8001152:	ea8c 0c03 	eor.w	ip, ip, r3
 8001156:	f880 c001 	strb.w	ip, [r0, #1]
 800115a:	f89a 3022 	ldrb.w	r3, [sl, #34]	@ 0x22
 800115e:	405f      	eors	r7, r3
 8001160:	7087      	strb	r7, [r0, #2]
 8001162:	f89a 3023 	ldrb.w	r3, [sl, #35]	@ 0x23
 8001166:	405e      	eors	r6, r3
 8001168:	70c6      	strb	r6, [r0, #3]
 800116a:	f89a 3028 	ldrb.w	r3, [sl, #40]	@ 0x28
 800116e:	4059      	eors	r1, r3
 8001170:	7201      	strb	r1, [r0, #8]
 8001172:	f89a 3029 	ldrb.w	r3, [sl, #41]	@ 0x29
 8001176:	405d      	eors	r5, r3
 8001178:	7245      	strb	r5, [r0, #9]
 800117a:	f89a 302a 	ldrb.w	r3, [sl, #42]	@ 0x2a
 800117e:	405c      	eors	r4, r3
 8001180:	7284      	strb	r4, [r0, #10]
 8001182:	f89a 302b 	ldrb.w	r3, [sl, #43]	@ 0x2b
 8001186:	405a      	eors	r2, r3
 8001188:	72c2      	strb	r2, [r0, #11]
 800118a:	f89a 8030 	ldrb.w	r8, [sl, #48]	@ 0x30
 800118e:	7c03      	ldrb	r3, [r0, #16]
 8001190:	ea83 0308 	eor.w	r3, r3, r8
 8001194:	7403      	strb	r3, [r0, #16]
 8001196:	f89a 8031 	ldrb.w	r8, [sl, #49]	@ 0x31
 800119a:	9306      	str	r3, [sp, #24]
 800119c:	ea89 0308 	eor.w	r3, r9, r8
 80011a0:	7443      	strb	r3, [r0, #17]
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	f89a 8032 	ldrb.w	r8, [sl, #50]	@ 0x32
 80011a8:	f890 9012 	ldrb.w	r9, [r0, #18]
 80011ac:	ea89 0308 	eor.w	r3, r9, r8
 80011b0:	7483      	strb	r3, [r0, #18]
 80011b2:	f89a 8033 	ldrb.w	r8, [sl, #51]	@ 0x33
 80011b6:	f890 9013 	ldrb.w	r9, [r0, #19]
 80011ba:	9302      	str	r3, [sp, #8]
 80011bc:	ea89 0308 	eor.w	r3, r9, r8
 80011c0:	74c3      	strb	r3, [r0, #19]
 80011c2:	f89a 8038 	ldrb.w	r8, [sl, #56]	@ 0x38
 80011c6:	f890 9018 	ldrb.w	r9, [r0, #24]
 80011ca:	9300      	str	r3, [sp, #0]
 80011cc:	ea89 0308 	eor.w	r3, r9, r8
 80011d0:	7603      	strb	r3, [r0, #24]
 80011d2:	f89a 8039 	ldrb.w	r8, [sl, #57]	@ 0x39
 80011d6:	f890 9019 	ldrb.w	r9, [r0, #25]
 80011da:	9303      	str	r3, [sp, #12]
 80011dc:	ea89 0308 	eor.w	r3, r9, r8
 80011e0:	7643      	strb	r3, [r0, #25]
 80011e2:	f89a 803a 	ldrb.w	r8, [sl, #58]	@ 0x3a
 80011e6:	f890 901a 	ldrb.w	r9, [r0, #26]
 80011ea:	9304      	str	r3, [sp, #16]
 80011ec:	ea89 0308 	eor.w	r3, r9, r8
 80011f0:	7683      	strb	r3, [r0, #26]
 80011f2:	f89a 803b 	ldrb.w	r8, [sl, #59]	@ 0x3b
 80011f6:	f890 901b 	ldrb.w	r9, [r0, #27]
 80011fa:	9305      	str	r3, [sp, #20]
  for (r = 1; r < ROUNDS; r++) {
 80011fc:	9b08      	ldr	r3, [sp, #32]
 80011fe:	f10a 0a20 	add.w	sl, sl, #32
      a[i][j] ^= rk[i][j];
 8001202:	ea89 0908 	eor.w	r9, r9, r8
  for (r = 1; r < ROUNDS; r++) {
 8001206:	459a      	cmp	sl, r3
      a[i][j] ^= rk[i][j];
 8001208:	f880 901b 	strb.w	r9, [r0, #27]
  for (r = 1; r < ROUNDS; r++) {
 800120c:	f47f af2c 	bne.w	8001068 <Encrypt+0x98>
      a[i][j] = box[a[i][j]];
 8001210:	f81b 300e 	ldrb.w	r3, [fp, lr]
 8001214:	7003      	strb	r3, [r0, #0]
 8001216:	9308      	str	r3, [sp, #32]
 8001218:	f81b 300c 	ldrb.w	r3, [fp, ip]
 800121c:	7043      	strb	r3, [r0, #1]
 800121e:	46c8      	mov	r8, r9
 8001220:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8001224:	9309      	str	r3, [sp, #36]	@ 0x24
 8001226:	f81b 3007 	ldrb.w	r3, [fp, r7]
 800122a:	7083      	strb	r3, [r0, #2]
 800122c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800122e:	f81b 3006 	ldrb.w	r3, [fp, r6]
 8001232:	70c3      	strb	r3, [r0, #3]
 8001234:	f81b 6001 	ldrb.w	r6, [fp, r1]
 8001238:	7206      	strb	r6, [r0, #8]
 800123a:	f81b 1005 	ldrb.w	r1, [fp, r5]
 800123e:	7241      	strb	r1, [r0, #9]
 8001240:	f81b 4004 	ldrb.w	r4, [fp, r4]
 8001244:	7284      	strb	r4, [r0, #10]
 8001246:	930a      	str	r3, [sp, #40]	@ 0x28
 8001248:	f81b 3002 	ldrb.w	r3, [fp, r2]
 800124c:	9a06      	ldr	r2, [sp, #24]
 800124e:	72c3      	strb	r3, [r0, #11]
 8001250:	9d01      	ldr	r5, [sp, #4]
 8001252:	9307      	str	r3, [sp, #28]
 8001254:	f81b 3002 	ldrb.w	r3, [fp, r2]
 8001258:	7403      	strb	r3, [r0, #16]
 800125a:	f81b 5005 	ldrb.w	r5, [fp, r5]
 800125e:	9f02      	ldr	r7, [sp, #8]
 8001260:	7445      	strb	r5, [r0, #17]
 8001262:	f81b 7007 	ldrb.w	r7, [fp, r7]
 8001266:	9306      	str	r3, [sp, #24]
 8001268:	463a      	mov	r2, r7
 800126a:	9501      	str	r5, [sp, #4]
 800126c:	9702      	str	r7, [sp, #8]
 800126e:	7487      	strb	r7, [r0, #18]
 8001270:	9f00      	ldr	r7, [sp, #0]
 8001272:	9b03      	ldr	r3, [sp, #12]
 8001274:	f81b 7007 	ldrb.w	r7, [fp, r7]
 8001278:	74c7      	strb	r7, [r0, #19]
 800127a:	f81b c003 	ldrb.w	ip, [fp, r3]
 800127e:	9b04      	ldr	r3, [sp, #16]
 8001280:	f880 c018 	strb.w	ip, [r0, #24]
 8001284:	f81b e003 	ldrb.w	lr, [fp, r3]
 8001288:	9b05      	ldr	r3, [sp, #20]
 800128a:	f880 e019 	strb.w	lr, [r0, #25]
 800128e:	9700      	str	r7, [sp, #0]
 8001290:	2700      	movs	r7, #0
 8001292:	f81b 3003 	ldrb.w	r3, [fp, r3]
 8001296:	9d07      	ldr	r5, [sp, #28]
 8001298:	7683      	strb	r3, [r0, #26]
 800129a:	f361 0707 	bfi	r7, r1, #0, #8
 800129e:	f364 270f 	bfi	r7, r4, #8, #8
 80012a2:	f81b 8008 	ldrb.w	r8, [fp, r8]
        a[i][j] = tmp[j];
 80012a6:	f365 4717 	bfi	r7, r5, #16, #8
 80012aa:	2500      	movs	r5, #0
 80012ac:	f362 0507 	bfi	r5, r2, #0, #8
 80012b0:	f04f 0a00 	mov.w	sl, #0
 80012b4:	9a00      	ldr	r2, [sp, #0]
 80012b6:	f368 0a07 	bfi	sl, r8, #0, #8
 80012ba:	f362 250f 	bfi	r5, r2, #8, #8
 80012be:	f36c 2a0f 	bfi	sl, ip, #8, #8
 80012c2:	9a06      	ldr	r2, [sp, #24]
 80012c4:	f36e 4a17 	bfi	sl, lr, #16, #8
 80012c8:	f362 4517 	bfi	r5, r2, #16, #8
 80012cc:	f363 6a1f 	bfi	sl, r3, #24, #8
 80012d0:	9a01      	ldr	r2, [sp, #4]
 80012d2:	f8c0 a018 	str.w	sl, [r0, #24]
 80012d6:	f100 0b04 	add.w	fp, r0, #4
 80012da:	f509 7aa0 	add.w	sl, r9, #320	@ 0x140
 80012de:	f366 671f 	bfi	r7, r6, #24, #8
 80012e2:	f362 651f 	bfi	r5, r2, #24, #8
 80012e6:	45da      	cmp	sl, fp
 80012e8:	6087      	str	r7, [r0, #8]
 80012ea:	6105      	str	r5, [r0, #16]
    for (i = 1; i < 4; i++) {
 80012ec:	d203      	bcs.n	80012f6 <Encrypt+0x326>
 80012ee:	f509 7aa2 	add.w	sl, r9, #324	@ 0x144
 80012f2:	4550      	cmp	r0, sl
 80012f4:	d372      	bcc.n	80013dc <Encrypt+0x40c>
      a[i][j] ^= rk[i][j];
 80012f6:	f8d9 2140 	ldr.w	r2, [r9, #320]	@ 0x140
 80012fa:	6801      	ldr	r1, [r0, #0]
 80012fc:	404a      	eors	r2, r1
 80012fe:	6002      	str	r2, [r0, #0]
 8001300:	f8d9 2148 	ldr.w	r2, [r9, #328]	@ 0x148
 8001304:	407a      	eors	r2, r7
 8001306:	6082      	str	r2, [r0, #8]
 8001308:	f8d9 2150 	ldr.w	r2, [r9, #336]	@ 0x150
 800130c:	406a      	eors	r2, r5
 800130e:	6102      	str	r2, [r0, #16]
 8001310:	f899 2158 	ldrb.w	r2, [r9, #344]	@ 0x158
 8001314:	ea88 0202 	eor.w	r2, r8, r2
 8001318:	7602      	strb	r2, [r0, #24]
 800131a:	f899 2159 	ldrb.w	r2, [r9, #345]	@ 0x159
 800131e:	ea8c 0202 	eor.w	r2, ip, r2
 8001322:	7642      	strb	r2, [r0, #25]
 8001324:	f899 215a 	ldrb.w	r2, [r9, #346]	@ 0x15a
 8001328:	ea8e 0202 	eor.w	r2, lr, r2
 800132c:	7682      	strb	r2, [r0, #26]
 800132e:	f899 215b 	ldrb.w	r2, [r9, #347]	@ 0x15b
 8001332:	4053      	eors	r3, r2
 8001334:	76c3      	strb	r3, [r0, #27]
   */
  SubBytes(a, S);
  ShiftRows(a, 0);
  AddRoundKey(a, rk[ROUNDS]);
  return 0;
}
 8001336:	2000      	movs	r0, #0
 8001338:	b00d      	add	sp, #52	@ 0x34
 800133a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      a[i][j] ^= rk[i][j];
 800133e:	7809      	ldrb	r1, [r1, #0]
 8001340:	7803      	ldrb	r3, [r0, #0]
 8001342:	7842      	ldrb	r2, [r0, #1]
 8001344:	404b      	eors	r3, r1
 8001346:	7003      	strb	r3, [r0, #0]
 8001348:	f899 1001 	ldrb.w	r1, [r9, #1]
 800134c:	7883      	ldrb	r3, [r0, #2]
 800134e:	404a      	eors	r2, r1
 8001350:	7042      	strb	r2, [r0, #1]
 8001352:	f899 1002 	ldrb.w	r1, [r9, #2]
 8001356:	78c2      	ldrb	r2, [r0, #3]
 8001358:	404b      	eors	r3, r1
 800135a:	7083      	strb	r3, [r0, #2]
 800135c:	f899 1003 	ldrb.w	r1, [r9, #3]
 8001360:	7a03      	ldrb	r3, [r0, #8]
 8001362:	404a      	eors	r2, r1
 8001364:	70c2      	strb	r2, [r0, #3]
 8001366:	f899 1008 	ldrb.w	r1, [r9, #8]
 800136a:	7a42      	ldrb	r2, [r0, #9]
 800136c:	404b      	eors	r3, r1
 800136e:	7203      	strb	r3, [r0, #8]
 8001370:	f899 1009 	ldrb.w	r1, [r9, #9]
 8001374:	7a83      	ldrb	r3, [r0, #10]
 8001376:	404a      	eors	r2, r1
 8001378:	7242      	strb	r2, [r0, #9]
 800137a:	f899 100a 	ldrb.w	r1, [r9, #10]
 800137e:	7ac2      	ldrb	r2, [r0, #11]
 8001380:	404b      	eors	r3, r1
 8001382:	7283      	strb	r3, [r0, #10]
 8001384:	f899 100b 	ldrb.w	r1, [r9, #11]
 8001388:	7c03      	ldrb	r3, [r0, #16]
 800138a:	404a      	eors	r2, r1
 800138c:	72c2      	strb	r2, [r0, #11]
 800138e:	f899 1010 	ldrb.w	r1, [r9, #16]
 8001392:	7c42      	ldrb	r2, [r0, #17]
 8001394:	404b      	eors	r3, r1
 8001396:	7403      	strb	r3, [r0, #16]
 8001398:	f899 1011 	ldrb.w	r1, [r9, #17]
 800139c:	7c83      	ldrb	r3, [r0, #18]
 800139e:	404a      	eors	r2, r1
 80013a0:	7442      	strb	r2, [r0, #17]
 80013a2:	f899 2012 	ldrb.w	r2, [r9, #18]
 80013a6:	4053      	eors	r3, r2
 80013a8:	7483      	strb	r3, [r0, #18]
 80013aa:	f899 1013 	ldrb.w	r1, [r9, #19]
 80013ae:	7cc3      	ldrb	r3, [r0, #19]
 80013b0:	7e02      	ldrb	r2, [r0, #24]
 80013b2:	404b      	eors	r3, r1
 80013b4:	74c3      	strb	r3, [r0, #19]
 80013b6:	f899 3018 	ldrb.w	r3, [r9, #24]
 80013ba:	7e41      	ldrb	r1, [r0, #25]
 80013bc:	4053      	eors	r3, r2
 80013be:	7603      	strb	r3, [r0, #24]
 80013c0:	f899 3019 	ldrb.w	r3, [r9, #25]
 80013c4:	7e82      	ldrb	r2, [r0, #26]
 80013c6:	404b      	eors	r3, r1
 80013c8:	7643      	strb	r3, [r0, #25]
 80013ca:	f899 301a 	ldrb.w	r3, [r9, #26]
 80013ce:	4053      	eors	r3, r2
 80013d0:	7683      	strb	r3, [r0, #26]
 80013d2:	f899 201b 	ldrb.w	r2, [r9, #27]
 80013d6:	7ec3      	ldrb	r3, [r0, #27]
 80013d8:	405a      	eors	r2, r3
  for (i = 0; i < 4; i++)
 80013da:	e623      	b.n	8001024 <Encrypt+0x54>
      a[i][j] ^= rk[i][j];
 80013dc:	f899 5140 	ldrb.w	r5, [r9, #320]	@ 0x140
 80013e0:	9a08      	ldr	r2, [sp, #32]
 80013e2:	406a      	eors	r2, r5
 80013e4:	7002      	strb	r2, [r0, #0]
 80013e6:	f899 5141 	ldrb.w	r5, [r9, #321]	@ 0x141
 80013ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80013ec:	406a      	eors	r2, r5
 80013ee:	7042      	strb	r2, [r0, #1]
 80013f0:	f899 5142 	ldrb.w	r5, [r9, #322]	@ 0x142
 80013f4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80013f6:	406a      	eors	r2, r5
 80013f8:	7082      	strb	r2, [r0, #2]
 80013fa:	f899 5143 	ldrb.w	r5, [r9, #323]	@ 0x143
 80013fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8001400:	406a      	eors	r2, r5
 8001402:	70c2      	strb	r2, [r0, #3]
 8001404:	f899 5148 	ldrb.w	r5, [r9, #328]	@ 0x148
 8001408:	9a07      	ldr	r2, [sp, #28]
 800140a:	4069      	eors	r1, r5
 800140c:	7201      	strb	r1, [r0, #8]
 800140e:	f899 1149 	ldrb.w	r1, [r9, #329]	@ 0x149
 8001412:	404c      	eors	r4, r1
 8001414:	7244      	strb	r4, [r0, #9]
 8001416:	f899 114a 	ldrb.w	r1, [r9, #330]	@ 0x14a
 800141a:	404a      	eors	r2, r1
 800141c:	7282      	strb	r2, [r0, #10]
 800141e:	f899 214b 	ldrb.w	r2, [r9, #331]	@ 0x14b
 8001422:	9902      	ldr	r1, [sp, #8]
 8001424:	4056      	eors	r6, r2
 8001426:	72c6      	strb	r6, [r0, #11]
 8001428:	f899 2150 	ldrb.w	r2, [r9, #336]	@ 0x150
 800142c:	4051      	eors	r1, r2
 800142e:	7401      	strb	r1, [r0, #16]
 8001430:	f899 2151 	ldrb.w	r2, [r9, #337]	@ 0x151
 8001434:	9900      	ldr	r1, [sp, #0]
 8001436:	4051      	eors	r1, r2
 8001438:	7441      	strb	r1, [r0, #17]
 800143a:	f899 2152 	ldrb.w	r2, [r9, #338]	@ 0x152
 800143e:	9906      	ldr	r1, [sp, #24]
 8001440:	4051      	eors	r1, r2
 8001442:	7481      	strb	r1, [r0, #18]
 8001444:	f899 2153 	ldrb.w	r2, [r9, #339]	@ 0x153
 8001448:	9901      	ldr	r1, [sp, #4]
 800144a:	4051      	eors	r1, r2
 800144c:	74c1      	strb	r1, [r0, #19]
 800144e:	f899 2158 	ldrb.w	r2, [r9, #344]	@ 0x158
 8001452:	ea88 0802 	eor.w	r8, r8, r2
 8001456:	f880 8018 	strb.w	r8, [r0, #24]
 800145a:	f899 2159 	ldrb.w	r2, [r9, #345]	@ 0x159
 800145e:	ea8c 0c02 	eor.w	ip, ip, r2
 8001462:	f880 c019 	strb.w	ip, [r0, #25]
 8001466:	f899 215a 	ldrb.w	r2, [r9, #346]	@ 0x15a
 800146a:	ea8e 0e02 	eor.w	lr, lr, r2
 800146e:	f880 e01a 	strb.w	lr, [r0, #26]
 8001472:	f899 215b 	ldrb.w	r2, [r9, #347]	@ 0x15b
 8001476:	4053      	eors	r3, r2
 8001478:	76c3      	strb	r3, [r0, #27]
}
 800147a:	2000      	movs	r0, #0
 800147c:	b00d      	add	sp, #52	@ 0x34
 800147e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001482:	bf00      	nop
 8001484:	20000078 	.word	0x20000078

08001488 <AES128_encrypt>:
   */
  AddRoundKey(a, rk[0]);
  return 0;
}

void AES128_encrypt(word8* block, const word8* key) {
 8001488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800148c:	4604      	mov	r4, r0
  word8 a[4][MAXBC], rk[MAXROUNDS + 1][4][MAXBC], sk[4][MAXKC];
  for (int j=0; j<4; j++) {
      for (int i=0; i<4; i++) {
          a[i][j] = block[4*j+i];
 800148e:	f890 8000 	ldrb.w	r8, [r0]
 8001492:	7922      	ldrb	r2, [r4, #4]
          sk[i][j] = key[4*j+i];
 8001494:	f891 e000 	ldrb.w	lr, [r1]
          a[i][j] = block[4*j+i];
 8001498:	f890 c001 	ldrb.w	ip, [r0, #1]
          sk[i][j] = key[4*j+i];
 800149c:	7908      	ldrb	r0, [r1, #4]
          a[i][j] = block[4*j+i];
 800149e:	7963      	ldrb	r3, [r4, #5]
          sk[i][j] = key[4*j+i];
 80014a0:	784f      	ldrb	r7, [r1, #1]
 80014a2:	794e      	ldrb	r6, [r1, #5]
          a[i][j] = block[4*j+i];
 80014a4:	2500      	movs	r5, #0
 80014a6:	f368 0507 	bfi	r5, r8, #0, #8
 80014aa:	f362 250f 	bfi	r5, r2, #8, #8
          sk[i][j] = key[4*j+i];
 80014ae:	2200      	movs	r2, #0
 80014b0:	f36e 0207 	bfi	r2, lr, #0, #8
 80014b4:	f360 220f 	bfi	r2, r0, #8, #8
          a[i][j] = block[4*j+i];
 80014b8:	2000      	movs	r0, #0
 80014ba:	f36c 0007 	bfi	r0, ip, #0, #8
 80014be:	f363 200f 	bfi	r0, r3, #8, #8
          sk[i][j] = key[4*j+i];
 80014c2:	2300      	movs	r3, #0
 80014c4:	f367 0307 	bfi	r3, r7, #0, #8
 80014c8:	f366 230f 	bfi	r3, r6, #8, #8
 80014cc:	7a0e      	ldrb	r6, [r1, #8]
          a[i][j] = block[4*j+i];
 80014ce:	f894 c00c 	ldrb.w	ip, [r4, #12]
 80014d2:	f894 8002 	ldrb.w	r8, [r4, #2]
          sk[i][j] = key[4*j+i];
 80014d6:	788f      	ldrb	r7, [r1, #2]
 80014d8:	f891 e003 	ldrb.w	lr, [r1, #3]
 80014dc:	f366 4217 	bfi	r2, r6, #16, #8
 80014e0:	7a4e      	ldrb	r6, [r1, #9]
 80014e2:	f366 4317 	bfi	r3, r6, #16, #8
          a[i][j] = block[4*j+i];
 80014e6:	7a66      	ldrb	r6, [r4, #9]
 80014e8:	f366 4017 	bfi	r0, r6, #16, #8
 80014ec:	7a26      	ldrb	r6, [r4, #8]
 80014ee:	f366 4517 	bfi	r5, r6, #16, #8
 80014f2:	f36c 651f 	bfi	r5, ip, #24, #8
          sk[i][j] = key[4*j+i];
 80014f6:	7b0e      	ldrb	r6, [r1, #12]
          a[i][j] = block[4*j+i];
 80014f8:	f894 c00d 	ldrb.w	ip, [r4, #13]
void AES128_encrypt(word8* block, const word8* key) {
 80014fc:	f5ad 7d08 	sub.w	sp, sp, #544	@ 0x220
          sk[i][j] = key[4*j+i];
 8001500:	f366 621f 	bfi	r2, r6, #24, #8
          a[i][j] = block[4*j+i];
 8001504:	f36c 601f 	bfi	r0, ip, #24, #8
          sk[i][j] = key[4*j+i];
 8001508:	7b4e      	ldrb	r6, [r1, #13]
          a[i][j] = block[4*j+i];
 800150a:	9500      	str	r5, [sp, #0]
 800150c:	9002      	str	r0, [sp, #8]
 800150e:	2500      	movs	r5, #0
 8001510:	79a0      	ldrb	r0, [r4, #6]
          sk[i][j] = key[4*j+i];
 8001512:	9208      	str	r2, [sp, #32]
 8001514:	f366 631f 	bfi	r3, r6, #24, #8
          a[i][j] = block[4*j+i];
 8001518:	f368 0507 	bfi	r5, r8, #0, #8
          sk[i][j] = key[4*j+i];
 800151c:	930a      	str	r3, [sp, #40]	@ 0x28
          a[i][j] = block[4*j+i];
 800151e:	f360 250f 	bfi	r5, r0, #8, #8
          sk[i][j] = key[4*j+i];
 8001522:	798b      	ldrb	r3, [r1, #6]
          a[i][j] = block[4*j+i];
 8001524:	78e6      	ldrb	r6, [r4, #3]
 8001526:	79e2      	ldrb	r2, [r4, #7]
          sk[i][j] = key[4*j+i];
 8001528:	f891 c007 	ldrb.w	ip, [r1, #7]
 800152c:	2000      	movs	r0, #0
 800152e:	f367 0007 	bfi	r0, r7, #0, #8
 8001532:	f363 200f 	bfi	r0, r3, #8, #8
          a[i][j] = block[4*j+i];
 8001536:	2300      	movs	r3, #0
 8001538:	f366 0307 	bfi	r3, r6, #0, #8
 800153c:	f362 230f 	bfi	r3, r2, #8, #8
          sk[i][j] = key[4*j+i];
 8001540:	2200      	movs	r2, #0
 8001542:	f36e 0207 	bfi	r2, lr, #0, #8
 8001546:	f36c 220f 	bfi	r2, ip, #8, #8
 800154a:	f891 c00a 	ldrb.w	ip, [r1, #10]
 800154e:	f36c 4017 	bfi	r0, ip, #16, #8
 8001552:	f891 c00b 	ldrb.w	ip, [r1, #11]
 8001556:	f36c 4217 	bfi	r2, ip, #16, #8
          a[i][j] = block[4*j+i];
 800155a:	f894 c00a 	ldrb.w	ip, [r4, #10]
 800155e:	f36c 4517 	bfi	r5, ip, #16, #8
 8001562:	f894 c00b 	ldrb.w	ip, [r4, #11]
 8001566:	f36c 4317 	bfi	r3, ip, #16, #8
 800156a:	f894 c00e 	ldrb.w	ip, [r4, #14]
 800156e:	f36c 651f 	bfi	r5, ip, #24, #8
 8001572:	9504      	str	r5, [sp, #16]
          sk[i][j] = key[4*j+i];
 8001574:	7b8d      	ldrb	r5, [r1, #14]
 8001576:	7bc9      	ldrb	r1, [r1, #15]
 8001578:	f361 621f 	bfi	r2, r1, #24, #8
 800157c:	920e      	str	r2, [sp, #56]	@ 0x38
          a[i][j] = block[4*j+i];
 800157e:	7be2      	ldrb	r2, [r4, #15]
          sk[i][j] = key[4*j+i];
 8001580:	f365 601f 	bfi	r0, r5, #24, #8
          a[i][j] = block[4*j+i];
 8001584:	f362 631f 	bfi	r3, r2, #24, #8
          sk[i][j] = key[4*j+i];
 8001588:	900c      	str	r0, [sp, #48]	@ 0x30
      }
  }
  KeyExpansion(sk, rk);
 800158a:	a910      	add	r1, sp, #64	@ 0x40
 800158c:	a808      	add	r0, sp, #32
          a[i][j] = block[4*j+i];
 800158e:	9306      	str	r3, [sp, #24]
  KeyExpansion(sk, rk);
 8001590:	f7ff fc3a 	bl	8000e08 <KeyExpansion>
  Encrypt(a, rk);
 8001594:	a910      	add	r1, sp, #64	@ 0x40
 8001596:	4668      	mov	r0, sp
 8001598:	f7ff fd1a 	bl	8000fd0 <Encrypt>
  for (int j=0; j<4; j++) {
      for (int i=0; i<4; i++) {
          block[4*j+i] = a[i][j];
 800159c:	f89d 0001 	ldrb.w	r0, [sp, #1]
 80015a0:	f89d 2009 	ldrb.w	r2, [sp, #9]
 80015a4:	f89d 1002 	ldrb.w	r1, [sp, #2]
 80015a8:	2300      	movs	r3, #0
 80015aa:	f360 0307 	bfi	r3, r0, #0, #8
 80015ae:	f362 230f 	bfi	r3, r2, #8, #8
 80015b2:	f89d 2011 	ldrb.w	r2, [sp, #17]
 80015b6:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80015ba:	f362 4317 	bfi	r3, r2, #16, #8
 80015be:	f89d 2019 	ldrb.w	r2, [sp, #25]
 80015c2:	f362 631f 	bfi	r3, r2, #24, #8
 80015c6:	6063      	str	r3, [r4, #4]
 80015c8:	f89d 200a 	ldrb.w	r2, [sp, #10]
 80015cc:	2300      	movs	r3, #0
 80015ce:	f361 0307 	bfi	r3, r1, #0, #8
 80015d2:	f362 230f 	bfi	r3, r2, #8, #8
 80015d6:	f89d 2012 	ldrb.w	r2, [sp, #18]
 80015da:	f89d 1000 	ldrb.w	r1, [sp]
 80015de:	f362 4317 	bfi	r3, r2, #16, #8
 80015e2:	f89d 201a 	ldrb.w	r2, [sp, #26]
 80015e6:	f362 631f 	bfi	r3, r2, #24, #8
 80015ea:	60a3      	str	r3, [r4, #8]
 80015ec:	2200      	movs	r2, #0
 80015ee:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80015f2:	f360 0207 	bfi	r2, r0, #0, #8
 80015f6:	f363 220f 	bfi	r2, r3, #8, #8
 80015fa:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80015fe:	f363 4217 	bfi	r2, r3, #16, #8
 8001602:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8001606:	f363 621f 	bfi	r2, r3, #24, #8
 800160a:	2300      	movs	r3, #0
 800160c:	f361 0307 	bfi	r3, r1, #0, #8
 8001610:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8001614:	60e2      	str	r2, [r4, #12]
 8001616:	f361 230f 	bfi	r3, r1, #8, #8
 800161a:	f89d 1010 	ldrb.w	r1, [sp, #16]
 800161e:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8001622:	f361 4317 	bfi	r3, r1, #16, #8
 8001626:	f362 631f 	bfi	r3, r2, #24, #8
 800162a:	6023      	str	r3, [r4, #0]
      }
  }
}
 800162c:	f50d 7d08 	add.w	sp, sp, #544	@ 0x220
 8001630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001634 <arm_absmax_q15>:
void arm_absmax_q15(
  const q15_t * pSrc,
        uint32_t blockSize,
        q15_t * pResult,
        uint32_t * pIndex)
{
 8001634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        uint32_t index;                                /* index of maximum value */                         \
                                                                                                            \
  /* Initialize index value to zero. */                                                                     \
  outIndex = 0U;                                                                                            \
  /* Load first input value that act as reference value for comparision */                                  \
  out = *pSrc++;                                                                                            \
 8001638:	4680      	mov	r8, r0
 800163a:	f938 cb02 	ldrsh.w	ip, [r8], #2
  out = (out > 0) ? out : (q15_t)__QSUB16(0, out);                                                                           \
 800163e:	f1bc 0f00 	cmp.w	ip, #0
 8001642:	dc04      	bgt.n	800164e <arm_absmax_q15+0x1a>

__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001644:	2400      	movs	r4, #0
 8001646:	fad4 f41c 	qsub16	r4, r4, ip
 800164a:	fa0f fc84 	sxth.w	ip, r4
  /* Initialize index of extrema value. */                                                                  \
  index = 0U;                                                                                               \
                                                                                                            \
  /* Loop unrolling: Compute 4 outputs at a time */                                                         \
  blkCnt = (blockSize - 1U) >> 2U;                                                                          \
 800164e:	f101 39ff 	add.w	r9, r1, #4294967295
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 8001652:	ea5f 0a99 	movs.w	sl, r9, lsr #2
 8001656:	d07c      	beq.n	8001752 <arm_absmax_q15+0x11e>
  index = 0U;                                                                                               \
 8001658:	2400      	movs	r4, #0
 800165a:	300a      	adds	r0, #10
 800165c:	ea4f 078a 	mov.w	r7, sl, lsl #2
  outIndex = 0U;                                                                                            \
 8001660:	4625      	mov	r5, r4
 8001662:	4626      	mov	r6, r4
  {                                                                                                         \
    /* Initialize cur_absmax to next consecutive values one by one */                                         \
    cur_absmax = *pSrc++;                                                                                     \
 8001664:	f930 ec08 	ldrsh.w	lr, [r0, #-8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001668:	f1be 0f00 	cmp.w	lr, #0
 800166c:	dc03      	bgt.n	8001676 <arm_absmax_q15+0x42>
 800166e:	fad6 fe1e 	qsub16	lr, r6, lr
 8001672:	fa0f fe8e 	sxth.w	lr, lr
    /* compare for the extrema value */                                                                     \
    if (cur_absmax > out)                                                                         \
 8001676:	45e6      	cmp	lr, ip
    {                                                                                                       \
      /* Update the extrema value and it's index */                                                         \
      out = cur_absmax;                                                                                       \
      outIndex = index + 1U;                                                                                \
 8001678:	bfc8      	it	gt
 800167a:	46f4      	movgt	ip, lr
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 800167c:	f930 ec06 	ldrsh.w	lr, [r0, #-6]
      outIndex = index + 1U;                                                                                \
 8001680:	bfc8      	it	gt
 8001682:	1c65      	addgt	r5, r4, #1
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001684:	f1be 0f00 	cmp.w	lr, #0
 8001688:	dc03      	bgt.n	8001692 <arm_absmax_q15+0x5e>
 800168a:	fad6 fe1e 	qsub16	lr, r6, lr
 800168e:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                         \
 8001692:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 2U;                                                                                \
 8001694:	bfb8      	it	lt
 8001696:	46f4      	movlt	ip, lr
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001698:	f930 ec04 	ldrsh.w	lr, [r0, #-4]
      outIndex = index + 2U;                                                                                \
 800169c:	bfb8      	it	lt
 800169e:	1ca5      	addlt	r5, r4, #2
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 80016a0:	f1be 0f00 	cmp.w	lr, #0
 80016a4:	dc03      	bgt.n	80016ae <arm_absmax_q15+0x7a>
 80016a6:	fad6 fe1e 	qsub16	lr, r6, lr
 80016aa:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                          \
 80016ae:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 3U;                                                                                \
 80016b0:	bfa8      	it	ge
 80016b2:	46e6      	movge	lr, ip
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 80016b4:	f930 cc02 	ldrsh.w	ip, [r0, #-2]
      outIndex = index + 3U;                                                                                \
 80016b8:	bfb8      	it	lt
 80016ba:	1ce5      	addlt	r5, r4, #3
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 80016bc:	f1bc 0f00 	cmp.w	ip, #0
 80016c0:	dc03      	bgt.n	80016ca <arm_absmax_q15+0x96>
 80016c2:	fad6 fc1c 	qsub16	ip, r6, ip
 80016c6:	fa0f fc8c 	sxth.w	ip, ip
    if (cur_absmax > out)                                                                          \
 80016ca:	45e6      	cmp	lr, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 4U;                                                                                \
 80016cc:	f104 0404 	add.w	r4, r4, #4
    if (cur_absmax > out)                                                                          \
 80016d0:	bfac      	ite	ge
 80016d2:	46f4      	movge	ip, lr
      outIndex = index + 4U;                                                                                \
 80016d4:	4625      	movlt	r5, r4
  while (blkCnt > 0U)                                                                                       \
 80016d6:	42bc      	cmp	r4, r7
 80016d8:	f100 0008 	add.w	r0, r0, #8
 80016dc:	d1c2      	bne.n	8001664 <arm_absmax_q15+0x30>
    cur_absmax = *pSrc++;                                                                                     \
 80016de:	eb08 08ca 	add.w	r8, r8, sl, lsl #3
                                                                                                            \
  /* Loop unrolling: Compute remaining outputs */                                                           \
  blkCnt = (blockSize - 1U) % 4U;                                                                           \
                                                                                                            \
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 80016e2:	f019 0403 	ands.w	r4, r9, #3
 80016e6:	d01f      	beq.n	8001728 <arm_absmax_q15+0xf4>
  {                                                                                                         \
    cur_absmax = *pSrc++;                                                                                     \
 80016e8:	f9b8 0000 	ldrsh.w	r0, [r8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 80016ec:	2800      	cmp	r0, #0
 80016ee:	dd20      	ble.n	8001732 <arm_absmax_q15+0xfe>
    if (cur_absmax > out)                                                                         \
 80016f0:	4560      	cmp	r0, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = blockSize - blkCnt;                                                                        \
 80016f2:	bfc4      	itt	gt
 80016f4:	4684      	movgt	ip, r0
 80016f6:	1b0d      	subgt	r5, r1, r4
  while (blkCnt > 0U)                                                                                       \
 80016f8:	1e66      	subs	r6, r4, #1
 80016fa:	d015      	beq.n	8001728 <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 80016fc:	f9b8 0002 	ldrsh.w	r0, [r8, #2]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001700:	2800      	cmp	r0, #0
 8001702:	dd1b      	ble.n	800173c <arm_absmax_q15+0x108>
    if (cur_absmax > out)                                                                         \
 8001704:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8001706:	bfbc      	itt	lt
 8001708:	1b8d      	sublt	r5, r1, r6
 800170a:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 800170c:	2c02      	cmp	r4, #2
 800170e:	d00b      	beq.n	8001728 <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 8001710:	f9b8 1004 	ldrsh.w	r1, [r8, #4]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001714:	2900      	cmp	r1, #0
 8001716:	dc03      	bgt.n	8001720 <arm_absmax_q15+0xec>
 8001718:	2000      	movs	r0, #0
 800171a:	fad0 f111 	qsub16	r1, r0, r1
 800171e:	b209      	sxth	r1, r1
    if (cur_absmax > out)                                                                         \
 8001720:	4561      	cmp	r1, ip
 8001722:	bfc4      	itt	gt
 8001724:	464d      	movgt	r5, r9
 8001726:	468c      	movgt	ip, r1
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
  }                                                                                                         \
                                                                                                            \
  /* Store the extrema value and it's index into destination pointers */                                    \
  *pResult = out;                                                                                           \
 8001728:	f8a2 c000 	strh.w	ip, [r2]
  *pIndex = outIndex;
 800172c:	601d      	str	r5, [r3, #0]
}
 800172e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001732:	2600      	movs	r6, #0
 8001734:	fad6 f010 	qsub16	r0, r6, r0
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001738:	b200      	sxth	r0, r0
 800173a:	e7d9      	b.n	80016f0 <arm_absmax_q15+0xbc>
 800173c:	2700      	movs	r7, #0
 800173e:	fad7 f010 	qsub16	r0, r7, r0
 8001742:	b200      	sxth	r0, r0
    if (cur_absmax > out)                                                                         \
 8001744:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8001746:	bfbc      	itt	lt
 8001748:	1b8d      	sublt	r5, r1, r6
 800174a:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 800174c:	2c02      	cmp	r4, #2
 800174e:	d1df      	bne.n	8001710 <arm_absmax_q15+0xdc>
 8001750:	e7ea      	b.n	8001728 <arm_absmax_q15+0xf4>
  outIndex = 0U;                                                                                            \
 8001752:	4655      	mov	r5, sl
 8001754:	e7c5      	b.n	80016e2 <arm_absmax_q15+0xae>
 8001756:	bf00      	nop

08001758 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001758:	4b0a      	ldr	r3, [pc, #40]	@ (8001784 <MX_DMA_Init+0x2c>)
{
 800175a:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 800175c:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800175e:	f041 0101 	orr.w	r1, r1, #1
 8001762:	6499      	str	r1, [r3, #72]	@ 0x48
 8001764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
{
 8001766:	b083      	sub	sp, #12

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001768:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 800176a:	400b      	ands	r3, r1
 800176c:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800176e:	200b      	movs	r0, #11
 8001770:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001772:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001774:	f002 fdf4 	bl	8004360 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001778:	200b      	movs	r0, #11

}
 800177a:	b003      	add	sp, #12
 800177c:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001780:	f002 be2a 	b.w	80043d8 <HAL_NVIC_EnableIRQ>
 8001784:	40021000 	.word	0x40021000

08001788 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8001788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	2400      	movs	r4, #0
{
 800178e:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8001794:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001798:	4b98      	ldr	r3, [pc, #608]	@ (80019fc <MX_GPIO_Init+0x274>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	940c      	str	r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800179c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  HAL_PWREx_EnableVddIO2();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 800179e:	4f98      	ldr	r7, [pc, #608]	@ (8001a00 <MX_GPIO_Init+0x278>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 80017a0:	f8df a26c 	ldr.w	sl, [pc, #620]	@ 8001a10 <MX_GPIO_Init+0x288>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 80017a4:	f8df 926c 	ldr.w	r9, [pc, #620]	@ 8001a14 <MX_GPIO_Init+0x28c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80017a8:	f8df 826c 	ldr.w	r8, [pc, #620]	@ 8001a18 <MX_GPIO_Init+0x290>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80017ac:	4e95      	ldr	r6, [pc, #596]	@ (8001a04 <MX_GPIO_Init+0x27c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017ae:	f042 0210 	orr.w	r2, r2, #16
 80017b2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017b6:	f002 0210 	and.w	r2, r2, #16
 80017ba:	9200      	str	r2, [sp, #0]
 80017bc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017c0:	f042 0204 	orr.w	r2, r2, #4
 80017c4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017c8:	f002 0204 	and.w	r2, r2, #4
 80017cc:	9201      	str	r2, [sp, #4]
 80017ce:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017d2:	f042 0220 	orr.w	r2, r2, #32
 80017d6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017da:	f002 0220 	and.w	r2, r2, #32
 80017de:	9202      	str	r2, [sp, #8]
 80017e0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017e4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80017e8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017ec:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80017f0:	9203      	str	r2, [sp, #12]
 80017f2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017f6:	f042 0201 	orr.w	r2, r2, #1
 80017fa:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017fe:	f002 0201 	and.w	r2, r2, #1
 8001802:	9204      	str	r2, [sp, #16]
 8001804:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001806:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001808:	f042 0202 	orr.w	r2, r2, #2
 800180c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800180e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001810:	f002 0202 	and.w	r2, r2, #2
 8001814:	9205      	str	r2, [sp, #20]
 8001816:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001818:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800181a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800181e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001820:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001822:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8001826:	9206      	str	r2, [sp, #24]
 8001828:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800182a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800182c:	f042 0208 	orr.w	r2, r2, #8
 8001830:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001832:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001834:	f003 0308 	and.w	r3, r3, #8
 8001838:	9307      	str	r3, [sp, #28]
 800183a:	9b07      	ldr	r3, [sp, #28]
  HAL_PWREx_EnableVddIO2();
 800183c:	f003 f896 	bl	800496c <HAL_PWREx_EnableVddIO2>
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001840:	2201      	movs	r2, #1
 8001842:	4611      	mov	r1, r2
 8001844:	4638      	mov	r0, r7
 8001846:	f003 f837 	bl	80048b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 800184a:	4650      	mov	r0, sl
 800184c:	2201      	movs	r2, #1
 800184e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001852:	f003 f831 	bl	80048b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8001856:	4648      	mov	r0, r9
 8001858:	2201      	movs	r2, #1
 800185a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800185e:	f003 f82b 	bl	80048b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001862:	4622      	mov	r2, r4
 8001864:	4640      	mov	r0, r8
 8001866:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 800186a:	f003 f825 	bl	80048b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800186e:	4622      	mov	r2, r4
 8001870:	4630      	mov	r0, r6
 8001872:	2140      	movs	r1, #64	@ 0x40
 8001874:	f003 f820 	bl	80048b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001878:	a908      	add	r1, sp, #32
 800187a:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800187c:	f24d 72ff 	movw	r2, #55295	@ 0xd7ff
 8001880:	2303      	movs	r3, #3
 8001882:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001888:	f002 fef2 	bl	8004670 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800188c:	a908      	add	r1, sp, #32
 800188e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = B1_Pin;
 8001890:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001894:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001898:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800189e:	f002 fee7 	bl	8004670 <HAL_GPIO_Init>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018a2:	a908      	add	r1, sp, #32
 80018a4:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80018a6:	f64d 72ff 	movw	r2, #57343	@ 0xdfff
 80018aa:	2303      	movs	r3, #3
 80018ac:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b0:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018b2:	f002 fedd 	bl	8004670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80018b6:	2209      	movs	r2, #9
 80018b8:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80018ba:	a908      	add	r1, sp, #32
 80018bc:	4852      	ldr	r0, [pc, #328]	@ (8001a08 <MX_GPIO_Init+0x280>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	940a      	str	r4, [sp, #40]	@ 0x28

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_S2LP_CSN_Pin;
 80018c0:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80018c2:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c6:	f04f 0b03 	mov.w	fp, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80018ca:	f002 fed1 	bl	8004670 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 80018ce:	a908      	add	r1, sp, #32
 80018d0:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d2:	e9cd 5508 	strd	r5, r5, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d6:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 80018da:	f002 fec9 	bl	8004670 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018de:	4638      	mov	r0, r7
 80018e0:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80018e2:	f641 72fe 	movw	r2, #8190	@ 0x1ffe
 80018e6:	2303      	movs	r3, #3
 80018e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ee:	f002 febf 	bl	8004670 <HAL_GPIO_Init>
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f2:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 80018f4:	f248 0236 	movw	r2, #32822	@ 0x8036
 80018f8:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 80018fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001904:	f002 feb4 	bl	8004670 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8001908:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 800190a:	2208      	movs	r2, #8
 800190c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8001910:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8001914:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 800191a:	f002 fea9 	bl	8004670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB15
                           PB4 PB5 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800191e:	f64b 7277 	movw	r2, #49015	@ 0xbf77
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001922:	a908      	add	r1, sp, #32
 8001924:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001926:	2303      	movs	r3, #3
 8001928:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192e:	f002 fe9f 	bl	8004670 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8001932:	4650      	mov	r0, sl
 8001934:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
 8001936:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800193a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8001942:	f002 fe95 	bl	8004670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001946:	f64f 621f 	movw	r2, #65055	@ 0xfe1f
                          |GPIO_PIN_4|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800194a:	a908      	add	r1, sp, #32
 800194c:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800194e:	2303      	movs	r3, #3
 8001950:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001956:	f002 fe8b 	bl	8004670 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 800195a:	4648      	mov	r0, r9
 800195c:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
 800195e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001962:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 800196a:	f002 fe81 	bl	8004670 <HAL_GPIO_Init>
  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196e:	4640      	mov	r0, r8
 8001970:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001972:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8001976:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197c:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197e:	f002 fe77 	bl	8004670 <HAL_GPIO_Init>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001982:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001984:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001988:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800198a:	4820      	ldr	r0, [pc, #128]	@ (8001a0c <MX_GPIO_Init+0x284>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800198e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001992:	f002 fe6d 	bl	8004670 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001996:	2220      	movs	r2, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001998:	a908      	add	r1, sp, #32
 800199a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800199c:	2300      	movs	r3, #0
 800199e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80019a4:	f002 fe64 	bl	8004670 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80019a8:	a908      	add	r1, sp, #32
 80019aa:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80019ac:	2340      	movs	r3, #64	@ 0x40
 80019ae:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b0:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b4:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80019b6:	f002 fe5b 	bl	8004670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80019ba:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80019be:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c0:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c2:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c4:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80019ca:	230a      	movs	r3, #10
 80019cc:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ce:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d2:	f002 fe4d 	bl	8004670 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80019d6:	4622      	mov	r2, r4
 80019d8:	4621      	mov	r1, r4
 80019da:	2009      	movs	r0, #9
 80019dc:	f002 fcc0 	bl	8004360 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80019e0:	2009      	movs	r0, #9
 80019e2:	f002 fcf9 	bl	80043d8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80019e6:	4622      	mov	r2, r4
 80019e8:	4621      	mov	r1, r4
 80019ea:	2028      	movs	r0, #40	@ 0x28
 80019ec:	f002 fcb8 	bl	8004360 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019f0:	2028      	movs	r0, #40	@ 0x28
 80019f2:	f002 fcf1 	bl	80043d8 <HAL_NVIC_EnableIRQ>

}
 80019f6:	b00f      	add	sp, #60	@ 0x3c
 80019f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019fc:	40021000 	.word	0x40021000
 8001a00:	48000800 	.word	0x48000800
 8001a04:	48001800 	.word	0x48001800
 8001a08:	48001c00 	.word	0x48001c00
 8001a0c:	48000c00 	.word	0x48000c00
 8001a10:	48001400 	.word	0x48001400
 8001a14:	48001000 	.word	0x48001000
 8001a18:	48000400 	.word	0x48000400

08001a1c <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if (GPIO_Pin == B1_Pin) {
 8001a1c:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8001a20:	d002      	beq.n	8001a28 <HAL_GPIO_EXTI_Callback+0xc>
		btn_press = 1;
	}
	else if (GPIO_Pin == RADIO_INT_Pin)
 8001a22:	2808      	cmp	r0, #8
 8001a24:	d004      	beq.n	8001a30 <HAL_GPIO_EXTI_Callback+0x14>
		S2LP_IRQ_Handler();
}
 8001a26:	4770      	bx	lr
		btn_press = 1;
 8001a28:	4b02      	ldr	r3, [pc, #8]	@ (8001a34 <HAL_GPIO_EXTI_Callback+0x18>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	701a      	strb	r2, [r3, #0]
 8001a2e:	4770      	bx	lr
		S2LP_IRQ_Handler();
 8001a30:	f001 baf0 	b.w	8003014 <S2LP_IRQ_Handler>
 8001a34:	200013dc 	.word	0x200013dc

08001a38 <run>:
	}
}

void run(void)
{
	btn_press = 0;
 8001a38:	4c18      	ldr	r4, [pc, #96]	@ (8001a9c <run+0x64>)
		DEBUG_PRINT("Error while enabling the DMA\r\n");
 8001a3a:	4e19      	ldr	r6, [pc, #100]	@ (8001aa0 <run+0x68>)

	while (1)
	{
	  while (!btn_press) {
		  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8001a3c:	4d19      	ldr	r5, [pc, #100]	@ (8001aa4 <run+0x6c>)
{
 8001a3e:	b580      	push	{r7, lr}
	btn_press = 0;
 8001a40:	2700      	movs	r7, #0
 8001a42:	7027      	strb	r7, [r4, #0]
	  while (!btn_press) {
 8001a44:	7823      	ldrb	r3, [r4, #0]
 8001a46:	f003 08ff 	and.w	r8, r3, #255	@ 0xff
 8001a4a:	b9a3      	cbnz	r3, 8001a76 <run+0x3e>
		  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8001a4c:	2180      	movs	r1, #128	@ 0x80
 8001a4e:	2201      	movs	r2, #1
 8001a50:	4628      	mov	r0, r5
 8001a52:	f002 ff31 	bl	80048b8 <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 8001a56:	20c8      	movs	r0, #200	@ 0xc8
 8001a58:	f001 fe3e 	bl	80036d8 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 8001a5c:	4642      	mov	r2, r8
 8001a5e:	4628      	mov	r0, r5
 8001a60:	2180      	movs	r1, #128	@ 0x80
 8001a62:	f002 ff29 	bl	80048b8 <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 8001a66:	20c8      	movs	r0, #200	@ 0xc8
 8001a68:	f001 fe36 	bl	80036d8 <HAL_Delay>
	  while (!btn_press) {
 8001a6c:	7823      	ldrb	r3, [r4, #0]
 8001a6e:	f003 08ff 	and.w	r8, r3, #255	@ 0xff
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d0ea      	beq.n	8001a4c <run+0x14>
	  }
	  btn_press = 0;
 8001a76:	7027      	strb	r7, [r4, #0]
#if (CONTINUOUS_ACQ == 1)
	  while (!btn_press) {
 8001a78:	7823      	ldrb	r3, [r4, #0]
 8001a7a:	b96b      	cbnz	r3, 8001a98 <run+0x60>
	if (StartADCAcq(N_MELVECS) != HAL_OK) {
 8001a7c:	2014      	movs	r0, #20
 8001a7e:	f7fe fe87 	bl	8000790 <StartADCAcq>
 8001a82:	b928      	cbnz	r0, 8001a90 <run+0x58>
	while (!IsADCFinished()) {
 8001a84:	f7fe fe9c 	bl	80007c0 <IsADCFinished>
 8001a88:	2800      	cmp	r0, #0
 8001a8a:	d1f5      	bne.n	8001a78 <run+0x40>
		__WFI();
 8001a8c:	bf30      	wfi
 8001a8e:	e7f9      	b.n	8001a84 <run+0x4c>
		DEBUG_PRINT("Error while enabling the DMA\r\n");
 8001a90:	4630      	mov	r0, r6
 8001a92:	f006 fa27 	bl	8007ee4 <puts>
 8001a96:	e7f5      	b.n	8001a84 <run+0x4c>
		  acquire_and_send_packet();
	  }
	  btn_press = 0;
 8001a98:	7027      	strb	r7, [r4, #0]
	  while (!btn_press) {
 8001a9a:	e7d3      	b.n	8001a44 <run+0xc>
 8001a9c:	200013dc 	.word	0x200013dc
 8001aa0:	08009060 	.word	0x08009060
 8001aa4:	48000400 	.word	0x48000400

08001aa8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
  __ASM volatile ("cpsid i" : : : "memory");
 8001aac:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  DEBUG_PRINT("Entering error Handler\r\n");
 8001aae:	481a      	ldr	r0, [pc, #104]	@ (8001b18 <Error_Handler+0x70>)
 8001ab0:	4f1a      	ldr	r7, [pc, #104]	@ (8001b1c <Error_Handler+0x74>)
  while (1)
  {
	  // Blink LED3 (red)
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8001ab2:	4e1b      	ldr	r6, [pc, #108]	@ (8001b20 <Error_Handler+0x78>)
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8001ab4:	4d1b      	ldr	r5, [pc, #108]	@ (8001b24 <Error_Handler+0x7c>)
  DEBUG_PRINT("Entering error Handler\r\n");
 8001ab6:	f006 fa15 	bl	8007ee4 <puts>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8001aba:	2400      	movs	r4, #0
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8001abc:	2201      	movs	r2, #1
 8001abe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ac2:	4630      	mov	r0, r6
 8001ac4:	f002 fef8 	bl	80048b8 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	9400      	str	r4, [sp, #0]
 8001acc:	9900      	ldr	r1, [sp, #0]
 8001ace:	fba5 2303 	umull	r2, r3, r5, r3
 8001ad2:	ebb1 1f93 	cmp.w	r1, r3, lsr #6
 8001ad6:	ea4f 1293 	mov.w	r2, r3, lsr #6
 8001ada:	d205      	bcs.n	8001ae8 <Error_Handler+0x40>
 8001adc:	9b00      	ldr	r3, [sp, #0]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	9b00      	ldr	r3, [sp, #0]
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d3f9      	bcc.n	8001adc <Error_Handler+0x34>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8001ae8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001aec:	2200      	movs	r2, #0
 8001aee:	4630      	mov	r0, r6
 8001af0:	f002 fee2 	bl	80048b8 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	9401      	str	r4, [sp, #4]
 8001af8:	9a01      	ldr	r2, [sp, #4]
 8001afa:	fba5 1303 	umull	r1, r3, r5, r3
 8001afe:	ebb2 1f93 	cmp.w	r2, r3, lsr #6
 8001b02:	ea4f 1193 	mov.w	r1, r3, lsr #6
 8001b06:	d2d9      	bcs.n	8001abc <Error_Handler+0x14>
 8001b08:	9b01      	ldr	r3, [sp, #4]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	9301      	str	r3, [sp, #4]
 8001b0e:	9b01      	ldr	r3, [sp, #4]
 8001b10:	428b      	cmp	r3, r1
 8001b12:	d3f9      	bcc.n	8001b08 <Error_Handler+0x60>
 8001b14:	e7d2      	b.n	8001abc <Error_Handler+0x14>
 8001b16:	bf00      	nop
 8001b18:	08009080 	.word	0x08009080
 8001b1c:	20000778 	.word	0x20000778
 8001b20:	48000400 	.word	0x48000400
 8001b24:	51eb851f 	.word	0x51eb851f

08001b28 <SystemClock_Config>:
{
 8001b28:	b500      	push	{lr}
 8001b2a:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b2c:	2244      	movs	r2, #68	@ 0x44
 8001b2e:	2100      	movs	r1, #0
 8001b30:	a806      	add	r0, sp, #24
 8001b32:	f006 fb6b 	bl	800820c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b36:	2300      	movs	r3, #0
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b38:	f44f 7000 	mov.w	r0, #512	@ 0x200
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b3c:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001b40:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001b44:	9305      	str	r3, [sp, #20]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b46:	f002 fed1 	bl	80048ec <HAL_PWREx_ControlVoltageScaling>
 8001b4a:	b9e0      	cbnz	r0, 8001b86 <SystemClock_Config+0x5e>
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b4c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8001b90 <SystemClock_Config+0x68>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001b50:	2210      	movs	r2, #16
 8001b52:	4603      	mov	r3, r0
 8001b54:	9206      	str	r2, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b56:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001b58:	22b0      	movs	r2, #176	@ 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b5a:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b5c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001b60:	920e      	str	r2, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b62:	f002 ffab 	bl	8004abc <HAL_RCC_OscConfig>
 8001b66:	4603      	mov	r3, r0
 8001b68:	b968      	cbnz	r0, 8001b86 <SystemClock_Config+0x5e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b6a:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b6c:	2102      	movs	r1, #2
 8001b6e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001b70:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b74:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b78:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b7a:	f003 faab 	bl	80050d4 <HAL_RCC_ClockConfig>
 8001b7e:	b910      	cbnz	r0, 8001b86 <SystemClock_Config+0x5e>
}
 8001b80:	b019      	add	sp, #100	@ 0x64
 8001b82:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001b86:	f7ff ff8f 	bl	8001aa8 <Error_Handler>
 8001b8a:	bf00      	nop
 8001b8c:	f3af 8000 	nop.w
 8001b90:	00000001 	.word	0x00000001
 8001b94:	00000000 	.word	0x00000000

08001b98 <main>:
{
 8001b98:	b508      	push	{r3, lr}
  HAL_Init();
 8001b9a:	f001 fd7b 	bl	8003694 <HAL_Init>
  SystemClock_Config();
 8001b9e:	f7ff ffc3 	bl	8001b28 <SystemClock_Config>
  MX_GPIO_Init();
 8001ba2:	f7ff fdf1 	bl	8001788 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ba6:	f7ff fdd7 	bl	8001758 <MX_DMA_Init>
  MX_SPI1_Init();
 8001baa:	f001 fb0b 	bl	80031c4 <MX_SPI1_Init>
  MX_TIM3_Init();
 8001bae:	f001 fbfb 	bl	80033a8 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001bb2:	f7fe fce5 	bl	8000580 <MX_ADC1_Init>
	  MX_LPUART1_UART_Init();
 8001bb6:	f001 fc53 	bl	8003460 <MX_LPUART1_UART_Init>
  RetargetInit(&hlpuart1);
 8001bba:	4814      	ldr	r0, [pc, #80]	@ (8001c0c <main+0x74>)
 8001bbc:	f000 f922 	bl	8001e04 <RetargetInit>
  DEBUG_PRINT("Hello world\r\n");
 8001bc0:	4813      	ldr	r0, [pc, #76]	@ (8001c10 <main+0x78>)
 8001bc2:	f006 f98f 	bl	8007ee4 <puts>
  HAL_StatusTypeDef err = S2LP_Init(&hspi1);
 8001bc6:	4813      	ldr	r0, [pc, #76]	@ (8001c14 <main+0x7c>)
 8001bc8:	f001 f982 	bl	8002ed0 <S2LP_Init>
  if (err)  {
 8001bcc:	b128      	cbz	r0, 8001bda <main+0x42>
 8001bce:	4601      	mov	r1, r0
	  DEBUG_PRINT("[S2LP] Error while initializing: %u\r\n", err);
 8001bd0:	4811      	ldr	r0, [pc, #68]	@ (8001c18 <main+0x80>)
 8001bd2:	f006 f91f 	bl	8007e14 <iprintf>
	  Error_Handler();
 8001bd6:	f7ff ff67 	bl	8001aa8 <Error_Handler>
	  DEBUG_PRINT("[S2LP] Init OK\r\n");
 8001bda:	4810      	ldr	r0, [pc, #64]	@ (8001c1c <main+0x84>)
 8001bdc:	f006 f982 	bl	8007ee4 <puts>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 8001be0:	480f      	ldr	r0, [pc, #60]	@ (8001c20 <main+0x88>)
 8001be2:	217f      	movs	r1, #127	@ 0x7f
 8001be4:	f002 faf0 	bl	80041c8 <HAL_ADCEx_Calibration_Start>
 8001be8:	b120      	cbz	r0, 8001bf4 <main+0x5c>
	  DEBUG_PRINT("Error while calibrating the ADC\r\n");
 8001bea:	480e      	ldr	r0, [pc, #56]	@ (8001c24 <main+0x8c>)
 8001bec:	f006 f97a 	bl	8007ee4 <puts>
	  Error_Handler();
 8001bf0:	f7ff ff5a 	bl	8001aa8 <Error_Handler>
  if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 8001bf4:	480c      	ldr	r0, [pc, #48]	@ (8001c28 <main+0x90>)
 8001bf6:	f004 fa43 	bl	8006080 <HAL_TIM_Base_Start>
 8001bfa:	b120      	cbz	r0, 8001c06 <main+0x6e>
	  DEBUG_PRINT("Error while enabling timer TIM3\r\n");
 8001bfc:	480b      	ldr	r0, [pc, #44]	@ (8001c2c <main+0x94>)
 8001bfe:	f006 f971 	bl	8007ee4 <puts>
	  Error_Handler();
 8001c02:	f7ff ff51 	bl	8001aa8 <Error_Handler>
  run();
 8001c06:	f7ff ff17 	bl	8001a38 <run>
 8001c0a:	bf00      	nop
 8001c0c:	200020a8 	.word	0x200020a8
 8001c10:	08009098 	.word	0x08009098
 8001c14:	20001ff0 	.word	0x20001ff0
 8001c18:	080090a8 	.word	0x080090a8
 8001c1c:	080090d0 	.word	0x080090d0
 8001c20:	20000844 	.word	0x20000844
 8001c24:	080090e0 	.word	0x080090e0
 8001c28:	20002058 	.word	0x20002058
 8001c2c:	08009104 	.word	0x08009104

08001c30 <make_packet>:
    	tag[j] = state[j];
    }
}

// Assumes payload is already in place in the packet
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8001c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    size_t packet_len = payload_len + PACKET_HEADER_LENGTH + PACKET_TAG_LENGTH;
    // Initially, the whole packet header is set to 0s
    memset(packet, 0, PACKET_HEADER_LENGTH);
    // So is the tag
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8001c34:	f101 0508 	add.w	r5, r1, #8
 8001c38:	eb00 0a05 	add.w	sl, r0, r5
    memset(packet, 0, PACKET_HEADER_LENGTH);
 8001c3c:	2400      	movs	r4, #0
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8001c3e:	5144      	str	r4, [r0, r5]
 8001c40:	f8ca 4004 	str.w	r4, [sl, #4]
 8001c44:	f8ca 4008 	str.w	r4, [sl, #8]
 8001c48:	f8ca 400c 	str.w	r4, [sl, #12]
	// TO DO :  replace the two previous command by properly

	// Set the reserved field to 0
	packet[0] = 0x00;
	// Set the emitter_id field
	packet[1] = sender_id;
 8001c4c:	7042      	strb	r2, [r0, #1]
	// Set the payload_length field
	packet[2] = (payload_len >> 8) & 0xFF;
 8001c4e:	0a0a      	lsrs	r2, r1, #8
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8001c50:	b085      	sub	sp, #20
    size_t packet_len = payload_len + PACKET_HEADER_LENGTH + PACKET_TAG_LENGTH;
 8001c52:	f101 0b18 	add.w	fp, r1, #24
	packet[3] = payload_len & 0xFF;
 8001c56:	70c1      	strb	r1, [r0, #3]
	packet[2] = (payload_len >> 8) & 0xFF;
 8001c58:	7082      	strb	r2, [r0, #2]
    for (i = 0; i < (msg_len + 15) / 16; i++) {
 8001c5a:	3117      	adds	r1, #23
	// Set the packet_serial field
	packet[4] = (serial >> 24) & 0xFF;
 8001c5c:	0e1a      	lsrs	r2, r3, #24
	packet[5] = (serial >> 16) & 0xFF;
	packet[6] = (serial >> 8) & 0xFF;
	packet[7] = serial & 0xFF;
 8001c5e:	71c3      	strb	r3, [r0, #7]
	packet[4] = (serial >> 24) & 0xFF;
 8001c60:	7102      	strb	r2, [r0, #4]
    for (i = 0; i < (msg_len + 15) / 16; i++) {
 8001c62:	0909      	lsrs	r1, r1, #4
	packet[5] = (serial >> 16) & 0xFF;
 8001c64:	ea4f 4213 	mov.w	r2, r3, lsr #16
	packet[6] = (serial >> 8) & 0xFF;
 8001c68:	ea4f 2313 	mov.w	r3, r3, lsr #8
	uint32_t statew[4] = {0};
 8001c6c:	e9cd 4401 	strd	r4, r4, [sp, #4]
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8001c70:	4680      	mov	r8, r0
	uint32_t statew[4] = {0};
 8001c72:	9400      	str	r4, [sp, #0]
	packet[0] = 0x00;
 8001c74:	7004      	strb	r4, [r0, #0]
	uint32_t statew[4] = {0};
 8001c76:	9403      	str	r4, [sp, #12]
	packet[5] = (serial >> 16) & 0xFF;
 8001c78:	7142      	strb	r2, [r0, #5]
	packet[6] = (serial >> 8) & 0xFF;
 8001c7a:	7183      	strb	r3, [r0, #6]
    for (i = 0; i < (msg_len + 15) / 16; i++) {
 8001c7c:	f000 80a6 	beq.w	8001dcc <make_packet+0x19c>
		AES128_encrypt(state, AES_Key);
 8001c80:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 8001e00 <make_packet+0x1d0>
 8001c84:	eb00 1701 	add.w	r7, r0, r1, lsl #4
 8001c88:	4606      	mov	r6, r0
			if (msg_index < msg_len) {  // Ensure within bounds
 8001c8a:	42a5      	cmp	r5, r4
 8001c8c:	d905      	bls.n	8001c9a <make_packet+0x6a>
				state[j] ^= msg[msg_index];
 8001c8e:	f89d 3000 	ldrb.w	r3, [sp]
 8001c92:	7832      	ldrb	r2, [r6, #0]
 8001c94:	4053      	eors	r3, r2
 8001c96:	f88d 3000 	strb.w	r3, [sp]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001c9a:	1c63      	adds	r3, r4, #1
 8001c9c:	429d      	cmp	r5, r3
 8001c9e:	d905      	bls.n	8001cac <make_packet+0x7c>
				state[j] ^= msg[msg_index];
 8001ca0:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8001ca4:	7872      	ldrb	r2, [r6, #1]
 8001ca6:	4053      	eors	r3, r2
 8001ca8:	f88d 3001 	strb.w	r3, [sp, #1]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001cac:	1ca3      	adds	r3, r4, #2
 8001cae:	429d      	cmp	r5, r3
 8001cb0:	d905      	bls.n	8001cbe <make_packet+0x8e>
				state[j] ^= msg[msg_index];
 8001cb2:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8001cb6:	78b2      	ldrb	r2, [r6, #2]
 8001cb8:	4053      	eors	r3, r2
 8001cba:	f88d 3002 	strb.w	r3, [sp, #2]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001cbe:	1ce3      	adds	r3, r4, #3
 8001cc0:	429d      	cmp	r5, r3
 8001cc2:	d905      	bls.n	8001cd0 <make_packet+0xa0>
				state[j] ^= msg[msg_index];
 8001cc4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001cc8:	78f2      	ldrb	r2, [r6, #3]
 8001cca:	4053      	eors	r3, r2
 8001ccc:	f88d 3003 	strb.w	r3, [sp, #3]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001cd0:	1d23      	adds	r3, r4, #4
 8001cd2:	429d      	cmp	r5, r3
 8001cd4:	d905      	bls.n	8001ce2 <make_packet+0xb2>
				state[j] ^= msg[msg_index];
 8001cd6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001cda:	7932      	ldrb	r2, [r6, #4]
 8001cdc:	4053      	eors	r3, r2
 8001cde:	f88d 3004 	strb.w	r3, [sp, #4]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001ce2:	1d63      	adds	r3, r4, #5
 8001ce4:	429d      	cmp	r5, r3
 8001ce6:	d905      	bls.n	8001cf4 <make_packet+0xc4>
				state[j] ^= msg[msg_index];
 8001ce8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8001cec:	7972      	ldrb	r2, [r6, #5]
 8001cee:	4053      	eors	r3, r2
 8001cf0:	f88d 3005 	strb.w	r3, [sp, #5]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001cf4:	1da3      	adds	r3, r4, #6
 8001cf6:	429d      	cmp	r5, r3
 8001cf8:	d905      	bls.n	8001d06 <make_packet+0xd6>
				state[j] ^= msg[msg_index];
 8001cfa:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001cfe:	79b2      	ldrb	r2, [r6, #6]
 8001d00:	4053      	eors	r3, r2
 8001d02:	f88d 3006 	strb.w	r3, [sp, #6]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001d06:	1de3      	adds	r3, r4, #7
 8001d08:	429d      	cmp	r5, r3
 8001d0a:	d905      	bls.n	8001d18 <make_packet+0xe8>
				state[j] ^= msg[msg_index];
 8001d0c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001d10:	79f2      	ldrb	r2, [r6, #7]
 8001d12:	4053      	eors	r3, r2
 8001d14:	f88d 3007 	strb.w	r3, [sp, #7]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001d18:	f104 0308 	add.w	r3, r4, #8
 8001d1c:	429d      	cmp	r5, r3
 8001d1e:	d905      	bls.n	8001d2c <make_packet+0xfc>
				state[j] ^= msg[msg_index];
 8001d20:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001d24:	7a32      	ldrb	r2, [r6, #8]
 8001d26:	4053      	eors	r3, r2
 8001d28:	f88d 3008 	strb.w	r3, [sp, #8]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001d2c:	f104 0309 	add.w	r3, r4, #9
 8001d30:	429d      	cmp	r5, r3
 8001d32:	d905      	bls.n	8001d40 <make_packet+0x110>
				state[j] ^= msg[msg_index];
 8001d34:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8001d38:	7a72      	ldrb	r2, [r6, #9]
 8001d3a:	4053      	eors	r3, r2
 8001d3c:	f88d 3009 	strb.w	r3, [sp, #9]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001d40:	f104 030a 	add.w	r3, r4, #10
 8001d44:	429d      	cmp	r5, r3
 8001d46:	d905      	bls.n	8001d54 <make_packet+0x124>
				state[j] ^= msg[msg_index];
 8001d48:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8001d4c:	7ab2      	ldrb	r2, [r6, #10]
 8001d4e:	4053      	eors	r3, r2
 8001d50:	f88d 300a 	strb.w	r3, [sp, #10]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001d54:	f104 030b 	add.w	r3, r4, #11
 8001d58:	429d      	cmp	r5, r3
 8001d5a:	d905      	bls.n	8001d68 <make_packet+0x138>
				state[j] ^= msg[msg_index];
 8001d5c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8001d60:	7af2      	ldrb	r2, [r6, #11]
 8001d62:	4053      	eors	r3, r2
 8001d64:	f88d 300b 	strb.w	r3, [sp, #11]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001d68:	f104 030c 	add.w	r3, r4, #12
 8001d6c:	429d      	cmp	r5, r3
 8001d6e:	d905      	bls.n	8001d7c <make_packet+0x14c>
				state[j] ^= msg[msg_index];
 8001d70:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001d74:	7b32      	ldrb	r2, [r6, #12]
 8001d76:	4053      	eors	r3, r2
 8001d78:	f88d 300c 	strb.w	r3, [sp, #12]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001d7c:	f104 030d 	add.w	r3, r4, #13
 8001d80:	429d      	cmp	r5, r3
 8001d82:	d905      	bls.n	8001d90 <make_packet+0x160>
				state[j] ^= msg[msg_index];
 8001d84:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8001d88:	7b72      	ldrb	r2, [r6, #13]
 8001d8a:	4053      	eors	r3, r2
 8001d8c:	f88d 300d 	strb.w	r3, [sp, #13]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001d90:	f104 030e 	add.w	r3, r4, #14
 8001d94:	429d      	cmp	r5, r3
 8001d96:	d905      	bls.n	8001da4 <make_packet+0x174>
				state[j] ^= msg[msg_index];
 8001d98:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8001d9c:	7bb2      	ldrb	r2, [r6, #14]
 8001d9e:	4053      	eors	r3, r2
 8001da0:	f88d 300e 	strb.w	r3, [sp, #14]
			if (msg_index < msg_len) {  // Ensure within bounds
 8001da4:	f104 030f 	add.w	r3, r4, #15
 8001da8:	429d      	cmp	r5, r3
 8001daa:	d91d      	bls.n	8001de8 <make_packet+0x1b8>
				state[j] ^= msg[msg_index];
 8001dac:	7bf2      	ldrb	r2, [r6, #15]
 8001dae:	f89d 300f 	ldrb.w	r3, [sp, #15]
		AES128_encrypt(state, AES_Key);
 8001db2:	4649      	mov	r1, r9
				state[j] ^= msg[msg_index];
 8001db4:	4053      	eors	r3, r2
    for (i = 0; i < (msg_len + 15) / 16; i++) {
 8001db6:	3610      	adds	r6, #16
		AES128_encrypt(state, AES_Key);
 8001db8:	4668      	mov	r0, sp
				state[j] ^= msg[msg_index];
 8001dba:	f88d 300f 	strb.w	r3, [sp, #15]
		AES128_encrypt(state, AES_Key);
 8001dbe:	f7ff fb63 	bl	8001488 <AES128_encrypt>
    for (i = 0; i < (msg_len + 15) / 16; i++) {
 8001dc2:	42be      	cmp	r6, r7
 8001dc4:	f104 0410 	add.w	r4, r4, #16
 8001dc8:	f47f af5f 	bne.w	8001c8a <make_packet+0x5a>
    	tag[j] = state[j];
 8001dcc:	466c      	mov	r4, sp
 8001dce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dd0:	f848 0005 	str.w	r0, [r8, r5]
	// For the tag field, you have to calculate the tag. The function call below is correct but
	// tag_cbc_mac function, calculating the tag, is not implemented.
    tag_cbc_mac(packet + payload_len + PACKET_HEADER_LENGTH, packet, payload_len + PACKET_HEADER_LENGTH);

    return packet_len;
}
 8001dd4:	4658      	mov	r0, fp
    	tag[j] = state[j];
 8001dd6:	f8ca 1004 	str.w	r1, [sl, #4]
 8001dda:	f8ca 2008 	str.w	r2, [sl, #8]
 8001dde:	f8ca 300c 	str.w	r3, [sl, #12]
}
 8001de2:	b005      	add	sp, #20
 8001de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		AES128_encrypt(state, AES_Key);
 8001de8:	4649      	mov	r1, r9
 8001dea:	4668      	mov	r0, sp
    for (i = 0; i < (msg_len + 15) / 16; i++) {
 8001dec:	3610      	adds	r6, #16
		AES128_encrypt(state, AES_Key);
 8001dee:	f7ff fb4b 	bl	8001488 <AES128_encrypt>
    for (i = 0; i < (msg_len + 15) / 16; i++) {
 8001df2:	42be      	cmp	r6, r7
 8001df4:	f104 0410 	add.w	r4, r4, #16
 8001df8:	f47f af47 	bne.w	8001c8a <make_packet+0x5a>
 8001dfc:	e7e6      	b.n	8001dcc <make_packet+0x19c>
 8001dfe:	bf00      	nop
 8001e00:	08009128 	.word	0x08009128

08001e04 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001e04:	b430      	push	{r4, r5}
  gHuart = huart;

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001e06:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <RetargetInit+0x1c>)
  gHuart = huart;
 8001e08:	4906      	ldr	r1, [pc, #24]	@ (8001e24 <RetargetInit+0x20>)
  setvbuf(stdout, NULL, _IONBF, 0);
 8001e0a:	681d      	ldr	r5, [r3, #0]
void RetargetInit(UART_HandleTypeDef *huart) {
 8001e0c:	4604      	mov	r4, r0
  setvbuf(stdout, NULL, _IONBF, 0);
 8001e0e:	2300      	movs	r3, #0
  gHuart = huart;
 8001e10:	600c      	str	r4, [r1, #0]
  setvbuf(stdout, NULL, _IONBF, 0);
 8001e12:	68a8      	ldr	r0, [r5, #8]
 8001e14:	2202      	movs	r2, #2
}
 8001e16:	bc30      	pop	{r4, r5}
  setvbuf(stdout, NULL, _IONBF, 0);
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f006 b86b 	b.w	8007ef4 <setvbuf>
 8001e1e:	bf00      	nop
 8001e20:	20000790 	.word	0x20000790
 8001e24:	200013e0 	.word	0x200013e0

08001e28 <_isatty>:

int _isatty(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001e28:	2802      	cmp	r0, #2
 8001e2a:	d801      	bhi.n	8001e30 <_isatty+0x8>
    return 1;
 8001e2c:	2001      	movs	r0, #1

  errno = EBADF;
  return 0;
}
 8001e2e:	4770      	bx	lr
int _isatty(int fd) {
 8001e30:	b508      	push	{r3, lr}
  errno = EBADF;
 8001e32:	f006 fa39 	bl	80082a8 <__errno>
 8001e36:	2309      	movs	r3, #9
 8001e38:	6003      	str	r3, [r0, #0]
  return 0;
 8001e3a:	2000      	movs	r0, #0
}
 8001e3c:	bd08      	pop	{r3, pc}
 8001e3e:	bf00      	nop

08001e40 <_write>:

int _write(int fd, char* ptr, int len) {
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001e40:	3801      	subs	r0, #1
 8001e42:	2801      	cmp	r0, #1
int _write(int fd, char* ptr, int len) {
 8001e44:	b510      	push	{r4, lr}
  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001e46:	d80c      	bhi.n	8001e62 <_write+0x22>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001e48:	4614      	mov	r4, r2
 8001e4a:	4a09      	ldr	r2, [pc, #36]	@ (8001e70 <_write+0x30>)
 8001e4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e50:	6810      	ldr	r0, [r2, #0]
 8001e52:	b2a2      	uxth	r2, r4
 8001e54:	f004 fb02 	bl	800645c <HAL_UART_Transmit>
    if (hstatus == HAL_OK)
      return len;
 8001e58:	2800      	cmp	r0, #0
 8001e5a:	bf0c      	ite	eq
 8001e5c:	4620      	moveq	r0, r4
 8001e5e:	2005      	movne	r0, #5
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 8001e60:	bd10      	pop	{r4, pc}
  errno = EBADF;
 8001e62:	f006 fa21 	bl	80082a8 <__errno>
 8001e66:	2309      	movs	r3, #9
 8001e68:	6003      	str	r3, [r0, #0]
  return -1;
 8001e6a:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001e6e:	bd10      	pop	{r4, pc}
 8001e70:	200013e0 	.word	0x200013e0

08001e74 <_close>:

int _close(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001e74:	2802      	cmp	r0, #2
 8001e76:	d801      	bhi.n	8001e7c <_close+0x8>
    return 0;
 8001e78:	2000      	movs	r0, #0

  errno = EBADF;
  return -1;
}
 8001e7a:	4770      	bx	lr
int _close(int fd) {
 8001e7c:	b508      	push	{r3, lr}
  errno = EBADF;
 8001e7e:	f006 fa13 	bl	80082a8 <__errno>
 8001e82:	2309      	movs	r3, #9
 8001e84:	6003      	str	r3, [r0, #0]
  return -1;
 8001e86:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001e8a:	bd08      	pop	{r3, pc}

08001e8c <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001e8c:	b508      	push	{r3, lr}
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001e8e:	f006 fa0b 	bl	80082a8 <__errno>
 8001e92:	2309      	movs	r3, #9
 8001e94:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001e96:	f04f 30ff 	mov.w	r0, #4294967295
 8001e9a:	bd08      	pop	{r3, pc}

08001e9c <_read>:

int _read(int fd, char* ptr, int len) {
 8001e9c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001e9e:	b958      	cbnz	r0, 8001eb8 <_read+0x1c>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001ea0:	4a09      	ldr	r2, [pc, #36]	@ (8001ec8 <_read+0x2c>)
 8001ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea6:	6810      	ldr	r0, [r2, #0]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f004 fb47 	bl	800653c <HAL_UART_Receive>
    if (hstatus == HAL_OK)
      return 1;
 8001eae:	2800      	cmp	r0, #0
 8001eb0:	bf14      	ite	ne
 8001eb2:	2005      	movne	r0, #5
 8001eb4:	2001      	moveq	r0, #1
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 8001eb6:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8001eb8:	f006 f9f6 	bl	80082a8 <__errno>
 8001ebc:	2309      	movs	r3, #9
 8001ebe:	6003      	str	r3, [r0, #0]
  return -1;
 8001ec0:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001ec4:	bd08      	pop	{r3, pc}
 8001ec6:	bf00      	nop
 8001ec8:	200013e0 	.word	0x200013e0

08001ecc <_fstat>:

int _fstat(int fd, struct stat* st) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001ecc:	2802      	cmp	r0, #2
int _fstat(int fd, struct stat* st) {
 8001ece:	b508      	push	{r3, lr}
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001ed0:	d804      	bhi.n	8001edc <_fstat+0x10>
    st->st_mode = S_IFCHR;
 8001ed2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ed6:	604b      	str	r3, [r1, #4]
    return 0;
  }

  errno = EBADF;
  return 0;
}
 8001ed8:	2000      	movs	r0, #0
 8001eda:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8001edc:	f006 f9e4 	bl	80082a8 <__errno>
 8001ee0:	2309      	movs	r3, #9
 8001ee2:	6003      	str	r3, [r0, #0]
}
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	bd08      	pop	{r3, pc}

08001ee8 <S2LP_Command>:
volatile uint8_t underflow = 0;

volatile uint16_t n_chunks_tx = 0;

HAL_StatusTypeDef S2LP_Command(uint8_t cmd, S2LPStatus *status)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af02      	add	r7, sp, #8
 8001eee:	4603      	mov	r3, r0
 8001ef0:	6039      	str	r1, [r7, #0]
 8001ef2:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuf[2] = {0x80, cmd};
 8001ef4:	2380      	movs	r3, #128	@ 0x80
 8001ef6:	733b      	strb	r3, [r7, #12]
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	737b      	strb	r3, [r7, #13]
 8001efc:	b672      	cpsid	i
}
 8001efe:	bf00      	nop
	uint8_t RxBuf[2];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001f00:	2200      	movs	r2, #0
 8001f02:	2101      	movs	r1, #1
 8001f04:	480f      	ldr	r0, [pc, #60]	@ (8001f44 <S2LP_Command+0x5c>)
 8001f06:	f002 fcd7 	bl	80048b8 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 2, HAL_MAX_DELAY);
 8001f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f48 <S2LP_Command+0x60>)
 8001f0c:	6818      	ldr	r0, [r3, #0]
 8001f0e:	f107 0208 	add.w	r2, r7, #8
 8001f12:	f107 010c 	add.w	r1, r7, #12
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	f003 fe8d 	bl	8005c3c <HAL_SPI_TransmitReceive>
 8001f22:	4603      	mov	r3, r0
 8001f24:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001f26:	2201      	movs	r2, #1
 8001f28:	2101      	movs	r1, #1
 8001f2a:	4806      	ldr	r0, [pc, #24]	@ (8001f44 <S2LP_Command+0x5c>)
 8001f2c:	f002 fcc4 	bl	80048b8 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001f30:	b662      	cpsie	i
}
 8001f32:	bf00      	nop
	__enable_irq();

	memcpy(status, &RxBuf[0], 2);
 8001f34:	893a      	ldrh	r2, [r7, #8]
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	801a      	strh	r2, [r3, #0]
	return err;
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	48000800 	.word	0x48000800
 8001f48:	200013e8 	.word	0x200013e8

08001f4c <S2LP_ReadReg>:

HAL_StatusTypeDef S2LP_ReadReg(uint8_t addr, uint8_t *retval, S2LPStatus *status)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b088      	sub	sp, #32
 8001f50:	af02      	add	r7, sp, #8
 8001f52:	4603      	mov	r3, r0
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
 8001f58:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuf[] = {0x01, addr, 0x0};
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	753b      	strb	r3, [r7, #20]
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
 8001f60:	757b      	strb	r3, [r7, #21]
 8001f62:	2300      	movs	r3, #0
 8001f64:	75bb      	strb	r3, [r7, #22]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f66:	b672      	cpsid	i
}
 8001f68:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	4814      	ldr	r0, [pc, #80]	@ (8001fc0 <S2LP_ReadReg+0x74>)
 8001f70:	f002 fca2 	bl	80048b8 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8001f74:	4b13      	ldr	r3, [pc, #76]	@ (8001fc4 <S2LP_ReadReg+0x78>)
 8001f76:	6818      	ldr	r0, [r3, #0]
 8001f78:	f107 0210 	add.w	r2, r7, #16
 8001f7c:	f107 0114 	add.w	r1, r7, #20
 8001f80:	f04f 33ff 	mov.w	r3, #4294967295
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	2303      	movs	r3, #3
 8001f88:	f003 fe58 	bl	8005c3c <HAL_SPI_TransmitReceive>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001f90:	2201      	movs	r2, #1
 8001f92:	2101      	movs	r1, #1
 8001f94:	480a      	ldr	r0, [pc, #40]	@ (8001fc0 <S2LP_ReadReg+0x74>)
 8001f96:	f002 fc8f 	bl	80048b8 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001f9a:	b662      	cpsie	i
}
 8001f9c:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d002      	beq.n	8001faa <S2LP_ReadReg+0x5e>
		memcpy(status, &RxBuf[0], 2);
 8001fa4:	8a3a      	ldrh	r2, [r7, #16]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	801a      	strh	r2, [r3, #0]
	if (retval != NULL)
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d002      	beq.n	8001fb6 <S2LP_ReadReg+0x6a>
		*retval = RxBuf[2];
 8001fb0:	7cba      	ldrb	r2, [r7, #18]
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	701a      	strb	r2, [r3, #0]
	return err;
 8001fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	48000800 	.word	0x48000800
 8001fc4:	200013e8 	.word	0x200013e8

08001fc8 <S2LP_WriteReg>:

HAL_StatusTypeDef S2LP_WriteReg(uint8_t addr, uint8_t val, S2LPStatus *status)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af02      	add	r7, sp, #8
 8001fce:	4603      	mov	r3, r0
 8001fd0:	603a      	str	r2, [r7, #0]
 8001fd2:	71fb      	strb	r3, [r7, #7]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuf[] = {0x00, addr, val};
 8001fd8:	2300      	movs	r3, #0
 8001fda:	733b      	strb	r3, [r7, #12]
 8001fdc:	79fb      	ldrb	r3, [r7, #7]
 8001fde:	737b      	strb	r3, [r7, #13]
 8001fe0:	79bb      	ldrb	r3, [r7, #6]
 8001fe2:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8001fe4:	b672      	cpsid	i
}
 8001fe6:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2101      	movs	r1, #1
 8001fec:	4811      	ldr	r0, [pc, #68]	@ (8002034 <S2LP_WriteReg+0x6c>)
 8001fee:	f002 fc63 	bl	80048b8 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8001ff2:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <S2LP_WriteReg+0x70>)
 8001ff4:	6818      	ldr	r0, [r3, #0]
 8001ff6:	f107 0208 	add.w	r2, r7, #8
 8001ffa:	f107 010c 	add.w	r1, r7, #12
 8001ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	2303      	movs	r3, #3
 8002006:	f003 fe19 	bl	8005c3c <HAL_SPI_TransmitReceive>
 800200a:	4603      	mov	r3, r0
 800200c:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 800200e:	2201      	movs	r2, #1
 8002010:	2101      	movs	r1, #1
 8002012:	4808      	ldr	r0, [pc, #32]	@ (8002034 <S2LP_WriteReg+0x6c>)
 8002014:	f002 fc50 	bl	80048b8 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8002018:	b662      	cpsie	i
}
 800201a:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d002      	beq.n	8002028 <S2LP_WriteReg+0x60>
		memcpy(status, &RxBuf[0], 2);
 8002022:	893a      	ldrh	r2, [r7, #8]
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	801a      	strh	r2, [r3, #0]
	return err;
 8002028:	7bfb      	ldrb	r3, [r7, #15]
}
 800202a:	4618      	mov	r0, r3
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	48000800 	.word	0x48000800
 8002038:	200013e8 	.word	0x200013e8

0800203c <S2LP_WriteTxFIFO>:

HAL_StatusTypeDef S2LP_WriteTxFIFO(uint8_t *chunk, uint8_t chunk_len, S2LPStatus *status)
{
 800203c:	b590      	push	{r4, r7, lr}
 800203e:	b08d      	sub	sp, #52	@ 0x34
 8002040:	af02      	add	r7, sp, #8
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	460b      	mov	r3, r1
 8002046:	607a      	str	r2, [r7, #4]
 8002048:	72fb      	strb	r3, [r7, #11]
	uint8_t TxBuf[FIFO_CHUNK_SIZE+2];
	uint8_t RxBuf[FIFO_CHUNK_SIZE+2];
	TxBuf[0] = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	773b      	strb	r3, [r7, #28]
	TxBuf[1] = 0xFF;
 800204e:	23ff      	movs	r3, #255	@ 0xff
 8002050:	777b      	strb	r3, [r7, #29]
	memcpy((void *)&TxBuf[2], (void *)chunk, chunk_len);
 8002052:	7afa      	ldrb	r2, [r7, #11]
 8002054:	f107 031c 	add.w	r3, r7, #28
 8002058:	3302      	adds	r3, #2
 800205a:	68f9      	ldr	r1, [r7, #12]
 800205c:	4618      	mov	r0, r3
 800205e:	f006 f950 	bl	8008302 <memcpy>
  __ASM volatile ("cpsid i" : : : "memory");
 8002062:	b672      	cpsid	i
}
 8002064:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8002066:	2200      	movs	r2, #0
 8002068:	2101      	movs	r1, #1
 800206a:	4814      	ldr	r0, [pc, #80]	@ (80020bc <S2LP_WriteTxFIFO+0x80>)
 800206c:	f002 fc24 	bl	80048b8 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, chunk_len+2, HAL_MAX_DELAY);
 8002070:	4b13      	ldr	r3, [pc, #76]	@ (80020c0 <S2LP_WriteTxFIFO+0x84>)
 8002072:	6818      	ldr	r0, [r3, #0]
 8002074:	7afb      	ldrb	r3, [r7, #11]
 8002076:	b29b      	uxth	r3, r3
 8002078:	3302      	adds	r3, #2
 800207a:	b29b      	uxth	r3, r3
 800207c:	f107 0210 	add.w	r2, r7, #16
 8002080:	f107 011c 	add.w	r1, r7, #28
 8002084:	f04f 34ff 	mov.w	r4, #4294967295
 8002088:	9400      	str	r4, [sp, #0]
 800208a:	f003 fdd7 	bl	8005c3c <HAL_SPI_TransmitReceive>
 800208e:	4603      	mov	r3, r0
 8002090:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8002094:	2201      	movs	r2, #1
 8002096:	2101      	movs	r1, #1
 8002098:	4808      	ldr	r0, [pc, #32]	@ (80020bc <S2LP_WriteTxFIFO+0x80>)
 800209a:	f002 fc0d 	bl	80048b8 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 800209e:	b662      	cpsie	i
}
 80020a0:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d002      	beq.n	80020ae <S2LP_WriteTxFIFO+0x72>
		memcpy(status, &RxBuf[0], 2);
 80020a8:	8a3a      	ldrh	r2, [r7, #16]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	801a      	strh	r2, [r3, #0]
	return err;
 80020ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	372c      	adds	r7, #44	@ 0x2c
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd90      	pop	{r4, r7, pc}
 80020ba:	bf00      	nop
 80020bc:	48000800 	.word	0x48000800
 80020c0:	200013e8 	.word	0x200013e8

080020c4 <S2LP_Send>:

HAL_StatusTypeDef S2LP_Send(uint8_t *payload, uint16_t pay_len)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	807b      	strh	r3, [r7, #2]
	S2LPStatus radio_status;
	HAL_StatusTypeDef err;

	// Flush the Tx FIFO
	S2LP_Command(CMD_FLUSHTXFIFO, &radio_status);
 80020d0:	f107 030c 	add.w	r3, r7, #12
 80020d4:	4619      	mov	r1, r3
 80020d6:	2072      	movs	r0, #114	@ 0x72
 80020d8:	f7ff ff06 	bl	8001ee8 <S2LP_Command>
	if (radio_status.MC_STATE != MC_STATE_READY) {
 80020dc:	7b7b      	ldrb	r3, [r7, #13]
 80020de:	f023 0301 	bic.w	r3, r3, #1
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d004      	beq.n	80020f2 <S2LP_Send+0x2e>
		DEBUG_PRINT("[S2LP] Error: radio is not ready\r\n");
 80020e8:	4864      	ldr	r0, [pc, #400]	@ (800227c <S2LP_Send+0x1b8>)
 80020ea:	f005 fefb 	bl	8007ee4 <puts>
		return HAL_BUSY;
 80020ee:	2302      	movs	r3, #2
 80020f0:	e0c0      	b.n	8002274 <S2LP_Send+0x1b0>
	}
	// Reset global interrupt variables
	packet_sent = 0;
 80020f2:	4b63      	ldr	r3, [pc, #396]	@ (8002280 <S2LP_Send+0x1bc>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	701a      	strb	r2, [r3, #0]
	underflow = 0;
 80020f8:	4b62      	ldr	r3, [pc, #392]	@ (8002284 <S2LP_Send+0x1c0>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	701a      	strb	r2, [r3, #0]
	fifo_almost_empty = 0;
 80020fe:	4b62      	ldr	r3, [pc, #392]	@ (8002288 <S2LP_Send+0x1c4>)
 8002100:	2200      	movs	r2, #0
 8002102:	701a      	strb	r2, [r3, #0]

	// Set the packet length
	S2LP_WriteReg(PCKTLEN1_ADDR, (uint8_t) (pay_len >> 8), NULL);
 8002104:	887b      	ldrh	r3, [r7, #2]
 8002106:	0a1b      	lsrs	r3, r3, #8
 8002108:	b29b      	uxth	r3, r3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	2200      	movs	r2, #0
 800210e:	4619      	mov	r1, r3
 8002110:	2031      	movs	r0, #49	@ 0x31
 8002112:	f7ff ff59 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTLEN0_ADDR, (uint8_t) (pay_len & 0xFF), NULL);
 8002116:	887b      	ldrh	r3, [r7, #2]
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2200      	movs	r2, #0
 800211c:	4619      	mov	r1, r3
 800211e:	2032      	movs	r0, #50	@ 0x32
 8002120:	f7ff ff52 	bl	8001fc8 <S2LP_WriteReg>

	// Switch to lock Tx state
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 8002124:	e00f      	b.n	8002146 <S2LP_Send+0x82>
		err = S2LP_Command(CMD_LOCKTX, &radio_status);
 8002126:	f107 030c 	add.w	r3, r7, #12
 800212a:	4619      	mov	r1, r3
 800212c:	2066      	movs	r0, #102	@ 0x66
 800212e:	f7ff fedb 	bl	8001ee8 <S2LP_Command>
 8002132:	4603      	mov	r3, r0
 8002134:	73bb      	strb	r3, [r7, #14]
		if (err) {
 8002136:	7bbb      	ldrb	r3, [r7, #14]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d004      	beq.n	8002146 <S2LP_Send+0x82>
			DEBUG_PRINT("[S2LP] Error: cannot lock on Tx\r\n");
 800213c:	4853      	ldr	r0, [pc, #332]	@ (800228c <S2LP_Send+0x1c8>)
 800213e:	f005 fed1 	bl	8007ee4 <puts>
			return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e096      	b.n	8002274 <S2LP_Send+0x1b0>
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 8002146:	7b7b      	ldrb	r3, [r7, #13]
 8002148:	f023 0301 	bic.w	r3, r3, #1
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b18      	cmp	r3, #24
 8002150:	d1e9      	bne.n	8002126 <S2LP_Send+0x62>
		}
	}

	// Fill Tx FIFO with payload chunks
	uint8_t sending = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	75fb      	strb	r3, [r7, #23]
	uint16_t n_chunks = (pay_len / FIFO_CHUNK_SIZE) + (pay_len % FIFO_CHUNK_SIZE != 0);
 8002156:	887b      	ldrh	r3, [r7, #2]
 8002158:	08db      	lsrs	r3, r3, #3
 800215a:	b29b      	uxth	r3, r3
 800215c:	887a      	ldrh	r2, [r7, #2]
 800215e:	f002 0207 	and.w	r2, r2, #7
 8002162:	b292      	uxth	r2, r2
 8002164:	2a00      	cmp	r2, #0
 8002166:	bf14      	ite	ne
 8002168:	2201      	movne	r2, #1
 800216a:	2200      	moveq	r2, #0
 800216c:	b2d2      	uxtb	r2, r2
 800216e:	4413      	add	r3, r2
 8002170:	823b      	strh	r3, [r7, #16]

	uint16_t free_chunks = FIFO_SIZE / FIFO_CHUNK_SIZE;
 8002172:	2310      	movs	r3, #16
 8002174:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i < n_chunks; i++) {
 8002176:	2300      	movs	r3, #0
 8002178:	827b      	strh	r3, [r7, #18]
 800217a:	e063      	b.n	8002244 <S2LP_Send+0x180>
		if (underflow) {
 800217c:	4b41      	ldr	r3, [pc, #260]	@ (8002284 <S2LP_Send+0x1c0>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d02f      	beq.n	80021e6 <S2LP_Send+0x122>
			DEBUG_PRINT("[S2LP] Error: Tx FIFO overflow or underflow!\r\n");
 8002186:	4842      	ldr	r0, [pc, #264]	@ (8002290 <S2LP_Send+0x1cc>)
 8002188:	f005 feac 	bl	8007ee4 <puts>
			err = S2LP_ReadReg(0, NULL, &radio_status); // fetch radio state
 800218c:	f107 030c 	add.w	r3, r7, #12
 8002190:	461a      	mov	r2, r3
 8002192:	2100      	movs	r1, #0
 8002194:	2000      	movs	r0, #0
 8002196:	f7ff fed9 	bl	8001f4c <S2LP_ReadReg>
 800219a:	4603      	mov	r3, r0
 800219c:	73bb      	strb	r3, [r7, #14]
			if (!err) {
 800219e:	7bbb      	ldrb	r3, [r7, #14]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d105      	bne.n	80021b0 <S2LP_Send+0xec>
				S2LP_PrintStatus(&radio_status);
 80021a4:	f107 030c 	add.w	r3, r7, #12
 80021a8:	4618      	mov	r0, r3
 80021aa:	f000 f879 	bl	80022a0 <S2LP_PrintStatus>
 80021ae:	e002      	b.n	80021b6 <S2LP_Send+0xf2>
			} else {
				DEBUG_PRINT("[S2LP] Error: unable to fetch radio status!\r\n");
 80021b0:	4838      	ldr	r0, [pc, #224]	@ (8002294 <S2LP_Send+0x1d0>)
 80021b2:	f005 fe97 	bl	8007ee4 <puts>
			}
			return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e05c      	b.n	8002274 <S2LP_Send+0x1b0>
		}

		while (free_chunks == 0) {
			if (!sending) {// if FIFO is full and we are not sending yet ...
 80021ba:	7dfb      	ldrb	r3, [r7, #23]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d107      	bne.n	80021d0 <S2LP_Send+0x10c>
				S2LP_Command(CMD_TX, &radio_status); // start the transmission
 80021c0:	f107 030c 	add.w	r3, r7, #12
 80021c4:	4619      	mov	r1, r3
 80021c6:	2060      	movs	r0, #96	@ 0x60
 80021c8:	f7ff fe8e 	bl	8001ee8 <S2LP_Command>
				sending = 1;
 80021cc:	2301      	movs	r3, #1
 80021ce:	75fb      	strb	r3, [r7, #23]
			}

			__WFI();
 80021d0:	bf30      	wfi
			if (fifo_almost_empty) {
 80021d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002288 <S2LP_Send+0x1c4>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d004      	beq.n	80021e6 <S2LP_Send+0x122>
				free_chunks = FIFO_SIZE/FIFO_CHUNK_SIZE - FIFO_EMPTY_THRESH;
 80021dc:	230c      	movs	r3, #12
 80021de:	82bb      	strh	r3, [r7, #20]
				fifo_almost_empty = 0;
 80021e0:	4b29      	ldr	r3, [pc, #164]	@ (8002288 <S2LP_Send+0x1c4>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]
		while (free_chunks == 0) {
 80021e6:	8abb      	ldrh	r3, [r7, #20]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0e6      	beq.n	80021ba <S2LP_Send+0xf6>
			}
		}

		uint8_t chunk_len = (i == n_chunks-1) ? pay_len-(n_chunks-1)*FIFO_CHUNK_SIZE : FIFO_CHUNK_SIZE;
 80021ec:	8a7a      	ldrh	r2, [r7, #18]
 80021ee:	8a3b      	ldrh	r3, [r7, #16]
 80021f0:	3b01      	subs	r3, #1
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d109      	bne.n	800220a <S2LP_Send+0x146>
 80021f6:	887b      	ldrh	r3, [r7, #2]
 80021f8:	b2da      	uxtb	r2, r3
 80021fa:	8a3b      	ldrh	r3, [r7, #16]
 80021fc:	3b01      	subs	r3, #1
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	b2db      	uxtb	r3, r3
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	b2db      	uxtb	r3, r3
 8002208:	e000      	b.n	800220c <S2LP_Send+0x148>
 800220a:	2308      	movs	r3, #8
 800220c:	73fb      	strb	r3, [r7, #15]
		err = S2LP_WriteTxFIFO(&payload[i*FIFO_CHUNK_SIZE], chunk_len, &radio_status);
 800220e:	8a7b      	ldrh	r3, [r7, #18]
 8002210:	00db      	lsls	r3, r3, #3
 8002212:	461a      	mov	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4413      	add	r3, r2
 8002218:	f107 020c 	add.w	r2, r7, #12
 800221c:	7bf9      	ldrb	r1, [r7, #15]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff ff0c 	bl	800203c <S2LP_WriteTxFIFO>
 8002224:	4603      	mov	r3, r0
 8002226:	73bb      	strb	r3, [r7, #14]
		if (err) {
 8002228:	7bbb      	ldrb	r3, [r7, #14]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d004      	beq.n	8002238 <S2LP_Send+0x174>
			DEBUG_PRINT("[S2LP] Error: cannot fill Tx FIFO\r\n");
 800222e:	481a      	ldr	r0, [pc, #104]	@ (8002298 <S2LP_Send+0x1d4>)
 8002230:	f005 fe58 	bl	8007ee4 <puts>
			return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e01d      	b.n	8002274 <S2LP_Send+0x1b0>
		}
		free_chunks--;
 8002238:	8abb      	ldrh	r3, [r7, #20]
 800223a:	3b01      	subs	r3, #1
 800223c:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i < n_chunks; i++) {
 800223e:	8a7b      	ldrh	r3, [r7, #18]
 8002240:	3301      	adds	r3, #1
 8002242:	827b      	strh	r3, [r7, #18]
 8002244:	8a7a      	ldrh	r2, [r7, #18]
 8002246:	8a3b      	ldrh	r3, [r7, #16]
 8002248:	429a      	cmp	r2, r3
 800224a:	d397      	bcc.n	800217c <S2LP_Send+0xb8>
	}

	// Start transmission (for short payloads)
	if (!sending) {
 800224c:	7dfb      	ldrb	r3, [r7, #23]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d107      	bne.n	8002262 <S2LP_Send+0x19e>
		S2LP_Command(CMD_TX, &radio_status);
 8002252:	f107 030c 	add.w	r3, r7, #12
 8002256:	4619      	mov	r1, r3
 8002258:	2060      	movs	r0, #96	@ 0x60
 800225a:	f7ff fe45 	bl	8001ee8 <S2LP_Command>
	}

	while (!packet_sent) {
 800225e:	e000      	b.n	8002262 <S2LP_Send+0x19e>
		__WFI(); // wait until packet has been fully transmitted
 8002260:	bf30      	wfi
	while (!packet_sent) {
 8002262:	4b07      	ldr	r3, [pc, #28]	@ (8002280 <S2LP_Send+0x1bc>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0f9      	beq.n	8002260 <S2LP_Send+0x19c>
	}

	DEBUG_PRINT("[S2LP] Packet transmitted!\r\n");
 800226c:	480b      	ldr	r0, [pc, #44]	@ (800229c <S2LP_Send+0x1d8>)
 800226e:	f005 fe39 	bl	8007ee4 <puts>
	return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	08008d58 	.word	0x08008d58
 8002280:	200013e4 	.word	0x200013e4
 8002284:	200013e6 	.word	0x200013e6
 8002288:	200013e5 	.word	0x200013e5
 800228c:	08008d7c 	.word	0x08008d7c
 8002290:	08008da0 	.word	0x08008da0
 8002294:	08008dd0 	.word	0x08008dd0
 8002298:	08008e00 	.word	0x08008e00
 800229c:	08008e24 	.word	0x08008e24

080022a0 <S2LP_PrintStatus>:

void S2LP_PrintStatus(S2LPStatus *status)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af02      	add	r7, sp, #8
 80022a6:	6078      	str	r0, [r7, #4]
	DEBUG_PRINT("=== S2LP Status ===\r\n");
 80022a8:	486f      	ldr	r0, [pc, #444]	@ (8002468 <S2LP_PrintStatus+0x1c8>)
 80022aa:	f005 fe1b 	bl	8007ee4 <puts>
	DEBUG_PRINT("  MC_STATE: ");
 80022ae:	486f      	ldr	r0, [pc, #444]	@ (800246c <S2LP_PrintStatus+0x1cc>)
 80022b0:	f005 fdb0 	bl	8007e14 <iprintf>
	switch (status->MC_STATE) {
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	785b      	ldrb	r3, [r3, #1]
 80022b8:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b5c      	cmp	r3, #92	@ 0x5c
 80022c0:	f000 808f 	beq.w	80023e2 <S2LP_PrintStatus+0x142>
 80022c4:	2b5c      	cmp	r3, #92	@ 0x5c
 80022c6:	f300 8094 	bgt.w	80023f2 <S2LP_PrintStatus+0x152>
 80022ca:	2b30      	cmp	r3, #48	@ 0x30
 80022cc:	dc6a      	bgt.n	80023a4 <S2LP_PrintStatus+0x104>
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f2c0 808f 	blt.w	80023f2 <S2LP_PrintStatus+0x152>
 80022d4:	2b30      	cmp	r3, #48	@ 0x30
 80022d6:	f200 808c 	bhi.w	80023f2 <S2LP_PrintStatus+0x152>
 80022da:	a201      	add	r2, pc, #4	@ (adr r2, 80022e0 <S2LP_PrintStatus+0x40>)
 80022dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e0:	080023ab 	.word	0x080023ab
 80022e4:	080023c3 	.word	0x080023c3
 80022e8:	080023b3 	.word	0x080023b3
 80022ec:	080023bb 	.word	0x080023bb
 80022f0:	080023f3 	.word	0x080023f3
 80022f4:	080023f3 	.word	0x080023f3
 80022f8:	080023f3 	.word	0x080023f3
 80022fc:	080023f3 	.word	0x080023f3
 8002300:	080023f3 	.word	0x080023f3
 8002304:	080023f3 	.word	0x080023f3
 8002308:	080023f3 	.word	0x080023f3
 800230c:	080023f3 	.word	0x080023f3
 8002310:	080023cb 	.word	0x080023cb
 8002314:	080023f3 	.word	0x080023f3
 8002318:	080023f3 	.word	0x080023f3
 800231c:	080023f3 	.word	0x080023f3
 8002320:	080023f3 	.word	0x080023f3
 8002324:	080023f3 	.word	0x080023f3
 8002328:	080023f3 	.word	0x080023f3
 800232c:	080023f3 	.word	0x080023f3
 8002330:	080023db 	.word	0x080023db
 8002334:	080023f3 	.word	0x080023f3
 8002338:	080023f3 	.word	0x080023f3
 800233c:	080023f3 	.word	0x080023f3
 8002340:	080023f3 	.word	0x080023f3
 8002344:	080023f3 	.word	0x080023f3
 8002348:	080023f3 	.word	0x080023f3
 800234c:	080023f3 	.word	0x080023f3
 8002350:	080023f3 	.word	0x080023f3
 8002354:	080023f3 	.word	0x080023f3
 8002358:	080023f3 	.word	0x080023f3
 800235c:	080023f3 	.word	0x080023f3
 8002360:	080023f3 	.word	0x080023f3
 8002364:	080023f3 	.word	0x080023f3
 8002368:	080023f3 	.word	0x080023f3
 800236c:	080023f3 	.word	0x080023f3
 8002370:	080023f3 	.word	0x080023f3
 8002374:	080023f3 	.word	0x080023f3
 8002378:	080023f3 	.word	0x080023f3
 800237c:	080023f3 	.word	0x080023f3
 8002380:	080023f3 	.word	0x080023f3
 8002384:	080023f3 	.word	0x080023f3
 8002388:	080023f3 	.word	0x080023f3
 800238c:	080023f3 	.word	0x080023f3
 8002390:	080023f3 	.word	0x080023f3
 8002394:	080023f3 	.word	0x080023f3
 8002398:	080023f3 	.word	0x080023f3
 800239c:	080023f3 	.word	0x080023f3
 80023a0:	080023d3 	.word	0x080023d3
 80023a4:	2b50      	cmp	r3, #80	@ 0x50
 80023a6:	d020      	beq.n	80023ea <S2LP_PrintStatus+0x14a>
 80023a8:	e023      	b.n	80023f2 <S2LP_PrintStatus+0x152>
		case (MC_STATE_READY):
			DEBUG_PRINT("READY");
 80023aa:	4831      	ldr	r0, [pc, #196]	@ (8002470 <S2LP_PrintStatus+0x1d0>)
 80023ac:	f005 fd32 	bl	8007e14 <iprintf>
			break;
 80023b0:	e023      	b.n	80023fa <S2LP_PrintStatus+0x15a>
		case (MC_STATE_STANDBY):
			DEBUG_PRINT("STANDBY");
 80023b2:	4830      	ldr	r0, [pc, #192]	@ (8002474 <S2LP_PrintStatus+0x1d4>)
 80023b4:	f005 fd2e 	bl	8007e14 <iprintf>
			break;
 80023b8:	e01f      	b.n	80023fa <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP):
			DEBUG_PRINT("SLEEP");
 80023ba:	482f      	ldr	r0, [pc, #188]	@ (8002478 <S2LP_PrintStatus+0x1d8>)
 80023bc:	f005 fd2a 	bl	8007e14 <iprintf>
			break;
 80023c0:	e01b      	b.n	80023fa <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP_NOFIFO):
			DEBUG_PRINT("SLEEP");
 80023c2:	482d      	ldr	r0, [pc, #180]	@ (8002478 <S2LP_PrintStatus+0x1d8>)
 80023c4:	f005 fd26 	bl	8007e14 <iprintf>
			break;
 80023c8:	e017      	b.n	80023fa <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCKON):
			DEBUG_PRINT("LOCKON");
 80023ca:	482c      	ldr	r0, [pc, #176]	@ (800247c <S2LP_PrintStatus+0x1dc>)
 80023cc:	f005 fd22 	bl	8007e14 <iprintf>
			break;
 80023d0:	e013      	b.n	80023fa <S2LP_PrintStatus+0x15a>
		case (MC_STATE_RX):
			DEBUG_PRINT("RX");
 80023d2:	482b      	ldr	r0, [pc, #172]	@ (8002480 <S2LP_PrintStatus+0x1e0>)
 80023d4:	f005 fd1e 	bl	8007e14 <iprintf>
			break;
 80023d8:	e00f      	b.n	80023fa <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCK_ST):
			DEBUG_PRINT("LOCK_ST");
 80023da:	482a      	ldr	r0, [pc, #168]	@ (8002484 <S2LP_PrintStatus+0x1e4>)
 80023dc:	f005 fd1a 	bl	8007e14 <iprintf>
			break;
 80023e0:	e00b      	b.n	80023fa <S2LP_PrintStatus+0x15a>
		case (MC_STATE_TX):
			DEBUG_PRINT("TX");
 80023e2:	4829      	ldr	r0, [pc, #164]	@ (8002488 <S2LP_PrintStatus+0x1e8>)
 80023e4:	f005 fd16 	bl	8007e14 <iprintf>
			break;
 80023e8:	e007      	b.n	80023fa <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SYNTH_SETUP):
			DEBUG_PRINT("SYNTH_SETUP");
 80023ea:	4828      	ldr	r0, [pc, #160]	@ (800248c <S2LP_PrintStatus+0x1ec>)
 80023ec:	f005 fd12 	bl	8007e14 <iprintf>
			break;
 80023f0:	e003      	b.n	80023fa <S2LP_PrintStatus+0x15a>
		default:
			DEBUG_PRINT("UNKNOWN");
 80023f2:	4827      	ldr	r0, [pc, #156]	@ (8002490 <S2LP_PrintStatus+0x1f0>)
 80023f4:	f005 fd0e 	bl	8007e14 <iprintf>
			break;
 80023f8:	bf00      	nop
	}
	DEBUG_PRINT("\r\n");
 80023fa:	4826      	ldr	r0, [pc, #152]	@ (8002494 <S2LP_PrintStatus+0x1f4>)
 80023fc:	f005 fd72 	bl	8007ee4 <puts>
	DEBUG_PRINT("  XO_ON=%u, ERROR_LOCK=%u, RX_fifo_empty=%u, TX_FIFO_FULL=%u\r\n",
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	785b      	ldrb	r3, [r3, #1]
 8002404:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002408:	b2db      	uxtb	r3, r3
 800240a:	4619      	mov	r1, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002414:	b2db      	uxtb	r3, r3
 8002416:	461a      	mov	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002420:	b2db      	uxtb	r3, r3
 8002422:	4618      	mov	r0, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800242c:	b2db      	uxtb	r3, r3
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	4603      	mov	r3, r0
 8002432:	4819      	ldr	r0, [pc, #100]	@ (8002498 <S2LP_PrintStatus+0x1f8>)
 8002434:	f005 fcee 	bl	8007e14 <iprintf>
			status->XO_ON, status->ERROR_LOCK, status->RX_FIFO_EMPTY, status->TX_FIFO_FULL);
	DEBUG_PRINT("  ANT_SELECT=%u, RCCAL_OK=%u, RES=%u\r\n", status->ANT_SELECT, status->RCCAL_OK, status->RESERVED);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002440:	b2db      	uxtb	r3, r3
 8002442:	4619      	mov	r1, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800244c:	b2db      	uxtb	r3, r3
 800244e:	461a      	mov	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002458:	b2db      	uxtb	r3, r3
 800245a:	4810      	ldr	r0, [pc, #64]	@ (800249c <S2LP_PrintStatus+0x1fc>)
 800245c:	f005 fcda 	bl	8007e14 <iprintf>
}
 8002460:	bf00      	nop
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	08008e40 	.word	0x08008e40
 800246c:	08008e58 	.word	0x08008e58
 8002470:	08008e68 	.word	0x08008e68
 8002474:	08008e70 	.word	0x08008e70
 8002478:	08008e78 	.word	0x08008e78
 800247c:	08008e80 	.word	0x08008e80
 8002480:	08008e88 	.word	0x08008e88
 8002484:	08008e8c 	.word	0x08008e8c
 8002488:	08008e94 	.word	0x08008e94
 800248c:	08008e98 	.word	0x08008e98
 8002490:	08008ea4 	.word	0x08008ea4
 8002494:	08008eac 	.word	0x08008eac
 8002498:	08008eb0 	.word	0x08008eb0
 800249c:	08008ef0 	.word	0x08008ef0

080024a0 <S2LP_PLLConf>:
* @param  pfd_split pointer to the pfd register value.
* @param  lFc channel center frequency expressed in Hz (from 779 MHz to 915 MHz)
* @retval uint8_t Charge pump word.
*/
void S2LP_PLLConf(int32_t lFc)
{
 80024a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024a4:	b09e      	sub	sp, #120	@ 0x78
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint32_t vcofreq, lFRef;
  uint8_t BFactor = 4; // 779-915 MHz range
 80024aa:	2304      	movs	r3, #4
 80024ac:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
  uint8_t refdiv = 1; // REFDIV=0 (XO_RCO_CONF0) by default
 80024b0:	2301      	movs	r3, #1
 80024b2:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

  /* Calculates the syntheziser band select */
  uint64_t tgt1,tgt2,tgt;
  uint32_t synth;

  tgt = (((uint64_t)lFc)<<19)*(BFactor*refdiv);
 80024b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024b8:	17da      	asrs	r2, r3, #31
 80024ba:	469a      	mov	sl, r3
 80024bc:	4693      	mov	fp, r2
 80024be:	ea4f 396a 	mov.w	r9, sl, asr #13
 80024c2:	ea4f 48ca 	mov.w	r8, sl, lsl #19
 80024c6:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 80024ca:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80024ce:	fb02 f303 	mul.w	r3, r2, r3
 80024d2:	17da      	asrs	r2, r3, #31
 80024d4:	623b      	str	r3, [r7, #32]
 80024d6:	627a      	str	r2, [r7, #36]	@ 0x24
 80024d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80024dc:	4603      	mov	r3, r0
 80024de:	fb03 f209 	mul.w	r2, r3, r9
 80024e2:	460b      	mov	r3, r1
 80024e4:	fb08 f303 	mul.w	r3, r8, r3
 80024e8:	4413      	add	r3, r2
 80024ea:	4602      	mov	r2, r0
 80024ec:	fba8 4502 	umull	r4, r5, r8, r2
 80024f0:	442b      	add	r3, r5
 80024f2:	461d      	mov	r5, r3
 80024f4:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
 80024f8:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
  synth=(uint32_t)(tgt/XTAL_FREQ);
 80024fc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002500:	a374      	add	r3, pc, #464	@ (adr r3, 80026d4 <S2LP_PLLConf+0x234>)
 8002502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002506:	f7fd fec3 	bl	8000290 <__aeabi_uldivmod>
 800250a:	4602      	mov	r2, r0
 800250c:	460b      	mov	r3, r1
 800250e:	4613      	mov	r3, r2
 8002510:	667b      	str	r3, [r7, #100]	@ 0x64
  tgt1 = (uint64_t)XTAL_FREQ*(synth);
 8002512:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002514:	2200      	movs	r2, #0
 8002516:	61bb      	str	r3, [r7, #24]
 8002518:	61fa      	str	r2, [r7, #28]
 800251a:	4b6b      	ldr	r3, [pc, #428]	@ (80026c8 <S2LP_PLLConf+0x228>)
 800251c:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002520:	462a      	mov	r2, r5
 8002522:	fb03 f202 	mul.w	r2, r3, r2
 8002526:	2300      	movs	r3, #0
 8002528:	4621      	mov	r1, r4
 800252a:	fb01 f303 	mul.w	r3, r1, r3
 800252e:	4413      	add	r3, r2
 8002530:	4a65      	ldr	r2, [pc, #404]	@ (80026c8 <S2LP_PLLConf+0x228>)
 8002532:	4621      	mov	r1, r4
 8002534:	fba1 1202 	umull	r1, r2, r1, r2
 8002538:	637a      	str	r2, [r7, #52]	@ 0x34
 800253a:	460a      	mov	r2, r1
 800253c:	633a      	str	r2, [r7, #48]	@ 0x30
 800253e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002540:	4413      	add	r3, r2
 8002542:	637b      	str	r3, [r7, #52]	@ 0x34
 8002544:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8002548:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
 800254c:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
  tgt2 = (uint64_t)XTAL_FREQ*(synth+1);
 8002550:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002552:	3301      	adds	r3, #1
 8002554:	2200      	movs	r2, #0
 8002556:	613b      	str	r3, [r7, #16]
 8002558:	617a      	str	r2, [r7, #20]
 800255a:	4b5b      	ldr	r3, [pc, #364]	@ (80026c8 <S2LP_PLLConf+0x228>)
 800255c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002560:	462a      	mov	r2, r5
 8002562:	fb03 f202 	mul.w	r2, r3, r2
 8002566:	2300      	movs	r3, #0
 8002568:	4621      	mov	r1, r4
 800256a:	fb01 f303 	mul.w	r3, r1, r3
 800256e:	4413      	add	r3, r2
 8002570:	4a55      	ldr	r2, [pc, #340]	@ (80026c8 <S2LP_PLLConf+0x228>)
 8002572:	4621      	mov	r1, r4
 8002574:	fba1 1202 	umull	r1, r2, r1, r2
 8002578:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800257a:	460a      	mov	r2, r1
 800257c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800257e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002580:	4413      	add	r3, r2
 8002582:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002584:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8002588:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
 800258c:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50

  synth=((tgt2-tgt)<(tgt-tgt1))?(synth+1):(synth);
 8002590:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8002594:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002598:	1a84      	subs	r4, r0, r2
 800259a:	60bc      	str	r4, [r7, #8]
 800259c:	eb61 0303 	sbc.w	r3, r1, r3
 80025a0:	60fb      	str	r3, [r7, #12]
 80025a2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80025a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80025aa:	1a84      	subs	r4, r0, r2
 80025ac:	603c      	str	r4, [r7, #0]
 80025ae:	eb61 0303 	sbc.w	r3, r1, r3
 80025b2:	607b      	str	r3, [r7, #4]
 80025b4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80025b8:	4623      	mov	r3, r4
 80025ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80025be:	4602      	mov	r2, r0
 80025c0:	4293      	cmp	r3, r2
 80025c2:	462b      	mov	r3, r5
 80025c4:	460a      	mov	r2, r1
 80025c6:	4193      	sbcs	r3, r2
 80025c8:	d202      	bcs.n	80025d0 <S2LP_PLLConf+0x130>
 80025ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025cc:	3301      	adds	r3, #1
 80025ce:	e000      	b.n	80025d2 <S2LP_PLLConf+0x132>
 80025d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025d2:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc*BFactor;
 80025d4:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80025d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Calculates the reference frequency clock */
  lFRef = XTAL_FREQ/refdiv;
 80025e0:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80025e4:	4a38      	ldr	r2, [pc, #224]	@ (80026c8 <S2LP_PLLConf+0x228>)
 80025e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80025ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Set the correct charge pump word */
  if (vcofreq >= VCO_CENTER_FREQ) {
 80025ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025ee:	4a37      	ldr	r2, [pc, #220]	@ (80026cc <S2LP_PLLConf+0x22c>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d911      	bls.n	8002618 <S2LP_PLLConf+0x178>
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80025f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025f6:	4a36      	ldr	r2, [pc, #216]	@ (80026d0 <S2LP_PLLConf+0x230>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d906      	bls.n	800260a <S2LP_PLLConf+0x16a>
      cp_isel = 0x02;
 80025fc:	2302      	movs	r3, #2
 80025fe:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8002608:	e017      	b.n	800263a <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x01;
 800260a:	2301      	movs	r3, #1
 800260c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 8002610:	2301      	movs	r3, #1
 8002612:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8002616:	e010      	b.n	800263a <S2LP_PLLConf+0x19a>
    }
  }
  else {
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8002618:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800261a:	4a2d      	ldr	r2, [pc, #180]	@ (80026d0 <S2LP_PLLConf+0x230>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d906      	bls.n	800262e <S2LP_PLLConf+0x18e>
      cp_isel = 0x03;
 8002620:	2303      	movs	r3, #3
 8002622:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 8002626:	2300      	movs	r3, #0
 8002628:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 800262c:	e005      	b.n	800263a <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x02;
 800262e:	2302      	movs	r3, #2
 8002630:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 8002634:	2301      	movs	r3, #1
 8002636:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
    }
  }

  //DEBUG_PRINT("SYNT: %lu, cp_ise=%u, pfd_split=%u\r\n", synth, cp_isel, pfd_split);

  uint8_t SYNT3 = (uint8_t) ((cp_isel << 5) | (synth >> 24));
 800263a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800263e:	015b      	lsls	r3, r3, #5
 8002640:	b2da      	uxtb	r2, r3
 8002642:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002644:	0e1b      	lsrs	r3, r3, #24
 8002646:	b2db      	uxtb	r3, r3
 8002648:	4313      	orrs	r3, r2
 800264a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint8_t SYNT2 = (uint8_t) ((synth >> 16) & 0xFF);
 800264e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002650:	0c1b      	lsrs	r3, r3, #16
 8002652:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  uint8_t SYNT1 = (uint8_t) ((synth >> 8) & 0xFF);
 8002656:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002658:	0a1b      	lsrs	r3, r3, #8
 800265a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  uint8_t SYNT0 = (uint8_t) ((synth >> 0) & 0xFF);
 800265e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002660:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

  uint8_t SYNTH_CONFIG2 = 0xD0 + (pfd_split << 2);
 8002664:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	b2db      	uxtb	r3, r3
 800266c:	3b30      	subs	r3, #48	@ 0x30
 800266e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  S2LP_WriteReg(SYNT3_ADDR, SYNT3, NULL);
 8002672:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002676:	2200      	movs	r2, #0
 8002678:	4619      	mov	r1, r3
 800267a:	2005      	movs	r0, #5
 800267c:	f7ff fca4 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT2_ADDR, SYNT2, NULL);
 8002680:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002684:	2200      	movs	r2, #0
 8002686:	4619      	mov	r1, r3
 8002688:	2006      	movs	r0, #6
 800268a:	f7ff fc9d 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT1_ADDR, SYNT1, NULL);
 800268e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002692:	2200      	movs	r2, #0
 8002694:	4619      	mov	r1, r3
 8002696:	2007      	movs	r0, #7
 8002698:	f7ff fc96 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT0_ADDR, SYNT0, NULL);
 800269c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80026a0:	2200      	movs	r2, #0
 80026a2:	4619      	mov	r1, r3
 80026a4:	2008      	movs	r0, #8
 80026a6:	f7ff fc8f 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(SYNTH_CONFIG2_ADDR, SYNTH_CONFIG2, NULL);
 80026aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80026ae:	2200      	movs	r2, #0
 80026b0:	4619      	mov	r1, r3
 80026b2:	2065      	movs	r0, #101	@ 0x65
 80026b4:	f7ff fc88 	bl	8001fc8 <S2LP_WriteReg>
}
 80026b8:	bf00      	nop
 80026ba:	3778      	adds	r7, #120	@ 0x78
 80026bc:	46bd      	mov	sp, r7
 80026be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026c2:	bf00      	nop
 80026c4:	f3af 8000 	nop.w
 80026c8:	02faf080 	.word	0x02faf080
 80026cc:	d693a3ff 	.word	0xd693a3ff
 80026d0:	01c9c380 	.word	0x01c9c380
 80026d4:	02faf080 	.word	0x02faf080
 80026d8:	00000000 	.word	0x00000000

080026dc <ComputeDatarate>:

uint32_t ComputeDatarate(uint16_t cM, uint8_t cE)
{
 80026dc:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80026e0:	b091      	sub	sp, #68	@ 0x44
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	4603      	mov	r3, r0
 80026e6:	460a      	mov	r2, r1
 80026e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80026ea:	4613      	mov	r3, r2
 80026ec:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint32_t f_dig=XTAL_FREQ;
 80026f0:	4b3f      	ldr	r3, [pc, #252]	@ (80027f0 <ComputeDatarate+0x114>)
 80026f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint64_t dr;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80026f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80026f6:	4b3f      	ldr	r3, [pc, #252]	@ (80027f4 <ComputeDatarate+0x118>)
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d902      	bls.n	8002702 <ComputeDatarate+0x26>
    f_dig >>= 1;
 80026fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026fe:	085b      	lsrs	r3, r3, #1
 8002700:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  if(cE==0) {
 8002702:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002706:	2b00      	cmp	r3, #0
 8002708:	d128      	bne.n	800275c <ComputeDatarate+0x80>
    dr=((uint64_t)f_dig*cM);
 800270a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800270c:	2200      	movs	r2, #0
 800270e:	61bb      	str	r3, [r7, #24]
 8002710:	61fa      	str	r2, [r7, #28]
 8002712:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002714:	2200      	movs	r2, #0
 8002716:	613b      	str	r3, [r7, #16]
 8002718:	617a      	str	r2, [r7, #20]
 800271a:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800271e:	462b      	mov	r3, r5
 8002720:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002724:	4642      	mov	r2, r8
 8002726:	fb02 f203 	mul.w	r2, r2, r3
 800272a:	464b      	mov	r3, r9
 800272c:	4621      	mov	r1, r4
 800272e:	fb01 f303 	mul.w	r3, r1, r3
 8002732:	4413      	add	r3, r2
 8002734:	4622      	mov	r2, r4
 8002736:	4641      	mov	r1, r8
 8002738:	fba2 ab01 	umull	sl, fp, r2, r1
 800273c:	445b      	add	r3, fp
 800273e:	469b      	mov	fp, r3
 8002740:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
 8002744:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
    return (uint32_t)(dr>>32);
 8002748:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800274c:	f04f 0200 	mov.w	r2, #0
 8002750:	f04f 0300 	mov.w	r3, #0
 8002754:	000a      	movs	r2, r1
 8002756:	2300      	movs	r3, #0
 8002758:	4613      	mov	r3, r2
 800275a:	e043      	b.n	80027e4 <ComputeDatarate+0x108>
  }

  dr=((uint64_t)f_dig)*((uint64_t)cM+65536);
 800275c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800275e:	2200      	movs	r2, #0
 8002760:	60bb      	str	r3, [r7, #8]
 8002762:	60fa      	str	r2, [r7, #12]
 8002764:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002766:	2200      	movs	r2, #0
 8002768:	603b      	str	r3, [r7, #0]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002770:	460b      	mov	r3, r1
 8002772:	f513 3380 	adds.w	r3, r3, #65536	@ 0x10000
 8002776:	623b      	str	r3, [r7, #32]
 8002778:	4613      	mov	r3, r2
 800277a:	f143 0300 	adc.w	r3, r3, #0
 800277e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002780:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002784:	460b      	mov	r3, r1
 8002786:	e9d7 ab08 	ldrd	sl, fp, [r7, #32]
 800278a:	4652      	mov	r2, sl
 800278c:	fb02 f203 	mul.w	r2, r2, r3
 8002790:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8002794:	465b      	mov	r3, fp
 8002796:	4682      	mov	sl, r0
 8002798:	468b      	mov	fp, r1
 800279a:	4651      	mov	r1, sl
 800279c:	fb01 f303 	mul.w	r3, r1, r3
 80027a0:	4413      	add	r3, r2
 80027a2:	4652      	mov	r2, sl
 80027a4:	6a39      	ldr	r1, [r7, #32]
 80027a6:	fba2 4501 	umull	r4, r5, r2, r1
 80027aa:	442b      	add	r3, r5
 80027ac:	461d      	mov	r5, r3
 80027ae:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
 80027b2:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30

  return (uint32_t)(dr>>(33-cE));
 80027b6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80027ba:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 80027be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80027c2:	f1c1 0420 	rsb	r4, r1, #32
 80027c6:	f1a1 0020 	sub.w	r0, r1, #32
 80027ca:	fa22 f801 	lsr.w	r8, r2, r1
 80027ce:	fa03 f404 	lsl.w	r4, r3, r4
 80027d2:	ea48 0804 	orr.w	r8, r8, r4
 80027d6:	fa23 f000 	lsr.w	r0, r3, r0
 80027da:	ea48 0800 	orr.w	r8, r8, r0
 80027de:	fa23 f901 	lsr.w	r9, r3, r1
 80027e2:	4643      	mov	r3, r8
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3744      	adds	r7, #68	@ 0x44
 80027e8:	46bd      	mov	sp, r7
 80027ea:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80027ee:	4770      	bx	lr
 80027f0:	02faf080 	.word	0x02faf080
 80027f4:	01c9c380 	.word	0x01c9c380

080027f8 <SearchDatarateME>:

void SearchDatarateME(uint32_t lDatarate, uint16_t* pcM, uint8_t* pcE)
{
 80027f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027fc:	b0ae      	sub	sp, #184	@ 0xb8
 80027fe:	af00      	add	r7, sp, #0
 8002800:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 8002804:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8002808:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
  uint32_t lDatarateTmp, f_dig=XTAL_FREQ;
 800280c:	4ba5      	ldr	r3, [pc, #660]	@ (8002aa4 <SearchDatarateME+0x2ac>)
 800280e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint8_t uDrE;
  uint64_t tgt1,tgt2,tgt;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8002812:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002816:	4ba4      	ldr	r3, [pc, #656]	@ (8002aa8 <SearchDatarateME+0x2b0>)
 8002818:	429a      	cmp	r2, r3
 800281a:	d904      	bls.n	8002826 <SearchDatarateME+0x2e>
    f_dig >>= 1;
 800281c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002820:	085b      	lsrs	r3, r3, #1
 8002822:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  }

  /* Search the exponent value */
  for(uDrE = 0; uDrE != 12; uDrE++) {
 8002826:	2300      	movs	r3, #0
 8002828:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 800282c:	e013      	b.n	8002856 <SearchDatarateME+0x5e>
    lDatarateTmp = ComputeDatarate(0xFFFF, uDrE);
 800282e:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002832:	4619      	mov	r1, r3
 8002834:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002838:	f7ff ff50 	bl	80026dc <ComputeDatarate>
 800283c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if(lDatarate<=lDatarateTmp)
 8002840:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002844:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002848:	429a      	cmp	r2, r3
 800284a:	d909      	bls.n	8002860 <SearchDatarateME+0x68>
  for(uDrE = 0; uDrE != 12; uDrE++) {
 800284c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002850:	3301      	adds	r3, #1
 8002852:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8002856:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800285a:	2b0c      	cmp	r3, #12
 800285c:	d1e7      	bne.n	800282e <SearchDatarateME+0x36>
 800285e:	e000      	b.n	8002862 <SearchDatarateME+0x6a>
      break;
 8002860:	bf00      	nop
  }
  (*pcE) = (uint8_t)uDrE;
 8002862:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8002866:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800286a:	7013      	strb	r3, [r2, #0]

  if(uDrE==0) {
 800286c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002870:	2b00      	cmp	r3, #0
 8002872:	d16b      	bne.n	800294c <SearchDatarateME+0x154>
    tgt=((uint64_t)lDatarate)<<32;
 8002874:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002878:	2200      	movs	r2, #0
 800287a:	663b      	str	r3, [r7, #96]	@ 0x60
 800287c:	667a      	str	r2, [r7, #100]	@ 0x64
 800287e:	f04f 0200 	mov.w	r2, #0
 8002882:	f04f 0300 	mov.w	r3, #0
 8002886:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002888:	000b      	movs	r3, r1
 800288a:	2200      	movs	r2, #0
 800288c:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)(tgt/f_dig);
 8002890:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002894:	2200      	movs	r2, #0
 8002896:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002898:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800289a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800289e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80028a2:	f7fd fcf5 	bl	8000290 <__aeabi_uldivmod>
 80028a6:	4602      	mov	r2, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	b293      	uxth	r3, r2
 80028ac:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80028b0:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*(*pcM);
 80028b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80028b6:	2200      	movs	r2, #0
 80028b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80028ba:	657a      	str	r2, [r7, #84]	@ 0x54
 80028bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	2200      	movs	r2, #0
 80028c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028c8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80028ca:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80028ce:	462b      	mov	r3, r5
 80028d0:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80028d4:	4642      	mov	r2, r8
 80028d6:	fb02 f203 	mul.w	r2, r2, r3
 80028da:	464b      	mov	r3, r9
 80028dc:	4621      	mov	r1, r4
 80028de:	fb01 f303 	mul.w	r3, r1, r3
 80028e2:	4413      	add	r3, r2
 80028e4:	4622      	mov	r2, r4
 80028e6:	4641      	mov	r1, r8
 80028e8:	fba2 1201 	umull	r1, r2, r2, r1
 80028ec:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028ee:	460a      	mov	r2, r1
 80028f0:	67ba      	str	r2, [r7, #120]	@ 0x78
 80028f2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80028f4:	4413      	add	r3, r2
 80028f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80028f8:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 80028fc:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 8002900:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1);
 8002904:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002908:	2200      	movs	r2, #0
 800290a:	643b      	str	r3, [r7, #64]	@ 0x40
 800290c:	647a      	str	r2, [r7, #68]	@ 0x44
 800290e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002912:	881b      	ldrh	r3, [r3, #0]
 8002914:	3301      	adds	r3, #1
 8002916:	17da      	asrs	r2, r3, #31
 8002918:	63bb      	str	r3, [r7, #56]	@ 0x38
 800291a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800291c:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8002920:	462b      	mov	r3, r5
 8002922:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002926:	4642      	mov	r2, r8
 8002928:	fb02 f203 	mul.w	r2, r2, r3
 800292c:	464b      	mov	r3, r9
 800292e:	4621      	mov	r1, r4
 8002930:	fb01 f303 	mul.w	r3, r1, r3
 8002934:	4413      	add	r3, r2
 8002936:	4622      	mov	r2, r4
 8002938:	4641      	mov	r1, r8
 800293a:	fba2 ab01 	umull	sl, fp, r2, r1
 800293e:	445b      	add	r3, fp
 8002940:	469b      	mov	fp, r3
 8002942:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 8002946:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 800294a:	e07d      	b.n	8002a48 <SearchDatarateME+0x250>
  }
  else {
    tgt=((uint64_t)lDatarate)<<(33-uDrE);
 800294c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002950:	2200      	movs	r2, #0
 8002952:	4698      	mov	r8, r3
 8002954:	4691      	mov	r9, r2
 8002956:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800295a:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 800295e:	f1a1 0320 	sub.w	r3, r1, #32
 8002962:	f1c1 0220 	rsb	r2, r1, #32
 8002966:	fa09 f501 	lsl.w	r5, r9, r1
 800296a:	fa08 f303 	lsl.w	r3, r8, r3
 800296e:	431d      	orrs	r5, r3
 8002970:	fa28 f202 	lsr.w	r2, r8, r2
 8002974:	4315      	orrs	r5, r2
 8002976:	fa08 f401 	lsl.w	r4, r8, r1
 800297a:	e9c7 4526 	strd	r4, r5, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)((tgt/f_dig)-65536);
 800297e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002982:	2200      	movs	r2, #0
 8002984:	633b      	str	r3, [r7, #48]	@ 0x30
 8002986:	637a      	str	r2, [r7, #52]	@ 0x34
 8002988:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800298c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002990:	f7fd fc7e 	bl	8000290 <__aeabi_uldivmod>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	b293      	uxth	r3, r2
 800299a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800299e:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*((*pcM)+65536);
 80029a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029a4:	2200      	movs	r2, #0
 80029a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029ae:	881b      	ldrh	r3, [r3, #0]
 80029b0:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80029b4:	17da      	asrs	r2, r3, #31
 80029b6:	623b      	str	r3, [r7, #32]
 80029b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80029ba:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80029be:	462b      	mov	r3, r5
 80029c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80029c4:	4642      	mov	r2, r8
 80029c6:	fb02 f203 	mul.w	r2, r2, r3
 80029ca:	464b      	mov	r3, r9
 80029cc:	4621      	mov	r1, r4
 80029ce:	fb01 f303 	mul.w	r3, r1, r3
 80029d2:	4413      	add	r3, r2
 80029d4:	4622      	mov	r2, r4
 80029d6:	4641      	mov	r1, r8
 80029d8:	fba2 1201 	umull	r1, r2, r2, r1
 80029dc:	677a      	str	r2, [r7, #116]	@ 0x74
 80029de:	460a      	mov	r2, r1
 80029e0:	673a      	str	r2, [r7, #112]	@ 0x70
 80029e2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80029e4:	4413      	add	r3, r2
 80029e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80029e8:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 80029ec:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 80029f0:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1+65536);
 80029f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029f8:	2200      	movs	r2, #0
 80029fa:	61bb      	str	r3, [r7, #24]
 80029fc:	61fa      	str	r2, [r7, #28]
 80029fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a02:	881b      	ldrh	r3, [r3, #0]
 8002a04:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 8002a08:	17da      	asrs	r2, r3, #31
 8002a0a:	613b      	str	r3, [r7, #16]
 8002a0c:	617a      	str	r2, [r7, #20]
 8002a0e:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002a12:	462b      	mov	r3, r5
 8002a14:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002a18:	4642      	mov	r2, r8
 8002a1a:	fb02 f203 	mul.w	r2, r2, r3
 8002a1e:	464b      	mov	r3, r9
 8002a20:	4621      	mov	r1, r4
 8002a22:	fb01 f303 	mul.w	r3, r1, r3
 8002a26:	4413      	add	r3, r2
 8002a28:	4622      	mov	r2, r4
 8002a2a:	4641      	mov	r1, r8
 8002a2c:	fba2 1201 	umull	r1, r2, r2, r1
 8002a30:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a32:	460a      	mov	r2, r1
 8002a34:	66ba      	str	r2, [r7, #104]	@ 0x68
 8002a36:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a38:	4413      	add	r3, r2
 8002a3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002a3c:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 8002a40:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
 8002a44:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
  }


  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8002a48:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002a4c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002a50:	1a84      	subs	r4, r0, r2
 8002a52:	60bc      	str	r4, [r7, #8]
 8002a54:	eb61 0303 	sbc.w	r3, r1, r3
 8002a58:	60fb      	str	r3, [r7, #12]
 8002a5a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002a5e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8002a62:	1a84      	subs	r4, r0, r2
 8002a64:	603c      	str	r4, [r7, #0]
 8002a66:	eb61 0303 	sbc.w	r3, r1, r3
 8002a6a:	607b      	str	r3, [r7, #4]
 8002a6c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a70:	4623      	mov	r3, r4
 8002a72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002a76:	4602      	mov	r2, r0
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	462b      	mov	r3, r5
 8002a7c:	460a      	mov	r2, r1
 8002a7e:	4193      	sbcs	r3, r2
 8002a80:	d205      	bcs.n	8002a8e <SearchDatarateME+0x296>
 8002a82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	e002      	b.n	8002a94 <SearchDatarateME+0x29c>
 8002a8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a92:	881b      	ldrh	r3, [r3, #0]
 8002a94:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002a98:	8013      	strh	r3, [r2, #0]

}
 8002a9a:	bf00      	nop
 8002a9c:	37b8      	adds	r7, #184	@ 0xb8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aa4:	02faf080 	.word	0x02faf080
 8002aa8:	01c9c380 	.word	0x01c9c380

08002aac <ComputeFreqDeviation>:

uint32_t ComputeFreqDeviation(uint8_t cM, uint8_t cE, uint8_t bs, uint8_t refdiv)
{
 8002aac:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002ab0:	b08c      	sub	sp, #48	@ 0x30
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	461e      	mov	r6, r3
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002abc:	460b      	mov	r3, r1
 8002abe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002ac8:	4633      	mov	r3, r6
 8002aca:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint32_t f_xo=XTAL_FREQ;
 8002ace:	4b35      	ldr	r3, [pc, #212]	@ (8002ba4 <ComputeFreqDeviation+0xf8>)
 8002ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if(cE==0) {
 8002ad2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d127      	bne.n	8002b2a <ComputeFreqDeviation+0x7e>
    return (uint32_t)(((uint64_t)f_xo*cM)>>22);
 8002ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002adc:	2200      	movs	r2, #0
 8002ade:	613b      	str	r3, [r7, #16]
 8002ae0:	617a      	str	r2, [r7, #20]
 8002ae2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	60bb      	str	r3, [r7, #8]
 8002aea:	60fa      	str	r2, [r7, #12]
 8002aec:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002af0:	462b      	mov	r3, r5
 8002af2:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002af6:	4642      	mov	r2, r8
 8002af8:	fb02 f203 	mul.w	r2, r2, r3
 8002afc:	464b      	mov	r3, r9
 8002afe:	4621      	mov	r1, r4
 8002b00:	fb01 f303 	mul.w	r3, r1, r3
 8002b04:	4413      	add	r3, r2
 8002b06:	4622      	mov	r2, r4
 8002b08:	4641      	mov	r1, r8
 8002b0a:	fba2 ab01 	umull	sl, fp, r2, r1
 8002b0e:	445b      	add	r3, fp
 8002b10:	469b      	mov	fp, r3
 8002b12:	f04f 0200 	mov.w	r2, #0
 8002b16:	f04f 0300 	mov.w	r3, #0
 8002b1a:	ea4f 529a 	mov.w	r2, sl, lsr #22
 8002b1e:	ea42 228b 	orr.w	r2, r2, fp, lsl #10
 8002b22:	ea4f 539b 	mov.w	r3, fp, lsr #22
 8002b26:	4613      	mov	r3, r2
 8002b28:	e036      	b.n	8002b98 <ComputeFreqDeviation+0xec>
  }

  return (uint32_t)(((uint64_t)f_xo*(256+cM))>>(23-cE));
 8002b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	603b      	str	r3, [r7, #0]
 8002b30:	607a      	str	r2, [r7, #4]
 8002b32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b36:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002b3a:	17da      	asrs	r2, r3, #31
 8002b3c:	61bb      	str	r3, [r7, #24]
 8002b3e:	61fa      	str	r2, [r7, #28]
 8002b40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b44:	460b      	mov	r3, r1
 8002b46:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002b4a:	4652      	mov	r2, sl
 8002b4c:	fb02 f203 	mul.w	r2, r2, r3
 8002b50:	e9c7 ab06 	strd	sl, fp, [r7, #24]
 8002b54:	465b      	mov	r3, fp
 8002b56:	4682      	mov	sl, r0
 8002b58:	468b      	mov	fp, r1
 8002b5a:	4651      	mov	r1, sl
 8002b5c:	fb01 f303 	mul.w	r3, r1, r3
 8002b60:	4413      	add	r3, r2
 8002b62:	4652      	mov	r2, sl
 8002b64:	69b9      	ldr	r1, [r7, #24]
 8002b66:	fba2 4501 	umull	r4, r5, r2, r1
 8002b6a:	442b      	add	r3, r5
 8002b6c:	461d      	mov	r5, r3
 8002b6e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002b72:	f1c3 0317 	rsb	r3, r3, #23
 8002b76:	f1c3 0120 	rsb	r1, r3, #32
 8002b7a:	f1a3 0220 	sub.w	r2, r3, #32
 8002b7e:	fa24 f803 	lsr.w	r8, r4, r3
 8002b82:	fa05 f101 	lsl.w	r1, r5, r1
 8002b86:	ea48 0801 	orr.w	r8, r8, r1
 8002b8a:	fa25 f202 	lsr.w	r2, r5, r2
 8002b8e:	ea48 0802 	orr.w	r8, r8, r2
 8002b92:	fa25 f903 	lsr.w	r9, r5, r3
 8002b96:	4643      	mov	r3, r8
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3730      	adds	r7, #48	@ 0x30
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002ba2:	4770      	bx	lr
 8002ba4:	02faf080 	.word	0x02faf080

08002ba8 <SearchFreqDevME>:

void SearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8002ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bac:	b0a2      	sub	sp, #136	@ 0x88
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8002bb2:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002bb4:	657a      	str	r2, [r7, #84]	@ 0x54
  uint8_t uFDevE, bs = 4, refdiv = 1;
 8002bb6:	2304      	movs	r3, #4
 8002bb8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  uint32_t lFDevTmp;
  uint64_t tgt1,tgt2,tgt;

  /* Search the exponent of the frequency deviation value */
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002bc8:	e012      	b.n	8002bf0 <SearchFreqDevME+0x48>
    lFDevTmp = ComputeFreqDeviation(255, uFDevE, bs, refdiv);
 8002bca:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002bce:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8002bd2:	f897 1087 	ldrb.w	r1, [r7, #135]	@ 0x87
 8002bd6:	20ff      	movs	r0, #255	@ 0xff
 8002bd8:	f7ff ff68 	bl	8002aac <ComputeFreqDeviation>
 8002bdc:	6638      	str	r0, [r7, #96]	@ 0x60
    if(lFDev<lFDevTmp)
 8002bde:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002be0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d309      	bcc.n	8002bfa <SearchFreqDevME+0x52>
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8002be6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002bea:	3301      	adds	r3, #1
 8002bec:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002bf0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002bf4:	2b0c      	cmp	r3, #12
 8002bf6:	d1e8      	bne.n	8002bca <SearchFreqDevME+0x22>
 8002bf8:	e000      	b.n	8002bfc <SearchFreqDevME+0x54>
      break;
 8002bfa:	bf00      	nop
  }
  (*pcE) = (uint8_t)uFDevE;
 8002bfc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002bfe:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002c02:	7013      	strb	r3, [r2, #0]

  if(uFDevE==0)
 8002c04:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d155      	bne.n	8002cb8 <SearchFreqDevME+0x110>
  {
    tgt=((uint64_t)lFDev)<<22;
 8002c0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c0e:	2200      	movs	r2, #0
 8002c10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c12:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002c14:	f04f 0200 	mov.w	r2, #0
 8002c18:	f04f 0300 	mov.w	r3, #0
 8002c1c:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8002c20:	4629      	mov	r1, r5
 8002c22:	058b      	lsls	r3, r1, #22
 8002c24:	4621      	mov	r1, r4
 8002c26:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 8002c2a:	4621      	mov	r1, r4
 8002c2c:	058a      	lsls	r2, r1, #22
 8002c2e:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ);
 8002c32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002c36:	a36e      	add	r3, pc, #440	@ (adr r3, 8002df0 <SearchFreqDevME+0x248>)
 8002c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3c:	f7fd fb28 	bl	8000290 <__aeabi_uldivmod>
 8002c40:	4602      	mov	r2, r0
 8002c42:	460b      	mov	r3, r1
 8002c44:	b2d3      	uxtb	r3, r2
 8002c46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c48:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*(*pcM);
 8002c4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	2200      	movs	r2, #0
 8002c52:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c54:	637a      	str	r2, [r7, #52]	@ 0x34
 8002c56:	4b68      	ldr	r3, [pc, #416]	@ (8002df8 <SearchFreqDevME+0x250>)
 8002c58:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002c5c:	462a      	mov	r2, r5
 8002c5e:	fb03 f202 	mul.w	r2, r3, r2
 8002c62:	2300      	movs	r3, #0
 8002c64:	4621      	mov	r1, r4
 8002c66:	fb01 f303 	mul.w	r3, r1, r3
 8002c6a:	4413      	add	r3, r2
 8002c6c:	4a62      	ldr	r2, [pc, #392]	@ (8002df8 <SearchFreqDevME+0x250>)
 8002c6e:	4621      	mov	r1, r4
 8002c70:	fba1 ab02 	umull	sl, fp, r1, r2
 8002c74:	445b      	add	r3, fp
 8002c76:	469b      	mov	fp, r3
 8002c78:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
 8002c7c:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1);
 8002c80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	3301      	adds	r3, #1
 8002c86:	17da      	asrs	r2, r3, #31
 8002c88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c8c:	4b5a      	ldr	r3, [pc, #360]	@ (8002df8 <SearchFreqDevME+0x250>)
 8002c8e:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8002c92:	462a      	mov	r2, r5
 8002c94:	fb03 f202 	mul.w	r2, r3, r2
 8002c98:	2300      	movs	r3, #0
 8002c9a:	4621      	mov	r1, r4
 8002c9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ca0:	4413      	add	r3, r2
 8002ca2:	4a55      	ldr	r2, [pc, #340]	@ (8002df8 <SearchFreqDevME+0x250>)
 8002ca4:	4621      	mov	r1, r4
 8002ca6:	fba1 8902 	umull	r8, r9, r1, r2
 8002caa:	444b      	add	r3, r9
 8002cac:	4699      	mov	r9, r3
 8002cae:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8002cb2:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8002cb6:	e06d      	b.n	8002d94 <SearchFreqDevME+0x1ec>
  }
  else
  {
    tgt=((uint64_t)lFDev)<<(23-uFDevE);
 8002cb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cba:	2200      	movs	r2, #0
 8002cbc:	623b      	str	r3, [r7, #32]
 8002cbe:	627a      	str	r2, [r7, #36]	@ 0x24
 8002cc0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002cc4:	f1c3 0117 	rsb	r1, r3, #23
 8002cc8:	f1a1 0320 	sub.w	r3, r1, #32
 8002ccc:	f1c1 0220 	rsb	r2, r1, #32
 8002cd0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002cd4:	4648      	mov	r0, r9
 8002cd6:	fa00 f501 	lsl.w	r5, r0, r1
 8002cda:	4640      	mov	r0, r8
 8002cdc:	fa00 f303 	lsl.w	r3, r0, r3
 8002ce0:	431d      	orrs	r5, r3
 8002ce2:	4643      	mov	r3, r8
 8002ce4:	fa23 f202 	lsr.w	r2, r3, r2
 8002ce8:	4315      	orrs	r5, r2
 8002cea:	4643      	mov	r3, r8
 8002cec:	408b      	lsls	r3, r1
 8002cee:	461c      	mov	r4, r3
 8002cf0:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ)-256;
 8002cf4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002cf8:	a33d      	add	r3, pc, #244	@ (adr r3, 8002df0 <SearchFreqDevME+0x248>)
 8002cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfe:	f7fd fac7 	bl	8000290 <__aeabi_uldivmod>
 8002d02:	4602      	mov	r2, r0
 8002d04:	460b      	mov	r3, r1
 8002d06:	b2d3      	uxtb	r3, r2
 8002d08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d0a:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*((*pcM)+256);
 8002d0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002d14:	17da      	asrs	r2, r3, #31
 8002d16:	61bb      	str	r3, [r7, #24]
 8002d18:	61fa      	str	r2, [r7, #28]
 8002d1a:	4b37      	ldr	r3, [pc, #220]	@ (8002df8 <SearchFreqDevME+0x250>)
 8002d1c:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002d20:	462a      	mov	r2, r5
 8002d22:	fb03 f202 	mul.w	r2, r3, r2
 8002d26:	2300      	movs	r3, #0
 8002d28:	4621      	mov	r1, r4
 8002d2a:	fb01 f303 	mul.w	r3, r1, r3
 8002d2e:	4413      	add	r3, r2
 8002d30:	4a31      	ldr	r2, [pc, #196]	@ (8002df8 <SearchFreqDevME+0x250>)
 8002d32:	4621      	mov	r1, r4
 8002d34:	fba1 1202 	umull	r1, r2, r1, r2
 8002d38:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002d3a:	460a      	mov	r2, r1
 8002d3c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8002d3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d40:	4413      	add	r3, r2
 8002d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d44:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8002d48:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
 8002d4c:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1+256);
 8002d50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	f203 1301 	addw	r3, r3, #257	@ 0x101
 8002d58:	17da      	asrs	r2, r3, #31
 8002d5a:	613b      	str	r3, [r7, #16]
 8002d5c:	617a      	str	r2, [r7, #20]
 8002d5e:	4b26      	ldr	r3, [pc, #152]	@ (8002df8 <SearchFreqDevME+0x250>)
 8002d60:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002d64:	462a      	mov	r2, r5
 8002d66:	fb03 f202 	mul.w	r2, r3, r2
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	4621      	mov	r1, r4
 8002d6e:	fb01 f303 	mul.w	r3, r1, r3
 8002d72:	4413      	add	r3, r2
 8002d74:	4a20      	ldr	r2, [pc, #128]	@ (8002df8 <SearchFreqDevME+0x250>)
 8002d76:	4621      	mov	r1, r4
 8002d78:	fba1 1202 	umull	r1, r2, r1, r2
 8002d7c:	647a      	str	r2, [r7, #68]	@ 0x44
 8002d7e:	460a      	mov	r2, r1
 8002d80:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d84:	4413      	add	r3, r2
 8002d86:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d88:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8002d8c:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
 8002d90:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
  }

  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8002d94:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002d98:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002d9c:	1a84      	subs	r4, r0, r2
 8002d9e:	60bc      	str	r4, [r7, #8]
 8002da0:	eb61 0303 	sbc.w	r3, r1, r3
 8002da4:	60fb      	str	r3, [r7, #12]
 8002da6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002daa:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002dae:	1a84      	subs	r4, r0, r2
 8002db0:	603c      	str	r4, [r7, #0]
 8002db2:	eb61 0303 	sbc.w	r3, r1, r3
 8002db6:	607b      	str	r3, [r7, #4]
 8002db8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002dbc:	4623      	mov	r3, r4
 8002dbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	462b      	mov	r3, r5
 8002dc8:	460a      	mov	r2, r1
 8002dca:	4193      	sbcs	r3, r2
 8002dcc:	d204      	bcs.n	8002dd8 <SearchFreqDevME+0x230>
 8002dce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	e001      	b.n	8002ddc <SearchFreqDevME+0x234>
 8002dd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002dde:	7013      	strb	r3, [r2, #0]
}
 8002de0:	bf00      	nop
 8002de2:	3788      	adds	r7, #136	@ 0x88
 8002de4:	46bd      	mov	sp, r7
 8002de6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dea:	bf00      	nop
 8002dec:	f3af 8000 	nop.w
 8002df0:	02faf080 	.word	0x02faf080
 8002df4:	00000000 	.word	0x00000000
 8002df8:	02faf080 	.word	0x02faf080

08002dfc <S2LP_SetModulation>:
*         [100 500000].
*         Frequency deviation expressed in Hz.
* @retval None.
*/
void S2LP_SetModulation(uint8_t mod_type, uint32_t datarate, uint32_t fdev)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	73fb      	strb	r3, [r7, #15]
  uint8_t dr_e;
  uint16_t dr_m;
  uint8_t uFDevM, uFDevE;

  /* Calculates the datarate mantissa and exponent */
  SearchDatarateME(datarate, &dr_m, &dr_e);
 8002e0a:	f107 0217 	add.w	r2, r7, #23
 8002e0e:	f107 0314 	add.w	r3, r7, #20
 8002e12:	4619      	mov	r1, r3
 8002e14:	68b8      	ldr	r0, [r7, #8]
 8002e16:	f7ff fcef 	bl	80027f8 <SearchDatarateME>
  /* Calculates the frequency deviation mantissa and exponent */
  SearchFreqDevME(fdev, &uFDevM, &uFDevE);
 8002e1a:	f107 0212 	add.w	r2, r7, #18
 8002e1e:	f107 0313 	add.w	r3, r7, #19
 8002e22:	4619      	mov	r1, r3
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f7ff febf 	bl	8002ba8 <SearchFreqDevME>

  S2LP_WriteReg(MOD4_ADDR, (uint8_t)(dr_m >> 8), NULL);
 8002e2a:	8abb      	ldrh	r3, [r7, #20]
 8002e2c:	0a1b      	lsrs	r3, r3, #8
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2200      	movs	r2, #0
 8002e34:	4619      	mov	r1, r3
 8002e36:	200e      	movs	r0, #14
 8002e38:	f7ff f8c6 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(MOD3_ADDR, (uint8_t)dr_m, NULL);
 8002e3c:	8abb      	ldrh	r3, [r7, #20]
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2200      	movs	r2, #0
 8002e42:	4619      	mov	r1, r3
 8002e44:	200f      	movs	r0, #15
 8002e46:	f7ff f8bf 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(MOD2_ADDR, mod_type | dr_e, NULL);
 8002e4a:	7dfa      	ldrb	r2, [r7, #23]
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2200      	movs	r2, #0
 8002e54:	4619      	mov	r1, r3
 8002e56:	2010      	movs	r0, #16
 8002e58:	f7ff f8b6 	bl	8001fc8 <S2LP_WriteReg>

  S2LP_WriteReg(MOD0_ADDR, uFDevM, NULL);
 8002e5c:	7cfb      	ldrb	r3, [r7, #19]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	4619      	mov	r1, r3
 8002e62:	2012      	movs	r0, #18
 8002e64:	f7ff f8b0 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(MOD1_ADDR, uFDevE, NULL);
 8002e68:	7cbb      	ldrb	r3, [r7, #18]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	2011      	movs	r0, #17
 8002e70:	f7ff f8aa 	bl	8001fc8 <S2LP_WriteReg>
}
 8002e74:	bf00      	nop
 8002e76:	3718      	adds	r7, #24
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <S2LP_SetPALeveldBm>:

void S2LP_SetPALeveldBm(int32_t lPowerdBm)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint8_t paLevelValue;
  if(lPowerdBm> 14)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b0e      	cmp	r3, #14
 8002e88:	dd02      	ble.n	8002e90 <S2LP_SetPALeveldBm+0x14>
  {
    paLevelValue = 1;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	73fb      	strb	r3, [r7, #15]
 8002e8e:	e006      	b.n	8002e9e <S2LP_SetPALeveldBm+0x22>
  }
  else {
    paLevelValue = (uint8_t)((int32_t)29-2*lPowerdBm);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	f1c3 031d 	rsb	r3, r3, #29
 8002e9c:	73fb      	strb	r3, [r7, #15]
  }

  S2LP_WriteReg(PA_POWER0_ADDR, 0, NULL);
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	2062      	movs	r0, #98	@ 0x62
 8002ea4:	f7ff f890 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR+1, 0, NULL); // disable degeneration mode
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	2100      	movs	r1, #0
 8002eac:	2064      	movs	r0, #100	@ 0x64
 8002eae:	f7ff f88b 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR, 0, NULL); // disable Tx Bessel FIR
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	2063      	movs	r0, #99	@ 0x63
 8002eb8:	f7ff f886 	bl	8001fc8 <S2LP_WriteReg>
  S2LP_WriteReg(PA_POWER1_ADDR, paLevelValue, NULL);
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	2061      	movs	r0, #97	@ 0x61
 8002ec4:	f7ff f880 	bl	8001fc8 <S2LP_WriteReg>
}
 8002ec8:	bf00      	nop
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <S2LP_Init>:

	return HAL_OK;
}

HAL_StatusTypeDef S2LP_Init(SPI_HandleTypeDef *spi_handle)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
	gSPI = spi_handle;
 8002ed8:	4a48      	ldr	r2, [pc, #288]	@ (8002ffc <S2LP_Init+0x12c>)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6013      	str	r3, [r2, #0]
	uint32_t ncycles_start = HAL_RCC_GetHCLKFreq()/9600;
 8002ede:	f002 f9af 	bl	8005240 <HAL_RCC_GetHCLKFreq>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	4a46      	ldr	r2, [pc, #280]	@ (8003000 <S2LP_Init+0x130>)
 8002ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eea:	0a9b      	lsrs	r3, r3, #10
 8002eec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002eee:	b672      	cpsid	i
}
 8002ef0:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_RESET); // Power up S2LP
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ef8:	4842      	ldr	r0, [pc, #264]	@ (8003004 <S2LP_Init+0x134>)
 8002efa:	f001 fcdd 	bl	80048b8 <HAL_GPIO_WritePin>
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 8002efe:	2300      	movs	r3, #0
 8002f00:	617b      	str	r3, [r7, #20]
 8002f02:	e003      	b.n	8002f0c <S2LP_Init+0x3c>
		asm volatile("nop");
 8002f04:	bf00      	nop
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d3f7      	bcc.n	8002f04 <S2LP_Init+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 8002f14:	b662      	cpsie	i
}
 8002f16:	bf00      	nop
	__enable_irq();

	S2LP_WriteReg(GPIO0_CONF_ADDR, 3, NULL); // Set GPIO as interrupt line
 8002f18:	2200      	movs	r2, #0
 8002f1a:	2103      	movs	r1, #3
 8002f1c:	2000      	movs	r0, #0
 8002f1e:	f7ff f853 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK0_ADDR, 0x80 | 0x20 | 0x04, NULL); // Enable "Tx Data sent" and "TX FIFO almost full" interrupts
 8002f22:	2200      	movs	r2, #0
 8002f24:	21a4      	movs	r1, #164	@ 0xa4
 8002f26:	2053      	movs	r0, #83	@ 0x53
 8002f28:	f7ff f84e 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK1_ADDR, 0x01, NULL); // Enable "TX FIFO almost empty" interrupt
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	2101      	movs	r1, #1
 8002f30:	2052      	movs	r0, #82	@ 0x52
 8002f32:	f7ff f849 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK2_ADDR, 0x00, NULL);
 8002f36:	2200      	movs	r2, #0
 8002f38:	2100      	movs	r1, #0
 8002f3a:	2051      	movs	r0, #81	@ 0x51
 8002f3c:	f7ff f844 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK3_ADDR, 0x00, NULL);
 8002f40:	2200      	movs	r2, #0
 8002f42:	2100      	movs	r1, #0
 8002f44:	2050      	movs	r0, #80	@ 0x50
 8002f46:	f7ff f83f 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(FIFO_CONFIG0_ADDR, FIFO_EMPTY_THRESH * FIFO_CHUNK_SIZE, NULL);
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2120      	movs	r1, #32
 8002f4e:	203f      	movs	r0, #63	@ 0x3f
 8002f50:	f7ff f83a 	bl	8001fc8 <S2LP_WriteReg>

	// Change sync word bytes
	S2LP_WriteReg(SYNC3_ADDR, 0xB7, NULL);
 8002f54:	2200      	movs	r2, #0
 8002f56:	21b7      	movs	r1, #183	@ 0xb7
 8002f58:	2033      	movs	r0, #51	@ 0x33
 8002f5a:	f7ff f835 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC2_ADDR, 0x54, NULL);
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2154      	movs	r1, #84	@ 0x54
 8002f62:	2034      	movs	r0, #52	@ 0x34
 8002f64:	f7ff f830 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC1_ADDR, 0x2A, NULL);
 8002f68:	2200      	movs	r2, #0
 8002f6a:	212a      	movs	r1, #42	@ 0x2a
 8002f6c:	2035      	movs	r0, #53	@ 0x35
 8002f6e:	f7ff f82b 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC0_ADDR, 0x3E, NULL);
 8002f72:	2200      	movs	r2, #0
 8002f74:	213e      	movs	r1, #62	@ 0x3e
 8002f76:	2036      	movs	r0, #54	@ 0x36
 8002f78:	f7ff f826 	bl	8001fc8 <S2LP_WriteReg>

	// PLL and PA configuration
	S2LP_PLLConf(BASE_FREQ);
 8002f7c:	4822      	ldr	r0, [pc, #136]	@ (8003008 <S2LP_Init+0x138>)
 8002f7e:	f7ff fa8f 	bl	80024a0 <S2LP_PLLConf>
	S2LP_SetPALeveldBm(PA_LEVEL);
 8002f82:	2000      	movs	r0, #0
 8002f84:	f7ff ff7a 	bl	8002e7c <S2LP_SetPALeveldBm>

	// Modulation and packet configuration
	S2LP_SetModulation(MOD_2FSK, DATARATE, FREQDEV);
 8002f88:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 8002f8c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8002f90:	2000      	movs	r0, #0
 8002f92:	f7ff ff33 	bl	8002dfc <S2LP_SetModulation>
	S2LP_WriteReg(PCKTCTRL1_ADDR, 0x20, NULL); // No whitening, CRC with poly 0x07
 8002f96:	2200      	movs	r2, #0
 8002f98:	2120      	movs	r1, #32
 8002f9a:	2030      	movs	r0, #48	@ 0x30
 8002f9c:	f7ff f814 	bl	8001fc8 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTCTRL3_ADDR, 0x00, NULL); // Enable basic packet structure
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	202e      	movs	r0, #46	@ 0x2e
 8002fa6:	f7ff f80f 	bl	8001fc8 <S2LP_WriteReg>

	S2LPStatus radio_status;
	uint8_t rco_conf;
	HAL_StatusTypeDef err = S2LP_ReadReg(XO_RCO_CONF1_ADDR, &rco_conf, &radio_status); // fetch radio state
 8002faa:	f107 020c 	add.w	r2, r7, #12
 8002fae:	f107 030b 	add.w	r3, r7, #11
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	206c      	movs	r0, #108	@ 0x6c
 8002fb6:	f7fe ffc9 	bl	8001f4c <S2LP_ReadReg>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	73fb      	strb	r3, [r7, #15]
	if (err) {
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <S2LP_Init+0xf8>
		return err;
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
 8002fc6:	e015      	b.n	8002ff4 <S2LP_Init+0x124>
	} else if (rco_conf != 0x45) {
 8002fc8:	7afb      	ldrb	r3, [r7, #11]
 8002fca:	2b45      	cmp	r3, #69	@ 0x45
 8002fcc:	d006      	beq.n	8002fdc <S2LP_Init+0x10c>
		DEBUG_PRINT("[S2LP] Error: XO_RCO_CONF1 register is invalid (0x%X instead of 0x45), faulty SPI bus?\r\n", rco_conf);
 8002fce:	7afb      	ldrb	r3, [r7, #11]
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	480e      	ldr	r0, [pc, #56]	@ (800300c <S2LP_Init+0x13c>)
 8002fd4:	f004 ff1e 	bl	8007e14 <iprintf>
		return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e00b      	b.n	8002ff4 <S2LP_Init+0x124>
	}

	if (radio_status.MC_STATE != MC_STATE_READY) {
 8002fdc:	7b7b      	ldrb	r3, [r7, #13]
 8002fde:	f023 0301 	bic.w	r3, r3, #1
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d004      	beq.n	8002ff2 <S2LP_Init+0x122>
		DEBUG_PRINT("[S2LP] Error: radio is not ready after initialization\r\n");
 8002fe8:	4809      	ldr	r0, [pc, #36]	@ (8003010 <S2LP_Init+0x140>)
 8002fea:	f004 ff7b 	bl	8007ee4 <puts>
		return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e000      	b.n	8002ff4 <S2LP_Init+0x124>
	}

	return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3718      	adds	r7, #24
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	200013e8 	.word	0x200013e8
 8003000:	1b4e81b5 	.word	0x1b4e81b5
 8003004:	48001400 	.word	0x48001400
 8003008:	33bca100 	.word	0x33bca100
 800300c:	08008f68 	.word	0x08008f68
 8003010:	08008fc4 	.word	0x08008fc4

08003014 <S2LP_IRQ_Handler>:

void S2LP_IRQ_Handler(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
	uint8_t irq_status1, irq_status0;
	S2LP_ReadReg(IRQ_STATUS1_ADDR, &irq_status1, NULL);
 800301a:	1dfb      	adds	r3, r7, #7
 800301c:	2200      	movs	r2, #0
 800301e:	4619      	mov	r1, r3
 8003020:	20fc      	movs	r0, #252	@ 0xfc
 8003022:	f7fe ff93 	bl	8001f4c <S2LP_ReadReg>
	S2LP_ReadReg(IRQ_STATUS0_ADDR, &irq_status0, NULL);
 8003026:	1dbb      	adds	r3, r7, #6
 8003028:	2200      	movs	r2, #0
 800302a:	4619      	mov	r1, r3
 800302c:	20fd      	movs	r0, #253	@ 0xfd
 800302e:	f7fe ff8d 	bl	8001f4c <S2LP_ReadReg>

	if (irq_status1 & 0x01) // TX FIFO almost empty
 8003032:	79fb      	ldrb	r3, [r7, #7]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b00      	cmp	r3, #0
 800303a:	d002      	beq.n	8003042 <S2LP_IRQ_Handler+0x2e>
		fifo_almost_empty = 1;
 800303c:	4b0b      	ldr	r3, [pc, #44]	@ (800306c <S2LP_IRQ_Handler+0x58>)
 800303e:	2201      	movs	r2, #1
 8003040:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x20) // TX/RX FIFO underflow or overflow
 8003042:	79bb      	ldrb	r3, [r7, #6]
 8003044:	f003 0320 	and.w	r3, r3, #32
 8003048:	2b00      	cmp	r3, #0
 800304a:	d002      	beq.n	8003052 <S2LP_IRQ_Handler+0x3e>
		underflow = 1;
 800304c:	4b08      	ldr	r3, [pc, #32]	@ (8003070 <S2LP_IRQ_Handler+0x5c>)
 800304e:	2201      	movs	r2, #1
 8003050:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x04) // Packet transmitted
 8003052:	79bb      	ldrb	r3, [r7, #6]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b00      	cmp	r3, #0
 800305a:	d002      	beq.n	8003062 <S2LP_IRQ_Handler+0x4e>
		packet_sent = 1;
 800305c:	4b05      	ldr	r3, [pc, #20]	@ (8003074 <S2LP_IRQ_Handler+0x60>)
 800305e:	2201      	movs	r2, #1
 8003060:	701a      	strb	r2, [r3, #0]
}
 8003062:	bf00      	nop
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	200013e5 	.word	0x200013e5
 8003070:	200013e6 	.word	0x200013e6
 8003074:	200013e4 	.word	0x200013e4

08003078 <Spectrogram_Format>:
    }
}

// Convert 12-bit DC ADC samples to Q1.15 fixed point signal and remove DC component
void Spectrogram_Format(q15_t *buf)
{
 8003078:	b510      	push	{r4, lr}
	// That way, the value of buf[i] is in [0 , 2**15 - 1]

	// /!\ When multiplying/dividing by a power 2, always prefer shifting left/right instead, ARM instructions to do so are more efficient.
	// Here we should shift left by 3.

	arm_shift_q15(buf, 3, buf, SAMPLES_PER_MELVEC);
 800307a:	f44f 7300 	mov.w	r3, #512	@ 0x200
{
 800307e:	4604      	mov	r4, r0
	arm_shift_q15(buf, 3, buf, SAMPLES_PER_MELVEC);
 8003080:	2103      	movs	r1, #3
 8003082:	4602      	mov	r2, r0
 8003084:	f004 f844 	bl	8007110 <arm_shift_q15>
	//            Number of cycles: <TODO>

	// Since we use a signed representation, we should now center the value around zero, we can do this by substracting 2**14.
	// Now the value of buf[i] is in [-2**14 , 2**14 - 1]

	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 8003088:	1ea3      	subs	r3, r4, #2
 800308a:	f204 31fe 	addw	r1, r4, #1022	@ 0x3fe
		buf[i] -= (1 << 14);
 800308e:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 8003092:	f5a2 4280 	sub.w	r2, r2, #16384	@ 0x4000
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 8003096:	4299      	cmp	r1, r3
		buf[i] -= (1 << 14);
 8003098:	801a      	strh	r2, [r3, #0]
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 800309a:	d1f8      	bne.n	800308e <Spectrogram_Format+0x16>
	}
}
 800309c:	bd10      	pop	{r4, pc}
 800309e:	bf00      	nop

080030a0 <Spectrogram_Compute>:

// Compute spectrogram of samples and transform into MEL vectors.
void Spectrogram_Compute(q15_t *samples, q15_t *melvec)
{
 80030a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// STEP 1  : Windowing of input samples
	//           --> Pointwise product
	//           Complexity: O(N)
	//           Number of cycles: <TODO>
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 80030a4:	4a3e      	ldr	r2, [pc, #248]	@ (80031a0 <Spectrogram_Compute+0x100>)
 80030a6:	4c3f      	ldr	r4, [pc, #252]	@ (80031a4 <Spectrogram_Compute+0x104>)
{
 80030a8:	b0aa      	sub	sp, #168	@ 0xa8
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 80030aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
{
 80030ae:	460d      	mov	r5, r1
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 80030b0:	493d      	ldr	r1, [pc, #244]	@ (80031a8 <Spectrogram_Compute+0x108>)
 80030b2:	f004 f8bf 	bl	8007234 <arm_mult_q15>
	//           Number of cycles: <TODO>

	// Since the FFT is a recursive algorithm, the values are rescaled in the function to ensure that overflow cannot happen.
	arm_rfft_instance_q15 rfft_inst;

	arm_rfft_init_q15(&rfft_inst, SAMPLES_PER_MELVEC, 0, 1);
 80030b6:	2301      	movs	r3, #1
 80030b8:	2200      	movs	r2, #0
 80030ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80030be:	a805      	add	r0, sp, #20
 80030c0:	f003 ff00 	bl	8006ec4 <arm_rfft_init_q15>

	arm_rfft_q15(&rfft_inst, buf, buf_fft);
 80030c4:	4a39      	ldr	r2, [pc, #228]	@ (80031ac <Spectrogram_Compute+0x10c>)
 80030c6:	4936      	ldr	r1, [pc, #216]	@ (80031a0 <Spectrogram_Compute+0x100>)
 80030c8:	a805      	add	r0, sp, #20
 80030ca:	f003 fe7f 	bl	8006dcc <arm_rfft_q15>
	// STEP 3.1: Find the extremum value (maximum of absolute values)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	q15_t vmax;
	uint32_t pIndex=0;
 80030ce:	2100      	movs	r1, #0

	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 80030d0:	4836      	ldr	r0, [pc, #216]	@ (80031ac <Spectrogram_Compute+0x10c>)
	uint32_t pIndex=0;
 80030d2:	9101      	str	r1, [sp, #4]
	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 80030d4:	f10d 0202 	add.w	r2, sp, #2
 80030d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80030dc:	ab01      	add	r3, sp, #4
 80030de:	f7fe faa9 	bl	8001634 <arm_absmax_q15>

	// STEP 3.2: Normalize the vector - Dynamic range increase
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 80030e2:	4a33      	ldr	r2, [pc, #204]	@ (80031b0 <Spectrogram_Compute+0x110>)
	{
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 80030e4:	f9bd c002 	ldrsh.w	ip, [sp, #2]
 80030e8:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 80030ec:	4621      	mov	r1, r4
 80030ee:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 80030f2:	4282      	cmp	r2, r0
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 80030f4:	ea4f 33c3 	mov.w	r3, r3, lsl #15
 80030f8:	fb93 f3fc 	sdiv	r3, r3, ip
 80030fc:	f821 3f02 	strh.w	r3, [r1, #2]!
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8003100:	d1f5      	bne.n	80030ee <Spectrogram_Compute+0x4e>
	// STEP 3.3: Compute the complex magnitude
	//           --> The output buffer is now two times smaller because (real|imag) --> (mag)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	arm_cmplx_mag_q15(buf, buf, SAMPLES_PER_MELVEC/2);
 8003102:	4927      	ldr	r1, [pc, #156]	@ (80031a0 <Spectrogram_Compute+0x100>)
 8003104:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003108:	4608      	mov	r0, r1
 800310a:	f003 ff57 	bl	8006fbc <arm_cmplx_mag_q15>
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
	{
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 800310e:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8003112:	4a28      	ldr	r2, [pc, #160]	@ (80031b4 <Spectrogram_Compute+0x114>)
 8003114:	f834 3f02 	ldrh.w	r3, [r4, #2]!
 8003118:	fb13 f301 	smulbb	r3, r3, r1
 800311c:	13db      	asrs	r3, r3, #15
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 800311e:	4294      	cmp	r4, r2
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 8003120:	8023      	strh	r3, [r4, #0]
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 8003122:	d1f7      	bne.n	8003114 <Spectrogram_Compute+0x74>
	// less precision since it discards the low 16 bits of each multiplication result.

	// /!\ In order to avoid overflows completely the input signals should be scaled down. Scale down one of the input matrices by log2(numColsA) bits to avoid overflows,
	// as a total of numColsA additions are computed internally for each output element. Because our hz2mel_mat matrix contains lots of zeros in its rows, this is not necessary.
	
	START_CYCLE_COUNT();
 8003124:	f000 fa0e 	bl	8003544 <start_cycle_count>
    for (size_t i = 0; i < mel_len; i++) {
 8003128:	1eaf      	subs	r7, r5, #2
 800312a:	f105 0826 	add.w	r8, r5, #38	@ 0x26
 800312e:	4e22      	ldr	r6, [pc, #136]	@ (80031b8 <Spectrogram_Compute+0x118>)
		q15_t* fft_samples = &fft_array[mel_triangle.idx_offset];
 8003130:	4d1b      	ldr	r5, [pc, #108]	@ (80031a0 <Spectrogram_Compute+0x100>)
        mel_trian_t mel_triangle = mel_triangles[i];
 8003132:	4631      	mov	r1, r6
 8003134:	227c      	movs	r2, #124	@ 0x7c
 8003136:	a80b      	add	r0, sp, #44	@ 0x2c
 8003138:	f005 f8e3 	bl	8008302 <memcpy>
		if (mel_triangle.idx_offset + mel_triangle.triangle_len > fft_len) {
 800313c:	e9dd 240b 	ldrd	r2, r4, [sp, #44]	@ 0x2c
        arm_dot_prod_q15(fft_samples, mel_triangle.values, mel_triangle.triangle_len, &mel_result);
 8003140:	eb05 0044 	add.w	r0, r5, r4, lsl #1
		if (mel_triangle.idx_offset + mel_triangle.triangle_len > fft_len) {
 8003144:	4414      	add	r4, r2
 8003146:	f5b4 7f00 	cmp.w	r4, #512	@ 0x200
        arm_dot_prod_q15(fft_samples, mel_triangle.values, mel_triangle.triangle_len, &mel_result);
 800314a:	ab02      	add	r3, sp, #8
 800314c:	a90d      	add	r1, sp, #52	@ 0x34
		if (mel_triangle.idx_offset + mel_triangle.triangle_len > fft_len) {
 800314e:	d81e      	bhi.n	800318e <Spectrogram_Compute+0xee>
        arm_dot_prod_q15(fft_samples, mel_triangle.values, mel_triangle.triangle_len, &mel_result);
 8003150:	f004 f8ce 	bl	80072f0 <arm_dot_prod_q15>
		mel_array[i] = clip_q63_to_q15(mel_result);
 8003154:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
   */
  __STATIC_FORCEINLINE q15_t clip_q63_to_q15(
  q63_t x)
  {
    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
      ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
 8003158:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800315c:	ebb1 7fe2 	cmp.w	r1, r2, asr #31
 8003160:	ea83 73e1 	eor.w	r3, r3, r1, asr #31
 8003164:	d00b      	beq.n	800317e <Spectrogram_Compute+0xde>
 8003166:	f827 3f02 	strh.w	r3, [r7, #2]!
    for (size_t i = 0; i < mel_len; i++) {
 800316a:	45b8      	cmp	r8, r7
 800316c:	f106 067c 	add.w	r6, r6, #124	@ 0x7c
 8003170:	d1df      	bne.n	8003132 <Spectrogram_Compute+0x92>
	#if MEL_MODE == MEL_MODE_FILTERBANK
		mel_filter_apply(buf, melvec, SAMPLES_PER_MELVEC, MELVEC_LENGTH);
		STOP_CYCLE_COUNT("Mel filter bank");
 8003172:	4812      	ldr	r0, [pc, #72]	@ (80031bc <Spectrogram_Compute+0x11c>)
 8003174:	f000 fa06 	bl	8003584 <stop_cycle_count>

		arm_mat_mult_fast_q15(&hz2mel_inst, &fftmag_inst, &melvec_inst, buf_tmp);
		STOP_CYCLE_COUNT("Mel matrix");
	#endif
	
}
 8003178:	b02a      	add	sp, #168	@ 0xa8
 800317a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800317e:	0bd2      	lsrs	r2, r2, #15
 8003180:	f827 2f02 	strh.w	r2, [r7, #2]!
    for (size_t i = 0; i < mel_len; i++) {
 8003184:	45b8      	cmp	r8, r7
 8003186:	f106 067c 	add.w	r6, r6, #124	@ 0x7c
 800318a:	d1d2      	bne.n	8003132 <Spectrogram_Compute+0x92>
 800318c:	e7f1      	b.n	8003172 <Spectrogram_Compute+0xd2>
			DEBUG_PRINT("Error: Mel triangle is too large for the FFT array\n");
 800318e:	480c      	ldr	r0, [pc, #48]	@ (80031c0 <Spectrogram_Compute+0x120>)
 8003190:	f004 fea8 	bl	8007ee4 <puts>
		STOP_CYCLE_COUNT("Mel filter bank");
 8003194:	4809      	ldr	r0, [pc, #36]	@ (80031bc <Spectrogram_Compute+0x11c>)
 8003196:	f000 f9f5 	bl	8003584 <stop_cycle_count>
}
 800319a:	b02a      	add	sp, #168	@ 0xa8
 800319c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031a0:	20001bec 	.word	0x20001bec
 80031a4:	20001bea 	.word	0x20001bea
 80031a8:	20000378 	.word	0x20000378
 80031ac:	200013ec 	.word	0x200013ec
 80031b0:	200013ea 	.word	0x200013ea
 80031b4:	20001dea 	.word	0x20001dea
 80031b8:	0800917c 	.word	0x0800917c
 80031bc:	0800916c 	.word	0x0800916c
 80031c0:	08009138 	.word	0x08009138

080031c4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80031c4:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80031c6:	4810      	ldr	r0, [pc, #64]	@ (8003208 <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80031c8:	4c10      	ldr	r4, [pc, #64]	@ (800320c <MX_SPI1_Init+0x48>)
 80031ca:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80031ce:	e9c0 4100 	strd	r4, r1, [r0]
 80031d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80031d6:	2300      	movs	r3, #0
 80031d8:	2208      	movs	r2, #8
 80031da:	f44f 64e0 	mov.w	r4, #1792	@ 0x700
 80031de:	6181      	str	r1, [r0, #24]
 80031e0:	2107      	movs	r1, #7
 80031e2:	e9c0 3402 	strd	r3, r4, [r0, #8]
 80031e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80031ea:	e9c0 2307 	strd	r2, r3, [r0, #28]
 80031ee:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
 80031f2:	e9c0 130b 	strd	r1, r3, [r0, #44]	@ 0x2c
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80031f6:	6342      	str	r2, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80031f8:	f002 fca4 	bl	8005b44 <HAL_SPI_Init>
 80031fc:	b900      	cbnz	r0, 8003200 <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80031fe:	bd10      	pop	{r4, pc}
 8003200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8003204:	f7fe bc50 	b.w	8001aa8 <Error_Handler>
 8003208:	20001ff0 	.word	0x20001ff0
 800320c:	40013000 	.word	0x40013000

08003210 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003210:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8003212:	4b22      	ldr	r3, [pc, #136]	@ (800329c <HAL_SPI_MspInit+0x8c>)
 8003214:	6802      	ldr	r2, [r0, #0]
{
 8003216:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003218:	2400      	movs	r4, #0
  if(spiHandle->Instance==SPI1)
 800321a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800321c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003220:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8003224:	9408      	str	r4, [sp, #32]
  if(spiHandle->Instance==SPI1)
 8003226:	d001      	beq.n	800322c <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003228:	b00a      	add	sp, #40	@ 0x28
 800322a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 800322c:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003230:	2603      	movs	r6, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003232:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003234:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003238:	661a      	str	r2, [r3, #96]	@ 0x60
 800323a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800323c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003240:	9201      	str	r2, [sp, #4]
 8003242:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003244:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800324c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800324e:	f002 0201 	and.w	r2, r2, #1
 8003252:	9202      	str	r2, [sp, #8]
 8003254:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003256:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003258:	f042 0210 	orr.w	r2, r2, #16
 800325c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800325e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003260:	f003 0310 	and.w	r3, r3, #16
 8003264:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003266:	22c0      	movs	r2, #192	@ 0xc0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003268:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800326a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800326c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800326e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003272:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003276:	e9cd 6507 	strd	r6, r5, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800327a:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800327c:	f001 f9f8 	bl	8004670 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003280:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003284:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003286:	4806      	ldr	r0, [pc, #24]	@ (80032a0 <HAL_SPI_MspInit+0x90>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003288:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800328c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800328e:	e9cd 4606 	strd	r4, r6, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003292:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003294:	f001 f9ec 	bl	8004670 <HAL_GPIO_Init>
}
 8003298:	b00a      	add	sp, #40	@ 0x28
 800329a:	bd70      	pop	{r4, r5, r6, pc}
 800329c:	40013000 	.word	0x40013000
 80032a0:	48001000 	.word	0x48001000

080032a4 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032a4:	4b0a      	ldr	r3, [pc, #40]	@ (80032d0 <HAL_MspInit+0x2c>)
 80032a6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80032a8:	f042 0201 	orr.w	r2, r2, #1
 80032ac:	661a      	str	r2, [r3, #96]	@ 0x60
 80032ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 80032b0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032b2:	f002 0201 	and.w	r2, r2, #1
 80032b6:	9200      	str	r2, [sp, #0]
 80032b8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032ba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80032bc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80032c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80032c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032c8:	9301      	str	r3, [sp, #4]
 80032ca:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032cc:	b002      	add	sp, #8
 80032ce:	4770      	bx	lr
 80032d0:	40021000 	.word	0x40021000

080032d4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032d4:	e7fe      	b.n	80032d4 <NMI_Handler>
 80032d6:	bf00      	nop

080032d8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032d8:	e7fe      	b.n	80032d8 <HardFault_Handler>
 80032da:	bf00      	nop

080032dc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032dc:	e7fe      	b.n	80032dc <MemManage_Handler>
 80032de:	bf00      	nop

080032e0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032e0:	e7fe      	b.n	80032e0 <BusFault_Handler>
 80032e2:	bf00      	nop

080032e4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032e4:	e7fe      	b.n	80032e4 <UsageFault_Handler>
 80032e6:	bf00      	nop

080032e8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop

080032ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop

080032f0 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop

080032f4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032f4:	f000 b9de 	b.w	80036b4 <HAL_IncTick>

080032f8 <EXTI3_IRQHandler>:
  */
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_INT_Pin);
 80032f8:	2008      	movs	r0, #8
 80032fa:	f001 bae3 	b.w	80048c4 <HAL_GPIO_EXTI_IRQHandler>
 80032fe:	bf00      	nop

08003300 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003300:	4801      	ldr	r0, [pc, #4]	@ (8003308 <DMA1_Channel1_IRQHandler+0x8>)
 8003302:	f001 b967 	b.w	80045d4 <HAL_DMA_IRQHandler>
 8003306:	bf00      	nop
 8003308:	200007fc 	.word	0x200007fc

0800330c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800330c:	4801      	ldr	r0, [pc, #4]	@ (8003314 <TIM3_IRQHandler+0x8>)
 800330e:	f002 bfa3 	b.w	8006258 <HAL_TIM_IRQHandler>
 8003312:	bf00      	nop
 8003314:	20002058 	.word	0x20002058

08003318 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003318:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800331c:	f001 bad2 	b.w	80048c4 <HAL_GPIO_EXTI_IRQHandler>

08003320 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003320:	490c      	ldr	r1, [pc, #48]	@ (8003354 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003322:	4a0d      	ldr	r2, [pc, #52]	@ (8003358 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8003324:	680b      	ldr	r3, [r1, #0]
{
 8003326:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003328:	4c0c      	ldr	r4, [pc, #48]	@ (800335c <_sbrk+0x3c>)
 800332a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800332c:	b12b      	cbz	r3, 800333a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800332e:	4418      	add	r0, r3
 8003330:	4290      	cmp	r0, r2
 8003332:	d807      	bhi.n	8003344 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003334:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8003336:	4618      	mov	r0, r3
 8003338:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800333a:	4b09      	ldr	r3, [pc, #36]	@ (8003360 <_sbrk+0x40>)
 800333c:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800333e:	4418      	add	r0, r3
 8003340:	4290      	cmp	r0, r2
 8003342:	d9f7      	bls.n	8003334 <_sbrk+0x14>
    errno = ENOMEM;
 8003344:	f004 ffb0 	bl	80082a8 <__errno>
 8003348:	230c      	movs	r3, #12
 800334a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800334c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003350:	4618      	mov	r0, r3
 8003352:	bd10      	pop	{r4, pc}
 8003354:	20002054 	.word	0x20002054
 8003358:	20050000 	.word	0x20050000
 800335c:	00000400 	.word	0x00000400
 8003360:	20002288 	.word	0x20002288

08003364 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003364:	480e      	ldr	r0, [pc, #56]	@ (80033a0 <SystemInit+0x3c>)
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003366:	4b0f      	ldr	r3, [pc, #60]	@ (80033a4 <SystemInit+0x40>)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003368:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 800336c:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 8003370:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  RCC->CR |= RCC_CR_MSION;
 8003374:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003376:	2100      	movs	r1, #0
  RCC->CR |= RCC_CR_MSION;
 8003378:	f042 0201 	orr.w	r2, r2, #1
 800337c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 800337e:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	f022 52a8 	bic.w	r2, r2, #352321536	@ 0x15000000
 8003386:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800338a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  RCC->CR &= 0xEAF6FFFFU;
 800338e:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x00001000U;
 8003390:	60d8      	str	r0, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003398:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800339a:	6199      	str	r1, [r3, #24]
}
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	e000ed00 	.word	0xe000ed00
 80033a4:	40021000 	.word	0x40021000

080033a8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80033a8:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80033aa:	481a      	ldr	r0, [pc, #104]	@ (8003414 <MX_TIM3_Init+0x6c>)
 80033ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003418 <MX_TIM3_Init+0x70>)
 80033ae:	6002      	str	r2, [r0, #0]
{
 80033b0:	b089      	sub	sp, #36	@ 0x24
  htim3.Init.Prescaler = 23;
 80033b2:	2217      	movs	r2, #23
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033b4:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 23;
 80033b6:	6042      	str	r2, [r0, #4]
 80033b8:	22c3      	movs	r2, #195	@ 0xc3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033ba:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80033be:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033c2:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim3.Init.Prescaler = 23;
 80033c6:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033ca:	9303      	str	r3, [sp, #12]
  htim3.Init.Prescaler = 23;
 80033cc:	6103      	str	r3, [r0, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 195;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033ce:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80033d0:	f002 fdc0 	bl	8005f54 <HAL_TIM_Base_Init>
 80033d4:	b998      	cbnz	r0, 80033fe <MX_TIM3_Init+0x56>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80033da:	480e      	ldr	r0, [pc, #56]	@ (8003414 <MX_TIM3_Init+0x6c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033dc:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80033de:	a904      	add	r1, sp, #16
 80033e0:	f002 fe86 	bl	80060f0 <HAL_TIM_ConfigClockSource>
 80033e4:	b998      	cbnz	r0, 800340e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80033e6:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033e8:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033ea:	480a      	ldr	r0, [pc, #40]	@ (8003414 <MX_TIM3_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80033ec:	9201      	str	r2, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033ee:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033f0:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033f2:	f002 ffdd 	bl	80063b0 <HAL_TIMEx_MasterConfigSynchronization>
 80033f6:	b928      	cbnz	r0, 8003404 <MX_TIM3_Init+0x5c>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80033f8:	b009      	add	sp, #36	@ 0x24
 80033fa:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80033fe:	f7fe fb53 	bl	8001aa8 <Error_Handler>
 8003402:	e7e8      	b.n	80033d6 <MX_TIM3_Init+0x2e>
    Error_Handler();
 8003404:	f7fe fb50 	bl	8001aa8 <Error_Handler>
}
 8003408:	b009      	add	sp, #36	@ 0x24
 800340a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800340e:	f7fe fb4b 	bl	8001aa8 <Error_Handler>
 8003412:	e7e8      	b.n	80033e6 <MX_TIM3_Init+0x3e>
 8003414:	20002058 	.word	0x20002058
 8003418:	40000400 	.word	0x40000400

0800341c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 800341c:	4b0e      	ldr	r3, [pc, #56]	@ (8003458 <HAL_TIM_Base_MspInit+0x3c>)
 800341e:	6802      	ldr	r2, [r0, #0]
 8003420:	429a      	cmp	r2, r3
 8003422:	d000      	beq.n	8003426 <HAL_TIM_Base_MspInit+0xa>
 8003424:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003426:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
{
 800342a:	b500      	push	{lr}
    __HAL_RCC_TIM3_CLK_ENABLE();
 800342c:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 800342e:	f041 0102 	orr.w	r1, r1, #2
 8003432:	6599      	str	r1, [r3, #88]	@ 0x58
 8003434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
{
 8003436:	b083      	sub	sp, #12

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003438:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003440:	201d      	movs	r0, #29
 8003442:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003444:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003446:	f000 ff8b 	bl	8004360 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800344a:	201d      	movs	r0, #29
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800344c:	b003      	add	sp, #12
 800344e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003452:	f000 bfc1 	b.w	80043d8 <HAL_NVIC_EnableIRQ>
 8003456:	bf00      	nop
 8003458:	40000400 	.word	0x40000400
 800345c:	00000000 	.word	0x00000000

08003460 <MX_LPUART1_UART_Init>:
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003460:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8003498 <MX_LPUART1_UART_Init+0x38>
{
 8003464:	b510      	push	{r4, lr}
  hlpuart1.Instance = LPUART1;
 8003466:	480e      	ldr	r0, [pc, #56]	@ (80034a0 <MX_LPUART1_UART_Init+0x40>)
 8003468:	4c0e      	ldr	r4, [pc, #56]	@ (80034a4 <MX_LPUART1_UART_Init+0x44>)
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800346a:	2300      	movs	r3, #0
  hlpuart1.Init.BaudRate = 115200;
 800346c:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003470:	220c      	movs	r2, #12
  hlpuart1.Init.BaudRate = 115200;
 8003472:	e9c0 4100 	strd	r4, r1, [r0]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003476:	ed80 7b08 	vstr	d7, [r0, #32]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800347a:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800347e:	e9c0 3204 	strd	r3, r2, [r0, #16]
 8003482:	6183      	str	r3, [r0, #24]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003484:	f003 fbea 	bl	8006c5c <HAL_UART_Init>
 8003488:	b900      	cbnz	r0, 800348c <MX_LPUART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800348a:	bd10      	pop	{r4, pc}
 800348c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8003490:	f7fe bb0a 	b.w	8001aa8 <Error_Handler>
 8003494:	f3af 8000 	nop.w
	...
 80034a0:	200020a8 	.word	0x200020a8
 80034a4:	40008000 	.word	0x40008000

080034a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034a8:	b510      	push	{r4, lr}
 80034aa:	4604      	mov	r4, r0
 80034ac:	b0aa      	sub	sp, #168	@ 0xa8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ae:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034b0:	228c      	movs	r2, #140	@ 0x8c
 80034b2:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b4:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80034b8:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80034bc:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034be:	f004 fea5 	bl	800820c <memset>
  if(uartHandle->Instance==LPUART1)
 80034c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003538 <HAL_UART_MspInit+0x90>)
 80034c4:	6822      	ldr	r2, [r4, #0]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d001      	beq.n	80034ce <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80034ca:	b02a      	add	sp, #168	@ 0xa8
 80034cc:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80034ce:	2220      	movs	r2, #32
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_SYSCLK;
 80034d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034d4:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80034d6:	9207      	str	r2, [sp, #28]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_SYSCLK;
 80034d8:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034da:	f001 ffe9 	bl	80054b0 <HAL_RCCEx_PeriphCLKConfig>
 80034de:	bb20      	cbnz	r0, 800352a <HAL_UART_MspInit+0x82>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80034e0:	4b16      	ldr	r3, [pc, #88]	@ (800353c <HAL_UART_MspInit+0x94>)
 80034e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034e4:	f042 0201 	orr.w	r2, r2, #1
 80034e8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034ec:	f002 0201 	and.w	r2, r2, #1
 80034f0:	9200      	str	r2, [sp, #0]
 80034f2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80034f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034fa:	64da      	str	r2, [r3, #76]	@ 0x4c
 80034fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003502:	9301      	str	r3, [sp, #4]
 8003504:	9b01      	ldr	r3, [sp, #4]
    HAL_PWREx_EnableVddIO2();
 8003506:	f001 fa31 	bl	800496c <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800350a:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8003530 <HAL_UART_MspInit+0x88>
 800350e:	2200      	movs	r2, #0
 8003510:	2303      	movs	r3, #3
 8003512:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003516:	480a      	ldr	r0, [pc, #40]	@ (8003540 <HAL_UART_MspInit+0x98>)
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003518:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800351a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800351c:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003520:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003522:	f001 f8a5 	bl	8004670 <HAL_GPIO_Init>
}
 8003526:	b02a      	add	sp, #168	@ 0xa8
 8003528:	bd10      	pop	{r4, pc}
      Error_Handler();
 800352a:	f7fe fabd 	bl	8001aa8 <Error_Handler>
 800352e:	e7d7      	b.n	80034e0 <HAL_UART_MspInit+0x38>
 8003530:	00000180 	.word	0x00000180
 8003534:	00000002 	.word	0x00000002
 8003538:	40008000 	.word	0x40008000
 800353c:	40021000 	.word	0x40021000
 8003540:	48001800 	.word	0x48001800

08003544 <start_cycle_count>:

#if (PERF_COUNT == 1)

volatile uint8_t counting_cycles = 0;

void start_cycle_count() {
 8003544:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003546:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800354a:	b672      	cpsid	i
	uint32_t prim = __get_PRIMASK();
	__disable_irq();
	if (counting_cycles) {
 800354c:	4b0a      	ldr	r3, [pc, #40]	@ (8003578 <start_cycle_count+0x34>)
 800354e:	781a      	ldrb	r2, [r3, #0]
 8003550:	b95a      	cbnz	r2, 800356a <start_cycle_count+0x26>
		DEBUG_PRINT("Tried re-entrant cycle counting.\r\n");
		Error_Handler();
	} else {
		counting_cycles = 1;
 8003552:	2201      	movs	r2, #1
 8003554:	701a      	strb	r2, [r3, #0]
	}
	if (!prim) {
 8003556:	b904      	cbnz	r4, 800355a <start_cycle_count+0x16>
  __ASM volatile ("cpsie i" : : : "memory");
 8003558:	b662      	cpsie	i
		__enable_irq();
	}
	DWT->CTRL |= 1 ; // enable the counter
 800355a:	4b08      	ldr	r3, [pc, #32]	@ (800357c <start_cycle_count+0x38>)
 800355c:	681a      	ldr	r2, [r3, #0]
	DWT->CYCCNT = 0; // reset the counter
 800355e:	2100      	movs	r1, #0
	DWT->CTRL |= 1 ; // enable the counter
 8003560:	f042 0201 	orr.w	r2, r2, #1
 8003564:	601a      	str	r2, [r3, #0]
	DWT->CYCCNT = 0; // reset the counter
 8003566:	6059      	str	r1, [r3, #4]
}
 8003568:	bd10      	pop	{r4, pc}
		DEBUG_PRINT("Tried re-entrant cycle counting.\r\n");
 800356a:	4805      	ldr	r0, [pc, #20]	@ (8003580 <start_cycle_count+0x3c>)
 800356c:	f004 fcba 	bl	8007ee4 <puts>
		Error_Handler();
 8003570:	f7fe fa9a 	bl	8001aa8 <Error_Handler>
 8003574:	e7ef      	b.n	8003556 <start_cycle_count+0x12>
 8003576:	bf00      	nop
 8003578:	20002130 	.word	0x20002130
 800357c:	e0001000 	.word	0xe0001000
 8003580:	08009b74 	.word	0x08009b74

08003584 <stop_cycle_count>:
void stop_cycle_count(char *s) {
 8003584:	b538      	push	{r3, r4, r5, lr}
	uint32_t res = DWT->CYCCNT;
 8003586:	4909      	ldr	r1, [pc, #36]	@ (80035ac <stop_cycle_count+0x28>)
	counting_cycles = 0;
 8003588:	4b09      	ldr	r3, [pc, #36]	@ (80035b0 <stop_cycle_count+0x2c>)
	uint32_t res = DWT->CYCCNT;
 800358a:	684d      	ldr	r5, [r1, #4]
void stop_cycle_count(char *s) {
 800358c:	4604      	mov	r4, r0
	counting_cycles = 0;
 800358e:	2200      	movs	r2, #0
	printf("[PERF] ");
 8003590:	4808      	ldr	r0, [pc, #32]	@ (80035b4 <stop_cycle_count+0x30>)
	counting_cycles = 0;
 8003592:	701a      	strb	r2, [r3, #0]
	printf("[PERF] ");
 8003594:	f004 fc3e 	bl	8007e14 <iprintf>
	printf(s);
 8003598:	4620      	mov	r0, r4
 800359a:	f004 fc3b 	bl	8007e14 <iprintf>
	printf(" %lu cycles.\r\n", res);
 800359e:	4629      	mov	r1, r5
 80035a0:	4805      	ldr	r0, [pc, #20]	@ (80035b8 <stop_cycle_count+0x34>)
}
 80035a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	printf(" %lu cycles.\r\n", res);
 80035a6:	f004 bc35 	b.w	8007e14 <iprintf>
 80035aa:	bf00      	nop
 80035ac:	e0001000 	.word	0xe0001000
 80035b0:	20002130 	.word	0x20002130
 80035b4:	08009b98 	.word	0x08009b98
 80035b8:	08009ba0 	.word	0x08009ba0

080035bc <hex_encode>:


// Encode the binary buffer buf of length len in the null-terminated string s
// (which must have length at least 2*len+1).
void hex_encode(char* s, const uint8_t* buf, size_t len) {
    s[2*len] = '\0';
 80035bc:	2300      	movs	r3, #0
 80035be:	f800 3012 	strb.w	r3, [r0, r2, lsl #1]
 80035c2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
    for (size_t i=0; i<len; i++) {
 80035c6:	b18a      	cbz	r2, 80035ec <hex_encode+0x30>
 80035c8:	4a09      	ldr	r2, [pc, #36]	@ (80035f0 <hex_encode+0x34>)
 80035ca:	3901      	subs	r1, #1
 80035cc:	4484      	add	ip, r0
        s[i*2] = "0123456789abcdef"[buf[i] >> 4];
 80035ce:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80035d2:	091b      	lsrs	r3, r3, #4
    for (size_t i=0; i<len; i++) {
 80035d4:	3002      	adds	r0, #2
        s[i*2] = "0123456789abcdef"[buf[i] >> 4];
 80035d6:	5cd3      	ldrb	r3, [r2, r3]
 80035d8:	f800 3c02 	strb.w	r3, [r0, #-2]
        s[i*2+1] = "0123456789abcdef"[buf[i] & 0xF];
 80035dc:	780b      	ldrb	r3, [r1, #0]
 80035de:	f003 030f 	and.w	r3, r3, #15
    for (size_t i=0; i<len; i++) {
 80035e2:	4584      	cmp	ip, r0
        s[i*2+1] = "0123456789abcdef"[buf[i] & 0xF];
 80035e4:	5cd3      	ldrb	r3, [r2, r3]
 80035e6:	f800 3c01 	strb.w	r3, [r0, #-1]
    for (size_t i=0; i<len; i++) {
 80035ea:	d1f0      	bne.n	80035ce <hex_encode+0x12>
    }
}
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop
 80035f0:	08009bb0 	.word	0x08009bb0

080035f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80035f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800362c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80035f8:	f7ff feb4 	bl	8003364 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035fc:	480c      	ldr	r0, [pc, #48]	@ (8003630 <LoopForever+0x6>)
  ldr r1, =_edata
 80035fe:	490d      	ldr	r1, [pc, #52]	@ (8003634 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003600:	4a0d      	ldr	r2, [pc, #52]	@ (8003638 <LoopForever+0xe>)
  movs r3, #0
 8003602:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003604:	e002      	b.n	800360c <LoopCopyDataInit>

08003606 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003606:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003608:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800360a:	3304      	adds	r3, #4

0800360c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800360c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800360e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003610:	d3f9      	bcc.n	8003606 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003612:	4a0a      	ldr	r2, [pc, #40]	@ (800363c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003614:	4c0a      	ldr	r4, [pc, #40]	@ (8003640 <LoopForever+0x16>)
  movs r3, #0
 8003616:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003618:	e001      	b.n	800361e <LoopFillZerobss>

0800361a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800361a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800361c:	3204      	adds	r2, #4

0800361e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800361e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003620:	d3fb      	bcc.n	800361a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003622:	f004 fe47 	bl	80082b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003626:	f7fe fab7 	bl	8001b98 <main>

0800362a <LoopForever>:

LoopForever:
    b LoopForever
 800362a:	e7fe      	b.n	800362a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800362c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003630:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003634:	200007e0 	.word	0x200007e0
  ldr r2, =_sidata
 8003638:	0801ba70 	.word	0x0801ba70
  ldr r2, =_sbss
 800363c:	200007e0 	.word	0x200007e0
  ldr r4, =_ebss
 8003640:	20002284 	.word	0x20002284

08003644 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003644:	e7fe      	b.n	8003644 <ADC1_2_IRQHandler>
	...

08003648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003648:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800364a:	4b0f      	ldr	r3, [pc, #60]	@ (8003688 <HAL_InitTick+0x40>)
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	b90b      	cbnz	r3, 8003654 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8003650:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8003652:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003654:	490d      	ldr	r1, [pc, #52]	@ (800368c <HAL_InitTick+0x44>)
 8003656:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800365a:	4605      	mov	r5, r0
 800365c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003660:	6808      	ldr	r0, [r1, #0]
 8003662:	fbb0 f0f3 	udiv	r0, r0, r3
 8003666:	f000 fec5 	bl	80043f4 <HAL_SYSTICK_Config>
 800366a:	4604      	mov	r4, r0
 800366c:	2800      	cmp	r0, #0
 800366e:	d1ef      	bne.n	8003650 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003670:	2d0f      	cmp	r5, #15
 8003672:	d8ed      	bhi.n	8003650 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003674:	4602      	mov	r2, r0
 8003676:	4629      	mov	r1, r5
 8003678:	f04f 30ff 	mov.w	r0, #4294967295
 800367c:	f000 fe70 	bl	8004360 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003680:	4b03      	ldr	r3, [pc, #12]	@ (8003690 <HAL_InitTick+0x48>)
 8003682:	4620      	mov	r0, r4
 8003684:	601d      	str	r5, [r3, #0]
}
 8003686:	bd38      	pop	{r3, r4, r5, pc}
 8003688:	2000077c 	.word	0x2000077c
 800368c:	20000778 	.word	0x20000778
 8003690:	20000780 	.word	0x20000780

08003694 <HAL_Init>:
{
 8003694:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003696:	2003      	movs	r0, #3
 8003698:	f000 fe50 	bl	800433c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800369c:	2000      	movs	r0, #0
 800369e:	f7ff ffd3 	bl	8003648 <HAL_InitTick>
 80036a2:	b110      	cbz	r0, 80036aa <HAL_Init+0x16>
    status = HAL_ERROR;
 80036a4:	2401      	movs	r4, #1
}
 80036a6:	4620      	mov	r0, r4
 80036a8:	bd10      	pop	{r4, pc}
 80036aa:	4604      	mov	r4, r0
    HAL_MspInit();
 80036ac:	f7ff fdfa 	bl	80032a4 <HAL_MspInit>
}
 80036b0:	4620      	mov	r0, r4
 80036b2:	bd10      	pop	{r4, pc}

080036b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80036b4:	4a03      	ldr	r2, [pc, #12]	@ (80036c4 <HAL_IncTick+0x10>)
 80036b6:	4b04      	ldr	r3, [pc, #16]	@ (80036c8 <HAL_IncTick+0x14>)
 80036b8:	6811      	ldr	r1, [r2, #0]
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	440b      	add	r3, r1
 80036be:	6013      	str	r3, [r2, #0]
}
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	20002134 	.word	0x20002134
 80036c8:	2000077c 	.word	0x2000077c

080036cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80036cc:	4b01      	ldr	r3, [pc, #4]	@ (80036d4 <HAL_GetTick+0x8>)
 80036ce:	6818      	ldr	r0, [r3, #0]
}
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	20002134 	.word	0x20002134

080036d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036d8:	b538      	push	{r3, r4, r5, lr}
 80036da:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80036dc:	f7ff fff6 	bl	80036cc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036e0:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80036e2:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80036e4:	d002      	beq.n	80036ec <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 80036e6:	4b04      	ldr	r3, [pc, #16]	@ (80036f8 <HAL_Delay+0x20>)
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036ec:	f7ff ffee 	bl	80036cc <HAL_GetTick>
 80036f0:	1b40      	subs	r0, r0, r5
 80036f2:	42a0      	cmp	r0, r4
 80036f4:	d3fa      	bcc.n	80036ec <HAL_Delay+0x14>
  {
  }
}
 80036f6:	bd38      	pop	{r3, r4, r5, pc}
 80036f8:	2000077c 	.word	0x2000077c

080036fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036fc:	b530      	push	{r4, r5, lr}
 80036fe:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003700:	2300      	movs	r3, #0
 8003702:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003704:	2800      	cmp	r0, #0
 8003706:	f000 809f 	beq.w	8003848 <HAL_ADC_Init+0x14c>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800370a:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 800370c:	4604      	mov	r4, r0
 800370e:	2d00      	cmp	r5, #0
 8003710:	f000 809f 	beq.w	8003852 <HAL_ADC_Init+0x156>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003714:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003716:	6893      	ldr	r3, [r2, #8]
 8003718:	009d      	lsls	r5, r3, #2
 800371a:	d505      	bpl.n	8003728 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800371c:	6893      	ldr	r3, [r2, #8]
 800371e:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003722:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003726:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003728:	6893      	ldr	r3, [r2, #8]
 800372a:	00d8      	lsls	r0, r3, #3
 800372c:	d419      	bmi.n	8003762 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800372e:	4b5b      	ldr	r3, [pc, #364]	@ (800389c <HAL_ADC_Init+0x1a0>)
 8003730:	485b      	ldr	r0, [pc, #364]	@ (80038a0 <HAL_ADC_Init+0x1a4>)
 8003732:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003734:	6891      	ldr	r1, [r2, #8]
 8003736:	099b      	lsrs	r3, r3, #6
 8003738:	fba0 0303 	umull	r0, r3, r0, r3
 800373c:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8003740:	099b      	lsrs	r3, r3, #6
 8003742:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8003746:	3301      	adds	r3, #1
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 800374e:	6091      	str	r1, [r2, #8]
 8003750:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003752:	9b01      	ldr	r3, [sp, #4]
 8003754:	b12b      	cbz	r3, 8003762 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8003756:	9b01      	ldr	r3, [sp, #4]
 8003758:	3b01      	subs	r3, #1
 800375a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800375c:	9b01      	ldr	r3, [sp, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f9      	bne.n	8003756 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003762:	6893      	ldr	r3, [r2, #8]
 8003764:	00d9      	lsls	r1, r3, #3
 8003766:	d472      	bmi.n	800384e <HAL_ADC_Init+0x152>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003768:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800376a:	f043 0310 	orr.w	r3, r3, #16
 800376e:	65a3      	str	r3, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003770:	6de3      	ldr	r3, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003772:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003774:	4303      	orrs	r3, r0
 8003776:	65e3      	str	r3, [r4, #92]	@ 0x5c
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003778:	6893      	ldr	r3, [r2, #8]
 800377a:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800377e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003780:	d15e      	bne.n	8003840 <HAL_ADC_Init+0x144>
 8003782:	06db      	lsls	r3, r3, #27
 8003784:	d45c      	bmi.n	8003840 <HAL_ADC_Init+0x144>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003786:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003788:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800378c:	f043 0302 	orr.w	r3, r3, #2
 8003790:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003792:	6893      	ldr	r3, [r2, #8]
 8003794:	07dd      	lsls	r5, r3, #31
 8003796:	d410      	bmi.n	80037ba <HAL_ADC_Init+0xbe>
 8003798:	4942      	ldr	r1, [pc, #264]	@ (80038a4 <HAL_ADC_Init+0x1a8>)
 800379a:	4b43      	ldr	r3, [pc, #268]	@ (80038a8 <HAL_ADC_Init+0x1ac>)
 800379c:	6889      	ldr	r1, [r1, #8]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	430b      	orrs	r3, r1
 80037a2:	4942      	ldr	r1, [pc, #264]	@ (80038ac <HAL_ADC_Init+0x1b0>)
 80037a4:	6889      	ldr	r1, [r1, #8]
 80037a6:	430b      	orrs	r3, r1
 80037a8:	07d9      	lsls	r1, r3, #31
 80037aa:	d406      	bmi.n	80037ba <HAL_ADC_Init+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80037ac:	4940      	ldr	r1, [pc, #256]	@ (80038b0 <HAL_ADC_Init+0x1b4>)
 80037ae:	6865      	ldr	r5, [r4, #4]
 80037b0:	688b      	ldr	r3, [r1, #8]
 80037b2:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80037b6:	432b      	orrs	r3, r5
 80037b8:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 80037ba:	68e5      	ldr	r5, [r4, #12]
 80037bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80037be:	f894 1020 	ldrb.w	r1, [r4, #32]
                 hadc->Init.DataAlign                                                   |
 80037c2:	432b      	orrs	r3, r5
 80037c4:	68a5      	ldr	r5, [r4, #8]
 80037c6:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037c8:	7e65      	ldrb	r5, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037ca:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 80037cc:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037d0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037d4:	d04b      	beq.n	800386e <HAL_ADC_Init+0x172>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037d6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80037d8:	b121      	cbz	r1, 80037e4 <HAL_ADC_Init+0xe8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 80037da:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037dc:	f401 7170 	and.w	r1, r1, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80037e0:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037e2:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80037e4:	68d5      	ldr	r5, [r2, #12]
 80037e6:	4933      	ldr	r1, [pc, #204]	@ (80038b4 <HAL_ADC_Init+0x1b8>)
 80037e8:	4029      	ands	r1, r5
 80037ea:	4319      	orrs	r1, r3
 80037ec:	60d1      	str	r1, [r2, #12]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80037ee:	6893      	ldr	r3, [r2, #8]
 80037f0:	071b      	lsls	r3, r3, #28
 80037f2:	d416      	bmi.n	8003822 <HAL_ADC_Init+0x126>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80037f4:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037f8:	7e25      	ldrb	r5, [r4, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80037fa:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80037fc:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80037fe:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
 8003802:	6ce5      	ldr	r5, [r4, #76]	@ 0x4c
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003804:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8003808:	f021 0106 	bic.w	r1, r1, #6
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800380c:	432b      	orrs	r3, r5
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800380e:	430b      	orrs	r3, r1
 8003810:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003812:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8003816:	2b01      	cmp	r3, #1
 8003818:	d02e      	beq.n	8003878 <HAL_ADC_Init+0x17c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800381a:	6913      	ldr	r3, [r2, #16]
 800381c:	f023 0301 	bic.w	r3, r3, #1
 8003820:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003822:	6923      	ldr	r3, [r4, #16]
 8003824:	2b01      	cmp	r3, #1
 8003826:	d01a      	beq.n	800385e <HAL_ADC_Init+0x162>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003828:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800382a:	f023 030f 	bic.w	r3, r3, #15
 800382e:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003830:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003832:	f023 0303 	bic.w	r3, r3, #3
 8003836:	f043 0301 	orr.w	r3, r3, #1
 800383a:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800383c:	b003      	add	sp, #12
 800383e:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003840:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003842:	f043 0310 	orr.w	r3, r3, #16
 8003846:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 8003848:	2001      	movs	r0, #1
}
 800384a:	b003      	add	sp, #12
 800384c:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800384e:	2000      	movs	r0, #0
 8003850:	e792      	b.n	8003778 <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 8003852:	f7fc fee9 	bl	8000628 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003856:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8003858:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
 800385c:	e75a      	b.n	8003714 <HAL_ADC_Init+0x18>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800385e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003860:	69e3      	ldr	r3, [r4, #28]
 8003862:	f021 010f 	bic.w	r1, r1, #15
 8003866:	3b01      	subs	r3, #1
 8003868:	430b      	orrs	r3, r1
 800386a:	6313      	str	r3, [r2, #48]	@ 0x30
 800386c:	e7e0      	b.n	8003830 <HAL_ADC_Init+0x134>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800386e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003870:	3901      	subs	r1, #1
 8003872:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003876:	e7ae      	b.n	80037d6 <HAL_ADC_Init+0xda>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003878:	6911      	ldr	r1, [r2, #16]
 800387a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800387c:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800387e:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8003882:	f021 0104 	bic.w	r1, r1, #4
 8003886:	432b      	orrs	r3, r5
 8003888:	430b      	orrs	r3, r1
 800388a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800388c:	430b      	orrs	r3, r1
 800388e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003890:	430b      	orrs	r3, r1
 8003892:	f043 0301 	orr.w	r3, r3, #1
 8003896:	6113      	str	r3, [r2, #16]
 8003898:	e7c3      	b.n	8003822 <HAL_ADC_Init+0x126>
 800389a:	bf00      	nop
 800389c:	20000778 	.word	0x20000778
 80038a0:	053e2d63 	.word	0x053e2d63
 80038a4:	50040000 	.word	0x50040000
 80038a8:	50040100 	.word	0x50040100
 80038ac:	50040200 	.word	0x50040200
 80038b0:	50040300 	.word	0x50040300
 80038b4:	fff0c007 	.word	0xfff0c007

080038b8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80038b8:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038ba:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80038bc:	f7fc ffca 	bl	8000854 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038c0:	bd08      	pop	{r3, pc}
 80038c2:	bf00      	nop

080038c4 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop

080038c8 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038c8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80038ca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80038cc:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 80038d0:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038d2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80038d4:	d11d      	bne.n	8003912 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80038d6:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038dc:	659a      	str	r2, [r3, #88]	@ 0x58
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80038de:	680a      	ldr	r2, [r1, #0]
 80038e0:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80038e4:	68ca      	ldr	r2, [r1, #12]
 80038e6:	d01b      	beq.n	8003920 <ADC_DMAConvCplt+0x58>
 80038e8:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80038ec:	d10d      	bne.n	800390a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80038ee:	68ca      	ldr	r2, [r1, #12]
 80038f0:	0494      	lsls	r4, r2, #18
 80038f2:	d40a      	bmi.n	800390a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80038f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80038f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038fa:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80038fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80038fe:	04d1      	lsls	r1, r2, #19
 8003900:	d403      	bmi.n	800390a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003902:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003904:	f042 0201 	orr.w	r2, r2, #1
 8003908:	659a      	str	r2, [r3, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 800390a:	4618      	mov	r0, r3
 800390c:	f7fc ff60 	bl	80007d0 <HAL_ADC_ConvCpltCallback>
}
 8003910:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003912:	06d2      	lsls	r2, r2, #27
 8003914:	d40a      	bmi.n	800392c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
}
 8003918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800391c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800391e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003920:	0790      	lsls	r0, r2, #30
 8003922:	d5e7      	bpl.n	80038f4 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8003924:	4618      	mov	r0, r3
 8003926:	f7fc ff53 	bl	80007d0 <HAL_ADC_ConvCpltCallback>
 800392a:	e7f1      	b.n	8003910 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 800392c:	4618      	mov	r0, r3
 800392e:	f7ff ffc9 	bl	80038c4 <HAL_ADC_ErrorCallback>
}
 8003932:	bd10      	pop	{r4, pc}

08003934 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003934:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8003936:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003938:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800393a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800393e:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003940:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8003942:	f043 0304 	orr.w	r3, r3, #4
 8003946:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003948:	f7ff ffbc 	bl	80038c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800394c:	bd08      	pop	{r3, pc}
 800394e:	bf00      	nop

08003950 <HAL_ADC_ConfigChannel>:
{
 8003950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 8003954:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
{
 8003958:	b082      	sub	sp, #8
 800395a:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 800395c:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 800395e:	f04f 0000 	mov.w	r0, #0
 8003962:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003964:	f000 812f 	beq.w	8003bc6 <HAL_ADC_ConfigChannel+0x276>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003968:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 800396a:	2001      	movs	r0, #1
 800396c:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003970:	68a2      	ldr	r2, [r4, #8]
 8003972:	f012 0c04 	ands.w	ip, r2, #4
 8003976:	d155      	bne.n	8003a24 <HAL_ADC_ConfigChannel+0xd4>
    uint32_t config_rank = pConfig->Rank;
 8003978:	6848      	ldr	r0, [r1, #4]
    if (pConfig->Rank <= 5U)
 800397a:	2805      	cmp	r0, #5
 800397c:	f240 8096 	bls.w	8003aac <HAL_ADC_ConfigChannel+0x15c>
  MODIFY_REG(*preg,
 8003980:	f000 051f 	and.w	r5, r0, #31
 8003984:	f04f 0e1f 	mov.w	lr, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003988:	0982      	lsrs	r2, r0, #6
  MODIFY_REG(*preg,
 800398a:	fa0e fe05 	lsl.w	lr, lr, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800398e:	f002 0c0c 	and.w	ip, r2, #12
  MODIFY_REG(*preg,
 8003992:	ea6f 0e0e 	mvn.w	lr, lr
 8003996:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003998:	f104 0030 	add.w	r0, r4, #48	@ 0x30
  MODIFY_REG(*preg,
 800399c:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80039a0:	40aa      	lsls	r2, r5
 80039a2:	f850 500c 	ldr.w	r5, [r0, ip]
 80039a6:	ea05 050e 	and.w	r5, r5, lr
 80039aa:	432a      	orrs	r2, r5
 80039ac:	f840 200c 	str.w	r2, [r0, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80039b0:	68a2      	ldr	r2, [r4, #8]
 80039b2:	0757      	lsls	r7, r2, #29
 80039b4:	d540      	bpl.n	8003a38 <HAL_ADC_ConfigChannel+0xe8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80039b6:	68a2      	ldr	r2, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80039b8:	680a      	ldr	r2, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039ba:	68a0      	ldr	r0, [r4, #8]
 80039bc:	07c5      	lsls	r5, r0, #31
 80039be:	d412      	bmi.n	80039e6 <HAL_ADC_ConfigChannel+0x96>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80039c0:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80039c2:	48af      	ldr	r0, [pc, #700]	@ (8003c80 <HAL_ADC_ConfigChannel+0x330>)
 80039c4:	f8d4 50b0 	ldr.w	r5, [r4, #176]	@ 0xb0
 80039c8:	f006 0718 	and.w	r7, r6, #24
 80039cc:	40f8      	lsrs	r0, r7
 80039ce:	f3c2 0712 	ubfx	r7, r2, #0, #19
 80039d2:	4010      	ands	r0, r2
 80039d4:	ea25 0507 	bic.w	r5, r5, r7
 80039d8:	4328      	orrs	r0, r5
 80039da:	f8c4 00b0 	str.w	r0, [r4, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80039de:	48a9      	ldr	r0, [pc, #676]	@ (8003c84 <HAL_ADC_ConfigChannel+0x334>)
 80039e0:	4286      	cmp	r6, r0
 80039e2:	f000 80a0 	beq.w	8003b26 <HAL_ADC_ConfigChannel+0x1d6>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80039e6:	49a8      	ldr	r1, [pc, #672]	@ (8003c88 <HAL_ADC_ConfigChannel+0x338>)
 80039e8:	420a      	tst	r2, r1
 80039ea:	d019      	beq.n	8003a20 <HAL_ADC_ConfigChannel+0xd0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80039ec:	48a7      	ldr	r0, [pc, #668]	@ (8003c8c <HAL_ADC_ConfigChannel+0x33c>)
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039ee:	4da8      	ldr	r5, [pc, #672]	@ (8003c90 <HAL_ADC_ConfigChannel+0x340>)
 80039f0:	6881      	ldr	r1, [r0, #8]
 80039f2:	42aa      	cmp	r2, r5
 80039f4:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 80039f8:	d06e      	beq.n	8003ad8 <HAL_ADC_ConfigChannel+0x188>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80039fa:	4da6      	ldr	r5, [pc, #664]	@ (8003c94 <HAL_ADC_ConfigChannel+0x344>)
 80039fc:	42aa      	cmp	r2, r5
 80039fe:	f000 80e6 	beq.w	8003bce <HAL_ADC_ConfigChannel+0x27e>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003a02:	4da5      	ldr	r5, [pc, #660]	@ (8003c98 <HAL_ADC_ConfigChannel+0x348>)
 8003a04:	42aa      	cmp	r2, r5
 8003a06:	d10b      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0xd0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a08:	024a      	lsls	r2, r1, #9
 8003a0a:	d409      	bmi.n	8003a20 <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003a0c:	4aa3      	ldr	r2, [pc, #652]	@ (8003c9c <HAL_ADC_ConfigChannel+0x34c>)
 8003a0e:	4294      	cmp	r4, r2
 8003a10:	d106      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003a12:	6882      	ldr	r2, [r0, #8]
 8003a14:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003a18:	4332      	orrs	r2, r6
 8003a1a:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003a1e:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a20:	2000      	movs	r0, #0
 8003a22:	e003      	b.n	8003a2c <HAL_ADC_ConfigChannel+0xdc>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a24:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003a26:	f042 0220 	orr.w	r2, r2, #32
 8003a2a:	659a      	str	r2, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8003a32:	b002      	add	sp, #8
 8003a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003a38:	68a0      	ldr	r0, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003a3a:	680a      	ldr	r2, [r1, #0]
 8003a3c:	0706      	lsls	r6, r0, #28
 8003a3e:	d4bc      	bmi.n	80039ba <HAL_ADC_ConfigChannel+0x6a>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003a40:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8003a42:	f3c2 5604 	ubfx	r6, r2, #20, #5
 8003a46:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003a48:	0dd2      	lsrs	r2, r2, #23
  MODIFY_REG(*preg,
 8003a4a:	40b0      	lsls	r0, r6
 8003a4c:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003a50:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8003a54:	ea6f 0000 	mvn.w	r0, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003a58:	f104 0714 	add.w	r7, r4, #20
 8003a5c:	f000 8107 	beq.w	8003c6e <HAL_ADC_ConfigChannel+0x31e>
  MODIFY_REG(*preg,
 8003a60:	40b5      	lsls	r5, r6
 8003a62:	58be      	ldr	r6, [r7, r2]
 8003a64:	4030      	ands	r0, r6
 8003a66:	4328      	orrs	r0, r5
 8003a68:	50b8      	str	r0, [r7, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003a6a:	6962      	ldr	r2, [r4, #20]
 8003a6c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003a70:	6162      	str	r2, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003a72:	e9d1 7004 	ldrd	r7, r0, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003a76:	680a      	ldr	r2, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003a78:	68e5      	ldr	r5, [r4, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003a7a:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a7c:	f104 0660 	add.w	r6, r4, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003a80:	4694      	mov	ip, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003a82:	f000 80cc 	beq.w	8003c1e <HAL_ADC_ConfigChannel+0x2ce>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003a86:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 8003a8a:	006d      	lsls	r5, r5, #1
  MODIFY_REG(*preg,
 8003a8c:	f856 c027 	ldr.w	ip, [r6, r7, lsl #2]
 8003a90:	40a8      	lsls	r0, r5
 8003a92:	4d83      	ldr	r5, [pc, #524]	@ (8003ca0 <HAL_ADC_ConfigChannel+0x350>)
 8003a94:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8003a98:	ea0c 0505 	and.w	r5, ip, r5
 8003a9c:	4315      	orrs	r5, r2
 8003a9e:	4328      	orrs	r0, r5
 8003aa0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8003aa4:	f846 0027 	str.w	r0, [r6, r7, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003aa8:	680a      	ldr	r2, [r1, #0]
}
 8003aaa:	e786      	b.n	80039ba <HAL_ADC_ConfigChannel+0x6a>
      switch (pConfig->Rank)
 8003aac:	3802      	subs	r0, #2
 8003aae:	2803      	cmp	r0, #3
 8003ab0:	d903      	bls.n	8003aba <HAL_ADC_ConfigChannel+0x16a>
    if (pConfig->Rank <= 5U)
 8003ab2:	f46f 6ef8 	mvn.w	lr, #1984	@ 0x7c0
 8003ab6:	2506      	movs	r5, #6
 8003ab8:	e76d      	b.n	8003996 <HAL_ADC_ConfigChannel+0x46>
 8003aba:	4a7a      	ldr	r2, [pc, #488]	@ (8003ca4 <HAL_ADC_ConfigChannel+0x354>)
 8003abc:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
  MODIFY_REG(*preg,
 8003ac0:	f04f 0e1f 	mov.w	lr, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003ac4:	09aa      	lsrs	r2, r5, #6
  MODIFY_REG(*preg,
 8003ac6:	f005 051f 	and.w	r5, r5, #31
 8003aca:	fa0e fe05 	lsl.w	lr, lr, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003ace:	f002 0c0c 	and.w	ip, r2, #12
  MODIFY_REG(*preg,
 8003ad2:	ea6f 0e0e 	mvn.w	lr, lr
 8003ad6:	e75e      	b.n	8003996 <HAL_ADC_ConfigChannel+0x46>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003ad8:	0208      	lsls	r0, r1, #8
 8003ada:	d4a1      	bmi.n	8003a20 <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003adc:	4a6f      	ldr	r2, [pc, #444]	@ (8003c9c <HAL_ADC_ConfigChannel+0x34c>)
 8003ade:	4294      	cmp	r4, r2
 8003ae0:	d003      	beq.n	8003aea <HAL_ADC_ConfigChannel+0x19a>
 8003ae2:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8003ae6:	4294      	cmp	r4, r2
 8003ae8:	d19a      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003aea:	4968      	ldr	r1, [pc, #416]	@ (8003c8c <HAL_ADC_ConfigChannel+0x33c>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003aec:	486e      	ldr	r0, [pc, #440]	@ (8003ca8 <HAL_ADC_ConfigChannel+0x358>)
 8003aee:	688a      	ldr	r2, [r1, #8]
 8003af0:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003af4:	4332      	orrs	r2, r6
 8003af6:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003afa:	608a      	str	r2, [r1, #8]
 8003afc:	6802      	ldr	r2, [r0, #0]
 8003afe:	496b      	ldr	r1, [pc, #428]	@ (8003cac <HAL_ADC_ConfigChannel+0x35c>)
 8003b00:	0992      	lsrs	r2, r2, #6
 8003b02:	fba1 1202 	umull	r1, r2, r1, r2
 8003b06:	0992      	lsrs	r2, r2, #6
 8003b08:	3201      	adds	r2, #1
 8003b0a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003b0e:	0092      	lsls	r2, r2, #2
 8003b10:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003b12:	9a01      	ldr	r2, [sp, #4]
 8003b14:	2a00      	cmp	r2, #0
 8003b16:	d083      	beq.n	8003a20 <HAL_ADC_ConfigChannel+0xd0>
            wait_loop_index--;
 8003b18:	9a01      	ldr	r2, [sp, #4]
 8003b1a:	3a01      	subs	r2, #1
 8003b1c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003b1e:	9a01      	ldr	r2, [sp, #4]
 8003b20:	2a00      	cmp	r2, #0
 8003b22:	d1f9      	bne.n	8003b18 <HAL_ADC_ConfigChannel+0x1c8>
 8003b24:	e77c      	b.n	8003a20 <HAL_ADC_ConfigChannel+0xd0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b26:	2f00      	cmp	r7, #0
 8003b28:	d065      	beq.n	8003bf6 <HAL_ADC_ConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2a:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8003b2e:	2800      	cmp	r0, #0
 8003b30:	f000 80be 	beq.w	8003cb0 <HAL_ADC_ConfigChannel+0x360>
  return __builtin_clz(value);
 8003b34:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b38:	3001      	adds	r0, #1
 8003b3a:	f000 001f 	and.w	r0, r0, #31
 8003b3e:	2809      	cmp	r0, #9
 8003b40:	f240 80b6 	bls.w	8003cb0 <HAL_ADC_ConfigChannel+0x360>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b44:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8003b48:	2800      	cmp	r0, #0
 8003b4a:	f000 814d 	beq.w	8003de8 <HAL_ADC_ConfigChannel+0x498>
  return __builtin_clz(value);
 8003b4e:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b52:	3001      	adds	r0, #1
 8003b54:	0680      	lsls	r0, r0, #26
 8003b56:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5a:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8003b5e:	2d00      	cmp	r5, #0
 8003b60:	f000 8147 	beq.w	8003df2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003b64:	fab5 f585 	clz	r5, r5
 8003b68:	3501      	adds	r5, #1
 8003b6a:	f005 051f 	and.w	r5, r5, #31
 8003b6e:	2601      	movs	r6, #1
 8003b70:	fa06 f505 	lsl.w	r5, r6, r5
 8003b74:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b76:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003b7a:	2a00      	cmp	r2, #0
 8003b7c:	f000 8137 	beq.w	8003dee <HAL_ADC_ConfigChannel+0x49e>
  return __builtin_clz(value);
 8003b80:	fab2 f282 	clz	r2, r2
 8003b84:	1c55      	adds	r5, r2, #1
 8003b86:	f005 051f 	and.w	r5, r5, #31
 8003b8a:	2203      	movs	r2, #3
 8003b8c:	f06f 061d 	mvn.w	r6, #29
 8003b90:	fb12 6205 	smlabb	r2, r2, r5, r6
 8003b94:	0512      	lsls	r2, r2, #20
 8003b96:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b9a:	4302      	orrs	r2, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003b9c:	0dd6      	lsrs	r6, r2, #23
  MODIFY_REG(*preg,
 8003b9e:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003ba0:	f006 0604 	and.w	r6, r6, #4
 8003ba4:	f104 0514 	add.w	r5, r4, #20
  MODIFY_REG(*preg,
 8003ba8:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003bac:	fa00 f702 	lsl.w	r7, r0, r2
 8003bb0:	f04f 0c07 	mov.w	ip, #7
 8003bb4:	59a8      	ldr	r0, [r5, r6]
 8003bb6:	fa0c f202 	lsl.w	r2, ip, r2
 8003bba:	ea20 0202 	bic.w	r2, r0, r2
 8003bbe:	433a      	orrs	r2, r7
 8003bc0:	51aa      	str	r2, [r5, r6]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003bc2:	680a      	ldr	r2, [r1, #0]
}
 8003bc4:	e70f      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 8003bc6:	2002      	movs	r0, #2
}
 8003bc8:	b002      	add	sp, #8
 8003bca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003bce:	01c9      	lsls	r1, r1, #7
 8003bd0:	f53f af26 	bmi.w	8003a20 <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003bd4:	4a31      	ldr	r2, [pc, #196]	@ (8003c9c <HAL_ADC_ConfigChannel+0x34c>)
 8003bd6:	4294      	cmp	r4, r2
 8003bd8:	d004      	beq.n	8003be4 <HAL_ADC_ConfigChannel+0x294>
 8003bda:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8003bde:	4294      	cmp	r4, r2
 8003be0:	f47f af1e 	bne.w	8003a20 <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003be4:	4929      	ldr	r1, [pc, #164]	@ (8003c8c <HAL_ADC_ConfigChannel+0x33c>)
 8003be6:	688a      	ldr	r2, [r1, #8]
 8003be8:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003bec:	4332      	orrs	r2, r6
 8003bee:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003bf2:	608a      	str	r2, [r1, #8]
}
 8003bf4:	e714      	b.n	8003a20 <HAL_ADC_ConfigChannel+0xd0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003bf6:	0e92      	lsrs	r2, r2, #26
 8003bf8:	3201      	adds	r2, #1
 8003bfa:	f002 051f 	and.w	r5, r2, #31
 8003bfe:	2001      	movs	r0, #1
 8003c00:	0692      	lsls	r2, r2, #26
 8003c02:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8003c06:	40a8      	lsls	r0, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c08:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c0a:	ea40 0002 	orr.w	r0, r0, r2
 8003c0e:	eb05 0245 	add.w	r2, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c12:	d971      	bls.n	8003cf8 <HAL_ADC_ConfigChannel+0x3a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c14:	3a1e      	subs	r2, #30
 8003c16:	0512      	lsls	r2, r2, #20
 8003c18:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8003c1c:	e7bd      	b.n	8003b9a <HAL_ADC_ConfigChannel+0x24a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003c1e:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8003c20:	6e20      	ldr	r0, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c22:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c26:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c2a:	2d00      	cmp	r5, #0
 8003c2c:	d166      	bne.n	8003cfc <HAL_ADC_ConfigChannel+0x3ac>
 8003c2e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c32:	4290      	cmp	r0, r2
 8003c34:	f000 80a8 	beq.w	8003d88 <HAL_ADC_ConfigChannel+0x438>
 8003c38:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8003c3a:	6e60      	ldr	r0, [r4, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003c3c:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003c40:	4290      	cmp	r0, r2
 8003c42:	f000 808c 	beq.w	8003d5e <HAL_ADC_ConfigChannel+0x40e>
 8003c46:	68b0      	ldr	r0, [r6, #8]
 8003c48:	68b0      	ldr	r0, [r6, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c4a:	f106 0708 	add.w	r7, r6, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003c4e:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003c52:	4290      	cmp	r0, r2
 8003c54:	f000 80aa 	beq.w	8003dac <HAL_ADC_ConfigChannel+0x45c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003c58:	68f0      	ldr	r0, [r6, #12]
 8003c5a:	68f0      	ldr	r0, [r6, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c5c:	f106 050c 	add.w	r5, r6, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003c60:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003c64:	4282      	cmp	r2, r0
 8003c66:	f000 80b6 	beq.w	8003dd6 <HAL_ADC_ConfigChannel+0x486>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003c6a:	4662      	mov	r2, ip
 8003c6c:	e6a5      	b.n	80039ba <HAL_ADC_ConfigChannel+0x6a>
  MODIFY_REG(*preg,
 8003c6e:	58bd      	ldr	r5, [r7, r2]
 8003c70:	4028      	ands	r0, r5
 8003c72:	50b8      	str	r0, [r7, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003c74:	6962      	ldr	r2, [r4, #20]
 8003c76:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003c7a:	6162      	str	r2, [r4, #20]
}
 8003c7c:	e6f9      	b.n	8003a72 <HAL_ADC_ConfigChannel+0x122>
 8003c7e:	bf00      	nop
 8003c80:	0007ffff 	.word	0x0007ffff
 8003c84:	407f0000 	.word	0x407f0000
 8003c88:	80080000 	.word	0x80080000
 8003c8c:	50040300 	.word	0x50040300
 8003c90:	c7520000 	.word	0xc7520000
 8003c94:	cb840000 	.word	0xcb840000
 8003c98:	80000001 	.word	0x80000001
 8003c9c:	50040000 	.word	0x50040000
 8003ca0:	03fff000 	.word	0x03fff000
 8003ca4:	08009bc4 	.word	0x08009bc4
 8003ca8:	20000778 	.word	0x20000778
 8003cac:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb0:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8003cb4:	2800      	cmp	r0, #0
 8003cb6:	f000 80a0 	beq.w	8003dfa <HAL_ADC_ConfigChannel+0x4aa>
  return __builtin_clz(value);
 8003cba:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003cbe:	3001      	adds	r0, #1
 8003cc0:	0680      	lsls	r0, r0, #26
 8003cc2:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc6:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8003cca:	2d00      	cmp	r5, #0
 8003ccc:	f000 8093 	beq.w	8003df6 <HAL_ADC_ConfigChannel+0x4a6>
  return __builtin_clz(value);
 8003cd0:	fab5 f585 	clz	r5, r5
 8003cd4:	3501      	adds	r5, #1
 8003cd6:	f005 051f 	and.w	r5, r5, #31
 8003cda:	2601      	movs	r6, #1
 8003cdc:	fa06 f505 	lsl.w	r5, r6, r5
 8003ce0:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce2:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003ce6:	2a00      	cmp	r2, #0
 8003ce8:	d07b      	beq.n	8003de2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003cea:	fab2 f282 	clz	r2, r2
 8003cee:	3201      	adds	r2, #1
 8003cf0:	f002 021f 	and.w	r2, r2, #31
 8003cf4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003cf8:	0512      	lsls	r2, r2, #20
 8003cfa:	e74e      	b.n	8003b9a <HAL_ADC_ConfigChannel+0x24a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfc:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8003d00:	b11d      	cbz	r5, 8003d0a <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8003d02:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d06:	42a8      	cmp	r0, r5
 8003d08:	d03e      	beq.n	8003d88 <HAL_ADC_ConfigChannel+0x438>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d0a:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8003d0c:	6e60      	ldr	r0, [r4, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d0e:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d12:	fa9c f5ac 	rbit	r5, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d16:	f106 0708 	add.w	r7, r6, #8
 8003d1a:	46be      	mov	lr, r7
  if (value == 0U)
 8003d1c:	b11d      	cbz	r5, 8003d26 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003d1e:	fab5 f585 	clz	r5, r5
 8003d22:	4285      	cmp	r5, r0
 8003d24:	d01d      	beq.n	8003d62 <HAL_ADC_ConfigChannel+0x412>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d26:	68b0      	ldr	r0, [r6, #8]
 8003d28:	68b0      	ldr	r0, [r6, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003d2a:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2e:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d32:	f106 050c 	add.w	r5, r6, #12
 8003d36:	46a8      	mov	r8, r5
  if (value == 0U)
 8003d38:	f1be 0f00 	cmp.w	lr, #0
 8003d3c:	d003      	beq.n	8003d46 <HAL_ADC_ConfigChannel+0x3f6>
  return __builtin_clz(value);
 8003d3e:	fabe fe8e 	clz	lr, lr
 8003d42:	4586      	cmp	lr, r0
 8003d44:	d034      	beq.n	8003db0 <HAL_ADC_ConfigChannel+0x460>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d46:	68f0      	ldr	r0, [r6, #12]
 8003d48:	68f0      	ldr	r0, [r6, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003d4a:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d4e:	fa9c f6ac 	rbit	r6, ip
  if (value == 0U)
 8003d52:	2e00      	cmp	r6, #0
 8003d54:	f43f ae31 	beq.w	80039ba <HAL_ADC_ConfigChannel+0x6a>
  return __builtin_clz(value);
 8003d58:	fab6 f286 	clz	r2, r6
 8003d5c:	e782      	b.n	8003c64 <HAL_ADC_ConfigChannel+0x314>
 8003d5e:	f106 0e08 	add.w	lr, r6, #8
  MODIFY_REG(*preg,
 8003d62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d64:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003d68:	6662      	str	r2, [r4, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d6a:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d6e:	68b2      	ldr	r2, [r6, #8]
 8003d70:	68b0      	ldr	r0, [r6, #8]
 8003d72:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d76:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003d78:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d7c:	4662      	mov	r2, ip
 8003d7e:	2d00      	cmp	r5, #0
 8003d80:	d1d5      	bne.n	8003d2e <HAL_ADC_ConfigChannel+0x3de>
 8003d82:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8003d86:	e764      	b.n	8003c52 <HAL_ADC_ConfigChannel+0x302>
  MODIFY_REG(*preg,
 8003d88:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003d8a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003d8e:	6622      	str	r2, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d90:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d94:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d96:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8003d98:	f3cc 0512 	ubfx	r5, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d9c:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003da0:	4662      	mov	r2, ip
 8003da2:	2d00      	cmp	r5, #0
 8003da4:	d1b5      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x3c2>
 8003da6:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8003daa:	e749      	b.n	8003c40 <HAL_ADC_ConfigChannel+0x2f0>
 8003dac:	f106 080c 	add.w	r8, r6, #12
  MODIFY_REG(*preg,
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003db6:	603a      	str	r2, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003db8:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003dbc:	68f2      	ldr	r2, [r6, #12]
 8003dbe:	68f0      	ldr	r0, [r6, #12]
 8003dc0:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003dc4:	4645      	mov	r5, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003dc6:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003dca:	4662      	mov	r2, ip
 8003dcc:	2e00      	cmp	r6, #0
 8003dce:	d1be      	bne.n	8003d4e <HAL_ADC_ConfigChannel+0x3fe>
 8003dd0:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8003dd4:	e746      	b.n	8003c64 <HAL_ADC_ConfigChannel+0x314>
  MODIFY_REG(*preg,
 8003dd6:	682a      	ldr	r2, [r5, #0]
 8003dd8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ddc:	602a      	str	r2, [r5, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003dde:	680a      	ldr	r2, [r1, #0]
}
 8003de0:	e5eb      	b.n	80039ba <HAL_ADC_ConfigChannel+0x6a>
 8003de2:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8003de6:	e6d8      	b.n	8003b9a <HAL_ADC_ConfigChannel+0x24a>
 8003de8:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8003dec:	e6b5      	b.n	8003b5a <HAL_ADC_ConfigChannel+0x20a>
 8003dee:	4a04      	ldr	r2, [pc, #16]	@ (8003e00 <HAL_ADC_ConfigChannel+0x4b0>)
 8003df0:	e6d3      	b.n	8003b9a <HAL_ADC_ConfigChannel+0x24a>
 8003df2:	2502      	movs	r5, #2
 8003df4:	e6be      	b.n	8003b74 <HAL_ADC_ConfigChannel+0x224>
 8003df6:	2502      	movs	r5, #2
 8003df8:	e772      	b.n	8003ce0 <HAL_ADC_ConfigChannel+0x390>
 8003dfa:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8003dfe:	e762      	b.n	8003cc6 <HAL_ADC_ConfigChannel+0x376>
 8003e00:	fe500000 	.word	0xfe500000

08003e04 <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e04:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	f012 0f04 	tst.w	r2, #4
{
 8003e0c:	b570      	push	{r4, r5, r6, lr}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e12:	d101      	bne.n	8003e18 <ADC_ConversionStop+0x14>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e14:	0716      	lsls	r6, r2, #28
 8003e16:	d53c      	bpl.n	8003e92 <ADC_ConversionStop+0x8e>
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	0195      	lsls	r5, r2, #6
 8003e1c:	d504      	bpl.n	8003e28 <ADC_ConversionStop+0x24>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003e1e:	8b20      	ldrh	r0, [r4, #24]
 8003e20:	f240 1201 	movw	r2, #257	@ 0x101
 8003e24:	4290      	cmp	r0, r2
 8003e26:	d045      	beq.n	8003eb4 <ADC_ConversionStop+0xb0>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003e28:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e2a:	689a      	ldr	r2, [r3, #8]
 8003e2c:	d033      	beq.n	8003e96 <ADC_ConversionStop+0x92>
 8003e2e:	0750      	lsls	r0, r2, #29
 8003e30:	d502      	bpl.n	8003e38 <ADC_ConversionStop+0x34>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	0792      	lsls	r2, r2, #30
 8003e36:	d559      	bpl.n	8003eec <ADC_ConversionStop+0xe8>
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003e38:	2901      	cmp	r1, #1
 8003e3a:	d055      	beq.n	8003ee8 <ADC_ConversionStop+0xe4>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	0710      	lsls	r0, r2, #28
 8003e40:	d50a      	bpl.n	8003e58 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	0792      	lsls	r2, r2, #30
 8003e46:	d407      	bmi.n	8003e58 <ADC_ConversionStop+0x54>
  MODIFY_REG(ADCx->CR,
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003e4e:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003e52:	f042 0220 	orr.w	r2, r2, #32
 8003e56:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8003e58:	2903      	cmp	r1, #3
 8003e5a:	d145      	bne.n	8003ee8 <ADC_ConversionStop+0xe4>
 8003e5c:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 8003e5e:	f7ff fc35 	bl	80036cc <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e62:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8003e64:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	421d      	tst	r5, r3
 8003e6a:	d012      	beq.n	8003e92 <ADC_ConversionStop+0x8e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003e6c:	f7ff fc2e 	bl	80036cc <HAL_GetTick>
 8003e70:	1b80      	subs	r0, r0, r6
 8003e72:	2805      	cmp	r0, #5
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e74:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003e76:	d9f6      	bls.n	8003e66 <ADC_ConversionStop+0x62>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003e78:	689a      	ldr	r2, [r3, #8]
 8003e7a:	422a      	tst	r2, r5
 8003e7c:	d0f3      	beq.n	8003e66 <ADC_ConversionStop+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e7e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003e80:	f043 0310 	orr.w	r3, r3, #16
 8003e84:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e86:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003e88:	f043 0301 	orr.w	r3, r3, #1
 8003e8c:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8003e8e:	2001      	movs	r0, #1
}
 8003e90:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8003e92:	2000      	movs	r0, #0
}
 8003e94:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e96:	0716      	lsls	r6, r2, #28
 8003e98:	d50a      	bpl.n	8003eb0 <ADC_ConversionStop+0xac>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003e9a:	689a      	ldr	r2, [r3, #8]
 8003e9c:	0795      	lsls	r5, r2, #30
 8003e9e:	d407      	bmi.n	8003eb0 <ADC_ConversionStop+0xac>
  MODIFY_REG(ADCx->CR,
 8003ea0:	689a      	ldr	r2, [r3, #8]
 8003ea2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ea6:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003eaa:	f042 0220 	orr.w	r2, r2, #32
 8003eae:	609a      	str	r2, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003eb0:	2508      	movs	r5, #8
 8003eb2:	e7d4      	b.n	8003e5e <ADC_ConversionStop+0x5a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	0650      	lsls	r0, r2, #25
 8003eb8:	d406      	bmi.n	8003ec8 <ADC_ConversionStop+0xc4>
 8003eba:	4a11      	ldr	r2, [pc, #68]	@ (8003f00 <ADC_ConversionStop+0xfc>)
 8003ebc:	e001      	b.n	8003ec2 <ADC_ConversionStop+0xbe>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003ebe:	3a01      	subs	r2, #1
 8003ec0:	d0dd      	beq.n	8003e7e <ADC_ConversionStop+0x7a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003ec2:	6819      	ldr	r1, [r3, #0]
 8003ec4:	0649      	lsls	r1, r1, #25
 8003ec6:	d5fa      	bpl.n	8003ebe <ADC_ConversionStop+0xba>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003ec8:	2240      	movs	r2, #64	@ 0x40
 8003eca:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ecc:	689a      	ldr	r2, [r3, #8]
 8003ece:	0756      	lsls	r6, r2, #29
 8003ed0:	d50a      	bpl.n	8003ee8 <ADC_ConversionStop+0xe4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	0795      	lsls	r5, r2, #30
 8003ed6:	d407      	bmi.n	8003ee8 <ADC_ConversionStop+0xe4>
  MODIFY_REG(ADCx->CR,
 8003ed8:	689a      	ldr	r2, [r3, #8]
 8003eda:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ede:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003ee2:	f042 0210 	orr.w	r2, r2, #16
 8003ee6:	609a      	str	r2, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003ee8:	2504      	movs	r5, #4
 8003eea:	e7b8      	b.n	8003e5e <ADC_ConversionStop+0x5a>
 8003eec:	689a      	ldr	r2, [r3, #8]
 8003eee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ef2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003ef6:	f042 0210 	orr.w	r2, r2, #16
 8003efa:	609a      	str	r2, [r3, #8]
}
 8003efc:	e79c      	b.n	8003e38 <ADC_ConversionStop+0x34>
 8003efe:	bf00      	nop
 8003f00:	a3400000 	.word	0xa3400000

08003f04 <ADC_Enable>:
{
 8003f04:	b570      	push	{r4, r5, r6, lr}
 8003f06:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8003f08:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f0a:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8003f0c:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f0e:	689a      	ldr	r2, [r3, #8]
 8003f10:	07d2      	lsls	r2, r2, #31
 8003f12:	d42c      	bmi.n	8003f6e <ADC_Enable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003f14:	6899      	ldr	r1, [r3, #8]
 8003f16:	4a28      	ldr	r2, [pc, #160]	@ (8003fb8 <ADC_Enable+0xb4>)
 8003f18:	4211      	tst	r1, r2
 8003f1a:	4604      	mov	r4, r0
 8003f1c:	d12a      	bne.n	8003f74 <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 8003f1e:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003f20:	4926      	ldr	r1, [pc, #152]	@ (8003fbc <ADC_Enable+0xb8>)
  MODIFY_REG(ADCx->CR,
 8003f22:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f26:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003f2a:	f042 0201 	orr.w	r2, r2, #1
 8003f2e:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003f30:	688b      	ldr	r3, [r1, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003f32:	021b      	lsls	r3, r3, #8
 8003f34:	d429      	bmi.n	8003f8a <ADC_Enable+0x86>
    tickstart = HAL_GetTick();
 8003f36:	f7ff fbc9 	bl	80036cc <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f3a:	6823      	ldr	r3, [r4, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 8003f40:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f42:	d414      	bmi.n	8003f6e <ADC_Enable+0x6a>
  MODIFY_REG(ADCx->CR,
 8003f44:	4e1e      	ldr	r6, [pc, #120]	@ (8003fc0 <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f46:	689a      	ldr	r2, [r3, #8]
 8003f48:	07d0      	lsls	r0, r2, #31
 8003f4a:	d404      	bmi.n	8003f56 <ADC_Enable+0x52>
  MODIFY_REG(ADCx->CR,
 8003f4c:	689a      	ldr	r2, [r3, #8]
 8003f4e:	4032      	ands	r2, r6
 8003f50:	f042 0201 	orr.w	r2, r2, #1
 8003f54:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f56:	f7ff fbb9 	bl	80036cc <HAL_GetTick>
 8003f5a:	1b43      	subs	r3, r0, r5
 8003f5c:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f5e:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f60:	d902      	bls.n	8003f68 <ADC_Enable+0x64>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	07d1      	lsls	r1, r2, #31
 8003f66:	d505      	bpl.n	8003f74 <ADC_Enable+0x70>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	07d2      	lsls	r2, r2, #31
 8003f6c:	d5eb      	bpl.n	8003f46 <ADC_Enable+0x42>
  return HAL_OK;
 8003f6e:	2000      	movs	r0, #0
}
 8003f70:	b002      	add	sp, #8
 8003f72:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003f76:	f043 0310 	orr.w	r3, r3, #16
 8003f7a:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f7c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8003f7e:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f80:	f043 0301 	orr.w	r3, r3, #1
 8003f84:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 8003f86:	b002      	add	sp, #8
 8003f88:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc4 <ADC_Enable+0xc0>)
 8003f8c:	4a0e      	ldr	r2, [pc, #56]	@ (8003fc8 <ADC_Enable+0xc4>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	099b      	lsrs	r3, r3, #6
 8003f92:	fba2 2303 	umull	r2, r3, r2, r3
 8003f96:	099b      	lsrs	r3, r3, #6
 8003f98:	3301      	adds	r3, #1
 8003f9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003fa2:	9b01      	ldr	r3, [sp, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0c6      	beq.n	8003f36 <ADC_Enable+0x32>
        wait_loop_index--;
 8003fa8:	9b01      	ldr	r3, [sp, #4]
 8003faa:	3b01      	subs	r3, #1
 8003fac:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003fae:	9b01      	ldr	r3, [sp, #4]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1f9      	bne.n	8003fa8 <ADC_Enable+0xa4>
 8003fb4:	e7bf      	b.n	8003f36 <ADC_Enable+0x32>
 8003fb6:	bf00      	nop
 8003fb8:	8000003f 	.word	0x8000003f
 8003fbc:	50040300 	.word	0x50040300
 8003fc0:	7fffffc0 	.word	0x7fffffc0
 8003fc4:	20000778 	.word	0x20000778
 8003fc8:	053e2d63 	.word	0x053e2d63

08003fcc <HAL_ADC_Start_DMA>:
{
 8003fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003fd0:	4b36      	ldr	r3, [pc, #216]	@ (80040ac <HAL_ADC_Start_DMA+0xe0>)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fd2:	6806      	ldr	r6, [r0, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
{
 8003fd6:	460d      	mov	r5, r1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fd8:	68b1      	ldr	r1, [r6, #8]
 8003fda:	0749      	lsls	r1, r1, #29
 8003fdc:	d417      	bmi.n	800400e <HAL_ADC_Start_DMA+0x42>
 8003fde:	4617      	mov	r7, r2
    __HAL_LOCK(hadc);
 8003fe0:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
 8003fe4:	2a01      	cmp	r2, #1
 8003fe6:	4604      	mov	r4, r0
 8003fe8:	d011      	beq.n	800400e <HAL_ADC_Start_DMA+0x42>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003fea:	f003 081f 	and.w	r8, r3, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003fee:	4b30      	ldr	r3, [pc, #192]	@ (80040b0 <HAL_ADC_Start_DMA+0xe4>)
    __HAL_LOCK(hadc);
 8003ff0:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003ff2:	429e      	cmp	r6, r3
    __HAL_LOCK(hadc);
 8003ff4:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003ff8:	d00c      	beq.n	8004014 <HAL_ADC_Start_DMA+0x48>
 8003ffa:	f240 2121 	movw	r1, #545	@ 0x221
 8003ffe:	fa21 f108 	lsr.w	r1, r1, r8
 8004002:	4001      	ands	r1, r0
 8004004:	d106      	bne.n	8004014 <HAL_ADC_Start_DMA+0x48>
      __HAL_UNLOCK(hadc);
 8004006:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
}
 800400a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 800400e:	2002      	movs	r0, #2
}
 8004010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8004014:	4620      	mov	r0, r4
 8004016:	f7ff ff75 	bl	8003f04 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 800401a:	2800      	cmp	r0, #0
 800401c:	d13c      	bne.n	8004098 <HAL_ADC_Start_DMA+0xcc>
        ADC_STATE_CLR_SET(hadc->State,
 800401e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004020:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8004022:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004026:	f023 0301 	bic.w	r3, r3, #1
 800402a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800402e:	65a3      	str	r3, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004030:	4b20      	ldr	r3, [pc, #128]	@ (80040b4 <HAL_ADC_Start_DMA+0xe8>)
 8004032:	4299      	cmp	r1, r3
 8004034:	d035      	beq.n	80040a2 <HAL_ADC_Start_DMA+0xd6>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004036:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004038:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800403c:	65a3      	str	r3, [r4, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800403e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004040:	6d20      	ldr	r0, [r4, #80]	@ 0x50
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004042:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004046:	bf18      	it	ne
 8004048:	6de3      	ldrne	r3, [r4, #92]	@ 0x5c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800404a:	462a      	mov	r2, r5
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800404c:	bf18      	it	ne
 800404e:	f023 0306 	bicne.w	r3, r3, #6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004052:	4d19      	ldr	r5, [pc, #100]	@ (80040b8 <HAL_ADC_Start_DMA+0xec>)
          ADC_CLEAR_ERRORCODE(hadc);
 8004054:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004056:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004058:	4d18      	ldr	r5, [pc, #96]	@ (80040bc <HAL_ADC_Start_DMA+0xf0>)
 800405a:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800405c:	4d18      	ldr	r5, [pc, #96]	@ (80040c0 <HAL_ADC_Start_DMA+0xf4>)
 800405e:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004060:	251c      	movs	r5, #28
 8004062:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8004064:	2500      	movs	r5, #0
 8004066:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800406a:	684d      	ldr	r5, [r1, #4]
 800406c:	f045 0510 	orr.w	r5, r5, #16
 8004070:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004072:	68cd      	ldr	r5, [r1, #12]
 8004074:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004078:	463b      	mov	r3, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800407a:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800407c:	3140      	adds	r1, #64	@ 0x40
 800407e:	f000 fa3f 	bl	8004500 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004082:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004084:	6893      	ldr	r3, [r2, #8]
 8004086:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800408a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800408e:	f043 0304 	orr.w	r3, r3, #4
 8004092:	6093      	str	r3, [r2, #8]
}
 8004094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8004098:	2300      	movs	r3, #0
 800409a:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
}
 800409e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80040a2:	f1b8 0f00 	cmp.w	r8, #0
 80040a6:	d1ca      	bne.n	800403e <HAL_ADC_Start_DMA+0x72>
 80040a8:	e7c5      	b.n	8004036 <HAL_ADC_Start_DMA+0x6a>
 80040aa:	bf00      	nop
 80040ac:	50040300 	.word	0x50040300
 80040b0:	50040200 	.word	0x50040200
 80040b4:	50040100 	.word	0x50040100
 80040b8:	080038c9 	.word	0x080038c9
 80040bc:	080038b9 	.word	0x080038b9
 80040c0:	08003935 	.word	0x08003935

080040c4 <ADC_Disable>:
{
 80040c4:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80040c6:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	0795      	lsls	r5, r2, #30
 80040cc:	d502      	bpl.n	80040d4 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040ce:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 80040d0:	2000      	movs	r0, #0
}
 80040d2:	bd38      	pop	{r3, r4, r5, pc}
 80040d4:	689a      	ldr	r2, [r3, #8]
 80040d6:	07d4      	lsls	r4, r2, #31
 80040d8:	d5fa      	bpl.n	80040d0 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	f002 020d 	and.w	r2, r2, #13
 80040e0:	2a01      	cmp	r2, #1
 80040e2:	4604      	mov	r4, r0
 80040e4:	d009      	beq.n	80040fa <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80040e8:	f043 0310 	orr.w	r3, r3, #16
 80040ec:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040ee:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80040f0:	f043 0301 	orr.w	r3, r3, #1
 80040f4:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 80040f6:	2001      	movs	r0, #1
}
 80040f8:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80040fa:	689a      	ldr	r2, [r3, #8]
 80040fc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004100:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004104:	2103      	movs	r1, #3
 8004106:	f042 0202 	orr.w	r2, r2, #2
 800410a:	609a      	str	r2, [r3, #8]
 800410c:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800410e:	f7ff fadd 	bl	80036cc <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004112:	6823      	ldr	r3, [r4, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8004118:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800411a:	d403      	bmi.n	8004124 <ADC_Disable+0x60>
 800411c:	e7d8      	b.n	80040d0 <ADC_Disable+0xc>
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	07db      	lsls	r3, r3, #31
 8004122:	d5d5      	bpl.n	80040d0 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004124:	f7ff fad2 	bl	80036cc <HAL_GetTick>
 8004128:	1b40      	subs	r0, r0, r5
 800412a:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800412c:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800412e:	d9f6      	bls.n	800411e <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004130:	689a      	ldr	r2, [r3, #8]
 8004132:	07d2      	lsls	r2, r2, #31
 8004134:	d5f3      	bpl.n	800411e <ADC_Disable+0x5a>
 8004136:	e7d6      	b.n	80040e6 <ADC_Disable+0x22>

08004138 <HAL_ADC_Stop_DMA>:
{
 8004138:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 800413a:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
 800413e:	2b01      	cmp	r3, #1
 8004140:	d028      	beq.n	8004194 <HAL_ADC_Stop_DMA+0x5c>
 8004142:	2301      	movs	r3, #1
 8004144:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004148:	2103      	movs	r1, #3
 800414a:	4604      	mov	r4, r0
 800414c:	f7ff fe5a 	bl	8003e04 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8004150:	4605      	mov	r5, r0
 8004152:	b9d0      	cbnz	r0, 800418a <HAL_ADC_Stop_DMA+0x52>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004154:	6823      	ldr	r3, [r4, #0]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004156:	6d20      	ldr	r0, [r4, #80]	@ 0x50
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004158:	68da      	ldr	r2, [r3, #12]
 800415a:	f022 0201 	bic.w	r2, r2, #1
 800415e:	60da      	str	r2, [r3, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004160:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 8004164:	2a02      	cmp	r2, #2
 8004166:	d018      	beq.n	800419a <HAL_ADC_Stop_DMA+0x62>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004168:	685a      	ldr	r2, [r3, #4]
 800416a:	f022 0210 	bic.w	r2, r2, #16
 800416e:	605a      	str	r2, [r3, #4]
      tmp_hal_status = ADC_Disable(hadc);
 8004170:	4620      	mov	r0, r4
 8004172:	f7ff ffa7 	bl	80040c4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8004176:	4605      	mov	r5, r0
 8004178:	b938      	cbnz	r0, 800418a <HAL_ADC_Stop_DMA+0x52>
      ADC_STATE_CLR_SET(hadc->State,
 800417a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800417c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004180:	f023 0301 	bic.w	r3, r3, #1
 8004184:	f043 0301 	orr.w	r3, r3, #1
 8004188:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 800418a:	2300      	movs	r3, #0
 800418c:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
}
 8004190:	4628      	mov	r0, r5
 8004192:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hadc);
 8004194:	2502      	movs	r5, #2
}
 8004196:	4628      	mov	r0, r5
 8004198:	bd38      	pop	{r3, r4, r5, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800419a:	f000 f9f5 	bl	8004588 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 800419e:	4605      	mov	r5, r0
 80041a0:	b160      	cbz	r0, 80041bc <HAL_ADC_Stop_DMA+0x84>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80041a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80041a4:	6822      	ldr	r2, [r4, #0]
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80041a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041aa:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80041ac:	6853      	ldr	r3, [r2, #4]
 80041ae:	f023 0310 	bic.w	r3, r3, #16
      (void)ADC_Disable(hadc);
 80041b2:	4620      	mov	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80041b4:	6053      	str	r3, [r2, #4]
      (void)ADC_Disable(hadc);
 80041b6:	f7ff ff85 	bl	80040c4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80041ba:	e7e6      	b.n	800418a <HAL_ADC_Stop_DMA+0x52>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80041bc:	6822      	ldr	r2, [r4, #0]
 80041be:	6853      	ldr	r3, [r2, #4]
 80041c0:	f023 0310 	bic.w	r3, r3, #16
 80041c4:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 80041c6:	e7d3      	b.n	8004170 <HAL_ADC_Stop_DMA+0x38>

080041c8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80041c8:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80041ca:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 80041ce:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80041d0:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80041d2:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 80041d4:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80041d6:	d03f      	beq.n	8004258 <HAL_ADCEx_Calibration_Start+0x90>
 80041d8:	2301      	movs	r3, #1
 80041da:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80041de:	4604      	mov	r4, r0
 80041e0:	460d      	mov	r5, r1
 80041e2:	f7ff ff6f 	bl	80040c4 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
  if (tmp_hal_status == HAL_OK)
 80041e8:	b9e0      	cbnz	r0, 8004224 <HAL_ADCEx_Calibration_Start+0x5c>
    ADC_STATE_CLR_SET(hadc->State,
 80041ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80041ee:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80041f2:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80041f4:	f043 0302 	orr.w	r3, r3, #2
 80041f8:	65a3      	str	r3, [r4, #88]	@ 0x58
  MODIFY_REG(ADCx->CR,
 80041fa:	6893      	ldr	r3, [r2, #8]
 80041fc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004200:	f005 4180 	and.w	r1, r5, #1073741824	@ 0x40000000
 8004204:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004208:	430b      	orrs	r3, r1
 800420a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800420e:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004210:	6893      	ldr	r3, [r2, #8]
 8004212:	2b00      	cmp	r3, #0
 8004214:	db0e      	blt.n	8004234 <HAL_ADCEx_Calibration_Start+0x6c>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004216:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004218:	f023 0303 	bic.w	r3, r3, #3
 800421c:	f043 0301 	orr.w	r3, r3, #1
 8004220:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004222:	e002      	b.n	800422a <HAL_ADCEx_Calibration_Start+0x62>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004224:	f043 0310 	orr.w	r3, r3, #16
 8004228:	65a3      	str	r3, [r4, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800422a:	2300      	movs	r3, #0
 800422c:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
}
 8004230:	b003      	add	sp, #12
 8004232:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 8004234:	9b01      	ldr	r3, [sp, #4]
 8004236:	3301      	adds	r3, #1
 8004238:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800423a:	9b01      	ldr	r3, [sp, #4]
 800423c:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8004240:	d3e6      	bcc.n	8004210 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8004242:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004244:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8004248:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 800424a:	f043 0310 	orr.w	r3, r3, #16
 800424e:	65a3      	str	r3, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 8004250:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
        return HAL_ERROR;
 8004254:	2001      	movs	r0, #1
 8004256:	e7eb      	b.n	8004230 <HAL_ADCEx_Calibration_Start+0x68>
  __HAL_LOCK(hadc);
 8004258:	2002      	movs	r0, #2
}
 800425a:	b003      	add	sp, #12
 800425c:	bd30      	pop	{r4, r5, pc}
 800425e:	bf00      	nop

08004260 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004260:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004262:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004266:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8004268:	2a01      	cmp	r2, #1
{
 800426a:	b09a      	sub	sp, #104	@ 0x68
  __HAL_LOCK(hadc);
 800426c:	d044      	beq.n	80042f8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800426e:	4603      	mov	r3, r0

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004270:	4d2e      	ldr	r5, [pc, #184]	@ (800432c <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8004272:	681c      	ldr	r4, [r3, #0]
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004274:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004276:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004278:	42ac      	cmp	r4, r5
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800427a:	9216      	str	r2, [sp, #88]	@ 0x58
  __HAL_LOCK(hadc);
 800427c:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004280:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004282:	d008      	beq.n	8004296 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004284:	6d99      	ldr	r1, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004286:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800428a:	f041 0120 	orr.w	r1, r1, #32
 800428e:	6599      	str	r1, [r3, #88]	@ 0x58
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004290:	b01a      	add	sp, #104	@ 0x68
 8004292:	bcf0      	pop	{r4, r5, r6, r7}
 8004294:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004296:	4a26      	ldr	r2, [pc, #152]	@ (8004330 <HAL_ADCEx_MultiModeConfigChannel+0xd0>)
 8004298:	6890      	ldr	r0, [r2, #8]
 800429a:	0740      	lsls	r0, r0, #29
 800429c:	d50b      	bpl.n	80042b6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800429e:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80042a2:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 80042a6:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042a8:	659a      	str	r2, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 80042b0:	b01a      	add	sp, #104	@ 0x68
 80042b2:	bcf0      	pop	{r4, r5, r6, r7}
 80042b4:	4770      	bx	lr
 80042b6:	68a0      	ldr	r0, [r4, #8]
 80042b8:	0747      	lsls	r7, r0, #29
 80042ba:	d4f1      	bmi.n	80042a0 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80042bc:	b306      	cbz	r6, 8004300 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80042be:	4f1d      	ldr	r7, [pc, #116]	@ (8004334 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 80042c0:	684d      	ldr	r5, [r1, #4]
 80042c2:	68b8      	ldr	r0, [r7, #8]
 80042c4:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 80042c8:	4328      	orrs	r0, r5
 80042ca:	f893 5030 	ldrb.w	r5, [r3, #48]	@ 0x30
 80042ce:	ea40 3045 	orr.w	r0, r0, r5, lsl #13
 80042d2:	60b8      	str	r0, [r7, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042d4:	68a0      	ldr	r0, [r4, #8]
 80042d6:	6892      	ldr	r2, [r2, #8]
 80042d8:	4302      	orrs	r2, r0
 80042da:	4817      	ldr	r0, [pc, #92]	@ (8004338 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 80042dc:	6880      	ldr	r0, [r0, #8]
 80042de:	4302      	orrs	r2, r0
 80042e0:	07d5      	lsls	r5, r2, #31
 80042e2:	d420      	bmi.n	8004326 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        MODIFY_REG(tmpADC_Common->CCR,
 80042e4:	68b8      	ldr	r0, [r7, #8]
 80042e6:	688a      	ldr	r2, [r1, #8]
 80042e8:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 80042ec:	4332      	orrs	r2, r6
 80042ee:	f021 010f 	bic.w	r1, r1, #15
 80042f2:	430a      	orrs	r2, r1
 80042f4:	60ba      	str	r2, [r7, #8]
 80042f6:	e016      	b.n	8004326 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 80042f8:	2002      	movs	r0, #2
}
 80042fa:	b01a      	add	sp, #104	@ 0x68
 80042fc:	bcf0      	pop	{r4, r5, r6, r7}
 80042fe:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004300:	480c      	ldr	r0, [pc, #48]	@ (8004334 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 8004302:	6881      	ldr	r1, [r0, #8]
 8004304:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8004308:	6081      	str	r1, [r0, #8]
 800430a:	490b      	ldr	r1, [pc, #44]	@ (8004338 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 800430c:	68a4      	ldr	r4, [r4, #8]
 800430e:	6892      	ldr	r2, [r2, #8]
 8004310:	6889      	ldr	r1, [r1, #8]
 8004312:	4322      	orrs	r2, r4
 8004314:	430a      	orrs	r2, r1
 8004316:	07d4      	lsls	r4, r2, #31
 8004318:	d405      	bmi.n	8004326 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800431a:	6882      	ldr	r2, [r0, #8]
 800431c:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8004320:	f022 020f 	bic.w	r2, r2, #15
 8004324:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004326:	2000      	movs	r0, #0
 8004328:	e7bf      	b.n	80042aa <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800432a:	bf00      	nop
 800432c:	50040000 	.word	0x50040000
 8004330:	50040100 	.word	0x50040100
 8004334:	50040300 	.word	0x50040300
 8004338:	50040200 	.word	0x50040200

0800433c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800433c:	4907      	ldr	r1, [pc, #28]	@ (800435c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800433e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004340:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004342:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004346:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800434a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800434c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800434e:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004352:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8004356:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	e000ed00 	.word	0xe000ed00

08004360 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004360:	4b1b      	ldr	r3, [pc, #108]	@ (80043d0 <HAL_NVIC_SetPriority+0x70>)
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004368:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800436a:	f1c3 0e07 	rsb	lr, r3, #7
 800436e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004372:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004376:	bf28      	it	cs
 8004378:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800437c:	f1bc 0f06 	cmp.w	ip, #6
 8004380:	d91c      	bls.n	80043bc <HAL_NVIC_SetPriority+0x5c>
 8004382:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004386:	f04f 33ff 	mov.w	r3, #4294967295
 800438a:	fa03 f30c 	lsl.w	r3, r3, ip
 800438e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004392:	f04f 33ff 	mov.w	r3, #4294967295
 8004396:	fa03 f30e 	lsl.w	r3, r3, lr
 800439a:	ea21 0303 	bic.w	r3, r1, r3
 800439e:	fa03 f30c 	lsl.w	r3, r3, ip
 80043a2:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a4:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80043a6:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a8:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80043aa:	db0a      	blt.n	80043c2 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043ac:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80043b0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80043b4:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80043b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80043bc:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043be:	4694      	mov	ip, r2
 80043c0:	e7e7      	b.n	8004392 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043c2:	4a04      	ldr	r2, [pc, #16]	@ (80043d4 <HAL_NVIC_SetPriority+0x74>)
 80043c4:	f000 000f 	and.w	r0, r0, #15
 80043c8:	4402      	add	r2, r0
 80043ca:	7613      	strb	r3, [r2, #24]
 80043cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80043d0:	e000ed00 	.word	0xe000ed00
 80043d4:	e000ecfc 	.word	0xe000ecfc

080043d8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80043d8:	2800      	cmp	r0, #0
 80043da:	db07      	blt.n	80043ec <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043dc:	4a04      	ldr	r2, [pc, #16]	@ (80043f0 <HAL_NVIC_EnableIRQ+0x18>)
 80043de:	0941      	lsrs	r1, r0, #5
 80043e0:	2301      	movs	r3, #1
 80043e2:	f000 001f 	and.w	r0, r0, #31
 80043e6:	4083      	lsls	r3, r0
 80043e8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	e000e100 	.word	0xe000e100

080043f4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043f4:	3801      	subs	r0, #1
 80043f6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80043fa:	d301      	bcc.n	8004400 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043fc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80043fe:	4770      	bx	lr
{
 8004400:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004402:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004406:	4c07      	ldr	r4, [pc, #28]	@ (8004424 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004408:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800440a:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 800440e:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004412:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004414:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004416:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004418:	619a      	str	r2, [r3, #24]
}
 800441a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800441e:	6119      	str	r1, [r3, #16]
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	e000ed00 	.word	0xe000ed00

08004428 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004428:	2800      	cmp	r0, #0
 800442a:	d050      	beq.n	80044ce <HAL_DMA_Init+0xa6>
{
 800442c:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800442e:	4a2e      	ldr	r2, [pc, #184]	@ (80044e8 <HAL_DMA_Init+0xc0>)
 8004430:	6804      	ldr	r4, [r0, #0]
 8004432:	4294      	cmp	r4, r2
 8004434:	4603      	mov	r3, r0
 8004436:	d941      	bls.n	80044bc <HAL_DMA_Init+0x94>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004438:	492c      	ldr	r1, [pc, #176]	@ (80044ec <HAL_DMA_Init+0xc4>)
 800443a:	4a2d      	ldr	r2, [pc, #180]	@ (80044f0 <HAL_DMA_Init+0xc8>)
    hdma->DmaBaseAddress = DMA2;
 800443c:	4d2d      	ldr	r5, [pc, #180]	@ (80044f4 <HAL_DMA_Init+0xcc>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800443e:	4421      	add	r1, r4
 8004440:	fba2 2101 	umull	r2, r1, r2, r1
 8004444:	0909      	lsrs	r1, r1, #4
 8004446:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004448:	2202      	movs	r2, #2
 800444a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800444e:	e9d3 6202 	ldrd	r6, r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004452:	691f      	ldr	r7, [r3, #16]
  tmp = hdma->Instance->CCR;
 8004454:	6820      	ldr	r0, [r4, #0]
 8004456:	641d      	str	r5, [r3, #64]	@ 0x40
  tmp |=  hdma->Init.Direction        |
 8004458:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800445a:	433a      	orrs	r2, r7
 800445c:	695f      	ldr	r7, [r3, #20]
 800445e:	6459      	str	r1, [r3, #68]	@ 0x44
 8004460:	433a      	orrs	r2, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004462:	699f      	ldr	r7, [r3, #24]
 8004464:	433a      	orrs	r2, r7
 8004466:	69df      	ldr	r7, [r3, #28]
 8004468:	433a      	orrs	r2, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 800446a:	6a1f      	ldr	r7, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800446c:	f420 40ff 	bic.w	r0, r0, #32640	@ 0x7f80
 8004470:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8004474:	433a      	orrs	r2, r7
  tmp |=  hdma->Init.Direction        |
 8004476:	4302      	orrs	r2, r0
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004478:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
  hdma->Instance->CCR = tmp;
 800447c:	6022      	str	r2, [r4, #0]
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800447e:	d014      	beq.n	80044aa <HAL_DMA_Init+0x82>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004480:	6858      	ldr	r0, [r3, #4]
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004482:	f001 011c 	and.w	r1, r1, #28
 8004486:	220f      	movs	r2, #15
 8004488:	408a      	lsls	r2, r1
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800448a:	4088      	lsls	r0, r1
    if (DMA1 == hdma->DmaBaseAddress)
 800448c:	491a      	ldr	r1, [pc, #104]	@ (80044f8 <HAL_DMA_Init+0xd0>)
 800448e:	428d      	cmp	r5, r1
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004490:	ea6f 0202 	mvn.w	r2, r2
    if (DMA1 == hdma->DmaBaseAddress)
 8004494:	d01d      	beq.n	80044d2 <HAL_DMA_Init+0xaa>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004496:	f8d1 44a8 	ldr.w	r4, [r1, #1192]	@ 0x4a8
 800449a:	4022      	ands	r2, r4
 800449c:	f8c1 24a8 	str.w	r2, [r1, #1192]	@ 0x4a8

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80044a0:	f8d1 24a8 	ldr.w	r2, [r1, #1192]	@ 0x4a8
 80044a4:	4302      	orrs	r2, r0
 80044a6:	f8c1 24a8 	str.w	r2, [r1, #1192]	@ 0x4a8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044aa:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80044ac:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044ae:	63d8      	str	r0, [r3, #60]	@ 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80044b0:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 80044b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  return HAL_OK;
}
 80044b8:	bcf0      	pop	{r4, r5, r6, r7}
 80044ba:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80044bc:	490f      	ldr	r1, [pc, #60]	@ (80044fc <HAL_DMA_Init+0xd4>)
 80044be:	4a0c      	ldr	r2, [pc, #48]	@ (80044f0 <HAL_DMA_Init+0xc8>)
    hdma->DmaBaseAddress = DMA1;
 80044c0:	4d0d      	ldr	r5, [pc, #52]	@ (80044f8 <HAL_DMA_Init+0xd0>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80044c2:	4421      	add	r1, r4
 80044c4:	fba2 2101 	umull	r2, r1, r2, r1
 80044c8:	0909      	lsrs	r1, r1, #4
 80044ca:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 80044cc:	e7bc      	b.n	8004448 <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 80044ce:	2001      	movs	r0, #1
}
 80044d0:	4770      	bx	lr
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80044d2:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 80044d6:	400a      	ands	r2, r1
 80044d8:	f8c5 20a8 	str.w	r2, [r5, #168]	@ 0xa8
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80044dc:	f8d5 20a8 	ldr.w	r2, [r5, #168]	@ 0xa8
 80044e0:	4302      	orrs	r2, r0
 80044e2:	f8c5 20a8 	str.w	r2, [r5, #168]	@ 0xa8
 80044e6:	e7e0      	b.n	80044aa <HAL_DMA_Init+0x82>
 80044e8:	40020407 	.word	0x40020407
 80044ec:	bffdfbf8 	.word	0xbffdfbf8
 80044f0:	cccccccd 	.word	0xcccccccd
 80044f4:	40020400 	.word	0x40020400
 80044f8:	40020000 	.word	0x40020000
 80044fc:	bffdfff8 	.word	0xbffdfff8

08004500 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004500:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004502:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8004506:	2c01      	cmp	r4, #1
 8004508:	d00b      	beq.n	8004522 <HAL_DMA_Start_IT+0x22>
 800450a:	2401      	movs	r4, #1
 800450c:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004510:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8004514:	2c01      	cmp	r4, #1
 8004516:	fa5f fc84 	uxtb.w	ip, r4
 800451a:	d005      	beq.n	8004528 <HAL_DMA_Start_IT+0x28>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800451c:	2300      	movs	r3, #0
 800451e:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8004522:	2002      	movs	r0, #2

    /* Remain BUSY */
    status = HAL_BUSY;
  }
  return status;
}
 8004524:	bc70      	pop	{r4, r5, r6}
 8004526:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8004528:	2502      	movs	r5, #2
 800452a:	f880 5025 	strb.w	r5, [r0, #37]	@ 0x25
    __HAL_DMA_DISABLE(hdma);
 800452e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004530:	2500      	movs	r5, #0
 8004532:	63c5      	str	r5, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004534:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004536:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE(hdma);
 8004538:	f026 0601 	bic.w	r6, r6, #1
 800453c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800453e:	f005 051c 	and.w	r5, r5, #28
 8004542:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8004544:	fa0c f505 	lsl.w	r5, ip, r5
 8004548:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800454a:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800454c:	6883      	ldr	r3, [r0, #8]
 800454e:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8004550:	6b03      	ldr	r3, [r0, #48]	@ 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004552:	bf0b      	itete	eq
 8004554:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8004556:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8004558:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800455a:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 800455c:	b153      	cbz	r3, 8004574 <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800455e:	6823      	ldr	r3, [r4, #0]
 8004560:	f043 030e 	orr.w	r3, r3, #14
 8004564:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8004566:	6823      	ldr	r3, [r4, #0]
 8004568:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 800456c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800456e:	6023      	str	r3, [r4, #0]
}
 8004570:	bc70      	pop	{r4, r5, r6}
 8004572:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004574:	6823      	ldr	r3, [r4, #0]
 8004576:	f023 0304 	bic.w	r3, r3, #4
 800457a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800457c:	6823      	ldr	r3, [r4, #0]
 800457e:	f043 030a 	orr.w	r3, r3, #10
 8004582:	6023      	str	r3, [r4, #0]
 8004584:	e7ef      	b.n	8004566 <HAL_DMA_Start_IT+0x66>
 8004586:	bf00      	nop

08004588 <HAL_DMA_Abort>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004588:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 800458c:	2a02      	cmp	r2, #2
{
 800458e:	4603      	mov	r3, r0
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004590:	d006      	beq.n	80045a0 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004592:	2204      	movs	r2, #4
 8004594:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8004596:	2200      	movs	r2, #0
    return HAL_ERROR;
 8004598:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 800459a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 800459e:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045a0:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045a2:	6c42      	ldr	r2, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045a4:	6808      	ldr	r0, [r1, #0]
 80045a6:	f020 000e 	bic.w	r0, r0, #14
 80045aa:	6008      	str	r0, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 80045ac:	6808      	ldr	r0, [r1, #0]
 80045ae:	f020 0001 	bic.w	r0, r0, #1
 80045b2:	6008      	str	r0, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045b4:	f04f 0c01 	mov.w	ip, #1
 80045b8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80045ba:	f002 021c 	and.w	r2, r2, #28
 80045be:	fa0c f202 	lsl.w	r2, ip, r2
 80045c2:	604a      	str	r2, [r1, #4]
    __HAL_UNLOCK(hdma);
 80045c4:	2200      	movs	r2, #0
    return status;
 80045c6:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 80045c8:	f883 c025 	strb.w	ip, [r3, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 80045cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop

080045d4 <HAL_DMA_IRQHandler>:
{
 80045d4:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80045d6:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045d8:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80045da:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045dc:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80045de:	682c      	ldr	r4, [r5, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80045e0:	f003 031c 	and.w	r3, r3, #28
 80045e4:	2204      	movs	r2, #4
 80045e6:	409a      	lsls	r2, r3
 80045e8:	420a      	tst	r2, r1
 80045ea:	d00e      	beq.n	800460a <HAL_DMA_IRQHandler+0x36>
 80045ec:	f014 0f04 	tst.w	r4, #4
 80045f0:	d00b      	beq.n	800460a <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045f2:	682b      	ldr	r3, [r5, #0]
 80045f4:	069b      	lsls	r3, r3, #26
 80045f6:	d403      	bmi.n	8004600 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045f8:	682b      	ldr	r3, [r5, #0]
 80045fa:	f023 0304 	bic.w	r3, r3, #4
 80045fe:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8004600:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004602:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004604:	b1cb      	cbz	r3, 800463a <HAL_DMA_IRQHandler+0x66>
}
 8004606:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8004608:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800460a:	2202      	movs	r2, #2
 800460c:	409a      	lsls	r2, r3
 800460e:	420a      	tst	r2, r1
 8004610:	d015      	beq.n	800463e <HAL_DMA_IRQHandler+0x6a>
 8004612:	f014 0f02 	tst.w	r4, #2
 8004616:	d012      	beq.n	800463e <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004618:	682b      	ldr	r3, [r5, #0]
 800461a:	0699      	lsls	r1, r3, #26
 800461c:	d406      	bmi.n	800462c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800461e:	682b      	ldr	r3, [r5, #0]
 8004620:	f023 030a 	bic.w	r3, r3, #10
 8004624:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004626:	2301      	movs	r3, #1
 8004628:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 800462c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800462e:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8004630:	2100      	movs	r1, #0
 8004632:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1e5      	bne.n	8004606 <HAL_DMA_IRQHandler+0x32>
}
 800463a:	bc70      	pop	{r4, r5, r6}
 800463c:	4770      	bx	lr
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800463e:	2208      	movs	r2, #8
 8004640:	409a      	lsls	r2, r3
 8004642:	420a      	tst	r2, r1
 8004644:	d0f9      	beq.n	800463a <HAL_DMA_IRQHandler+0x66>
 8004646:	0722      	lsls	r2, r4, #28
 8004648:	d5f7      	bpl.n	800463a <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800464a:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 800464c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800464e:	f022 020e 	bic.w	r2, r2, #14
 8004652:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004654:	2201      	movs	r2, #1
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 800465a:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800465c:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800465e:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8004660:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8004664:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8004668:	2900      	cmp	r1, #0
 800466a:	d0e6      	beq.n	800463a <HAL_DMA_IRQHandler+0x66>
}
 800466c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800466e:	4708      	bx	r1

08004670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004674:	680c      	ldr	r4, [r1, #0]
{
 8004676:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004678:	2c00      	cmp	r4, #0
 800467a:	f000 8094 	beq.w	80047a6 <HAL_GPIO_Init+0x136>
  uint32_t position = 0x00u;
 800467e:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004680:	f04f 0b01 	mov.w	fp, #1
 8004684:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8004688:	ea1e 0a04 	ands.w	sl, lr, r4
 800468c:	f000 8086 	beq.w	800479c <HAL_GPIO_Init+0x12c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004690:	684d      	ldr	r5, [r1, #4]
 8004692:	f005 0203 	and.w	r2, r5, #3
 8004696:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800469a:	2603      	movs	r6, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800469c:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80046a0:	fa06 f70c 	lsl.w	r7, r6, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046a4:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80046a8:	ea6f 0707 	mvn.w	r7, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046ac:	d97e      	bls.n	80047ac <HAL_GPIO_Init+0x13c>
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046ae:	2a03      	cmp	r2, #3
 80046b0:	f040 80ba 	bne.w	8004828 <HAL_GPIO_Init+0x1b8>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80046b4:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 80046b8:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80046bc:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80046c0:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046c2:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80046c6:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046c8:	d068      	beq.n	800479c <HAL_GPIO_Init+0x12c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ca:	4f72      	ldr	r7, [pc, #456]	@ (8004894 <HAL_GPIO_Init+0x224>)
 80046cc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80046ce:	f042 0201 	orr.w	r2, r2, #1
 80046d2:	663a      	str	r2, [r7, #96]	@ 0x60
 80046d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80046d6:	f002 0201 	and.w	r2, r2, #1
 80046da:	9203      	str	r2, [sp, #12]
 80046dc:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046de:	f023 0203 	bic.w	r2, r3, #3
 80046e2:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80046e6:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046ea:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 80046ee:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046f0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80046f4:	260f      	movs	r6, #15
 80046f6:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046fa:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046fe:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004702:	d027      	beq.n	8004754 <HAL_GPIO_Init+0xe4>
 8004704:	4e64      	ldr	r6, [pc, #400]	@ (8004898 <HAL_GPIO_Init+0x228>)
 8004706:	42b0      	cmp	r0, r6
 8004708:	f000 80a1 	beq.w	800484e <HAL_GPIO_Init+0x1de>
 800470c:	4e63      	ldr	r6, [pc, #396]	@ (800489c <HAL_GPIO_Init+0x22c>)
 800470e:	42b0      	cmp	r0, r6
 8004710:	f000 80a4 	beq.w	800485c <HAL_GPIO_Init+0x1ec>
 8004714:	f8df e18c 	ldr.w	lr, [pc, #396]	@ 80048a4 <HAL_GPIO_Init+0x234>
 8004718:	4570      	cmp	r0, lr
 800471a:	f000 8091 	beq.w	8004840 <HAL_GPIO_Init+0x1d0>
 800471e:	f8df e188 	ldr.w	lr, [pc, #392]	@ 80048a8 <HAL_GPIO_Init+0x238>
 8004722:	4570      	cmp	r0, lr
 8004724:	f000 80a8 	beq.w	8004878 <HAL_GPIO_Init+0x208>
 8004728:	f8df e180 	ldr.w	lr, [pc, #384]	@ 80048ac <HAL_GPIO_Init+0x23c>
 800472c:	4570      	cmp	r0, lr
 800472e:	f000 80aa 	beq.w	8004886 <HAL_GPIO_Init+0x216>
 8004732:	f8df e17c 	ldr.w	lr, [pc, #380]	@ 80048b0 <HAL_GPIO_Init+0x240>
 8004736:	4570      	cmp	r0, lr
 8004738:	f000 8097 	beq.w	800486a <HAL_GPIO_Init+0x1fa>
 800473c:	f8df e174 	ldr.w	lr, [pc, #372]	@ 80048b4 <HAL_GPIO_Init+0x244>
 8004740:	4570      	cmp	r0, lr
 8004742:	bf0c      	ite	eq
 8004744:	f04f 0e07 	moveq.w	lr, #7
 8004748:	f04f 0e08 	movne.w	lr, #8
 800474c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004750:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004754:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004756:	4a52      	ldr	r2, [pc, #328]	@ (80048a0 <HAL_GPIO_Init+0x230>)
 8004758:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800475a:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 800475c:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8004760:	4e4f      	ldr	r6, [pc, #316]	@ (80048a0 <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8004762:	bf54      	ite	pl
 8004764:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004766:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 800476a:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 800476c:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800476e:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8004770:	4e4b      	ldr	r6, [pc, #300]	@ (80048a0 <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8004772:	bf54      	ite	pl
 8004774:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004776:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 800477a:	60f2      	str	r2, [r6, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800477c:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800477e:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8004780:	4e47      	ldr	r6, [pc, #284]	@ (80048a0 <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8004782:	bf54      	ite	pl
 8004784:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004786:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 800478a:	6072      	str	r2, [r6, #4]

        temp = EXTI->IMR1;
 800478c:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800478e:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8004790:	4d43      	ldr	r5, [pc, #268]	@ (80048a0 <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8004792:	bf54      	ite	pl
 8004794:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004796:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 800479a:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 800479c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800479e:	fa34 f203 	lsrs.w	r2, r4, r3
 80047a2:	f47f af6f 	bne.w	8004684 <HAL_GPIO_Init+0x14>
  }
}
 80047a6:	b005      	add	sp, #20
 80047a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 80047ac:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80047b0:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80047b2:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80047b6:	fa06 f80c 	lsl.w	r8, r6, ip
 80047ba:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 80047be:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 80047c2:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047c6:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047c8:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047cc:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 80047d0:	fa0e fe03 	lsl.w	lr, lr, r3
 80047d4:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 80047d8:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 80047dc:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047e0:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047e4:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047e8:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047ec:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80047ee:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047f2:	f47f af5f 	bne.w	80046b4 <HAL_GPIO_Init+0x44>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047f6:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3u];
 80047f8:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047fc:	f003 0e07 	and.w	lr, r3, #7
 8004800:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8004804:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004808:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3u];
 800480c:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004810:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004812:	260f      	movs	r6, #15
 8004814:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004818:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800481a:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800481e:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3u] = temp;
 8004822:	f8c8 e020 	str.w	lr, [r8, #32]
 8004826:	e745      	b.n	80046b4 <HAL_GPIO_Init+0x44>
        temp = GPIOx->PUPDR;
 8004828:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800482c:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800482e:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004832:	fa06 fe0c 	lsl.w	lr, r6, ip
 8004836:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 800483a:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800483e:	e739      	b.n	80046b4 <HAL_GPIO_Init+0x44>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004840:	f04f 0e03 	mov.w	lr, #3
 8004844:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004848:	ea47 070c 	orr.w	r7, r7, ip
 800484c:	e782      	b.n	8004754 <HAL_GPIO_Init+0xe4>
 800484e:	f04f 0e01 	mov.w	lr, #1
 8004852:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004856:	ea47 070c 	orr.w	r7, r7, ip
 800485a:	e77b      	b.n	8004754 <HAL_GPIO_Init+0xe4>
 800485c:	f04f 0e02 	mov.w	lr, #2
 8004860:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004864:	ea47 070c 	orr.w	r7, r7, ip
 8004868:	e774      	b.n	8004754 <HAL_GPIO_Init+0xe4>
 800486a:	f04f 0e06 	mov.w	lr, #6
 800486e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004872:	ea47 070c 	orr.w	r7, r7, ip
 8004876:	e76d      	b.n	8004754 <HAL_GPIO_Init+0xe4>
 8004878:	f04f 0e04 	mov.w	lr, #4
 800487c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004880:	ea47 070c 	orr.w	r7, r7, ip
 8004884:	e766      	b.n	8004754 <HAL_GPIO_Init+0xe4>
 8004886:	f04f 0e05 	mov.w	lr, #5
 800488a:	fa0e fc0c 	lsl.w	ip, lr, ip
 800488e:	ea47 070c 	orr.w	r7, r7, ip
 8004892:	e75f      	b.n	8004754 <HAL_GPIO_Init+0xe4>
 8004894:	40021000 	.word	0x40021000
 8004898:	48000400 	.word	0x48000400
 800489c:	48000800 	.word	0x48000800
 80048a0:	40010400 	.word	0x40010400
 80048a4:	48000c00 	.word	0x48000c00
 80048a8:	48001000 	.word	0x48001000
 80048ac:	48001400 	.word	0x48001400
 80048b0:	48001800 	.word	0x48001800
 80048b4:	48001c00 	.word	0x48001c00

080048b8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048b8:	b10a      	cbz	r2, 80048be <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80048ba:	6181      	str	r1, [r0, #24]
 80048bc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048be:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop

080048c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80048c4:	4a04      	ldr	r2, [pc, #16]	@ (80048d8 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80048c6:	6951      	ldr	r1, [r2, #20]
 80048c8:	4201      	tst	r1, r0
 80048ca:	d100      	bne.n	80048ce <HAL_GPIO_EXTI_IRQHandler+0xa>
 80048cc:	4770      	bx	lr
{
 80048ce:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048d0:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80048d2:	f7fd f8a3 	bl	8001a1c <HAL_GPIO_EXTI_Callback>
  }
}
 80048d6:	bd08      	pop	{r3, pc}
 80048d8:	40010400 	.word	0x40010400

080048dc <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80048dc:	4b02      	ldr	r3, [pc, #8]	@ (80048e8 <HAL_PWREx_GetVoltageRange+0xc>)
 80048de:	6818      	ldr	r0, [r3, #0]
#endif
}
 80048e0:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	40007000 	.word	0x40007000

080048ec <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048ec:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80048f0:	d00e      	beq.n	8004910 <HAL_PWREx_ControlVoltageScaling+0x24>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80048f2:	4a1b      	ldr	r2, [pc, #108]	@ (8004960 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80048f4:	6813      	ldr	r3, [r2, #0]
 80048f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80048fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048fe:	d005      	beq.n	800490c <HAL_PWREx_ControlVoltageScaling+0x20>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004900:	6813      	ldr	r3, [r2, #0]
 8004902:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004906:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800490a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800490c:	2000      	movs	r0, #0
 800490e:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004910:	4913      	ldr	r1, [pc, #76]	@ (8004960 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004912:	680b      	ldr	r3, [r1, #0]
 8004914:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800491c:	d0f6      	beq.n	800490c <HAL_PWREx_ControlVoltageScaling+0x20>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800491e:	680b      	ldr	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004920:	4a10      	ldr	r2, [pc, #64]	@ (8004964 <HAL_PWREx_ControlVoltageScaling+0x78>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004922:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004926:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800492a:	600b      	str	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800492c:	6813      	ldr	r3, [r2, #0]
 800492e:	4a0e      	ldr	r2, [pc, #56]	@ (8004968 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004930:	2032      	movs	r0, #50	@ 0x32
 8004932:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004936:	6948      	ldr	r0, [r1, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004938:	fba2 2303 	umull	r2, r3, r2, r3
 800493c:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800493e:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004940:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004944:	d506      	bpl.n	8004954 <HAL_PWREx_ControlVoltageScaling+0x68>
 8004946:	e000      	b.n	800494a <HAL_PWREx_ControlVoltageScaling+0x5e>
 8004948:	b123      	cbz	r3, 8004954 <HAL_PWREx_ControlVoltageScaling+0x68>
 800494a:	694a      	ldr	r2, [r1, #20]
 800494c:	0552      	lsls	r2, r2, #21
        wait_loop_index--;
 800494e:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004952:	d4f9      	bmi.n	8004948 <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004954:	4b02      	ldr	r3, [pc, #8]	@ (8004960 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	055b      	lsls	r3, r3, #21
 800495a:	d5d7      	bpl.n	800490c <HAL_PWREx_ControlVoltageScaling+0x20>
        return HAL_TIMEOUT;
 800495c:	2003      	movs	r0, #3
}
 800495e:	4770      	bx	lr
 8004960:	40007000 	.word	0x40007000
 8004964:	20000778 	.word	0x20000778
 8004968:	431bde83 	.word	0x431bde83

0800496c <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800496c:	4a02      	ldr	r2, [pc, #8]	@ (8004978 <HAL_PWREx_EnableVddIO2+0xc>)
 800496e:	6853      	ldr	r3, [r2, #4]
 8004970:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004974:	6053      	str	r3, [r2, #4]
}
 8004976:	4770      	bx	lr
 8004978:	40007000 	.word	0x40007000

0800497c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800497c:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800497e:	4d20      	ldr	r5, [pc, #128]	@ (8004a00 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 8004980:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8004982:	00db      	lsls	r3, r3, #3
{
 8004984:	b083      	sub	sp, #12
 8004986:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004988:	d51a      	bpl.n	80049c0 <RCC_SetFlashLatencyFromMSIRange+0x44>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800498a:	f7ff ffa7 	bl	80048dc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800498e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8004992:	d027      	beq.n	80049e4 <RCC_SetFlashLatencyFromMSIRange+0x68>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004994:	2c80      	cmp	r4, #128	@ 0x80
 8004996:	d82c      	bhi.n	80049f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004998:	d02f      	beq.n	80049fa <RCC_SetFlashLatencyFromMSIRange+0x7e>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 800499a:	f1a4 0470 	sub.w	r4, r4, #112	@ 0x70
 800499e:	fab4 f484 	clz	r4, r4
 80049a2:	0964      	lsrs	r4, r4, #5
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80049a4:	4917      	ldr	r1, [pc, #92]	@ (8004a04 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 80049a6:	680b      	ldr	r3, [r1, #0]
 80049a8:	f023 0307 	bic.w	r3, r3, #7
 80049ac:	4323      	orrs	r3, r4
 80049ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80049b0:	6808      	ldr	r0, [r1, #0]
 80049b2:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80049b6:	1b00      	subs	r0, r0, r4
 80049b8:	bf18      	it	ne
 80049ba:	2001      	movne	r0, #1
 80049bc:	b003      	add	sp, #12
 80049be:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80049c0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80049c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049c6:	65ab      	str	r3, [r5, #88]	@ 0x58
 80049c8:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80049ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049ce:	9301      	str	r3, [sp, #4]
 80049d0:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 80049d2:	f7ff ff83 	bl	80048dc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 80049d6:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049d8:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 80049dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049e0:	65ab      	str	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049e2:	d1d7      	bne.n	8004994 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 80049e4:	2c80      	cmp	r4, #128	@ 0x80
 80049e6:	d906      	bls.n	80049f6 <RCC_SetFlashLatencyFromMSIRange+0x7a>
        latency = FLASH_LATENCY_2; /* 2WS */
 80049e8:	2ca1      	cmp	r4, #161	@ 0xa1
 80049ea:	bf34      	ite	cc
 80049ec:	2401      	movcc	r4, #1
 80049ee:	2402      	movcs	r4, #2
 80049f0:	e7d8      	b.n	80049a4 <RCC_SetFlashLatencyFromMSIRange+0x28>
      latency = FLASH_LATENCY_3; /* 3WS */
 80049f2:	2403      	movs	r4, #3
 80049f4:	e7d6      	b.n	80049a4 <RCC_SetFlashLatencyFromMSIRange+0x28>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80049f6:	2400      	movs	r4, #0
 80049f8:	e7d4      	b.n	80049a4 <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 80049fa:	2402      	movs	r4, #2
 80049fc:	e7d2      	b.n	80049a4 <RCC_SetFlashLatencyFromMSIRange+0x28>
 80049fe:	bf00      	nop
 8004a00:	40021000 	.word	0x40021000
 8004a04:	40022000 	.word	0x40022000

08004a08 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a08:	4a28      	ldr	r2, [pc, #160]	@ (8004aac <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a0a:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a0c:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a0e:	f013 030c 	ands.w	r3, r3, #12
 8004a12:	d005      	beq.n	8004a20 <HAL_RCC_GetSysClockFreq+0x18>
 8004a14:	2b0c      	cmp	r3, #12
 8004a16:	d035      	beq.n	8004a84 <HAL_RCC_GetSysClockFreq+0x7c>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004a18:	2b04      	cmp	r3, #4
 8004a1a:	d141      	bne.n	8004aa0 <HAL_RCC_GetSysClockFreq+0x98>
    sysclockfreq = HSI_VALUE;
 8004a1c:	4824      	ldr	r0, [pc, #144]	@ (8004ab0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004a1e:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a20:	4a22      	ldr	r2, [pc, #136]	@ (8004aac <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a22:	6811      	ldr	r1, [r2, #0]
 8004a24:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a26:	bf54      	ite	pl
 8004a28:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a2c:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 8004a2e:	4921      	ldr	r1, [pc, #132]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a30:	bf54      	ite	pl
 8004a32:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a36:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8004a3a:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a3e:	b303      	cbz	r3, 8004a82 <HAL_RCC_GetSysClockFreq+0x7a>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004a40:	2b0c      	cmp	r3, #12
 8004a42:	d11d      	bne.n	8004a80 <HAL_RCC_GetSysClockFreq+0x78>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a44:	4b19      	ldr	r3, [pc, #100]	@ (8004aac <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d025      	beq.n	8004a9c <HAL_RCC_GetSysClockFreq+0x94>
 8004a50:	4a19      	ldr	r2, [pc, #100]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004a52:	2b03      	cmp	r3, #3
 8004a54:	bf08      	it	eq
 8004a56:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a58:	4b14      	ldr	r3, [pc, #80]	@ (8004aac <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a5a:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a5c:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a64:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a68:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a6c:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a6e:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a72:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a74:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a76:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8004a7a:	fbb2 f0f3 	udiv	r0, r2, r3
 8004a7e:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a80:	2000      	movs	r0, #0
}
 8004a82:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a84:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a88:	2a01      	cmp	r2, #1
 8004a8a:	d0c9      	beq.n	8004a20 <HAL_RCC_GetSysClockFreq+0x18>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a8c:	4b07      	ldr	r3, [pc, #28]	@ (8004aac <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8004a94:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a96:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 8004a9a:	d1d9      	bne.n	8004a50 <HAL_RCC_GetSysClockFreq+0x48>
      pllvco = HSI_VALUE;
 8004a9c:	4804      	ldr	r0, [pc, #16]	@ (8004ab0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004a9e:	e7db      	b.n	8004a58 <HAL_RCC_GetSysClockFreq+0x50>
    sysclockfreq = HSE_VALUE;
 8004aa0:	2b08      	cmp	r3, #8
 8004aa2:	4805      	ldr	r0, [pc, #20]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004aa4:	bf18      	it	ne
 8004aa6:	2000      	movne	r0, #0
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	40021000 	.word	0x40021000
 8004ab0:	00f42400 	.word	0x00f42400
 8004ab4:	08009b2c 	.word	0x08009b2c
 8004ab8:	007a1200 	.word	0x007a1200

08004abc <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8004abc:	2800      	cmp	r0, #0
 8004abe:	f000 822f 	beq.w	8004f20 <HAL_RCC_OscConfig+0x464>
{
 8004ac2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ac6:	4a93      	ldr	r2, [pc, #588]	@ (8004d14 <HAL_RCC_OscConfig+0x258>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ac8:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004aca:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004acc:	68d6      	ldr	r6, [r2, #12]
 8004ace:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ad0:	06d8      	lsls	r0, r3, #27
{
 8004ad2:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ad4:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ad8:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004adc:	d52e      	bpl.n	8004b3c <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ade:	2d00      	cmp	r5, #0
 8004ae0:	f000 8121 	beq.w	8004d26 <HAL_RCC_OscConfig+0x26a>
 8004ae4:	2d0c      	cmp	r5, #12
 8004ae6:	f000 811b 	beq.w	8004d20 <HAL_RCC_OscConfig+0x264>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004aea:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8004aec:	4f89      	ldr	r7, [pc, #548]	@ (8004d14 <HAL_RCC_OscConfig+0x258>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 8191 	beq.w	8004e16 <HAL_RCC_OscConfig+0x35a>
        __HAL_RCC_MSI_ENABLE();
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	f043 0301 	orr.w	r3, r3, #1
 8004afa:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8004afc:	f7fe fde6 	bl	80036cc <HAL_GetTick>
 8004b00:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b02:	e006      	b.n	8004b12 <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b04:	f7fe fde2 	bl	80036cc <HAL_GetTick>
 8004b08:	eba0 0008 	sub.w	r0, r0, r8
 8004b0c:	2802      	cmp	r0, #2
 8004b0e:	f200 8192 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	079b      	lsls	r3, r3, #30
 8004b16:	d5f5      	bpl.n	8004b04 <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	f043 0308 	orr.w	r3, r3, #8
 8004b1e:	603b      	str	r3, [r7, #0]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	6a22      	ldr	r2, [r4, #32]
 8004b24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	69e2      	ldr	r2, [r4, #28]
 8004b30:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b34:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004b38:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	07d9      	lsls	r1, r3, #31
 8004b3e:	f100 80bf 	bmi.w	8004cc0 <HAL_RCC_OscConfig+0x204>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b42:	0799      	lsls	r1, r3, #30
 8004b44:	d523      	bpl.n	8004b8e <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b46:	2d04      	cmp	r5, #4
 8004b48:	f000 8155 	beq.w	8004df6 <HAL_RCC_OscConfig+0x33a>
 8004b4c:	2d0c      	cmp	r5, #12
 8004b4e:	f000 814f 	beq.w	8004df0 <HAL_RCC_OscConfig+0x334>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b52:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8004b54:	4e6f      	ldr	r6, [pc, #444]	@ (8004d14 <HAL_RCC_OscConfig+0x258>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 8188 	beq.w	8004e6c <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_HSI_ENABLE();
 8004b5c:	6833      	ldr	r3, [r6, #0]
 8004b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b62:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004b64:	f7fe fdb2 	bl	80036cc <HAL_GetTick>
 8004b68:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b6a:	e005      	b.n	8004b78 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b6c:	f7fe fdae 	bl	80036cc <HAL_GetTick>
 8004b70:	1bc0      	subs	r0, r0, r7
 8004b72:	2802      	cmp	r0, #2
 8004b74:	f200 815f 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b78:	6833      	ldr	r3, [r6, #0]
 8004b7a:	055b      	lsls	r3, r3, #21
 8004b7c:	d5f6      	bpl.n	8004b6c <HAL_RCC_OscConfig+0xb0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b7e:	6873      	ldr	r3, [r6, #4]
 8004b80:	6922      	ldr	r2, [r4, #16]
 8004b82:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004b86:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004b8a:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	0719      	lsls	r1, r3, #28
 8004b90:	d519      	bpl.n	8004bc6 <HAL_RCC_OscConfig+0x10a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b92:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004b94:	4e5f      	ldr	r6, [pc, #380]	@ (8004d14 <HAL_RCC_OscConfig+0x258>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 8116 	beq.w	8004dc8 <HAL_RCC_OscConfig+0x30c>
      __HAL_RCC_LSI_ENABLE();
 8004b9c:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004ba0:	f043 0301 	orr.w	r3, r3, #1
 8004ba4:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004ba8:	f7fe fd90 	bl	80036cc <HAL_GetTick>
 8004bac:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bae:	e005      	b.n	8004bbc <HAL_RCC_OscConfig+0x100>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bb0:	f7fe fd8c 	bl	80036cc <HAL_GetTick>
 8004bb4:	1bc0      	subs	r0, r0, r7
 8004bb6:	2802      	cmp	r0, #2
 8004bb8:	f200 813d 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bbc:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004bc0:	079a      	lsls	r2, r3, #30
 8004bc2:	d5f5      	bpl.n	8004bb0 <HAL_RCC_OscConfig+0xf4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bc4:	6823      	ldr	r3, [r4, #0]
 8004bc6:	075f      	lsls	r7, r3, #29
 8004bc8:	d53f      	bpl.n	8004c4a <HAL_RCC_OscConfig+0x18e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004bca:	4b52      	ldr	r3, [pc, #328]	@ (8004d14 <HAL_RCC_OscConfig+0x258>)
 8004bcc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004bce:	00d6      	lsls	r6, r2, #3
 8004bd0:	f100 814a 	bmi.w	8004e68 <HAL_RCC_OscConfig+0x3ac>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bd4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004bd6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004bda:	659a      	str	r2, [r3, #88]	@ 0x58
 8004bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004be2:	9301      	str	r3, [sp, #4]
 8004be4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004be6:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004be8:	4f4b      	ldr	r7, [pc, #300]	@ (8004d18 <HAL_RCC_OscConfig+0x25c>)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	05d8      	lsls	r0, r3, #23
 8004bee:	f140 8199 	bpl.w	8004f24 <HAL_RCC_OscConfig+0x468>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bf2:	68a3      	ldr	r3, [r4, #8]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	f000 814b 	beq.w	8004e90 <HAL_RCC_OscConfig+0x3d4>
 8004bfa:	2b05      	cmp	r3, #5
 8004bfc:	f000 81bd 	beq.w	8004f7a <HAL_RCC_OscConfig+0x4be>
 8004c00:	4f44      	ldr	r7, [pc, #272]	@ (8004d14 <HAL_RCC_OscConfig+0x258>)
 8004c02:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8004c06:	f022 0201 	bic.w	r2, r2, #1
 8004c0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8004c0e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8004c12:	f022 0204 	bic.w	r2, r2, #4
 8004c16:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f040 813f 	bne.w	8004e9e <HAL_RCC_OscConfig+0x3e2>
      tickstart = HAL_GetTick();
 8004c20:	f7fe fd54 	bl	80036cc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c24:	f241 3988 	movw	r9, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8004c28:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c2a:	e006      	b.n	8004c3a <HAL_RCC_OscConfig+0x17e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c2c:	f7fe fd4e 	bl	80036cc <HAL_GetTick>
 8004c30:	eba0 0008 	sub.w	r0, r0, r8
 8004c34:	4548      	cmp	r0, r9
 8004c36:	f200 80fe 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004c3e:	079b      	lsls	r3, r3, #30
 8004c40:	d4f4      	bmi.n	8004c2c <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 8004c42:	2e00      	cmp	r6, #0
 8004c44:	f040 8180 	bne.w	8004f48 <HAL_RCC_OscConfig+0x48c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	069e      	lsls	r6, r3, #26
 8004c4c:	d518      	bpl.n	8004c80 <HAL_RCC_OscConfig+0x1c4>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c4e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      __HAL_RCC_HSI48_ENABLE();
 8004c50:	4e30      	ldr	r6, [pc, #192]	@ (8004d14 <HAL_RCC_OscConfig+0x258>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f000 8150 	beq.w	8004ef8 <HAL_RCC_OscConfig+0x43c>
      __HAL_RCC_HSI48_ENABLE();
 8004c58:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004c5c:	f043 0301 	orr.w	r3, r3, #1
 8004c60:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8004c64:	f7fe fd32 	bl	80036cc <HAL_GetTick>
 8004c68:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c6a:	e005      	b.n	8004c78 <HAL_RCC_OscConfig+0x1bc>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c6c:	f7fe fd2e 	bl	80036cc <HAL_GetTick>
 8004c70:	1bc0      	subs	r0, r0, r7
 8004c72:	2802      	cmp	r0, #2
 8004c74:	f200 80df 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c78:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004c7c:	0798      	lsls	r0, r3, #30
 8004c7e:	d5f5      	bpl.n	8004c6c <HAL_RCC_OscConfig+0x1b0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c80:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004c82:	b1db      	cbz	r3, 8004cbc <HAL_RCC_OscConfig+0x200>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	f000 8186 	beq.w	8004f96 <HAL_RCC_OscConfig+0x4da>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c8a:	2d0c      	cmp	r5, #12
 8004c8c:	f000 808c 	beq.w	8004da8 <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_PLL_DISABLE();
 8004c90:	4c20      	ldr	r4, [pc, #128]	@ (8004d14 <HAL_RCC_OscConfig+0x258>)
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c98:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004c9a:	f7fe fd17 	bl	80036cc <HAL_GetTick>
 8004c9e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ca0:	e005      	b.n	8004cae <HAL_RCC_OscConfig+0x1f2>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ca2:	f7fe fd13 	bl	80036cc <HAL_GetTick>
 8004ca6:	1b40      	subs	r0, r0, r5
 8004ca8:	2802      	cmp	r0, #2
 8004caa:	f200 80c4 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cae:	6823      	ldr	r3, [r4, #0]
 8004cb0:	019b      	lsls	r3, r3, #6
 8004cb2:	d4f6      	bmi.n	8004ca2 <HAL_RCC_OscConfig+0x1e6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004cb4:	68e2      	ldr	r2, [r4, #12]
 8004cb6:	4b19      	ldr	r3, [pc, #100]	@ (8004d1c <HAL_RCC_OscConfig+0x260>)
 8004cb8:	4013      	ands	r3, r2
 8004cba:	60e3      	str	r3, [r4, #12]
  return HAL_OK;
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	e074      	b.n	8004daa <HAL_RCC_OscConfig+0x2ee>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004cc0:	2d08      	cmp	r5, #8
 8004cc2:	d077      	beq.n	8004db4 <HAL_RCC_OscConfig+0x2f8>
 8004cc4:	2d0c      	cmp	r5, #12
 8004cc6:	d073      	beq.n	8004db0 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cc8:	6863      	ldr	r3, [r4, #4]
 8004cca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cce:	f000 80b6 	beq.w	8004e3e <HAL_RCC_OscConfig+0x382>
 8004cd2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cd6:	f000 8143 	beq.w	8004f60 <HAL_RCC_OscConfig+0x4a4>
 8004cda:	4f0e      	ldr	r7, [pc, #56]	@ (8004d14 <HAL_RCC_OscConfig+0x258>)
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004ce2:	603a      	str	r2, [r7, #0]
 8004ce4:	683a      	ldr	r2, [r7, #0]
 8004ce6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004cea:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f040 80ab 	bne.w	8004e48 <HAL_RCC_OscConfig+0x38c>
        tickstart = HAL_GetTick();
 8004cf2:	f7fe fceb 	bl	80036cc <HAL_GetTick>
 8004cf6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cf8:	e006      	b.n	8004d08 <HAL_RCC_OscConfig+0x24c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cfa:	f7fe fce7 	bl	80036cc <HAL_GetTick>
 8004cfe:	eba0 0008 	sub.w	r0, r0, r8
 8004d02:	2864      	cmp	r0, #100	@ 0x64
 8004d04:	f200 8097 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	0398      	lsls	r0, r3, #14
 8004d0c:	d4f5      	bmi.n	8004cfa <HAL_RCC_OscConfig+0x23e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d0e:	6823      	ldr	r3, [r4, #0]
 8004d10:	e717      	b.n	8004b42 <HAL_RCC_OscConfig+0x86>
 8004d12:	bf00      	nop
 8004d14:	40021000 	.word	0x40021000
 8004d18:	40007000 	.word	0x40007000
 8004d1c:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004d20:	2e01      	cmp	r6, #1
 8004d22:	f47f aee2 	bne.w	8004aea <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d26:	4ba9      	ldr	r3, [pc, #676]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	0799      	lsls	r1, r3, #30
 8004d2c:	d439      	bmi.n	8004da2 <HAL_RCC_OscConfig+0x2e6>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004d2e:	4ba7      	ldr	r3, [pc, #668]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004d30:	6a20      	ldr	r0, [r4, #32]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	0712      	lsls	r2, r2, #28
 8004d36:	bf56      	itet	pl
 8004d38:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
 8004d3c:	681b      	ldrmi	r3, [r3, #0]
 8004d3e:	091b      	lsrpl	r3, r3, #4
 8004d40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d44:	4298      	cmp	r0, r3
 8004d46:	f200 80bf 	bhi.w	8004ec8 <HAL_RCC_OscConfig+0x40c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d4a:	4ba0      	ldr	r3, [pc, #640]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	f042 0208 	orr.w	r2, r2, #8
 8004d52:	601a      	str	r2, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8004d5a:	4302      	orrs	r2, r0
 8004d5c:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	69e1      	ldr	r1, [r4, #28]
 8004d62:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8004d66:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004d6a:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d6c:	2d00      	cmp	r5, #0
 8004d6e:	f000 80f1 	beq.w	8004f54 <HAL_RCC_OscConfig+0x498>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d72:	f7ff fe49 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
 8004d76:	4b95      	ldr	r3, [pc, #596]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004d78:	4a95      	ldr	r2, [pc, #596]	@ (8004fd0 <HAL_RCC_OscConfig+0x514>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004d80:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 8004d82:	4a94      	ldr	r2, [pc, #592]	@ (8004fd4 <HAL_RCC_OscConfig+0x518>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d84:	f003 031f 	and.w	r3, r3, #31
 8004d88:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 8004d8c:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d8e:	4a92      	ldr	r2, [pc, #584]	@ (8004fd8 <HAL_RCC_OscConfig+0x51c>)
 8004d90:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 8004d92:	f7fe fc59 	bl	8003648 <HAL_InitTick>
        if(status != HAL_OK)
 8004d96:	b940      	cbnz	r0, 8004daa <HAL_RCC_OscConfig+0x2ee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d98:	6823      	ldr	r3, [r4, #0]
 8004d9a:	07d9      	lsls	r1, r3, #31
 8004d9c:	f57f aed1 	bpl.w	8004b42 <HAL_RCC_OscConfig+0x86>
 8004da0:	e78e      	b.n	8004cc0 <HAL_RCC_OscConfig+0x204>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004da2:	69a3      	ldr	r3, [r4, #24]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1c2      	bne.n	8004d2e <HAL_RCC_OscConfig+0x272>
    return HAL_ERROR;
 8004da8:	2001      	movs	r0, #1
}
 8004daa:	b003      	add	sp, #12
 8004dac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004db0:	2e03      	cmp	r6, #3
 8004db2:	d189      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x20c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004db4:	4a85      	ldr	r2, [pc, #532]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004db6:	6812      	ldr	r2, [r2, #0]
 8004db8:	0392      	lsls	r2, r2, #14
 8004dba:	f57f aec2 	bpl.w	8004b42 <HAL_RCC_OscConfig+0x86>
 8004dbe:	6862      	ldr	r2, [r4, #4]
 8004dc0:	2a00      	cmp	r2, #0
 8004dc2:	f47f aebe 	bne.w	8004b42 <HAL_RCC_OscConfig+0x86>
 8004dc6:	e7ef      	b.n	8004da8 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_LSI_DISABLE();
 8004dc8:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004dcc:	f023 0301 	bic.w	r3, r3, #1
 8004dd0:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004dd4:	f7fe fc7a 	bl	80036cc <HAL_GetTick>
 8004dd8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004dda:	e004      	b.n	8004de6 <HAL_RCC_OscConfig+0x32a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ddc:	f7fe fc76 	bl	80036cc <HAL_GetTick>
 8004de0:	1bc0      	subs	r0, r0, r7
 8004de2:	2802      	cmp	r0, #2
 8004de4:	d827      	bhi.n	8004e36 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004de6:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004dea:	079b      	lsls	r3, r3, #30
 8004dec:	d4f6      	bmi.n	8004ddc <HAL_RCC_OscConfig+0x320>
 8004dee:	e6e9      	b.n	8004bc4 <HAL_RCC_OscConfig+0x108>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004df0:	2e02      	cmp	r6, #2
 8004df2:	f47f aeae 	bne.w	8004b52 <HAL_RCC_OscConfig+0x96>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004df6:	4a75      	ldr	r2, [pc, #468]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004df8:	6812      	ldr	r2, [r2, #0]
 8004dfa:	0552      	lsls	r2, r2, #21
 8004dfc:	d502      	bpl.n	8004e04 <HAL_RCC_OscConfig+0x348>
 8004dfe:	68e2      	ldr	r2, [r4, #12]
 8004e00:	2a00      	cmp	r2, #0
 8004e02:	d0d1      	beq.n	8004da8 <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e04:	4971      	ldr	r1, [pc, #452]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004e06:	6920      	ldr	r0, [r4, #16]
 8004e08:	684a      	ldr	r2, [r1, #4]
 8004e0a:	f022 42fe 	bic.w	r2, r2, #2130706432	@ 0x7f000000
 8004e0e:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8004e12:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e14:	e6bb      	b.n	8004b8e <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_MSI_DISABLE();
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	f023 0301 	bic.w	r3, r3, #1
 8004e1c:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8004e1e:	f7fe fc55 	bl	80036cc <HAL_GetTick>
 8004e22:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	0798      	lsls	r0, r3, #30
 8004e28:	d5b6      	bpl.n	8004d98 <HAL_RCC_OscConfig+0x2dc>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e2a:	f7fe fc4f 	bl	80036cc <HAL_GetTick>
 8004e2e:	eba0 0008 	sub.w	r0, r0, r8
 8004e32:	2802      	cmp	r0, #2
 8004e34:	d9f6      	bls.n	8004e24 <HAL_RCC_OscConfig+0x368>
            return HAL_TIMEOUT;
 8004e36:	2003      	movs	r0, #3
}
 8004e38:	b003      	add	sp, #12
 8004e3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e3e:	4a63      	ldr	r2, [pc, #396]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004e40:	6813      	ldr	r3, [r2, #0]
 8004e42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e46:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004e48:	f7fe fc40 	bl	80036cc <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e4c:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8004fcc <HAL_RCC_OscConfig+0x510>
        tickstart = HAL_GetTick();
 8004e50:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e52:	e004      	b.n	8004e5e <HAL_RCC_OscConfig+0x3a2>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e54:	f7fe fc3a 	bl	80036cc <HAL_GetTick>
 8004e58:	1bc0      	subs	r0, r0, r7
 8004e5a:	2864      	cmp	r0, #100	@ 0x64
 8004e5c:	d8eb      	bhi.n	8004e36 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e5e:	f8d8 3000 	ldr.w	r3, [r8]
 8004e62:	039b      	lsls	r3, r3, #14
 8004e64:	d5f6      	bpl.n	8004e54 <HAL_RCC_OscConfig+0x398>
 8004e66:	e752      	b.n	8004d0e <HAL_RCC_OscConfig+0x252>
    FlagStatus       pwrclkchanged = RESET;
 8004e68:	2600      	movs	r6, #0
 8004e6a:	e6bd      	b.n	8004be8 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 8004e6c:	6833      	ldr	r3, [r6, #0]
 8004e6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e72:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004e74:	f7fe fc2a 	bl	80036cc <HAL_GetTick>
 8004e78:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e7a:	e004      	b.n	8004e86 <HAL_RCC_OscConfig+0x3ca>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e7c:	f7fe fc26 	bl	80036cc <HAL_GetTick>
 8004e80:	1bc0      	subs	r0, r0, r7
 8004e82:	2802      	cmp	r0, #2
 8004e84:	d8d7      	bhi.n	8004e36 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e86:	6833      	ldr	r3, [r6, #0]
 8004e88:	0558      	lsls	r0, r3, #21
 8004e8a:	d4f7      	bmi.n	8004e7c <HAL_RCC_OscConfig+0x3c0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	e67e      	b.n	8004b8e <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e90:	4a4e      	ldr	r2, [pc, #312]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004e92:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8004e9e:	f7fe fc15 	bl	80036cc <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ea2:	f8df 8128 	ldr.w	r8, [pc, #296]	@ 8004fcc <HAL_RCC_OscConfig+0x510>
      tickstart = HAL_GetTick();
 8004ea6:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ea8:	f241 3988 	movw	r9, #5000	@ 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eac:	e004      	b.n	8004eb8 <HAL_RCC_OscConfig+0x3fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eae:	f7fe fc0d 	bl	80036cc <HAL_GetTick>
 8004eb2:	1bc0      	subs	r0, r0, r7
 8004eb4:	4548      	cmp	r0, r9
 8004eb6:	d8be      	bhi.n	8004e36 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eb8:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 8004ebc:	079a      	lsls	r2, r3, #30
 8004ebe:	d5f6      	bpl.n	8004eae <HAL_RCC_OscConfig+0x3f2>
    if(pwrclkchanged == SET)
 8004ec0:	2e00      	cmp	r6, #0
 8004ec2:	f43f aec1 	beq.w	8004c48 <HAL_RCC_OscConfig+0x18c>
 8004ec6:	e03f      	b.n	8004f48 <HAL_RCC_OscConfig+0x48c>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ec8:	f7ff fd58 	bl	800497c <RCC_SetFlashLatencyFromMSIRange>
 8004ecc:	2800      	cmp	r0, #0
 8004ece:	f47f af6b 	bne.w	8004da8 <HAL_RCC_OscConfig+0x2ec>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ed2:	4b3e      	ldr	r3, [pc, #248]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	f042 0208 	orr.w	r2, r2, #8
 8004eda:	601a      	str	r2, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	6a21      	ldr	r1, [r4, #32]
 8004ee0:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ee8:	685a      	ldr	r2, [r3, #4]
 8004eea:	69e1      	ldr	r1, [r4, #28]
 8004eec:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8004ef0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004ef4:	605a      	str	r2, [r3, #4]
 8004ef6:	e73c      	b.n	8004d72 <HAL_RCC_OscConfig+0x2b6>
      __HAL_RCC_HSI48_DISABLE();
 8004ef8:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004efc:	f023 0301 	bic.w	r3, r3, #1
 8004f00:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8004f04:	f7fe fbe2 	bl	80036cc <HAL_GetTick>
 8004f08:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f0a:	e004      	b.n	8004f16 <HAL_RCC_OscConfig+0x45a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f0c:	f7fe fbde 	bl	80036cc <HAL_GetTick>
 8004f10:	1bc0      	subs	r0, r0, r7
 8004f12:	2802      	cmp	r0, #2
 8004f14:	d88f      	bhi.n	8004e36 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f16:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004f1a:	0799      	lsls	r1, r3, #30
 8004f1c:	d4f6      	bmi.n	8004f0c <HAL_RCC_OscConfig+0x450>
 8004f1e:	e6af      	b.n	8004c80 <HAL_RCC_OscConfig+0x1c4>
    return HAL_ERROR;
 8004f20:	2001      	movs	r0, #1
}
 8004f22:	4770      	bx	lr
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f2a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8004f2c:	f7fe fbce 	bl	80036cc <HAL_GetTick>
 8004f30:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	05d9      	lsls	r1, r3, #23
 8004f36:	f53f ae5c 	bmi.w	8004bf2 <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f3a:	f7fe fbc7 	bl	80036cc <HAL_GetTick>
 8004f3e:	eba0 0008 	sub.w	r0, r0, r8
 8004f42:	2802      	cmp	r0, #2
 8004f44:	d9f5      	bls.n	8004f32 <HAL_RCC_OscConfig+0x476>
 8004f46:	e776      	b.n	8004e36 <HAL_RCC_OscConfig+0x37a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f48:	4a20      	ldr	r2, [pc, #128]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004f4a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004f4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f50:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f52:	e679      	b.n	8004c48 <HAL_RCC_OscConfig+0x18c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f54:	f7ff fd12 	bl	800497c <RCC_SetFlashLatencyFromMSIRange>
 8004f58:	2800      	cmp	r0, #0
 8004f5a:	f43f af0a 	beq.w	8004d72 <HAL_RCC_OscConfig+0x2b6>
 8004f5e:	e723      	b.n	8004da8 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f60:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004f64:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004f6e:	601a      	str	r2, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004f76:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f78:	e766      	b.n	8004e48 <HAL_RCC_OscConfig+0x38c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f7a:	4b14      	ldr	r3, [pc, #80]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004f7c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004f80:	f042 0204 	orr.w	r2, r2, #4
 8004f84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8004f88:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004f8c:	f042 0201 	orr.w	r2, r2, #1
 8004f90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f94:	e783      	b.n	8004e9e <HAL_RCC_OscConfig+0x3e2>
      pll_config = RCC->PLLCFGR;
 8004f96:	4e0d      	ldr	r6, [pc, #52]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f98:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      pll_config = RCC->PLLCFGR;
 8004f9a:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9c:	f003 0103 	and.w	r1, r3, #3
 8004fa0:	4291      	cmp	r1, r2
 8004fa2:	d055      	beq.n	8005050 <HAL_RCC_OscConfig+0x594>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fa4:	2d0c      	cmp	r5, #12
 8004fa6:	f43f aeff 	beq.w	8004da8 <HAL_RCC_OscConfig+0x2ec>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004faa:	4d08      	ldr	r5, [pc, #32]	@ (8004fcc <HAL_RCC_OscConfig+0x510>)
 8004fac:	682b      	ldr	r3, [r5, #0]
 8004fae:	015a      	lsls	r2, r3, #5
 8004fb0:	f53f aefa 	bmi.w	8004da8 <HAL_RCC_OscConfig+0x2ec>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004fb4:	682b      	ldr	r3, [r5, #0]
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	f53f aef6 	bmi.w	8004da8 <HAL_RCC_OscConfig+0x2ec>
            __HAL_RCC_PLL_DISABLE();
 8004fbc:	682b      	ldr	r3, [r5, #0]
 8004fbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fc2:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8004fc4:	f7fe fb82 	bl	80036cc <HAL_GetTick>
 8004fc8:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fca:	e00d      	b.n	8004fe8 <HAL_RCC_OscConfig+0x52c>
 8004fcc:	40021000 	.word	0x40021000
 8004fd0:	08009b64 	.word	0x08009b64
 8004fd4:	20000780 	.word	0x20000780
 8004fd8:	20000778 	.word	0x20000778
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fdc:	f7fe fb76 	bl	80036cc <HAL_GetTick>
 8004fe0:	1b80      	subs	r0, r0, r6
 8004fe2:	2802      	cmp	r0, #2
 8004fe4:	f63f af27 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fe8:	682b      	ldr	r3, [r5, #0]
 8004fea:	019f      	lsls	r7, r3, #6
 8004fec:	d4f6      	bmi.n	8004fdc <HAL_RCC_OscConfig+0x520>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fee:	68e9      	ldr	r1, [r5, #12]
 8004ff0:	4b36      	ldr	r3, [pc, #216]	@ (80050cc <HAL_RCC_OscConfig+0x610>)
 8004ff2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004ff4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ff6:	4e36      	ldr	r6, [pc, #216]	@ (80050d0 <HAL_RCC_OscConfig+0x614>)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ff8:	400b      	ands	r3, r1
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	@ 0x34
 8005000:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005004:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8005008:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 800500c:	3801      	subs	r0, #1
 800500e:	0849      	lsrs	r1, r1, #1
 8005010:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005014:	3901      	subs	r1, #1
 8005016:	0852      	lsrs	r2, r2, #1
 8005018:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800501c:	3a01      	subs	r2, #1
 800501e:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8005022:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8005024:	682b      	ldr	r3, [r5, #0]
 8005026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800502a:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800502c:	68eb      	ldr	r3, [r5, #12]
 800502e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005032:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 8005034:	f7fe fb4a 	bl	80036cc <HAL_GetTick>
 8005038:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800503a:	e005      	b.n	8005048 <HAL_RCC_OscConfig+0x58c>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800503c:	f7fe fb46 	bl	80036cc <HAL_GetTick>
 8005040:	1b00      	subs	r0, r0, r4
 8005042:	2802      	cmp	r0, #2
 8005044:	f63f aef7 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005048:	6833      	ldr	r3, [r6, #0]
 800504a:	0198      	lsls	r0, r3, #6
 800504c:	d5f6      	bpl.n	800503c <HAL_RCC_OscConfig+0x580>
 800504e:	e635      	b.n	8004cbc <HAL_RCC_OscConfig+0x200>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005050:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005052:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005056:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005058:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800505c:	d1a2      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800505e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005060:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005064:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8005068:	d19c      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800506a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800506c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005070:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8005074:	d196      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005076:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005078:	0852      	lsrs	r2, r2, #1
 800507a:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800507e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005080:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8005084:	d18e      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005086:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005088:	0852      	lsrs	r2, r2, #1
 800508a:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 800508e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005090:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8005094:	d186      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x4e8>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005096:	6833      	ldr	r3, [r6, #0]
 8005098:	0199      	lsls	r1, r3, #6
 800509a:	f53f ae0f 	bmi.w	8004cbc <HAL_RCC_OscConfig+0x200>
          __HAL_RCC_PLL_ENABLE();
 800509e:	6833      	ldr	r3, [r6, #0]
 80050a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050a4:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050a6:	68f3      	ldr	r3, [r6, #12]
 80050a8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050ac:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 80050ae:	f7fe fb0d 	bl	80036cc <HAL_GetTick>
 80050b2:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050b4:	e005      	b.n	80050c2 <HAL_RCC_OscConfig+0x606>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050b6:	f7fe fb09 	bl	80036cc <HAL_GetTick>
 80050ba:	1b03      	subs	r3, r0, r4
 80050bc:	2b02      	cmp	r3, #2
 80050be:	f63f aeba 	bhi.w	8004e36 <HAL_RCC_OscConfig+0x37a>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050c2:	6833      	ldr	r3, [r6, #0]
 80050c4:	019a      	lsls	r2, r3, #6
 80050c6:	d5f6      	bpl.n	80050b6 <HAL_RCC_OscConfig+0x5fa>
 80050c8:	e5f8      	b.n	8004cbc <HAL_RCC_OscConfig+0x200>
 80050ca:	bf00      	nop
 80050cc:	019d808c 	.word	0x019d808c
 80050d0:	40021000 	.word	0x40021000

080050d4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80050d4:	2800      	cmp	r0, #0
 80050d6:	f000 80a0 	beq.w	800521a <HAL_RCC_ClockConfig+0x146>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050da:	4a54      	ldr	r2, [pc, #336]	@ (800522c <HAL_RCC_ClockConfig+0x158>)
 80050dc:	6813      	ldr	r3, [r2, #0]
 80050de:	f003 0307 	and.w	r3, r3, #7
 80050e2:	428b      	cmp	r3, r1
{
 80050e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050e8:	460d      	mov	r5, r1
 80050ea:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050ec:	d20c      	bcs.n	8005108 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ee:	6813      	ldr	r3, [r2, #0]
 80050f0:	f023 0307 	bic.w	r3, r3, #7
 80050f4:	430b      	orrs	r3, r1
 80050f6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050f8:	6813      	ldr	r3, [r2, #0]
 80050fa:	f003 0307 	and.w	r3, r3, #7
 80050fe:	428b      	cmp	r3, r1
 8005100:	d002      	beq.n	8005108 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005102:	2001      	movs	r0, #1
}
 8005104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005108:	6823      	ldr	r3, [r4, #0]
 800510a:	0799      	lsls	r1, r3, #30
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800510c:	f003 0201 	and.w	r2, r3, #1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005110:	d570      	bpl.n	80051f4 <HAL_RCC_ClockConfig+0x120>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005112:	4e47      	ldr	r6, [pc, #284]	@ (8005230 <HAL_RCC_ClockConfig+0x15c>)
 8005114:	68a0      	ldr	r0, [r4, #8]
 8005116:	68b1      	ldr	r1, [r6, #8]
 8005118:	f001 01f0 	and.w	r1, r1, #240	@ 0xf0
 800511c:	4288      	cmp	r0, r1
 800511e:	d904      	bls.n	800512a <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005120:	68b1      	ldr	r1, [r6, #8]
 8005122:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8005126:	4301      	orrs	r1, r0
 8005128:	60b1      	str	r1, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800512a:	b332      	cbz	r2, 800517a <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800512c:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800512e:	4b40      	ldr	r3, [pc, #256]	@ (8005230 <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005130:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005132:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005134:	d065      	beq.n	8005202 <HAL_RCC_ClockConfig+0x12e>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005136:	2a02      	cmp	r2, #2
 8005138:	d06c      	beq.n	8005214 <HAL_RCC_ClockConfig+0x140>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800513a:	2a00      	cmp	r2, #0
 800513c:	d171      	bne.n	8005222 <HAL_RCC_ClockConfig+0x14e>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800513e:	079e      	lsls	r6, r3, #30
 8005140:	d5df      	bpl.n	8005102 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005142:	4e3b      	ldr	r6, [pc, #236]	@ (8005230 <HAL_RCC_ClockConfig+0x15c>)
 8005144:	68b3      	ldr	r3, [r6, #8]
 8005146:	f023 0303 	bic.w	r3, r3, #3
 800514a:	4313      	orrs	r3, r2
 800514c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800514e:	f7fe fabd 	bl	80036cc <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005152:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005156:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005158:	e004      	b.n	8005164 <HAL_RCC_ClockConfig+0x90>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800515a:	f7fe fab7 	bl	80036cc <HAL_GetTick>
 800515e:	1bc0      	subs	r0, r0, r7
 8005160:	4540      	cmp	r0, r8
 8005162:	d85c      	bhi.n	800521e <HAL_RCC_ClockConfig+0x14a>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005164:	68b3      	ldr	r3, [r6, #8]
 8005166:	6862      	ldr	r2, [r4, #4]
 8005168:	f003 030c 	and.w	r3, r3, #12
 800516c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005170:	d1f3      	bne.n	800515a <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005172:	6823      	ldr	r3, [r4, #0]
 8005174:	0799      	lsls	r1, r3, #30
 8005176:	d506      	bpl.n	8005186 <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005178:	68a0      	ldr	r0, [r4, #8]
 800517a:	492d      	ldr	r1, [pc, #180]	@ (8005230 <HAL_RCC_ClockConfig+0x15c>)
 800517c:	688a      	ldr	r2, [r1, #8]
 800517e:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8005182:	4282      	cmp	r2, r0
 8005184:	d840      	bhi.n	8005208 <HAL_RCC_ClockConfig+0x134>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005186:	4929      	ldr	r1, [pc, #164]	@ (800522c <HAL_RCC_ClockConfig+0x158>)
 8005188:	680a      	ldr	r2, [r1, #0]
 800518a:	f002 0207 	and.w	r2, r2, #7
 800518e:	42aa      	cmp	r2, r5
 8005190:	d909      	bls.n	80051a6 <HAL_RCC_ClockConfig+0xd2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005192:	680a      	ldr	r2, [r1, #0]
 8005194:	f022 0207 	bic.w	r2, r2, #7
 8005198:	432a      	orrs	r2, r5
 800519a:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800519c:	680a      	ldr	r2, [r1, #0]
 800519e:	f002 0207 	and.w	r2, r2, #7
 80051a2:	42aa      	cmp	r2, r5
 80051a4:	d1ad      	bne.n	8005102 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051a6:	075a      	lsls	r2, r3, #29
 80051a8:	d506      	bpl.n	80051b8 <HAL_RCC_ClockConfig+0xe4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051aa:	4921      	ldr	r1, [pc, #132]	@ (8005230 <HAL_RCC_ClockConfig+0x15c>)
 80051ac:	68e0      	ldr	r0, [r4, #12]
 80051ae:	688a      	ldr	r2, [r1, #8]
 80051b0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80051b4:	4302      	orrs	r2, r0
 80051b6:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051b8:	071b      	lsls	r3, r3, #28
 80051ba:	d507      	bpl.n	80051cc <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005230 <HAL_RCC_ClockConfig+0x15c>)
 80051be:	6921      	ldr	r1, [r4, #16]
 80051c0:	6893      	ldr	r3, [r2, #8]
 80051c2:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80051c6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80051ca:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051cc:	f7ff fc1c 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
 80051d0:	4a17      	ldr	r2, [pc, #92]	@ (8005230 <HAL_RCC_ClockConfig+0x15c>)
 80051d2:	4c18      	ldr	r4, [pc, #96]	@ (8005234 <HAL_RCC_ClockConfig+0x160>)
 80051d4:	6892      	ldr	r2, [r2, #8]
 80051d6:	4918      	ldr	r1, [pc, #96]	@ (8005238 <HAL_RCC_ClockConfig+0x164>)
 80051d8:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80051dc:	4603      	mov	r3, r0
 80051de:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 80051e0:	4816      	ldr	r0, [pc, #88]	@ (800523c <HAL_RCC_ClockConfig+0x168>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051e2:	f002 021f 	and.w	r2, r2, #31
 80051e6:	40d3      	lsrs	r3, r2
}
 80051e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 80051ec:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051ee:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 80051f0:	f7fe ba2a 	b.w	8003648 <HAL_InitTick>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051f4:	2a00      	cmp	r2, #0
 80051f6:	d0c6      	beq.n	8005186 <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051f8:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005230 <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051fc:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051fe:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005200:	d199      	bne.n	8005136 <HAL_RCC_ClockConfig+0x62>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005202:	019b      	lsls	r3, r3, #6
 8005204:	d49d      	bmi.n	8005142 <HAL_RCC_ClockConfig+0x6e>
 8005206:	e77c      	b.n	8005102 <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005208:	688a      	ldr	r2, [r1, #8]
 800520a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800520e:	4302      	orrs	r2, r0
 8005210:	608a      	str	r2, [r1, #8]
 8005212:	e7b8      	b.n	8005186 <HAL_RCC_ClockConfig+0xb2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005214:	039f      	lsls	r7, r3, #14
 8005216:	d494      	bmi.n	8005142 <HAL_RCC_ClockConfig+0x6e>
 8005218:	e773      	b.n	8005102 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800521a:	2001      	movs	r0, #1
}
 800521c:	4770      	bx	lr
        return HAL_TIMEOUT;
 800521e:	2003      	movs	r0, #3
 8005220:	e770      	b.n	8005104 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005222:	0558      	lsls	r0, r3, #21
 8005224:	f57f af6d 	bpl.w	8005102 <HAL_RCC_ClockConfig+0x2e>
 8005228:	e78b      	b.n	8005142 <HAL_RCC_ClockConfig+0x6e>
 800522a:	bf00      	nop
 800522c:	40022000 	.word	0x40022000
 8005230:	40021000 	.word	0x40021000
 8005234:	08009b64 	.word	0x08009b64
 8005238:	20000778 	.word	0x20000778
 800523c:	20000780 	.word	0x20000780

08005240 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8005240:	4b01      	ldr	r3, [pc, #4]	@ (8005248 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8005242:	6818      	ldr	r0, [r3, #0]
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	20000778 	.word	0x20000778

0800524c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800524c:	4b05      	ldr	r3, [pc, #20]	@ (8005264 <HAL_RCC_GetPCLK1Freq+0x18>)
 800524e:	4a06      	ldr	r2, [pc, #24]	@ (8005268 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005250:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005252:	4906      	ldr	r1, [pc, #24]	@ (800526c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005254:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005258:	6808      	ldr	r0, [r1, #0]
 800525a:	5cd3      	ldrb	r3, [r2, r3]
 800525c:	f003 031f 	and.w	r3, r3, #31
}
 8005260:	40d8      	lsrs	r0, r3
 8005262:	4770      	bx	lr
 8005264:	40021000 	.word	0x40021000
 8005268:	08009b5c 	.word	0x08009b5c
 800526c:	20000778 	.word	0x20000778

08005270 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005270:	4b05      	ldr	r3, [pc, #20]	@ (8005288 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005272:	4a06      	ldr	r2, [pc, #24]	@ (800528c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005274:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005276:	4906      	ldr	r1, [pc, #24]	@ (8005290 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005278:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800527c:	6808      	ldr	r0, [r1, #0]
 800527e:	5cd3      	ldrb	r3, [r2, r3]
 8005280:	f003 031f 	and.w	r3, r3, #31
}
 8005284:	40d8      	lsrs	r0, r3
 8005286:	4770      	bx	lr
 8005288:	40021000 	.word	0x40021000
 800528c:	08009b5c 	.word	0x08009b5c
 8005290:	20000778 	.word	0x20000778

08005294 <RCCEx_PLLSAI1_Config>:
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005294:	4a45      	ldr	r2, [pc, #276]	@ (80053ac <RCCEx_PLLSAI1_Config+0x118>)
{
 8005296:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005298:	68d6      	ldr	r6, [r2, #12]
{
 800529a:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800529c:	07b1      	lsls	r1, r6, #30
{
 800529e:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052a0:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052a2:	d006      	beq.n	80052b2 <RCCEx_PLLSAI1_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052a4:	68d1      	ldr	r1, [r2, #12]
 80052a6:	f001 0103 	and.w	r1, r1, #3
 80052aa:	4281      	cmp	r1, r0
 80052ac:	d04b      	beq.n	8005346 <RCCEx_PLLSAI1_Config+0xb2>
 80052ae:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 80052b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 80052b2:	2802      	cmp	r0, #2
 80052b4:	d058      	beq.n	8005368 <RCCEx_PLLSAI1_Config+0xd4>
 80052b6:	2803      	cmp	r0, #3
 80052b8:	d04f      	beq.n	800535a <RCCEx_PLLSAI1_Config+0xc6>
 80052ba:	2801      	cmp	r0, #1
 80052bc:	d1f7      	bne.n	80052ae <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052be:	6812      	ldr	r2, [r2, #0]
 80052c0:	0793      	lsls	r3, r2, #30
 80052c2:	d5f5      	bpl.n	80052b0 <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80052c4:	4939      	ldr	r1, [pc, #228]	@ (80053ac <RCCEx_PLLSAI1_Config+0x118>)
 80052c6:	68ca      	ldr	r2, [r1, #12]
 80052c8:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 80052cc:	ea42 0300 	orr.w	r3, r2, r0
 80052d0:	6862      	ldr	r2, [r4, #4]
 80052d2:	3a01      	subs	r2, #1
 80052d4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80052d8:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 80052da:	4e34      	ldr	r6, [pc, #208]	@ (80053ac <RCCEx_PLLSAI1_Config+0x118>)
 80052dc:	6833      	ldr	r3, [r6, #0]
 80052de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80052e2:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80052e4:	f7fe f9f2 	bl	80036cc <HAL_GetTick>
 80052e8:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80052ea:	e004      	b.n	80052f6 <RCCEx_PLLSAI1_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80052ec:	f7fe f9ee 	bl	80036cc <HAL_GetTick>
 80052f0:	1bc3      	subs	r3, r0, r7
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d83c      	bhi.n	8005370 <RCCEx_PLLSAI1_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80052f6:	6833      	ldr	r3, [r6, #0]
 80052f8:	011a      	lsls	r2, r3, #4
 80052fa:	d4f7      	bmi.n	80052ec <RCCEx_PLLSAI1_Config+0x58>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052fc:	68a3      	ldr	r3, [r4, #8]
 80052fe:	0219      	lsls	r1, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 8005300:	2d00      	cmp	r5, #0
 8005302:	d137      	bne.n	8005374 <RCCEx_PLLSAI1_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005304:	6932      	ldr	r2, [r6, #16]
 8005306:	68e3      	ldr	r3, [r4, #12]
 8005308:	f022 4278 	bic.w	r2, r2, #4160749568	@ 0xf8000000
 800530c:	ea41 63c3 	orr.w	r3, r1, r3, lsl #27
 8005310:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8005314:	4313      	orrs	r3, r2
 8005316:	6133      	str	r3, [r6, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8005318:	4d24      	ldr	r5, [pc, #144]	@ (80053ac <RCCEx_PLLSAI1_Config+0x118>)
 800531a:	682b      	ldr	r3, [r5, #0]
 800531c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005320:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8005322:	f7fe f9d3 	bl	80036cc <HAL_GetTick>
 8005326:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005328:	e004      	b.n	8005334 <RCCEx_PLLSAI1_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800532a:	f7fe f9cf 	bl	80036cc <HAL_GetTick>
 800532e:	1b80      	subs	r0, r0, r6
 8005330:	2802      	cmp	r0, #2
 8005332:	d81d      	bhi.n	8005370 <RCCEx_PLLSAI1_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005334:	682b      	ldr	r3, [r5, #0]
 8005336:	011b      	lsls	r3, r3, #4
 8005338:	d5f7      	bpl.n	800532a <RCCEx_PLLSAI1_Config+0x96>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800533a:	692b      	ldr	r3, [r5, #16]
 800533c:	69a2      	ldr	r2, [r4, #24]
 800533e:	4313      	orrs	r3, r2
 8005340:	2000      	movs	r0, #0
 8005342:	612b      	str	r3, [r5, #16]
}
 8005344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8005346:	2900      	cmp	r1, #0
 8005348:	d0b1      	beq.n	80052ae <RCCEx_PLLSAI1_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800534a:	68d3      	ldr	r3, [r2, #12]
       ||
 800534c:	6862      	ldr	r2, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800534e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8005352:	3301      	adds	r3, #1
       ||
 8005354:	4293      	cmp	r3, r2
 8005356:	d1aa      	bne.n	80052ae <RCCEx_PLLSAI1_Config+0x1a>
 8005358:	e7bf      	b.n	80052da <RCCEx_PLLSAI1_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800535a:	6811      	ldr	r1, [r2, #0]
 800535c:	038e      	lsls	r6, r1, #14
 800535e:	d4b1      	bmi.n	80052c4 <RCCEx_PLLSAI1_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005360:	6812      	ldr	r2, [r2, #0]
 8005362:	0351      	lsls	r1, r2, #13
 8005364:	d5a3      	bpl.n	80052ae <RCCEx_PLLSAI1_Config+0x1a>
 8005366:	e7ad      	b.n	80052c4 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005368:	6812      	ldr	r2, [r2, #0]
 800536a:	0557      	lsls	r7, r2, #21
 800536c:	d59f      	bpl.n	80052ae <RCCEx_PLLSAI1_Config+0x1a>
 800536e:	e7a9      	b.n	80052c4 <RCCEx_PLLSAI1_Config+0x30>
 8005370:	2003      	movs	r0, #3
}
 8005372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if(Divider == DIVIDER_Q_UPDATE)
 8005374:	2d01      	cmp	r5, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005376:	6933      	ldr	r3, [r6, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 8005378:	d00b      	beq.n	8005392 <RCCEx_PLLSAI1_Config+0xfe>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800537a:	6962      	ldr	r2, [r4, #20]
 800537c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005380:	0852      	lsrs	r2, r2, #1
 8005382:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005386:	3a01      	subs	r2, #1
 8005388:	430b      	orrs	r3, r1
 800538a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800538e:	6133      	str	r3, [r6, #16]
 8005390:	e7c2      	b.n	8005318 <RCCEx_PLLSAI1_Config+0x84>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005392:	6922      	ldr	r2, [r4, #16]
 8005394:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005398:	0852      	lsrs	r2, r2, #1
 800539a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800539e:	3a01      	subs	r2, #1
 80053a0:	430b      	orrs	r3, r1
 80053a2:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80053a6:	6133      	str	r3, [r6, #16]
 80053a8:	e7b6      	b.n	8005318 <RCCEx_PLLSAI1_Config+0x84>
 80053aa:	bf00      	nop
 80053ac:	40021000 	.word	0x40021000

080053b0 <RCCEx_PLLSAI2_Config>:
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053b0:	4a3e      	ldr	r2, [pc, #248]	@ (80054ac <RCCEx_PLLSAI2_Config+0xfc>)
{
 80053b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053b4:	68d6      	ldr	r6, [r2, #12]
{
 80053b6:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053b8:	07b1      	lsls	r1, r6, #30
{
 80053ba:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80053bc:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053be:	d006      	beq.n	80053ce <RCCEx_PLLSAI2_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80053c0:	68d1      	ldr	r1, [r2, #12]
 80053c2:	f001 0103 	and.w	r1, r1, #3
 80053c6:	4281      	cmp	r1, r0
 80053c8:	d04b      	beq.n	8005462 <RCCEx_PLLSAI2_Config+0xb2>
 80053ca:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 80053cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 80053ce:	2802      	cmp	r0, #2
 80053d0:	d058      	beq.n	8005484 <RCCEx_PLLSAI2_Config+0xd4>
 80053d2:	2803      	cmp	r0, #3
 80053d4:	d04f      	beq.n	8005476 <RCCEx_PLLSAI2_Config+0xc6>
 80053d6:	2801      	cmp	r0, #1
 80053d8:	d1f7      	bne.n	80053ca <RCCEx_PLLSAI2_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053da:	6812      	ldr	r2, [r2, #0]
 80053dc:	0793      	lsls	r3, r2, #30
 80053de:	d5f5      	bpl.n	80053cc <RCCEx_PLLSAI2_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80053e0:	4932      	ldr	r1, [pc, #200]	@ (80054ac <RCCEx_PLLSAI2_Config+0xfc>)
 80053e2:	68ca      	ldr	r2, [r1, #12]
 80053e4:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 80053e8:	ea42 0300 	orr.w	r3, r2, r0
 80053ec:	6862      	ldr	r2, [r4, #4]
 80053ee:	3a01      	subs	r2, #1
 80053f0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80053f4:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI2_DISABLE();
 80053f6:	4e2d      	ldr	r6, [pc, #180]	@ (80054ac <RCCEx_PLLSAI2_Config+0xfc>)
 80053f8:	6833      	ldr	r3, [r6, #0]
 80053fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053fe:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005400:	f7fe f964 	bl	80036cc <HAL_GetTick>
 8005404:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005406:	e004      	b.n	8005412 <RCCEx_PLLSAI2_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005408:	f7fe f960 	bl	80036cc <HAL_GetTick>
 800540c:	1bc3      	subs	r3, r0, r7
 800540e:	2b02      	cmp	r3, #2
 8005410:	d83c      	bhi.n	800548c <RCCEx_PLLSAI2_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005412:	6833      	ldr	r3, [r6, #0]
 8005414:	009a      	lsls	r2, r3, #2
 8005416:	d4f7      	bmi.n	8005408 <RCCEx_PLLSAI2_Config+0x58>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005418:	68a3      	ldr	r3, [r4, #8]
 800541a:	021b      	lsls	r3, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 800541c:	2d00      	cmp	r5, #0
 800541e:	d137      	bne.n	8005490 <RCCEx_PLLSAI2_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005420:	6972      	ldr	r2, [r6, #20]
 8005422:	68e1      	ldr	r1, [r4, #12]
 8005424:	f022 4278 	bic.w	r2, r2, #4160749568	@ 0xf8000000
 8005428:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 800542c:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8005430:	4313      	orrs	r3, r2
 8005432:	6173      	str	r3, [r6, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8005434:	4d1d      	ldr	r5, [pc, #116]	@ (80054ac <RCCEx_PLLSAI2_Config+0xfc>)
 8005436:	682b      	ldr	r3, [r5, #0]
 8005438:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800543c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800543e:	f7fe f945 	bl	80036cc <HAL_GetTick>
 8005442:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005444:	e004      	b.n	8005450 <RCCEx_PLLSAI2_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005446:	f7fe f941 	bl	80036cc <HAL_GetTick>
 800544a:	1b80      	subs	r0, r0, r6
 800544c:	2802      	cmp	r0, #2
 800544e:	d81d      	bhi.n	800548c <RCCEx_PLLSAI2_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005450:	682b      	ldr	r3, [r5, #0]
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	d5f7      	bpl.n	8005446 <RCCEx_PLLSAI2_Config+0x96>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005456:	696b      	ldr	r3, [r5, #20]
 8005458:	6962      	ldr	r2, [r4, #20]
 800545a:	4313      	orrs	r3, r2
 800545c:	2000      	movs	r0, #0
 800545e:	616b      	str	r3, [r5, #20]
}
 8005460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8005462:	2900      	cmp	r1, #0
 8005464:	d0b1      	beq.n	80053ca <RCCEx_PLLSAI2_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005466:	68d3      	ldr	r3, [r2, #12]
       ||
 8005468:	6862      	ldr	r2, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800546a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800546e:	3301      	adds	r3, #1
       ||
 8005470:	4293      	cmp	r3, r2
 8005472:	d1aa      	bne.n	80053ca <RCCEx_PLLSAI2_Config+0x1a>
 8005474:	e7bf      	b.n	80053f6 <RCCEx_PLLSAI2_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005476:	6811      	ldr	r1, [r2, #0]
 8005478:	038e      	lsls	r6, r1, #14
 800547a:	d4b1      	bmi.n	80053e0 <RCCEx_PLLSAI2_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800547c:	6812      	ldr	r2, [r2, #0]
 800547e:	0351      	lsls	r1, r2, #13
 8005480:	d5a3      	bpl.n	80053ca <RCCEx_PLLSAI2_Config+0x1a>
 8005482:	e7ad      	b.n	80053e0 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005484:	6812      	ldr	r2, [r2, #0]
 8005486:	0557      	lsls	r7, r2, #21
 8005488:	d59f      	bpl.n	80053ca <RCCEx_PLLSAI2_Config+0x1a>
 800548a:	e7a9      	b.n	80053e0 <RCCEx_PLLSAI2_Config+0x30>
 800548c:	2003      	movs	r0, #3
}
 800548e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005490:	6972      	ldr	r2, [r6, #20]
 8005492:	6921      	ldr	r1, [r4, #16]
 8005494:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 8005498:	0849      	lsrs	r1, r1, #1
 800549a:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800549e:	3901      	subs	r1, #1
 80054a0:	431a      	orrs	r2, r3
 80054a2:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 80054a6:	6172      	str	r2, [r6, #20]
 80054a8:	e7c4      	b.n	8005434 <RCCEx_PLLSAI2_Config+0x84>
 80054aa:	bf00      	nop
 80054ac:	40021000 	.word	0x40021000

080054b0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80054b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80054b4:	6803      	ldr	r3, [r0, #0]
 80054b6:	f413 6600 	ands.w	r6, r3, #2048	@ 0x800
{
 80054ba:	b083      	sub	sp, #12
 80054bc:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80054be:	d016      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch(PeriphClkInit->Sai1ClockSelection)
 80054c0:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80054c2:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80054c6:	f000 81e8 	beq.w	800589a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80054ca:	f200 8123 	bhi.w	8005714 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80054ce:	2900      	cmp	r1, #0
 80054d0:	f000 81b7 	beq.w	8005842 <HAL_RCCEx_PeriphCLKConfig+0x392>
 80054d4:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 80054d8:	f040 81d1 	bne.w	800587e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80054dc:	2100      	movs	r1, #0
 80054de:	3020      	adds	r0, #32
 80054e0:	f7ff ff66 	bl	80053b0 <RCCEx_PLLSAI2_Config>
 80054e4:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80054e6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80054e8:	2e00      	cmp	r6, #0
 80054ea:	f000 81e3 	beq.w	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x404>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80054ee:	04d8      	lsls	r0, r3, #19
 80054f0:	f140 8121 	bpl.w	8005736 <HAL_RCCEx_PeriphCLKConfig+0x286>
    switch(PeriphClkInit->Sai2ClockSelection)
 80054f4:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 80054f6:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 80054fa:	f000 81d4 	beq.w	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 80054fe:	f200 817f 	bhi.w	8005800 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005502:	2900      	cmp	r1, #0
 8005504:	f000 81a6 	beq.w	8005854 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8005508:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 800550c:	f040 81b9 	bne.w	8005882 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005510:	2100      	movs	r1, #0
 8005512:	f104 0020 	add.w	r0, r4, #32
 8005516:	f7ff ff4b 	bl	80053b0 <RCCEx_PLLSAI2_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800551a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800551c:	4607      	mov	r7, r0
    if(ret == HAL_OK)
 800551e:	2f00      	cmp	r7, #0
 8005520:	f040 8175 	bne.w	800580e <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005524:	49b4      	ldr	r1, [pc, #720]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005526:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8005528:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800552c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005530:	4302      	orrs	r2, r0
 8005532:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005536:	0399      	lsls	r1, r3, #14
 8005538:	f100 8101 	bmi.w	800573e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800553c:	07d9      	lsls	r1, r3, #31
 800553e:	d508      	bpl.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005540:	49ad      	ldr	r1, [pc, #692]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005542:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005544:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005548:	f022 0203 	bic.w	r2, r2, #3
 800554c:	4302      	orrs	r2, r0
 800554e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005552:	079a      	lsls	r2, r3, #30
 8005554:	d508      	bpl.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005556:	49a8      	ldr	r1, [pc, #672]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005558:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800555a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800555e:	f022 020c 	bic.w	r2, r2, #12
 8005562:	4302      	orrs	r2, r0
 8005564:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005568:	075f      	lsls	r7, r3, #29
 800556a:	d508      	bpl.n	800557e <HAL_RCCEx_PeriphCLKConfig+0xce>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800556c:	49a2      	ldr	r1, [pc, #648]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800556e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8005570:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005574:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8005578:	4302      	orrs	r2, r0
 800557a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800557e:	071d      	lsls	r5, r3, #28
 8005580:	d508      	bpl.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005582:	499d      	ldr	r1, [pc, #628]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005584:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8005586:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800558a:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800558e:	4302      	orrs	r2, r0
 8005590:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005594:	06d8      	lsls	r0, r3, #27
 8005596:	d508      	bpl.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xfa>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005598:	4997      	ldr	r1, [pc, #604]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800559a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800559c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055a0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80055a4:	4302      	orrs	r2, r0
 80055a6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055aa:	0699      	lsls	r1, r3, #26
 80055ac:	d508      	bpl.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80055ae:	4992      	ldr	r1, [pc, #584]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80055b0:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80055b2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055b6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80055ba:	4302      	orrs	r2, r0
 80055bc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80055c0:	059a      	lsls	r2, r3, #22
 80055c2:	d508      	bpl.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x126>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055c4:	498c      	ldr	r1, [pc, #560]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80055c6:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80055c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055cc:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 80055d0:	4302      	orrs	r2, r0
 80055d2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80055d6:	055f      	lsls	r7, r3, #21
 80055d8:	d508      	bpl.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80055da:	4987      	ldr	r1, [pc, #540]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80055dc:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 80055de:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055e2:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80055e6:	4302      	orrs	r2, r0
 80055e8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055ec:	065d      	lsls	r5, r3, #25
 80055ee:	d508      	bpl.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055f0:	4981      	ldr	r1, [pc, #516]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80055f2:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80055f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055f8:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80055fc:	4302      	orrs	r2, r0
 80055fe:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005602:	0618      	lsls	r0, r3, #24
 8005604:	d508      	bpl.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005606:	497c      	ldr	r1, [pc, #496]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005608:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 800560a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800560e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005612:	4302      	orrs	r2, r0
 8005614:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005618:	05d9      	lsls	r1, r3, #23
 800561a:	d508      	bpl.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800561c:	4976      	ldr	r1, [pc, #472]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800561e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005620:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005624:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8005628:	4302      	orrs	r2, r0
 800562a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800562e:	02da      	lsls	r2, r3, #11
 8005630:	d508      	bpl.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x194>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005632:	4971      	ldr	r1, [pc, #452]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005634:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8005636:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 800563a:	f022 0203 	bic.w	r2, r2, #3
 800563e:	4302      	orrs	r2, r0
 8005640:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005644:	049f      	lsls	r7, r3, #18
 8005646:	d510      	bpl.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005648:	496b      	ldr	r1, [pc, #428]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800564a:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 800564c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005650:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005654:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005656:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800565a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800565e:	f000 8104 	beq.w	800586a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005662:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 8005666:	f000 8132 	beq.w	80058ce <HAL_RCCEx_PeriphCLKConfig+0x41e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800566a:	031d      	lsls	r5, r3, #12
 800566c:	d510      	bpl.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800566e:	4962      	ldr	r1, [pc, #392]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005670:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8005672:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005676:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800567a:	4302      	orrs	r2, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800567c:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005680:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005684:	f000 80f6 	beq.w	8005874 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005688:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 800568c:	f000 8129 	beq.w	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x432>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005690:	0358      	lsls	r0, r3, #13
 8005692:	d510      	bpl.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x206>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005694:	4958      	ldr	r1, [pc, #352]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005696:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8005698:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800569c:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80056a0:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056a2:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056a6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056aa:	f000 80d9 	beq.w	8005860 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80056ae:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 80056b2:	f000 8120 	beq.w	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x446>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80056b6:	0459      	lsls	r1, r3, #17
 80056b8:	d510      	bpl.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x22c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056ba:	484f      	ldr	r0, [pc, #316]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80056bc:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 80056be:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 80056c2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80056c6:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80056c8:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056cc:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80056d0:	f000 80d9 	beq.w	8005886 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80056d4:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80056d8:	f000 80ee 	beq.w	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80056dc:	041a      	lsls	r2, r3, #16
 80056de:	d509      	bpl.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x244>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80056e0:	4945      	ldr	r1, [pc, #276]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80056e2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80056e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80056ea:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 80056ee:	4302      	orrs	r2, r0
 80056f0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80056f4:	03db      	lsls	r3, r3, #15
 80056f6:	d509      	bpl.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x25c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80056f8:	4a3f      	ldr	r2, [pc, #252]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80056fa:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 80056fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8005702:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005706:	430b      	orrs	r3, r1
 8005708:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 800570c:	4630      	mov	r0, r6
 800570e:	b003      	add	sp, #12
 8005710:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai1ClockSelection)
 8005714:	f5b1 0f40 	cmp.w	r1, #12582912	@ 0xc00000
 8005718:	f040 80b1 	bne.w	800587e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800571c:	4836      	ldr	r0, [pc, #216]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800571e:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8005722:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8005726:	430a      	orrs	r2, r1
 8005728:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800572c:	04d8      	lsls	r0, r3, #19
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800572e:	f04f 0600 	mov.w	r6, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005732:	f53f aedf 	bmi.w	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x44>
    switch(PeriphClkInit->Sai2ClockSelection)
 8005736:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005738:	0399      	lsls	r1, r3, #14
 800573a:	f57f aeff 	bpl.w	800553c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800573e:	4b2e      	ldr	r3, [pc, #184]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005740:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005742:	00d2      	lsls	r2, r2, #3
 8005744:	d565      	bpl.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x362>
    FlagStatus       pwrclkchanged = RESET;
 8005746:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800574a:	4d2c      	ldr	r5, [pc, #176]	@ (80057fc <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800574c:	682b      	ldr	r3, [r5, #0]
 800574e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005752:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8005754:	f7fd ffba 	bl	80036cc <HAL_GetTick>
 8005758:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800575a:	e005      	b.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800575c:	f7fd ffb6 	bl	80036cc <HAL_GetTick>
 8005760:	eba0 0309 	sub.w	r3, r0, r9
 8005764:	2b02      	cmp	r3, #2
 8005766:	d860      	bhi.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x37a>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005768:	682b      	ldr	r3, [r5, #0]
 800576a:	05db      	lsls	r3, r3, #23
 800576c:	d5f6      	bpl.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    if(ret == HAL_OK)
 800576e:	2f00      	cmp	r7, #0
 8005770:	f040 80cb 	bne.w	800590a <HAL_RCCEx_PeriphCLKConfig+0x45a>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005774:	4d20      	ldr	r5, [pc, #128]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005776:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800577a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800577e:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8005782:	d026      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8005784:	4293      	cmp	r3, r2
 8005786:	d024      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x322>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005788:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800578c:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005794:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005798:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800579c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057a0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057a4:	07cf      	lsls	r7, r1, #31
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057a6:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        RCC->BDCR = tmpregister;
 80057aa:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057ae:	d510      	bpl.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x322>
        tickstart = HAL_GetTick();
 80057b0:	f7fd ff8c 	bl	80036cc <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057b4:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 80057b8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057ba:	e004      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x316>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057bc:	f7fd ff86 	bl	80036cc <HAL_GetTick>
 80057c0:	1bc0      	subs	r0, r0, r7
 80057c2:	4548      	cmp	r0, r9
 80057c4:	d831      	bhi.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x37a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057c6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80057ca:	0798      	lsls	r0, r3, #30
 80057cc:	d5f6      	bpl.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x30c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057ce:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
 80057d2:	4909      	ldr	r1, [pc, #36]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80057d4:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 80057d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057dc:	4313      	orrs	r3, r2
 80057de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057e2:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 80057e4:	f1b8 0f00 	cmp.w	r8, #0
 80057e8:	f43f aea8 	beq.w	800553c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80057ec:	4902      	ldr	r1, [pc, #8]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80057ee:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80057f0:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80057f4:	658a      	str	r2, [r1, #88]	@ 0x58
 80057f6:	e6a1      	b.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x8c>
 80057f8:	40021000 	.word	0x40021000
 80057fc:	40007000 	.word	0x40007000
    switch(PeriphClkInit->Sai2ClockSelection)
 8005800:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8005804:	d13d      	bne.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    switch(PeriphClkInit->Sai1ClockSelection)
 8005806:	4637      	mov	r7, r6
    if(ret == HAL_OK)
 8005808:	2f00      	cmp	r7, #0
 800580a:	f43f ae8b 	beq.w	8005524 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800580e:	463e      	mov	r6, r7
 8005810:	e792      	b.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005812:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005814:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005818:	659a      	str	r2, [r3, #88]	@ 0x58
 800581a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800581c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005820:	9301      	str	r3, [sp, #4]
 8005822:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005824:	f04f 0801 	mov.w	r8, #1
 8005828:	e78f      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x29a>
        ret = HAL_TIMEOUT;
 800582a:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800582c:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 800582e:	f1b8 0f00 	cmp.w	r8, #0
 8005832:	f43f ae83 	beq.w	800553c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005836:	4936      	ldr	r1, [pc, #216]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005838:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 800583a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800583e:	658a      	str	r2, [r1, #88]	@ 0x58
 8005840:	e67c      	b.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005842:	3004      	adds	r0, #4
 8005844:	f7ff fd26 	bl	8005294 <RCCEx_PLLSAI1_Config>
 8005848:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800584a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800584c:	2e00      	cmp	r6, #0
 800584e:	f47f ae4e 	bne.w	80054ee <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8005852:	e02f      	b.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x404>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005854:	1d20      	adds	r0, r4, #4
 8005856:	f7ff fd1d 	bl	8005294 <RCCEx_PLLSAI1_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800585a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800585c:	4607      	mov	r7, r0
      break;
 800585e:	e65e      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x6e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005860:	68ca      	ldr	r2, [r1, #12]
 8005862:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005866:	60ca      	str	r2, [r1, #12]
 8005868:	e725      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x206>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800586a:	68ca      	ldr	r2, [r1, #12]
 800586c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005870:	60ca      	str	r2, [r1, #12]
 8005872:	e6fa      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005874:	68ca      	ldr	r2, [r1, #12]
 8005876:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800587a:	60ca      	str	r2, [r1, #12]
 800587c:	e708      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    switch(PeriphClkInit->Sai1ClockSelection)
 800587e:	2601      	movs	r6, #1
 8005880:	e635      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch(PeriphClkInit->Sai2ClockSelection)
 8005882:	2601      	movs	r6, #1
 8005884:	e757      	b.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x286>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005886:	2102      	movs	r1, #2
 8005888:	1d20      	adds	r0, r4, #4
 800588a:	f7ff fd03 	bl	8005294 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800588e:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8005890:	2800      	cmp	r0, #0
 8005892:	f43f af23 	beq.w	80056dc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005896:	4606      	mov	r6, r0
 8005898:	e720      	b.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x22c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800589a:	481d      	ldr	r0, [pc, #116]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800589c:	68c2      	ldr	r2, [r0, #12]
 800589e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80058a2:	60c2      	str	r2, [r0, #12]
    if(ret == HAL_OK)
 80058a4:	e73a      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80058a6:	491a      	ldr	r1, [pc, #104]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80058a8:	68ca      	ldr	r2, [r1, #12]
 80058aa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80058ae:	60ca      	str	r2, [r1, #12]
    switch(PeriphClkInit->Sai1ClockSelection)
 80058b0:	4637      	mov	r7, r6
 80058b2:	e7a9      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x358>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058b4:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80058b6:	e731      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80058b8:	2102      	movs	r1, #2
 80058ba:	f104 0020 	add.w	r0, r4, #32
 80058be:	f7ff fd77 	bl	80053b0 <RCCEx_PLLSAI2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058c2:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80058c4:	2800      	cmp	r0, #0
 80058c6:	f43f af09 	beq.w	80056dc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058ca:	4606      	mov	r6, r0
 80058cc:	e706      	b.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x22c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058ce:	2101      	movs	r1, #1
 80058d0:	1d20      	adds	r0, r4, #4
 80058d2:	f7ff fcdf 	bl	8005294 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80058d6:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 80058d8:	2800      	cmp	r0, #0
 80058da:	f43f aec6 	beq.w	800566a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80058de:	4606      	mov	r6, r0
 80058e0:	e6c3      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058e2:	2101      	movs	r1, #1
 80058e4:	1d20      	adds	r0, r4, #4
 80058e6:	f7ff fcd5 	bl	8005294 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058ea:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80058ec:	2800      	cmp	r0, #0
 80058ee:	f43f aecf 	beq.w	8005690 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058f2:	4606      	mov	r6, r0
 80058f4:	e6cc      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058f6:	2101      	movs	r1, #1
 80058f8:	1d20      	adds	r0, r4, #4
 80058fa:	f7ff fccb 	bl	8005294 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80058fe:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8005900:	2800      	cmp	r0, #0
 8005902:	f43f aed8 	beq.w	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005906:	4606      	mov	r6, r0
 8005908:	e6d5      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800590a:	463e      	mov	r6, r7
 800590c:	e78e      	b.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x37c>
 800590e:	bf00      	nop
 8005910:	40021000 	.word	0x40021000

08005914 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005918:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800591a:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800591c:	460e      	mov	r6, r1
 800591e:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8005920:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005924:	4605      	mov	r5, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005926:	f7fd fed1 	bl	80036cc <HAL_GetTick>
 800592a:	4437      	add	r7, r6
 800592c:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 800592e:	f7fd fecd 	bl	80036cc <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005932:	4b32      	ldr	r3, [pc, #200]	@ (80059fc <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe8>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005934:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800593c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005940:	0d1b      	lsrs	r3, r3, #20
 8005942:	fb07 f303 	mul.w	r3, r7, r3
 8005946:	3601      	adds	r6, #1
 8005948:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 800594a:	d111      	bne.n	8005970 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5c>
 800594c:	68a3      	ldr	r3, [r4, #8]
 800594e:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005952:	d009      	beq.n	8005968 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005954:	7b23      	ldrb	r3, [r4, #12]
 8005956:	b2db      	uxtb	r3, r3
 8005958:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800595c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 8005960:	68a3      	ldr	r3, [r4, #8]
 8005962:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005966:	d1f5      	bne.n	8005954 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 8005968:	2000      	movs	r0, #0
}
 800596a:	b002      	add	sp, #8
 800596c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005970:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005972:	4623      	mov	r3, r4
 8005974:	e013      	b.n	800599e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
      tmpreg8 = *ptmpreg8;
 8005976:	7b23      	ldrb	r3, [r4, #12]
 8005978:	b2db      	uxtb	r3, r3
 800597a:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 800597e:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005982:	f7fd fea3 	bl	80036cc <HAL_GetTick>
 8005986:	eba0 0008 	sub.w	r0, r0, r8
 800598a:	42b8      	cmp	r0, r7
 800598c:	d20c      	bcs.n	80059a8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x94>
      if (count == 0U)
 800598e:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005990:	9b01      	ldr	r3, [sp, #4]
 8005992:	3b01      	subs	r3, #1
        tmp_timeout = 0U;
 8005994:	2a00      	cmp	r2, #0
      count--;
 8005996:	9301      	str	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005998:	682b      	ldr	r3, [r5, #0]
        tmp_timeout = 0U;
 800599a:	bf08      	it	eq
 800599c:	2700      	moveq	r7, #0
  while ((hspi->Instance->SR & Fifo) != State)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 80059a4:	d1e7      	bne.n	8005976 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x62>
 80059a6:	e7df      	b.n	8005968 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059a8:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80059ac:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059ae:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80059b2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80059b6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059b8:	d013      	beq.n	80059e2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xce>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80059ba:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 80059bc:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80059c0:	d107      	bne.n	80059d2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
          SPI_RESET_CRC(hspi);
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80059c8:	601a      	str	r2, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80059d0:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80059d2:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 80059d4:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 80059d6:	f885 205d 	strb.w	r2, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80059da:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80059de:	2003      	movs	r0, #3
 80059e0:	e7c3      	b.n	800596a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x56>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059e2:	68aa      	ldr	r2, [r5, #8]
 80059e4:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80059e8:	d002      	beq.n	80059f0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059ea:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80059ee:	d1e4      	bne.n	80059ba <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
          __HAL_SPI_DISABLE(hspi);
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059f6:	601a      	str	r2, [r3, #0]
 80059f8:	e7df      	b.n	80059ba <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
 80059fa:	bf00      	nop
 80059fc:	20000778 	.word	0x20000778

08005a00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a04:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 8005a06:	2300      	movs	r3, #0
{
 8005a08:	460e      	mov	r6, r1
  __IO uint8_t  tmpreg8 = 0;
 8005a0a:	f88d 3007 	strb.w	r3, [sp, #7]
 8005a0e:	eb01 0902 	add.w	r9, r1, r2
{
 8005a12:	4617      	mov	r7, r2
 8005a14:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005a16:	f7fd fe59 	bl	80036cc <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005a1a:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 8005b40 <SPI_EndRxTxTransaction+0x140>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005a1e:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 8005a22:	f7fd fe53 	bl	80036cc <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005a26:	f8d8 3000 	ldr.w	r3, [r8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005a2a:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005a2c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005a30:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005a34:	0d1b      	lsrs	r3, r3, #20
 8005a36:	fb0a f303 	mul.w	r3, sl, r3
 8005a3a:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005a3c:	1c73      	adds	r3, r6, #1
 8005a3e:	bf18      	it	ne
 8005a40:	4683      	movne	fp, r0
 8005a42:	d130      	bne.n	8005aa6 <SPI_EndRxTxTransaction+0xa6>
 8005a44:	68a3      	ldr	r3, [r4, #8]
 8005a46:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8005a4a:	d1fb      	bne.n	8005a44 <SPI_EndRxTxTransaction+0x44>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a4c:	f7fd fe3e 	bl	80036cc <HAL_GetTick>
 8005a50:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 8005a54:	f7fd fe3a 	bl	80036cc <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a58:	f8d8 3000 	ldr.w	r3, [r8]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a5c:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a5e:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8005a62:	fb09 f303 	mul.w	r3, r9, r3
 8005a66:	1c71      	adds	r1, r6, #1
  tmp_tickstart = HAL_GetTick();
 8005a68:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a6a:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a6c:	d130      	bne.n	8005ad0 <SPI_EndRxTxTransaction+0xd0>
 8005a6e:	68a3      	ldr	r3, [r4, #8]
 8005a70:	061a      	lsls	r2, r3, #24
 8005a72:	d4fc      	bmi.n	8005a6e <SPI_EndRxTxTransaction+0x6e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a74:	463a      	mov	r2, r7
 8005a76:	4631      	mov	r1, r6
 8005a78:	4628      	mov	r0, r5
 8005a7a:	f7ff ff4b 	bl	8005914 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8005a7e:	bb58      	cbnz	r0, 8005ad8 <SPI_EndRxTxTransaction+0xd8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8005a80:	b005      	add	sp, #20
 8005a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a86:	f7fd fe21 	bl	80036cc <HAL_GetTick>
 8005a8a:	eba0 000b 	sub.w	r0, r0, fp
 8005a8e:	4582      	cmp	sl, r0
 8005a90:	d92a      	bls.n	8005ae8 <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8005a92:	9a02      	ldr	r2, [sp, #8]
      count--;
 8005a94:	9b02      	ldr	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005a96:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 8005a98:	2a00      	cmp	r2, #0
      count--;
 8005a9a:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005a9e:	bf08      	it	eq
 8005aa0:	f04f 0a00 	moveq.w	sl, #0
      count--;
 8005aa4:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005aa6:	68a3      	ldr	r3, [r4, #8]
 8005aa8:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8005aac:	d1eb      	bne.n	8005a86 <SPI_EndRxTxTransaction+0x86>
 8005aae:	e7cd      	b.n	8005a4c <SPI_EndRxTxTransaction+0x4c>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ab0:	f7fd fe0c 	bl	80036cc <HAL_GetTick>
 8005ab4:	eba0 0008 	sub.w	r0, r0, r8
 8005ab8:	4581      	cmp	r9, r0
 8005aba:	d915      	bls.n	8005ae8 <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8005abc:	9a03      	ldr	r2, [sp, #12]
      count--;
 8005abe:	9b03      	ldr	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ac0:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 8005ac2:	2a00      	cmp	r2, #0
      count--;
 8005ac4:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005ac8:	bf08      	it	eq
 8005aca:	f04f 0900 	moveq.w	r9, #0
      count--;
 8005ace:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ad0:	68a3      	ldr	r3, [r4, #8]
 8005ad2:	061b      	lsls	r3, r3, #24
 8005ad4:	d4ec      	bmi.n	8005ab0 <SPI_EndRxTxTransaction+0xb0>
 8005ad6:	e7cd      	b.n	8005a74 <SPI_EndRxTxTransaction+0x74>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ad8:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8005ada:	f043 0320 	orr.w	r3, r3, #32
 8005ade:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005ae0:	2003      	movs	r0, #3
}
 8005ae2:	b005      	add	sp, #20
 8005ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ae8:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005aec:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aee:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005af2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005af6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005af8:	d016      	beq.n	8005b28 <SPI_EndRxTxTransaction+0x128>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005afa:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8005afc:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005b00:	d107      	bne.n	8005b12 <SPI_EndRxTxTransaction+0x112>
          SPI_RESET_CRC(hspi);
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b08:	601a      	str	r2, [r3, #0]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b10:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005b12:	2301      	movs	r3, #1
 8005b14:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b18:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        __HAL_UNLOCK(hspi);
 8005b1a:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b1c:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hspi);
 8005b20:	f885 205c 	strb.w	r2, [r5, #92]	@ 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b24:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005b26:	e7db      	b.n	8005ae0 <SPI_EndRxTxTransaction+0xe0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b28:	68aa      	ldr	r2, [r5, #8]
 8005b2a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8005b2e:	d002      	beq.n	8005b36 <SPI_EndRxTxTransaction+0x136>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b30:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005b34:	d1e1      	bne.n	8005afa <SPI_EndRxTxTransaction+0xfa>
          __HAL_SPI_DISABLE(hspi);
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b3c:	601a      	str	r2, [r3, #0]
 8005b3e:	e7dc      	b.n	8005afa <SPI_EndRxTxTransaction+0xfa>
 8005b40:	20000778 	.word	0x20000778

08005b44 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005b44:	2800      	cmp	r0, #0
 8005b46:	d074      	beq.n	8005c32 <HAL_SPI_Init+0xee>
{
 8005b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b4c:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b4e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8005b50:	2800      	cmp	r0, #0
 8005b52:	d053      	beq.n	8005bfc <HAL_SPI_Init+0xb8>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b54:	2300      	movs	r3, #0
 8005b56:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b5a:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b5e:	2200      	movs	r2, #0
 8005b60:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b62:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d057      	beq.n	8005c1a <HAL_SPI_Init+0xd6>
  __HAL_SPI_DISABLE(hspi);
 8005b6a:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b6c:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8005b6e:	2302      	movs	r3, #2
 8005b70:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8005b74:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b76:	f5b7 6fe0 	cmp.w	r7, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8005b7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b7e:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b80:	d842      	bhi.n	8005c08 <HAL_SPI_Init+0xc4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b82:	d151      	bne.n	8005c28 <HAL_SPI_Init+0xe4>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b84:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b86:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b8a:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8005b8e:	6862      	ldr	r2, [r4, #4]
 8005b90:	68a3      	ldr	r3, [r4, #8]
 8005b92:	69a6      	ldr	r6, [r4, #24]
 8005b94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005b98:	f402 7282 	and.w	r2, r2, #260	@ 0x104
 8005b9c:	431a      	orrs	r2, r3
 8005b9e:	6923      	ldr	r3, [r4, #16]
 8005ba0:	f003 0302 	and.w	r3, r3, #2
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	6962      	ldr	r2, [r4, #20]
 8005ba8:	f002 0201 	and.w	r2, r2, #1
 8005bac:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005bae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005bb0:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
 8005bb4:	f003 0308 	and.w	r3, r3, #8
 8005bb8:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bbc:	69e3      	ldr	r3, [r4, #28]
 8005bbe:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8005bc2:	6a23      	ldr	r3, [r4, #32]
 8005bc4:	f003 0780 	and.w	r7, r3, #128	@ 0x80
 8005bc8:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	ea43 0308 	orr.w	r3, r3, r8
 8005bd2:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005bd4:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bd6:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005bd8:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bdc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005bde:	f000 0010 	and.w	r0, r0, #16
 8005be2:	ea4e 0306 	orr.w	r3, lr, r6
 8005be6:	4303      	orrs	r3, r0
 8005be8:	ea43 030c 	orr.w	r3, r3, ip
 8005bec:	604b      	str	r3, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bee:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8005bf0:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bf2:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005bf4:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8005bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bfc:	6863      	ldr	r3, [r4, #4]
 8005bfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c02:	d0aa      	beq.n	8005b5a <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c04:	61e0      	str	r0, [r4, #28]
 8005c06:	e7a8      	b.n	8005b5a <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005c08:	f5b7 6f70 	cmp.w	r7, #3840	@ 0xf00
 8005c0c:	d113      	bne.n	8005c36 <HAL_SPI_Init+0xf2>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c0e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c10:	f04f 0c00 	mov.w	ip, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c14:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8005c18:	e7b9      	b.n	8005b8e <HAL_SPI_Init+0x4a>
    HAL_SPI_MspInit(hspi);
 8005c1a:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8005c1c:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8005c20:	f7fd faf6 	bl	8003210 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005c24:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005c26:	e7a0      	b.n	8005b6a <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005c28:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c2c:	2500      	movs	r5, #0
 8005c2e:	62a5      	str	r5, [r4, #40]	@ 0x28
 8005c30:	e7ad      	b.n	8005b8e <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 8005c32:	2001      	movs	r0, #1
}
 8005c34:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c36:	f04f 0c00 	mov.w	ip, #0
 8005c3a:	e7f7      	b.n	8005c2c <HAL_SPI_Init+0xe8>

08005c3c <HAL_SPI_TransmitReceive>:
{
 8005c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c40:	4604      	mov	r4, r0
 8005c42:	4691      	mov	r9, r2
 8005c44:	461f      	mov	r7, r3
 8005c46:	9e08      	ldr	r6, [sp, #32]
 8005c48:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 8005c4a:	f7fd fd3f 	bl	80036cc <HAL_GetTick>
  tmp_state           = hspi->State;
 8005c4e:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 8005c52:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c54:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8005c56:	4605      	mov	r5, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c58:	d00b      	beq.n	8005c72 <HAL_SPI_TransmitReceive+0x36>
 8005c5a:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8005c5e:	f040 808d 	bne.w	8005d7c <HAL_SPI_TransmitReceive+0x140>
 8005c62:	b2d9      	uxtb	r1, r3
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005c64:	68a3      	ldr	r3, [r4, #8]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f040 8088 	bne.w	8005d7c <HAL_SPI_TransmitReceive+0x140>
 8005c6c:	2904      	cmp	r1, #4
 8005c6e:	f040 8085 	bne.w	8005d7c <HAL_SPI_TransmitReceive+0x140>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c72:	f1b8 0f00 	cmp.w	r8, #0
 8005c76:	f000 8146 	beq.w	8005f06 <HAL_SPI_TransmitReceive+0x2ca>
 8005c7a:	f1b9 0f00 	cmp.w	r9, #0
 8005c7e:	f000 8142 	beq.w	8005f06 <HAL_SPI_TransmitReceive+0x2ca>
 8005c82:	2f00      	cmp	r7, #0
 8005c84:	f000 813f 	beq.w	8005f06 <HAL_SPI_TransmitReceive+0x2ca>
  __HAL_LOCK(hspi);
 8005c88:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d075      	beq.n	8005d7c <HAL_SPI_TransmitReceive+0x140>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c90:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c94:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  __HAL_LOCK(hspi);
 8005c98:	2101      	movs	r1, #1
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c9a:	2b04      	cmp	r3, #4
  __HAL_LOCK(hspi);
 8005c9c:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005ca0:	68e1      	ldr	r1, [r4, #12]
  hspi->RxXferSize  = Size;
 8005ca2:	f8a4 7044 	strh.w	r7, [r4, #68]	@ 0x44
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ca6:	bf1c      	itt	ne
 8005ca8:	2305      	movne	r3, #5
 8005caa:	f884 305d 	strbne.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cae:	2300      	movs	r3, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005cb0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cb4:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8005cb6:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->RxXferCount = Size;
 8005cba:	f8a4 7046 	strh.w	r7, [r4, #70]	@ 0x46
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cbe:	6823      	ldr	r3, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005cc0:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005cc4:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005cc6:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005cc8:	d95b      	bls.n	8005d82 <HAL_SPI_TransmitReceive+0x146>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cca:	6859      	ldr	r1, [r3, #4]
 8005ccc:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8005cd0:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cd2:	6819      	ldr	r1, [r3, #0]
 8005cd4:	0648      	lsls	r0, r1, #25
 8005cd6:	d403      	bmi.n	8005ce0 <HAL_SPI_TransmitReceive+0xa4>
    __HAL_SPI_ENABLE(hspi);
 8005cd8:	6819      	ldr	r1, [r3, #0]
 8005cda:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8005cde:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ce0:	2a00      	cmp	r2, #0
 8005ce2:	f000 80dc 	beq.w	8005e9e <HAL_SPI_TransmitReceive+0x262>
 8005ce6:	2f01      	cmp	r7, #1
 8005ce8:	f000 80d9 	beq.w	8005e9e <HAL_SPI_TransmitReceive+0x262>
 8005cec:	1c73      	adds	r3, r6, #1
        txallowed = 1U;
 8005cee:	f04f 0701 	mov.w	r7, #1
 8005cf2:	d028      	beq.n	8005d46 <HAL_SPI_TransmitReceive+0x10a>
 8005cf4:	e0bc      	b.n	8005e70 <HAL_SPI_TransmitReceive+0x234>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cf6:	6822      	ldr	r2, [r4, #0]
 8005cf8:	6893      	ldr	r3, [r2, #8]
 8005cfa:	0798      	lsls	r0, r3, #30
 8005cfc:	d50d      	bpl.n	8005d1a <HAL_SPI_TransmitReceive+0xde>
 8005cfe:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	b153      	cbz	r3, 8005d1a <HAL_SPI_TransmitReceive+0xde>
 8005d04:	b147      	cbz	r7, 8005d18 <HAL_SPI_TransmitReceive+0xdc>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d06:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005d08:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005d0c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d0e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d10:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005d18:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d1a:	6893      	ldr	r3, [r2, #8]
 8005d1c:	f013 0301 	ands.w	r3, r3, #1
 8005d20:	d00f      	beq.n	8005d42 <HAL_SPI_TransmitReceive+0x106>
 8005d22:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005d26:	b289      	uxth	r1, r1
 8005d28:	b159      	cbz	r1, 8005d42 <HAL_SPI_TransmitReceive+0x106>
        txallowed = 1U;
 8005d2a:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d2e:	68d2      	ldr	r2, [r2, #12]
 8005d30:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d34:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005d36:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d42:	f7fd fcc3 	bl	80036cc <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d46:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1d3      	bne.n	8005cf6 <HAL_SPI_TransmitReceive+0xba>
 8005d4e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1ce      	bne.n	8005cf6 <HAL_SPI_TransmitReceive+0xba>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d58:	462a      	mov	r2, r5
 8005d5a:	4631      	mov	r1, r6
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	f7ff fe4f 	bl	8005a00 <SPI_EndRxTxTransaction>
 8005d62:	2800      	cmp	r0, #0
 8005d64:	f040 80ca 	bne.w	8005efc <HAL_SPI_TransmitReceive+0x2c0>
  hspi->State = HAL_SPI_STATE_READY;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d6e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 8005d70:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d74:	1e18      	subs	r0, r3, #0
 8005d76:	bf18      	it	ne
 8005d78:	2001      	movne	r0, #1
 8005d7a:	e000      	b.n	8005d7e <HAL_SPI_TransmitReceive+0x142>
    return HAL_BUSY;
 8005d7c:	2002      	movs	r0, #2
}
 8005d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005d82:	2f01      	cmp	r7, #1
 8005d84:	f000 80d9 	beq.w	8005f3a <HAL_SPI_TransmitReceive+0x2fe>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d88:	6859      	ldr	r1, [r3, #4]
 8005d8a:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8005d8e:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d90:	6819      	ldr	r1, [r3, #0]
 8005d92:	0649      	lsls	r1, r1, #25
 8005d94:	d403      	bmi.n	8005d9e <HAL_SPI_TransmitReceive+0x162>
    __HAL_SPI_ENABLE(hspi);
 8005d96:	6819      	ldr	r1, [r3, #0]
 8005d98:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8005d9c:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d9e:	b96a      	cbnz	r2, 8005dbc <HAL_SPI_TransmitReceive+0x180>
      if (hspi->TxXferCount > 1U)
 8005da0:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005da2:	b292      	uxth	r2, r2
 8005da4:	2a01      	cmp	r2, #1
 8005da6:	f240 80b0 	bls.w	8005f0a <HAL_SPI_TransmitReceive+0x2ce>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005daa:	4642      	mov	r2, r8
 8005dac:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005db0:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount -= 2U;
 8005db2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005db4:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005db6:	3b02      	subs	r3, #2
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005dbc:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dbe:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	b923      	cbnz	r3, 8005dce <HAL_SPI_TransmitReceive+0x192>
 8005dc4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d0c4      	beq.n	8005d58 <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005dce:	6822      	ldr	r2, [r4, #0]
 8005dd0:	6893      	ldr	r3, [r2, #8]
 8005dd2:	0799      	lsls	r1, r3, #30
 8005dd4:	d505      	bpl.n	8005de2 <HAL_SPI_TransmitReceive+0x1a6>
 8005dd6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	b113      	cbz	r3, 8005de2 <HAL_SPI_TransmitReceive+0x1a6>
 8005ddc:	2f00      	cmp	r7, #0
 8005dde:	d174      	bne.n	8005eca <HAL_SPI_TransmitReceive+0x28e>
        txallowed = 0U;
 8005de0:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005de2:	6893      	ldr	r3, [r2, #8]
 8005de4:	f013 0301 	ands.w	r3, r3, #1
 8005de8:	d019      	beq.n	8005e1e <HAL_SPI_TransmitReceive+0x1e2>
 8005dea:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005dee:	b289      	uxth	r1, r1
 8005df0:	b1a9      	cbz	r1, 8005e1e <HAL_SPI_TransmitReceive+0x1e2>
        if (hspi->RxXferCount > 1U)
 8005df2:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005df6:	6c21      	ldr	r1, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8005df8:	b280      	uxth	r0, r0
 8005dfa:	2801      	cmp	r0, #1
 8005dfc:	d959      	bls.n	8005eb2 <HAL_SPI_TransmitReceive+0x276>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005dfe:	68d0      	ldr	r0, [r2, #12]
 8005e00:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e04:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005e06:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005e0a:	3902      	subs	r1, #2
 8005e0c:	b289      	uxth	r1, r1
 8005e0e:	f8a4 1046 	strh.w	r1, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005e12:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005e16:	b289      	uxth	r1, r1
 8005e18:	2901      	cmp	r1, #1
 8005e1a:	d93b      	bls.n	8005e94 <HAL_SPI_TransmitReceive+0x258>
        txallowed = 1U;
 8005e1c:	461f      	mov	r7, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e1e:	f7fd fc55 	bl	80036cc <HAL_GetTick>
 8005e22:	1b40      	subs	r0, r0, r5
 8005e24:	42b0      	cmp	r0, r6
 8005e26:	d3ca      	bcc.n	8005dbe <HAL_SPI_TransmitReceive+0x182>
 8005e28:	1c73      	adds	r3, r6, #1
 8005e2a:	d0c8      	beq.n	8005dbe <HAL_SPI_TransmitReceive+0x182>
        hspi->State = HAL_SPI_STATE_READY;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005e32:	2300      	movs	r3, #0
 8005e34:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005e38:	2003      	movs	r0, #3
}
 8005e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e3e:	b147      	cbz	r7, 8005e52 <HAL_SPI_TransmitReceive+0x216>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e40:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005e42:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005e46:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e48:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e4a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8005e52:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e54:	6893      	ldr	r3, [r2, #8]
 8005e56:	f013 0301 	ands.w	r3, r3, #1
 8005e5a:	d004      	beq.n	8005e66 <HAL_SPI_TransmitReceive+0x22a>
 8005e5c:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005e60:	b289      	uxth	r1, r1
 8005e62:	2900      	cmp	r1, #0
 8005e64:	d15c      	bne.n	8005f20 <HAL_SPI_TransmitReceive+0x2e4>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e66:	f7fd fc31 	bl	80036cc <HAL_GetTick>
 8005e6a:	1b40      	subs	r0, r0, r5
 8005e6c:	42b0      	cmp	r0, r6
 8005e6e:	d2dd      	bcs.n	8005e2c <HAL_SPI_TransmitReceive+0x1f0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e70:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	b92b      	cbnz	r3, 8005e82 <HAL_SPI_TransmitReceive+0x246>
 8005e76:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f43f af6b 	beq.w	8005d58 <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e82:	6822      	ldr	r2, [r4, #0]
 8005e84:	6893      	ldr	r3, [r2, #8]
 8005e86:	0799      	lsls	r1, r3, #30
 8005e88:	d5e4      	bpl.n	8005e54 <HAL_SPI_TransmitReceive+0x218>
 8005e8a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d0e0      	beq.n	8005e54 <HAL_SPI_TransmitReceive+0x218>
 8005e92:	e7d4      	b.n	8005e3e <HAL_SPI_TransmitReceive+0x202>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e94:	6851      	ldr	r1, [r2, #4]
 8005e96:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8005e9a:	6051      	str	r1, [r2, #4]
 8005e9c:	e7be      	b.n	8005e1c <HAL_SPI_TransmitReceive+0x1e0>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e9e:	4642      	mov	r2, r8
 8005ea0:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005ea4:	60d9      	str	r1, [r3, #12]
      hspi->TxXferCount--;
 8005ea6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ea8:	63a2      	str	r2, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005eb0:	e71c      	b.n	8005cec <HAL_SPI_TransmitReceive+0xb0>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005eb2:	7b12      	ldrb	r2, [r2, #12]
 8005eb4:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr++;
 8005eb6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005eb8:	3201      	adds	r2, #1
 8005eba:	6422      	str	r2, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8005ebc:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 8005ec0:	3a01      	subs	r2, #1
 8005ec2:	b292      	uxth	r2, r2
 8005ec4:	f8a4 2046 	strh.w	r2, [r4, #70]	@ 0x46
 8005ec8:	e7a8      	b.n	8005e1c <HAL_SPI_TransmitReceive+0x1e0>
        if (hspi->TxXferCount > 1U)
 8005eca:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ecc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8005ece:	b289      	uxth	r1, r1
 8005ed0:	2901      	cmp	r1, #1
 8005ed2:	d908      	bls.n	8005ee6 <HAL_SPI_TransmitReceive+0x2aa>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ed4:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005ed8:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eda:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005edc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005ede:	3b02      	subs	r3, #2
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005ee4:	e77c      	b.n	8005de0 <HAL_SPI_TransmitReceive+0x1a4>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8005eea:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 8005eec:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005eee:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8005ef0:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8005ef2:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8005ef4:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005ef6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ef8:	6822      	ldr	r2, [r4, #0]
 8005efa:	e771      	b.n	8005de0 <HAL_SPI_TransmitReceive+0x1a4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005efc:	2220      	movs	r2, #32
    __HAL_UNLOCK(hspi);
 8005efe:	2300      	movs	r3, #0
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f00:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005f02:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8005f06:	2001      	movs	r0, #1
 8005f08:	e739      	b.n	8005d7e <HAL_SPI_TransmitReceive+0x142>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f0a:	f898 2000 	ldrb.w	r2, [r8]
 8005f0e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8005f10:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr++;
 8005f12:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f14:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8005f16:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8005f18:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8005f1a:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f1c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005f1e:	e74d      	b.n	8005dbc <HAL_SPI_TransmitReceive+0x180>
        txallowed = 1U;
 8005f20:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f22:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f24:	68d2      	ldr	r2, [r2, #12]
 8005f26:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f2a:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005f2c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005f30:	3b01      	subs	r3, #1
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8005f38:	e795      	b.n	8005e66 <HAL_SPI_TransmitReceive+0x22a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f3a:	685a      	ldr	r2, [r3, #4]
 8005f3c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f40:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	0650      	lsls	r0, r2, #25
 8005f46:	f53f af2b 	bmi.w	8005da0 <HAL_SPI_TransmitReceive+0x164>
    __HAL_SPI_ENABLE(hspi);
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f50:	601a      	str	r2, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f52:	e725      	b.n	8005da0 <HAL_SPI_TransmitReceive+0x164>

08005f54 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f54:	2800      	cmp	r0, #0
 8005f56:	f000 808c 	beq.w	8006072 <HAL_TIM_Base_Init+0x11e>
{
 8005f5a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f5c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005f60:	4604      	mov	r4, r0
 8005f62:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d078      	beq.n	800605c <HAL_TIM_Base_Init+0x108>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f6a:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f6c:	4942      	ldr	r1, [pc, #264]	@ (8006078 <HAL_TIM_Base_Init+0x124>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005f6e:	2202      	movs	r2, #2
 8005f70:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f74:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8005f76:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f78:	d05c      	beq.n	8006034 <HAL_TIM_Base_Init+0xe0>
 8005f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f7e:	d024      	beq.n	8005fca <HAL_TIM_Base_Init+0x76>
 8005f80:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 8005f84:	428b      	cmp	r3, r1
 8005f86:	d020      	beq.n	8005fca <HAL_TIM_Base_Init+0x76>
 8005f88:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005f8c:	428b      	cmp	r3, r1
 8005f8e:	d01c      	beq.n	8005fca <HAL_TIM_Base_Init+0x76>
 8005f90:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005f94:	428b      	cmp	r3, r1
 8005f96:	d018      	beq.n	8005fca <HAL_TIM_Base_Init+0x76>
 8005f98:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8005f9c:	428b      	cmp	r3, r1
 8005f9e:	d049      	beq.n	8006034 <HAL_TIM_Base_Init+0xe0>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fa0:	f501 6140 	add.w	r1, r1, #3072	@ 0xc00
 8005fa4:	428b      	cmp	r3, r1
 8005fa6:	d05e      	beq.n	8006066 <HAL_TIM_Base_Init+0x112>
 8005fa8:	4934      	ldr	r1, [pc, #208]	@ (800607c <HAL_TIM_Base_Init+0x128>)
 8005faa:	428b      	cmp	r3, r1
 8005fac:	d05b      	beq.n	8006066 <HAL_TIM_Base_Init+0x112>
 8005fae:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005fb2:	428b      	cmp	r3, r1
 8005fb4:	d057      	beq.n	8006066 <HAL_TIM_Base_Init+0x112>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fb6:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fb8:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fba:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005fc0:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005fc2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fc4:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005fc6:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fc8:	e010      	b.n	8005fec <HAL_TIM_Base_Init+0x98>
    tmpcr1 |= Structure->CounterMode;
 8005fca:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fcc:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005fd2:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fd4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fd8:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fda:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fdc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fe0:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fe2:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8005fe4:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005fe6:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fe8:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005fea:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fec:	2201      	movs	r2, #1
 8005fee:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ff0:	691a      	ldr	r2, [r3, #16]
 8005ff2:	07d2      	lsls	r2, r2, #31
 8005ff4:	d503      	bpl.n	8005ffe <HAL_TIM_Base_Init+0xaa>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ff6:	691a      	ldr	r2, [r3, #16]
 8005ff8:	f022 0201 	bic.w	r2, r2, #1
 8005ffc:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ffe:	2301      	movs	r3, #1
 8006000:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006004:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006008:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800600c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006010:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006014:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006018:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800601c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006020:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006024:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006028:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800602c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8006030:	2000      	movs	r0, #0
}
 8006032:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8006034:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006036:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006038:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800603c:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800603e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006042:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006044:	69a1      	ldr	r1, [r4, #24]
 8006046:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800604a:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800604c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800604e:	68e2      	ldr	r2, [r4, #12]
 8006050:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006052:	6862      	ldr	r2, [r4, #4]
 8006054:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006056:	6962      	ldr	r2, [r4, #20]
 8006058:	631a      	str	r2, [r3, #48]	@ 0x30
 800605a:	e7c7      	b.n	8005fec <HAL_TIM_Base_Init+0x98>
    htim->Lock = HAL_UNLOCKED;
 800605c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006060:	f7fd f9dc 	bl	800341c <HAL_TIM_Base_MspInit>
 8006064:	e781      	b.n	8005f6a <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006066:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006068:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800606a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800606e:	4302      	orrs	r2, r0
 8006070:	e7e9      	b.n	8006046 <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 8006072:	2001      	movs	r0, #1
}
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop
 8006078:	40012c00 	.word	0x40012c00
 800607c:	40014400 	.word	0x40014400

08006080 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006080:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006084:	2b01      	cmp	r3, #1
 8006086:	d123      	bne.n	80060d0 <HAL_TIM_Base_Start+0x50>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006088:	6803      	ldr	r3, [r0, #0]
 800608a:	4a17      	ldr	r2, [pc, #92]	@ (80060e8 <HAL_TIM_Base_Start+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 800608c:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800608e:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8006090:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006094:	d01e      	beq.n	80060d4 <HAL_TIM_Base_Start+0x54>
 8006096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800609a:	d01b      	beq.n	80060d4 <HAL_TIM_Base_Start+0x54>
 800609c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d017      	beq.n	80060d4 <HAL_TIM_Base_Start+0x54>
 80060a4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d013      	beq.n	80060d4 <HAL_TIM_Base_Start+0x54>
 80060ac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d00f      	beq.n	80060d4 <HAL_TIM_Base_Start+0x54>
 80060b4:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d00b      	beq.n	80060d4 <HAL_TIM_Base_Start+0x54>
 80060bc:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d007      	beq.n	80060d4 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	f042 0201 	orr.w	r2, r2, #1
 80060ca:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80060cc:	2000      	movs	r0, #0
 80060ce:	4770      	bx	lr
    return HAL_ERROR;
 80060d0:	2001      	movs	r0, #1
}
 80060d2:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060d4:	6899      	ldr	r1, [r3, #8]
 80060d6:	4a05      	ldr	r2, [pc, #20]	@ (80060ec <HAL_TIM_Base_Start+0x6c>)
 80060d8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060da:	2a06      	cmp	r2, #6
 80060dc:	d0f6      	beq.n	80060cc <HAL_TIM_Base_Start+0x4c>
 80060de:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80060e2:	d1ef      	bne.n	80060c4 <HAL_TIM_Base_Start+0x44>
  return HAL_OK;
 80060e4:	2000      	movs	r0, #0
 80060e6:	4770      	bx	lr
 80060e8:	40012c00 	.word	0x40012c00
 80060ec:	00010007 	.word	0x00010007

080060f0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80060f0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d06f      	beq.n	80061d8 <HAL_TIM_ConfigClockSource+0xe8>
 80060f8:	4602      	mov	r2, r0
{
 80060fa:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80060fc:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80060fe:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006100:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8006104:	2001      	movs	r0, #1
 8006106:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800610a:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800610c:	4b4c      	ldr	r3, [pc, #304]	@ (8006240 <HAL_TIM_ConfigClockSource+0x150>)
 800610e:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8006110:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8006112:	680b      	ldr	r3, [r1, #0]
 8006114:	2b60      	cmp	r3, #96	@ 0x60
 8006116:	d061      	beq.n	80061dc <HAL_TIM_ConfigClockSource+0xec>
 8006118:	d824      	bhi.n	8006164 <HAL_TIM_ConfigClockSource+0x74>
 800611a:	2b40      	cmp	r3, #64	@ 0x40
 800611c:	d077      	beq.n	800620e <HAL_TIM_ConfigClockSource+0x11e>
 800611e:	d94a      	bls.n	80061b6 <HAL_TIM_ConfigClockSource+0xc6>
 8006120:	2b50      	cmp	r3, #80	@ 0x50
 8006122:	d117      	bne.n	8006154 <HAL_TIM_ConfigClockSource+0x64>
                               sClockSourceConfig->ClockPolarity,
 8006124:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006126:	68c8      	ldr	r0, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006128:	6a21      	ldr	r1, [r4, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800612a:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800612e:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006130:	6a23      	ldr	r3, [r4, #32]
 8006132:	f023 0301 	bic.w	r3, r3, #1
 8006136:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006138:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800613a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800613e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006142:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8006144:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006146:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006148:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800614c:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006150:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006152:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006154:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8006156:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006158:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800615c:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8006160:	bc30      	pop	{r4, r5}
 8006162:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8006164:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006168:	d0f3      	beq.n	8006152 <HAL_TIM_ConfigClockSource+0x62>
 800616a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800616e:	d110      	bne.n	8006192 <HAL_TIM_ConfigClockSource+0xa2>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006170:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006174:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006176:	432b      	orrs	r3, r5
 8006178:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800617a:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800617e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006182:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006184:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006186:	68a3      	ldr	r3, [r4, #8]
 8006188:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800618c:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800618e:	2000      	movs	r0, #0
 8006190:	e7e0      	b.n	8006154 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8006192:	2b70      	cmp	r3, #112	@ 0x70
 8006194:	d1de      	bne.n	8006154 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006196:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800619a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800619c:	432b      	orrs	r3, r5
 800619e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061a0:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061a4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80061a8:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80061aa:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80061ac:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80061ae:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80061b2:	60a3      	str	r3, [r4, #8]
      break;
 80061b4:	e7cd      	b.n	8006152 <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 80061b6:	2b20      	cmp	r3, #32
 80061b8:	d002      	beq.n	80061c0 <HAL_TIM_ConfigClockSource+0xd0>
 80061ba:	d909      	bls.n	80061d0 <HAL_TIM_ConfigClockSource+0xe0>
 80061bc:	2b30      	cmp	r3, #48	@ 0x30
 80061be:	d1c9      	bne.n	8006154 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 80061c0:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80061c2:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061c6:	430b      	orrs	r3, r1
 80061c8:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80061cc:	60a3      	str	r3, [r4, #8]
}
 80061ce:	e7c0      	b.n	8006152 <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 80061d0:	f033 0110 	bics.w	r1, r3, #16
 80061d4:	d1be      	bne.n	8006154 <HAL_TIM_ConfigClockSource+0x64>
 80061d6:	e7f3      	b.n	80061c0 <HAL_TIM_ConfigClockSource+0xd0>
  __HAL_LOCK(htim);
 80061d8:	2002      	movs	r0, #2
}
 80061da:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 80061dc:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 80061de:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80061e0:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061e2:	6a21      	ldr	r1, [r4, #32]
 80061e4:	f021 0110 	bic.w	r1, r1, #16
 80061e8:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061ea:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061ec:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061f0:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 80061f4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061f8:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80061fc:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 80061fe:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006200:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006206:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800620a:	60a3      	str	r3, [r4, #8]
}
 800620c:	e7a1      	b.n	8006152 <HAL_TIM_ConfigClockSource+0x62>
                               sClockSourceConfig->ClockPolarity,
 800620e:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006210:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8006212:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006214:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8006218:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800621a:	6a23      	ldr	r3, [r4, #32]
 800621c:	f023 0301 	bic.w	r3, r3, #1
 8006220:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006222:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006224:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006228:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800622c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800622e:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006230:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006236:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 800623a:	60a3      	str	r3, [r4, #8]
}
 800623c:	e789      	b.n	8006152 <HAL_TIM_ConfigClockSource+0x62>
 800623e:	bf00      	nop
 8006240:	fffe0088 	.word	0xfffe0088

08006244 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop

08006248 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop

0800624c <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop

08006250 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop

08006254 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop

08006258 <HAL_TIM_IRQHandler>:
{
 8006258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 800625a:	6803      	ldr	r3, [r0, #0]
 800625c:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800625e:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006260:	07a1      	lsls	r1, r4, #30
{
 8006262:	4605      	mov	r5, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006264:	d501      	bpl.n	800626a <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006266:	07b2      	lsls	r2, r6, #30
 8006268:	d457      	bmi.n	800631a <HAL_TIM_IRQHandler+0xc2>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800626a:	0767      	lsls	r7, r4, #29
 800626c:	d501      	bpl.n	8006272 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800626e:	0770      	lsls	r0, r6, #29
 8006270:	d440      	bmi.n	80062f4 <HAL_TIM_IRQHandler+0x9c>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006272:	0721      	lsls	r1, r4, #28
 8006274:	d501      	bpl.n	800627a <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006276:	0732      	lsls	r2, r6, #28
 8006278:	d42a      	bmi.n	80062d0 <HAL_TIM_IRQHandler+0x78>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800627a:	06e7      	lsls	r7, r4, #27
 800627c:	d501      	bpl.n	8006282 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800627e:	06f0      	lsls	r0, r6, #27
 8006280:	d413      	bmi.n	80062aa <HAL_TIM_IRQHandler+0x52>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006282:	07e1      	lsls	r1, r4, #31
 8006284:	d501      	bpl.n	800628a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006286:	07f2      	lsls	r2, r6, #31
 8006288:	d465      	bmi.n	8006356 <HAL_TIM_IRQHandler+0xfe>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800628a:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800628e:	f404 7780 	and.w	r7, r4, #256	@ 0x100
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006292:	d052      	beq.n	800633a <HAL_TIM_IRQHandler+0xe2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006294:	0633      	lsls	r3, r6, #24
 8006296:	d466      	bmi.n	8006366 <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006298:	0660      	lsls	r0, r4, #25
 800629a:	d501      	bpl.n	80062a0 <HAL_TIM_IRQHandler+0x48>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800629c:	0671      	lsls	r1, r6, #25
 800629e:	d473      	bmi.n	8006388 <HAL_TIM_IRQHandler+0x130>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062a0:	06a2      	lsls	r2, r4, #26
 80062a2:	d501      	bpl.n	80062a8 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062a4:	06b3      	lsls	r3, r6, #26
 80062a6:	d44d      	bmi.n	8006344 <HAL_TIM_IRQHandler+0xec>
}
 80062a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80062aa:	682b      	ldr	r3, [r5, #0]
 80062ac:	f06f 0210 	mvn.w	r2, #16
 80062b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062b2:	2208      	movs	r2, #8
 80062b4:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062b6:	69db      	ldr	r3, [r3, #28]
 80062b8:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80062bc:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062be:	d174      	bne.n	80063aa <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062c0:	f7ff ffc2 	bl	8006248 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062c4:	4628      	mov	r0, r5
 80062c6:	f7ff ffc3 	bl	8006250 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ca:	2300      	movs	r3, #0
 80062cc:	772b      	strb	r3, [r5, #28]
 80062ce:	e7d8      	b.n	8006282 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80062d0:	682b      	ldr	r3, [r5, #0]
 80062d2:	f06f 0208 	mvn.w	r2, #8
 80062d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062d8:	2204      	movs	r2, #4
 80062da:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062dc:	69db      	ldr	r3, [r3, #28]
 80062de:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80062e0:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062e2:	d15f      	bne.n	80063a4 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062e4:	f7ff ffb0 	bl	8006248 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062e8:	4628      	mov	r0, r5
 80062ea:	f7ff ffb1 	bl	8006250 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ee:	2300      	movs	r3, #0
 80062f0:	772b      	strb	r3, [r5, #28]
 80062f2:	e7c2      	b.n	800627a <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80062f4:	682b      	ldr	r3, [r5, #0]
 80062f6:	f06f 0204 	mvn.w	r2, #4
 80062fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062fc:	2202      	movs	r2, #2
 80062fe:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006300:	699b      	ldr	r3, [r3, #24]
 8006302:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006306:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006308:	d149      	bne.n	800639e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800630a:	f7ff ff9d 	bl	8006248 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800630e:	4628      	mov	r0, r5
 8006310:	f7ff ff9e 	bl	8006250 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006314:	2300      	movs	r3, #0
 8006316:	772b      	strb	r3, [r5, #28]
 8006318:	e7ab      	b.n	8006272 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800631a:	f06f 0202 	mvn.w	r2, #2
 800631e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006320:	2201      	movs	r2, #1
 8006322:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	079b      	lsls	r3, r3, #30
 8006328:	d136      	bne.n	8006398 <HAL_TIM_IRQHandler+0x140>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800632a:	f7ff ff8d 	bl	8006248 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800632e:	4628      	mov	r0, r5
 8006330:	f7ff ff8e 	bl	8006250 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006334:	2300      	movs	r3, #0
 8006336:	772b      	strb	r3, [r5, #28]
 8006338:	e797      	b.n	800626a <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800633a:	2f00      	cmp	r7, #0
 800633c:	d0ac      	beq.n	8006298 <HAL_TIM_IRQHandler+0x40>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800633e:	0637      	lsls	r7, r6, #24
 8006340:	d41a      	bmi.n	8006378 <HAL_TIM_IRQHandler+0x120>
 8006342:	e7a9      	b.n	8006298 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006344:	682b      	ldr	r3, [r5, #0]
 8006346:	f06f 0220 	mvn.w	r2, #32
 800634a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800634c:	4628      	mov	r0, r5
}
 800634e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_TIMEx_CommutCallback(htim);
 8006352:	f000 b87d 	b.w	8006450 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006356:	682b      	ldr	r3, [r5, #0]
 8006358:	f06f 0201 	mvn.w	r2, #1
 800635c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800635e:	4628      	mov	r0, r5
 8006360:	f7ff ff70 	bl	8006244 <HAL_TIM_PeriodElapsedCallback>
 8006364:	e791      	b.n	800628a <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006366:	682b      	ldr	r3, [r5, #0]
 8006368:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800636c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800636e:	4628      	mov	r0, r5
 8006370:	f000 f870 	bl	8006454 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006374:	2f00      	cmp	r7, #0
 8006376:	d08f      	beq.n	8006298 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006378:	682b      	ldr	r3, [r5, #0]
 800637a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800637e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006380:	4628      	mov	r0, r5
 8006382:	f000 f869 	bl	8006458 <HAL_TIMEx_Break2Callback>
 8006386:	e787      	b.n	8006298 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006388:	682b      	ldr	r3, [r5, #0]
 800638a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800638e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006390:	4628      	mov	r0, r5
 8006392:	f7ff ff5f 	bl	8006254 <HAL_TIM_TriggerCallback>
 8006396:	e783      	b.n	80062a0 <HAL_TIM_IRQHandler+0x48>
          HAL_TIM_IC_CaptureCallback(htim);
 8006398:	f7ff ff58 	bl	800624c <HAL_TIM_IC_CaptureCallback>
 800639c:	e7ca      	b.n	8006334 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800639e:	f7ff ff55 	bl	800624c <HAL_TIM_IC_CaptureCallback>
 80063a2:	e7b7      	b.n	8006314 <HAL_TIM_IRQHandler+0xbc>
        HAL_TIM_IC_CaptureCallback(htim);
 80063a4:	f7ff ff52 	bl	800624c <HAL_TIM_IC_CaptureCallback>
 80063a8:	e7a1      	b.n	80062ee <HAL_TIM_IRQHandler+0x96>
        HAL_TIM_IC_CaptureCallback(htim);
 80063aa:	f7ff ff4f 	bl	800624c <HAL_TIM_IC_CaptureCallback>
 80063ae:	e78c      	b.n	80062ca <HAL_TIM_IRQHandler+0x72>

080063b0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063b0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80063b4:	2a01      	cmp	r2, #1
 80063b6:	d044      	beq.n	8006442 <HAL_TIMEx_MasterConfigSynchronization+0x92>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063b8:	6802      	ldr	r2, [r0, #0]
{
 80063ba:	b470      	push	{r4, r5, r6}
 80063bc:	4603      	mov	r3, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063be:	4e22      	ldr	r6, [pc, #136]	@ (8006448 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  htim->State = HAL_TIM_STATE_BUSY;
 80063c0:	2002      	movs	r0, #2
 80063c2:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063c6:	42b2      	cmp	r2, r6
  tmpcr2 = htim->Instance->CR2;
 80063c8:	6850      	ldr	r0, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063ca:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80063cc:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063ce:	d026      	beq.n	800641e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80063d0:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 80063d4:	42b2      	cmp	r2, r6
 80063d6:	d02b      	beq.n	8006430 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 80063d8:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063dc:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063de:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80063e2:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063e4:	d00e      	beq.n	8006404 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80063e6:	4819      	ldr	r0, [pc, #100]	@ (800644c <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80063e8:	4282      	cmp	r2, r0
 80063ea:	d00b      	beq.n	8006404 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80063ec:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80063f0:	4282      	cmp	r2, r0
 80063f2:	d007      	beq.n	8006404 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80063f4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80063f8:	4282      	cmp	r2, r0
 80063fa:	d003      	beq.n	8006404 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80063fc:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 8006400:	4282      	cmp	r2, r0
 8006402:	d104      	bne.n	800640e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006404:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006406:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800640a:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800640c:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800640e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006410:	2201      	movs	r2, #1
 8006412:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006416:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 800641a:	bc70      	pop	{r4, r5, r6}
 800641c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800641e:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006420:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006424:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006426:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800642a:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800642c:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800642e:	e7e9      	b.n	8006404 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006430:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006432:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006436:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006438:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800643c:	4305      	orrs	r5, r0
  htim->Instance->CR2 = tmpcr2;
 800643e:	6055      	str	r5, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006440:	e7e0      	b.n	8006404 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  __HAL_LOCK(htim);
 8006442:	2002      	movs	r0, #2
}
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	40012c00 	.word	0x40012c00
 800644c:	40000400 	.word	0x40000400

08006450 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop

08006454 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop

08006458 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop

0800645c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800645c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006460:	4604      	mov	r4, r0
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006462:	6fc0      	ldr	r0, [r0, #124]	@ 0x7c
 8006464:	2820      	cmp	r0, #32
 8006466:	d14f      	bne.n	8006508 <HAL_UART_Transmit+0xac>
  {
    if ((pData == NULL) || (Size == 0U))
 8006468:	4688      	mov	r8, r1
 800646a:	b109      	cbz	r1, 8006470 <HAL_UART_Transmit+0x14>
 800646c:	4617      	mov	r7, r2
 800646e:	b912      	cbnz	r2, 8006476 <HAL_UART_Transmit+0x1a>
    {
      return  HAL_ERROR;
 8006470:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 8006472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006476:	461d      	mov	r5, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006478:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800647c:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800647e:	f8c4 9084 	str.w	r9, [r4, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006482:	67e3      	str	r3, [r4, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8006484:	f7fd f922 	bl	80036cc <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006488:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 800648a:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800648e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8006492:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    tickstart = HAL_GetTick();
 8006496:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006498:	d045      	beq.n	8006526 <HAL_UART_Transmit+0xca>
    while (huart->TxXferCount > 0U)
 800649a:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800649e:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 80064a0:	b292      	uxth	r2, r2
 80064a2:	b1aa      	cbz	r2, 80064d0 <HAL_UART_Transmit+0x74>
 80064a4:	1c68      	adds	r0, r5, #1
 80064a6:	d124      	bne.n	80064f2 <HAL_UART_Transmit+0x96>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064a8:	69da      	ldr	r2, [r3, #28]
 80064aa:	0612      	lsls	r2, r2, #24
 80064ac:	d5fc      	bpl.n	80064a8 <HAL_UART_Transmit+0x4c>
      if (pdata8bits == NULL)
 80064ae:	f1b8 0f00 	cmp.w	r8, #0
 80064b2:	d024      	beq.n	80064fe <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064b4:	f818 2b01 	ldrb.w	r2, [r8], #1
 80064b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->TxXferCount--;
 80064ba:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80064be:	3a01      	subs	r2, #1
 80064c0:	b292      	uxth	r2, r2
 80064c2:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80064c6:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80064ca:	b292      	uxth	r2, r2
 80064cc:	2a00      	cmp	r2, #0
 80064ce:	d1e9      	bne.n	80064a4 <HAL_UART_Transmit+0x48>
 80064d0:	1c69      	adds	r1, r5, #1
 80064d2:	d124      	bne.n	800651e <HAL_UART_Transmit+0xc2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064d4:	69da      	ldr	r2, [r3, #28]
 80064d6:	0652      	lsls	r2, r2, #25
 80064d8:	d5fc      	bpl.n	80064d4 <HAL_UART_Transmit+0x78>
    huart->gState = HAL_UART_STATE_READY;
 80064da:	2320      	movs	r3, #32
 80064dc:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 80064de:	2000      	movs	r0, #0
 80064e0:	e7c7      	b.n	8006472 <HAL_UART_Transmit+0x16>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064e2:	f7fd f8f3 	bl	80036cc <HAL_GetTick>
 80064e6:	1b80      	subs	r0, r0, r6
 80064e8:	4285      	cmp	r5, r0
 80064ea:	d322      	bcc.n	8006532 <HAL_UART_Transmit+0xd6>
 80064ec:	b30d      	cbz	r5, 8006532 <HAL_UART_Transmit+0xd6>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80064ee:	6823      	ldr	r3, [r4, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064f2:	69da      	ldr	r2, [r3, #28]
 80064f4:	0617      	lsls	r7, r2, #24
 80064f6:	d5f4      	bpl.n	80064e2 <HAL_UART_Transmit+0x86>
      if (pdata8bits == NULL)
 80064f8:	f1b8 0f00 	cmp.w	r8, #0
 80064fc:	d1da      	bne.n	80064b4 <HAL_UART_Transmit+0x58>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064fe:	f839 2b02 	ldrh.w	r2, [r9], #2
 8006502:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006506:	e7d7      	b.n	80064b8 <HAL_UART_Transmit+0x5c>
    return HAL_BUSY;
 8006508:	2002      	movs	r0, #2
}
 800650a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800650e:	f7fd f8dd 	bl	80036cc <HAL_GetTick>
 8006512:	1b83      	subs	r3, r0, r6
 8006514:	429d      	cmp	r5, r3
 8006516:	d30c      	bcc.n	8006532 <HAL_UART_Transmit+0xd6>
 8006518:	b15d      	cbz	r5, 8006532 <HAL_UART_Transmit+0xd6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800651e:	69db      	ldr	r3, [r3, #28]
 8006520:	065b      	lsls	r3, r3, #25
 8006522:	d5f4      	bpl.n	800650e <HAL_UART_Transmit+0xb2>
 8006524:	e7d9      	b.n	80064da <HAL_UART_Transmit+0x7e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006526:	6923      	ldr	r3, [r4, #16]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1b6      	bne.n	800649a <HAL_UART_Transmit+0x3e>
 800652c:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 800652e:	4698      	mov	r8, r3
 8006530:	e7b3      	b.n	800649a <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 8006532:	2320      	movs	r3, #32
 8006534:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 8006536:	2003      	movs	r0, #3
}
 8006538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800653c <HAL_UART_Receive>:
{
 800653c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006540:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8006542:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 8006546:	2820      	cmp	r0, #32
 8006548:	d148      	bne.n	80065dc <HAL_UART_Receive+0xa0>
    if ((pData == NULL) || (Size == 0U))
 800654a:	4689      	mov	r9, r1
 800654c:	b109      	cbz	r1, 8006552 <HAL_UART_Receive+0x16>
 800654e:	4616      	mov	r6, r2
 8006550:	b912      	cbnz	r2, 8006558 <HAL_UART_Receive+0x1c>
      return  HAL_ERROR;
 8006552:	2001      	movs	r0, #1
}
 8006554:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006558:	f04f 0800 	mov.w	r8, #0
 800655c:	461d      	mov	r5, r3
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800655e:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006560:	f8c4 8084 	str.w	r8, [r4, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006564:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006568:	f8c4 8060 	str.w	r8, [r4, #96]	@ 0x60
    tickstart = HAL_GetTick();
 800656c:	f7fd f8ae 	bl	80036cc <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 8006570:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 8006572:	f8a4 6058 	strh.w	r6, [r4, #88]	@ 0x58
    UART_MASK_COMPUTATION(huart);
 8006576:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferCount = Size;
 800657a:	f8a4 605a 	strh.w	r6, [r4, #90]	@ 0x5a
    tickstart = HAL_GetTick();
 800657e:	4607      	mov	r7, r0
    UART_MASK_COMPUTATION(huart);
 8006580:	d06c      	beq.n	800665c <HAL_UART_Receive+0x120>
 8006582:	2b00      	cmp	r3, #0
 8006584:	f040 8081 	bne.w	800668a <HAL_UART_Receive+0x14e>
    uhMask = huart->Mask;
 8006588:	4698      	mov	r8, r3
    UART_MASK_COMPUTATION(huart);
 800658a:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 800658c:	2b00      	cmp	r3, #0
 800658e:	bf0c      	ite	eq
 8006590:	26ff      	moveq	r6, #255	@ 0xff
 8006592:	267f      	movne	r6, #127	@ 0x7f
    while (huart->RxXferCount > 0U)
 8006594:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 8006598:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    while (huart->RxXferCount > 0U)
 800659c:	b29b      	uxth	r3, r3
 800659e:	b1bb      	cbz	r3, 80065d0 <HAL_UART_Receive+0x94>
 80065a0:	6823      	ldr	r3, [r4, #0]
 80065a2:	1c6a      	adds	r2, r5, #1
 80065a4:	d11d      	bne.n	80065e2 <HAL_UART_Receive+0xa6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065a6:	69da      	ldr	r2, [r3, #28]
 80065a8:	0690      	lsls	r0, r2, #26
 80065aa:	d5fc      	bpl.n	80065a6 <HAL_UART_Receive+0x6a>
      if (pdata8bits == NULL)
 80065ac:	f1b9 0f00 	cmp.w	r9, #0
 80065b0:	d05b      	beq.n	800666a <HAL_UART_Receive+0x12e>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80065b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80065b4:	4033      	ands	r3, r6
 80065b6:	f809 3b01 	strb.w	r3, [r9], #1
      huart->RxXferCount--;
 80065ba:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80065be:	3b01      	subs	r3, #1
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80065c6:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d1e7      	bne.n	80065a0 <HAL_UART_Receive+0x64>
    huart->RxState = HAL_UART_STATE_READY;
 80065d0:	2320      	movs	r3, #32
 80065d2:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    return HAL_OK;
 80065d6:	2000      	movs	r0, #0
}
 80065d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 80065dc:	2002      	movs	r0, #2
}
 80065de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065e2:	69da      	ldr	r2, [r3, #28]
 80065e4:	0691      	lsls	r1, r2, #26
 80065e6:	d4e1      	bmi.n	80065ac <HAL_UART_Receive+0x70>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065e8:	f7fd f870 	bl	80036cc <HAL_GetTick>
 80065ec:	1bc0      	subs	r0, r0, r7
 80065ee:	4285      	cmp	r5, r0
 80065f0:	d32e      	bcc.n	8006650 <HAL_UART_Receive+0x114>
 80065f2:	b36d      	cbz	r5, 8006650 <HAL_UART_Receive+0x114>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80065f4:	6823      	ldr	r3, [r4, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	0750      	lsls	r0, r2, #29
 80065fa:	d5f2      	bpl.n	80065e2 <HAL_UART_Receive+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80065fc:	69da      	ldr	r2, [r3, #28]
 80065fe:	0711      	lsls	r1, r2, #28
 8006600:	d459      	bmi.n	80066b6 <HAL_UART_Receive+0x17a>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006602:	69da      	ldr	r2, [r3, #28]
 8006604:	0512      	lsls	r2, r2, #20
 8006606:	d5ec      	bpl.n	80065e2 <HAL_UART_Receive+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006608:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800660c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660e:	e853 2f00 	ldrex	r2, [r3]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006612:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006616:	e843 2100 	strex	r1, r2, [r3]
 800661a:	2900      	cmp	r1, #0
 800661c:	d1f7      	bne.n	800660e <HAL_UART_Receive+0xd2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661e:	f103 0208 	add.w	r2, r3, #8
 8006622:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006626:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662a:	f103 0008 	add.w	r0, r3, #8
 800662e:	e840 2100 	strex	r1, r2, [r0]
 8006632:	2900      	cmp	r1, #0
 8006634:	d1f3      	bne.n	800661e <HAL_UART_Receive+0xe2>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006636:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8006638:	2a01      	cmp	r2, #1
 800663a:	d02d      	beq.n	8006698 <HAL_UART_Receive+0x15c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800663c:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800663e:	2220      	movs	r2, #32
 8006640:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006644:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006646:	6623      	str	r3, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8006648:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800664c:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006650:	2320      	movs	r3, #32
 8006652:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        return HAL_TIMEOUT;
 8006656:	2003      	movs	r0, #3
}
 8006658:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    UART_MASK_COMPUTATION(huart);
 800665c:	6923      	ldr	r3, [r4, #16]
 800665e:	b9cb      	cbnz	r3, 8006694 <HAL_UART_Receive+0x158>
 8006660:	46c8      	mov	r8, r9
    uhMask = huart->Mask;
 8006662:	f240 16ff 	movw	r6, #511	@ 0x1ff
      pdata8bits  = NULL;
 8006666:	4699      	mov	r9, r3
 8006668:	e794      	b.n	8006594 <HAL_UART_Receive+0x58>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800666a:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 800666c:	4032      	ands	r2, r6
 800666e:	f828 2b02 	strh.w	r2, [r8], #2
      huart->RxXferCount--;
 8006672:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 8006676:	3a01      	subs	r2, #1
 8006678:	b292      	uxth	r2, r2
 800667a:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800667e:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 8006682:	b292      	uxth	r2, r2
 8006684:	2a00      	cmp	r2, #0
 8006686:	d18c      	bne.n	80065a2 <HAL_UART_Receive+0x66>
 8006688:	e7a2      	b.n	80065d0 <HAL_UART_Receive+0x94>
    UART_MASK_COMPUTATION(huart);
 800668a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800668e:	d00c      	beq.n	80066aa <HAL_UART_Receive+0x16e>
    uhMask = huart->Mask;
 8006690:	4646      	mov	r6, r8
 8006692:	e77f      	b.n	8006594 <HAL_UART_Receive+0x58>
 8006694:	26ff      	movs	r6, #255	@ 0xff
 8006696:	e77d      	b.n	8006594 <HAL_UART_Receive+0x58>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006698:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800669c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a0:	e843 2100 	strex	r1, r2, [r3]
 80066a4:	2900      	cmp	r1, #0
 80066a6:	d1f7      	bne.n	8006698 <HAL_UART_Receive+0x15c>
 80066a8:	e7c8      	b.n	800663c <HAL_UART_Receive+0x100>
    UART_MASK_COMPUTATION(huart);
 80066aa:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	bf14      	ite	ne
 80066b0:	263f      	movne	r6, #63	@ 0x3f
 80066b2:	267f      	moveq	r6, #127	@ 0x7f
 80066b4:	e76e      	b.n	8006594 <HAL_UART_Receive+0x58>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066b6:	2208      	movs	r2, #8
 80066b8:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ba:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066be:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c2:	e843 2100 	strex	r1, r2, [r3]
 80066c6:	2900      	cmp	r1, #0
 80066c8:	d1f7      	bne.n	80066ba <HAL_UART_Receive+0x17e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ca:	f103 0208 	add.w	r2, r3, #8
 80066ce:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066d2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d6:	f103 0008 	add.w	r0, r3, #8
 80066da:	e840 2100 	strex	r1, r2, [r0]
 80066de:	2900      	cmp	r1, #0
 80066e0:	d1f3      	bne.n	80066ca <HAL_UART_Receive+0x18e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066e2:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80066e4:	2a01      	cmp	r2, #1
 80066e6:	d00b      	beq.n	8006700 <HAL_UART_Receive+0x1c4>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066e8:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 80066ea:	2120      	movs	r1, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066ec:	2208      	movs	r2, #8
  huart->RxState = HAL_UART_STATE_READY;
 80066ee:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 80066f2:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f4:	6623      	str	r3, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 80066f6:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066fa:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          return HAL_ERROR;
 80066fe:	e7a7      	b.n	8006650 <HAL_UART_Receive+0x114>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006700:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006704:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006708:	e843 2100 	strex	r1, r2, [r3]
 800670c:	2900      	cmp	r1, #0
 800670e:	d1f7      	bne.n	8006700 <HAL_UART_Receive+0x1c4>
 8006710:	e7ea      	b.n	80066e8 <HAL_UART_Receive+0x1ac>
 8006712:	bf00      	nop

08006714 <UART_SetConfig>:
{
 8006714:	b538      	push	{r3, r4, r5, lr}
 8006716:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8006718:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800671a:	6882      	ldr	r2, [r0, #8]
 800671c:	6900      	ldr	r0, [r0, #16]
 800671e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006720:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006722:	4302      	orrs	r2, r0
 8006724:	430a      	orrs	r2, r1
 8006726:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006728:	4981      	ldr	r1, [pc, #516]	@ (8006930 <UART_SetConfig+0x21c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800672a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800672c:	4029      	ands	r1, r5
 800672e:	430a      	orrs	r2, r1
 8006730:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006732:	685a      	ldr	r2, [r3, #4]
 8006734:	68e1      	ldr	r1, [r4, #12]
 8006736:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800673a:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800673c:	497d      	ldr	r1, [pc, #500]	@ (8006934 <UART_SetConfig+0x220>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800673e:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006740:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006742:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006744:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006746:	d03f      	beq.n	80067c8 <UART_SetConfig+0xb4>
    tmpreg |= huart->Init.OneBitSampling;
 8006748:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800674a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 800674e:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006750:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006752:	4979      	ldr	r1, [pc, #484]	@ (8006938 <UART_SetConfig+0x224>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006754:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006756:	428b      	cmp	r3, r1
 8006758:	d115      	bne.n	8006786 <UART_SetConfig+0x72>
 800675a:	4b78      	ldr	r3, [pc, #480]	@ (800693c <UART_SetConfig+0x228>)
 800675c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006760:	f003 0303 	and.w	r3, r3, #3
 8006764:	2b02      	cmp	r3, #2
 8006766:	f000 808d 	beq.w	8006884 <UART_SetConfig+0x170>
 800676a:	2b03      	cmp	r3, #3
 800676c:	d077      	beq.n	800685e <UART_SetConfig+0x14a>
 800676e:	2b01      	cmp	r3, #1
 8006770:	d06d      	beq.n	800684e <UART_SetConfig+0x13a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006772:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006776:	f000 80cf 	beq.w	8006918 <UART_SetConfig+0x204>
        pclk = HAL_RCC_GetPCLK2Freq();
 800677a:	f7fe fd79 	bl	8005270 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800677e:	2800      	cmp	r0, #0
 8006780:	d172      	bne.n	8006868 <UART_SetConfig+0x154>
        pclk = (uint32_t) HSI_VALUE;
 8006782:	2000      	movs	r0, #0
 8006784:	e01c      	b.n	80067c0 <UART_SetConfig+0xac>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006786:	4a6e      	ldr	r2, [pc, #440]	@ (8006940 <UART_SetConfig+0x22c>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d10f      	bne.n	80067ac <UART_SetConfig+0x98>
 800678c:	4b6b      	ldr	r3, [pc, #428]	@ (800693c <UART_SetConfig+0x228>)
 800678e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006792:	f003 030c 	and.w	r3, r3, #12
 8006796:	2b0c      	cmp	r3, #12
 8006798:	d811      	bhi.n	80067be <UART_SetConfig+0xaa>
 800679a:	e8df f003 	tbb	[pc, r3]
 800679e:	1082      	.short	0x1082
 80067a0:	10581010 	.word	0x10581010
 80067a4:	10731010 	.word	0x10731010
 80067a8:	1010      	.short	0x1010
 80067aa:	60          	.byte	0x60
 80067ab:	00          	.byte	0x00
 80067ac:	4a65      	ldr	r2, [pc, #404]	@ (8006944 <UART_SetConfig+0x230>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d07d      	beq.n	80068ae <UART_SetConfig+0x19a>
 80067b2:	4a65      	ldr	r2, [pc, #404]	@ (8006948 <UART_SetConfig+0x234>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d03f      	beq.n	8006838 <UART_SetConfig+0x124>
 80067b8:	4a64      	ldr	r2, [pc, #400]	@ (800694c <UART_SetConfig+0x238>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d067      	beq.n	800688e <UART_SetConfig+0x17a>
        ret = HAL_ERROR;
 80067be:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80067c0:	2300      	movs	r3, #0
 80067c2:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 80067c6:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067c8:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067cc:	485b      	ldr	r0, [pc, #364]	@ (800693c <UART_SetConfig+0x228>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067ce:	430a      	orrs	r2, r1
 80067d0:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067d2:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80067d6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80067da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067de:	d07e      	beq.n	80068de <UART_SetConfig+0x1ca>
 80067e0:	d807      	bhi.n	80067f2 <UART_SetConfig+0xde>
 80067e2:	b323      	cbz	r3, 800682e <UART_SetConfig+0x11a>
 80067e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067e8:	d1e9      	bne.n	80067be <UART_SetConfig+0xaa>
        pclk = HAL_RCC_GetSysClockFreq();
 80067ea:	f7fe f90d 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80067ee:	b928      	cbnz	r0, 80067fc <UART_SetConfig+0xe8>
 80067f0:	e7c7      	b.n	8006782 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80067f6:	d1e2      	bne.n	80067be <UART_SetConfig+0xaa>
        pclk = (uint32_t) LSE_VALUE;
 80067f8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80067fc:	6862      	ldr	r2, [r4, #4]
 80067fe:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8006802:	4283      	cmp	r3, r0
 8006804:	d8db      	bhi.n	80067be <UART_SetConfig+0xaa>
 8006806:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800680a:	d8d8      	bhi.n	80067be <UART_SetConfig+0xaa>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800680c:	0851      	lsrs	r1, r2, #1
 800680e:	2300      	movs	r3, #0
 8006810:	468c      	mov	ip, r1
 8006812:	f44f 7580 	mov.w	r5, #256	@ 0x100
 8006816:	4619      	mov	r1, r3
 8006818:	fbe0 c105 	umlal	ip, r1, r0, r5
 800681c:	4660      	mov	r0, ip
 800681e:	f7f9 fd37 	bl	8000290 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006822:	4b4b      	ldr	r3, [pc, #300]	@ (8006950 <UART_SetConfig+0x23c>)
 8006824:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8006828:	429a      	cmp	r2, r3
 800682a:	d8c8      	bhi.n	80067be <UART_SetConfig+0xaa>
 800682c:	e027      	b.n	800687e <UART_SetConfig+0x16a>
        pclk = HAL_RCC_GetPCLK1Freq();
 800682e:	f7fe fd0d 	bl	800524c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006832:	2800      	cmp	r0, #0
 8006834:	d1e2      	bne.n	80067fc <UART_SetConfig+0xe8>
 8006836:	e7a4      	b.n	8006782 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006838:	4b40      	ldr	r3, [pc, #256]	@ (800693c <UART_SetConfig+0x228>)
 800683a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800683e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006842:	2b80      	cmp	r3, #128	@ 0x80
 8006844:	d01e      	beq.n	8006884 <UART_SetConfig+0x170>
 8006846:	d83f      	bhi.n	80068c8 <UART_SetConfig+0x1b4>
 8006848:	b35b      	cbz	r3, 80068a2 <UART_SetConfig+0x18e>
 800684a:	2b40      	cmp	r3, #64	@ 0x40
 800684c:	d1b7      	bne.n	80067be <UART_SetConfig+0xaa>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800684e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006852:	d069      	beq.n	8006928 <UART_SetConfig+0x214>
        pclk = HAL_RCC_GetSysClockFreq();
 8006854:	f7fe f8d8 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
        break;
 8006858:	e791      	b.n	800677e <UART_SetConfig+0x6a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800685a:	2b30      	cmp	r3, #48	@ 0x30
 800685c:	d1af      	bne.n	80067be <UART_SetConfig+0xaa>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800685e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006862:	d05e      	beq.n	8006922 <UART_SetConfig+0x20e>
        pclk = (uint32_t) LSE_VALUE;
 8006864:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006868:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800686a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800686e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006872:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006876:	f1a0 0310 	sub.w	r3, r0, #16
 800687a:	4293      	cmp	r3, r2
 800687c:	d89f      	bhi.n	80067be <UART_SetConfig+0xaa>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800687e:	6823      	ldr	r3, [r4, #0]
 8006880:	60d8      	str	r0, [r3, #12]
 8006882:	e77e      	b.n	8006782 <UART_SetConfig+0x6e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006884:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006888:	d049      	beq.n	800691e <UART_SetConfig+0x20a>
        pclk = (uint32_t) HSI_VALUE;
 800688a:	4832      	ldr	r0, [pc, #200]	@ (8006954 <UART_SetConfig+0x240>)
 800688c:	e7ec      	b.n	8006868 <UART_SetConfig+0x154>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800688e:	4b2b      	ldr	r3, [pc, #172]	@ (800693c <UART_SetConfig+0x228>)
 8006890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006894:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800689c:	d0f2      	beq.n	8006884 <UART_SetConfig+0x170>
 800689e:	d81a      	bhi.n	80068d6 <UART_SetConfig+0x1c2>
 80068a0:	b9ab      	cbnz	r3, 80068ce <UART_SetConfig+0x1ba>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068a2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80068a6:	d01c      	beq.n	80068e2 <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 80068a8:	f7fe fcd0 	bl	800524c <HAL_RCC_GetPCLK1Freq>
        break;
 80068ac:	e767      	b.n	800677e <UART_SetConfig+0x6a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068ae:	4b23      	ldr	r3, [pc, #140]	@ (800693c <UART_SetConfig+0x228>)
 80068b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80068b8:	2b20      	cmp	r3, #32
 80068ba:	d0e3      	beq.n	8006884 <UART_SetConfig+0x170>
 80068bc:	d8cd      	bhi.n	800685a <UART_SetConfig+0x146>
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d0ef      	beq.n	80068a2 <UART_SetConfig+0x18e>
 80068c2:	2b10      	cmp	r3, #16
 80068c4:	d0c3      	beq.n	800684e <UART_SetConfig+0x13a>
 80068c6:	e77a      	b.n	80067be <UART_SetConfig+0xaa>
 80068c8:	2bc0      	cmp	r3, #192	@ 0xc0
 80068ca:	d0c8      	beq.n	800685e <UART_SetConfig+0x14a>
 80068cc:	e777      	b.n	80067be <UART_SetConfig+0xaa>
 80068ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068d2:	d0bc      	beq.n	800684e <UART_SetConfig+0x13a>
 80068d4:	e773      	b.n	80067be <UART_SetConfig+0xaa>
 80068d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068da:	d0c0      	beq.n	800685e <UART_SetConfig+0x14a>
 80068dc:	e76f      	b.n	80067be <UART_SetConfig+0xaa>
        pclk = (uint32_t) HSI_VALUE;
 80068de:	481d      	ldr	r0, [pc, #116]	@ (8006954 <UART_SetConfig+0x240>)
 80068e0:	e78c      	b.n	80067fc <UART_SetConfig+0xe8>
        pclk = HAL_RCC_GetPCLK1Freq();
 80068e2:	f7fe fcb3 	bl	800524c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80068e6:	2800      	cmp	r0, #0
 80068e8:	f43f af4b 	beq.w	8006782 <UART_SetConfig+0x6e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068ec:	0040      	lsls	r0, r0, #1
 80068ee:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068f0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068f4:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80068f8:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068fc:	f1a3 0110 	sub.w	r1, r3, #16
 8006900:	4291      	cmp	r1, r2
 8006902:	f63f af5c 	bhi.w	80067be <UART_SetConfig+0xaa>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006906:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800690a:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800690c:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800690e:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006912:	4313      	orrs	r3, r2
 8006914:	60cb      	str	r3, [r1, #12]
 8006916:	e734      	b.n	8006782 <UART_SetConfig+0x6e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006918:	f7fe fcaa 	bl	8005270 <HAL_RCC_GetPCLK2Freq>
        break;
 800691c:	e7e3      	b.n	80068e6 <UART_SetConfig+0x1d2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800691e:	480e      	ldr	r0, [pc, #56]	@ (8006958 <UART_SetConfig+0x244>)
 8006920:	e7e5      	b.n	80068ee <UART_SetConfig+0x1da>
 8006922:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006926:	e7e2      	b.n	80068ee <UART_SetConfig+0x1da>
        pclk = HAL_RCC_GetSysClockFreq();
 8006928:	f7fe f86e 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
        break;
 800692c:	e7db      	b.n	80068e6 <UART_SetConfig+0x1d2>
 800692e:	bf00      	nop
 8006930:	efff69f3 	.word	0xefff69f3
 8006934:	40008000 	.word	0x40008000
 8006938:	40013800 	.word	0x40013800
 800693c:	40021000 	.word	0x40021000
 8006940:	40004400 	.word	0x40004400
 8006944:	40004800 	.word	0x40004800
 8006948:	40004c00 	.word	0x40004c00
 800694c:	40005000 	.word	0x40005000
 8006950:	000ffcff 	.word	0x000ffcff
 8006954:	00f42400 	.word	0x00f42400
 8006958:	01e84800 	.word	0x01e84800

0800695c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800695c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800695e:	071a      	lsls	r2, r3, #28
{
 8006960:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006962:	d506      	bpl.n	8006972 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006964:	6801      	ldr	r1, [r0, #0]
 8006966:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006968:	684a      	ldr	r2, [r1, #4]
 800696a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800696e:	4322      	orrs	r2, r4
 8006970:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006972:	07dc      	lsls	r4, r3, #31
 8006974:	d506      	bpl.n	8006984 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006976:	6801      	ldr	r1, [r0, #0]
 8006978:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 800697a:	684a      	ldr	r2, [r1, #4]
 800697c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006980:	4322      	orrs	r2, r4
 8006982:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006984:	0799      	lsls	r1, r3, #30
 8006986:	d506      	bpl.n	8006996 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006988:	6801      	ldr	r1, [r0, #0]
 800698a:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800698c:	684a      	ldr	r2, [r1, #4]
 800698e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006992:	4322      	orrs	r2, r4
 8006994:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006996:	075a      	lsls	r2, r3, #29
 8006998:	d506      	bpl.n	80069a8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800699a:	6801      	ldr	r1, [r0, #0]
 800699c:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800699e:	684a      	ldr	r2, [r1, #4]
 80069a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80069a4:	4322      	orrs	r2, r4
 80069a6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069a8:	06dc      	lsls	r4, r3, #27
 80069aa:	d506      	bpl.n	80069ba <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069ac:	6801      	ldr	r1, [r0, #0]
 80069ae:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80069b0:	688a      	ldr	r2, [r1, #8]
 80069b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80069b6:	4322      	orrs	r2, r4
 80069b8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069ba:	0699      	lsls	r1, r3, #26
 80069bc:	d506      	bpl.n	80069cc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069be:	6801      	ldr	r1, [r0, #0]
 80069c0:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80069c2:	688a      	ldr	r2, [r1, #8]
 80069c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069c8:	4322      	orrs	r2, r4
 80069ca:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80069cc:	065a      	lsls	r2, r3, #25
 80069ce:	d509      	bpl.n	80069e4 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80069d0:	6801      	ldr	r1, [r0, #0]
 80069d2:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80069d4:	684a      	ldr	r2, [r1, #4]
 80069d6:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80069da:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80069dc:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80069e0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80069e2:	d00b      	beq.n	80069fc <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80069e4:	061b      	lsls	r3, r3, #24
 80069e6:	d506      	bpl.n	80069f6 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80069e8:	6802      	ldr	r2, [r0, #0]
 80069ea:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80069ec:	6853      	ldr	r3, [r2, #4]
 80069ee:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80069f2:	430b      	orrs	r3, r1
 80069f4:	6053      	str	r3, [r2, #4]
}
 80069f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069fa:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80069fc:	684a      	ldr	r2, [r1, #4]
 80069fe:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006a00:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8006a04:	4322      	orrs	r2, r4
 8006a06:	604a      	str	r2, [r1, #4]
 8006a08:	e7ec      	b.n	80069e4 <UART_AdvFeatureConfig+0x88>
 8006a0a:	bf00      	nop

08006a0c <UART_CheckIdleState>:
{
 8006a0c:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a0e:	2300      	movs	r3, #0
{
 8006a10:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a12:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8006a16:	f7fc fe59 	bl	80036cc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a1a:	6822      	ldr	r2, [r4, #0]
 8006a1c:	6813      	ldr	r3, [r2, #0]
 8006a1e:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8006a20:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a22:	d40e      	bmi.n	8006a42 <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a24:	6813      	ldr	r3, [r2, #0]
 8006a26:	0759      	lsls	r1, r3, #29
 8006a28:	d42f      	bmi.n	8006a8a <UART_CheckIdleState+0x7e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a2a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	67e2      	str	r2, [r4, #124]	@ 0x7c
  return HAL_OK;
 8006a30:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8006a32:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a36:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a38:	6663      	str	r3, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8006a40:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a42:	69d3      	ldr	r3, [r2, #28]
 8006a44:	0298      	lsls	r0, r3, #10
 8006a46:	d4ed      	bmi.n	8006a24 <UART_CheckIdleState+0x18>
 8006a48:	e00c      	b.n	8006a64 <UART_CheckIdleState+0x58>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a4a:	6819      	ldr	r1, [r3, #0]
 8006a4c:	0749      	lsls	r1, r1, #29
 8006a4e:	461a      	mov	r2, r3
 8006a50:	d505      	bpl.n	8006a5e <UART_CheckIdleState+0x52>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a52:	69d9      	ldr	r1, [r3, #28]
 8006a54:	0708      	lsls	r0, r1, #28
 8006a56:	d449      	bmi.n	8006aec <UART_CheckIdleState+0xe0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a58:	69d9      	ldr	r1, [r3, #28]
 8006a5a:	0509      	lsls	r1, r1, #20
 8006a5c:	d474      	bmi.n	8006b48 <UART_CheckIdleState+0x13c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a5e:	69db      	ldr	r3, [r3, #28]
 8006a60:	0298      	lsls	r0, r3, #10
 8006a62:	d4df      	bmi.n	8006a24 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a64:	f7fc fe32 	bl	80036cc <HAL_GetTick>
 8006a68:	1b43      	subs	r3, r0, r5
 8006a6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a6e:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a70:	d3eb      	bcc.n	8006a4a <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a72:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006a76:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7a:	e843 2100 	strex	r1, r2, [r3]
 8006a7e:	2900      	cmp	r1, #0
 8006a80:	d1f7      	bne.n	8006a72 <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 8006a82:	2320      	movs	r3, #32
 8006a84:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8006a86:	2003      	movs	r0, #3
 8006a88:	e7d7      	b.n	8006a3a <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a8a:	69d3      	ldr	r3, [r2, #28]
 8006a8c:	025b      	lsls	r3, r3, #9
 8006a8e:	d4cc      	bmi.n	8006a2a <UART_CheckIdleState+0x1e>
 8006a90:	e00d      	b.n	8006aae <UART_CheckIdleState+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	0750      	lsls	r0, r2, #29
 8006a96:	d507      	bpl.n	8006aa8 <UART_CheckIdleState+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a98:	69da      	ldr	r2, [r3, #28]
 8006a9a:	0711      	lsls	r1, r2, #28
 8006a9c:	f100 8082 	bmi.w	8006ba4 <UART_CheckIdleState+0x198>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006aa0:	69da      	ldr	r2, [r3, #28]
 8006aa2:	0512      	lsls	r2, r2, #20
 8006aa4:	f100 80ac 	bmi.w	8006c00 <UART_CheckIdleState+0x1f4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006aa8:	69db      	ldr	r3, [r3, #28]
 8006aaa:	025b      	lsls	r3, r3, #9
 8006aac:	d4bd      	bmi.n	8006a2a <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006aae:	f7fc fe0d 	bl	80036cc <HAL_GetTick>
 8006ab2:	1b43      	subs	r3, r0, r5
 8006ab4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ab8:	6823      	ldr	r3, [r4, #0]
 8006aba:	d3ea      	bcc.n	8006a92 <UART_CheckIdleState+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006abc:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ac0:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac4:	e843 2100 	strex	r1, r2, [r3]
 8006ac8:	2900      	cmp	r1, #0
 8006aca:	d1f7      	bne.n	8006abc <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006acc:	f103 0208 	add.w	r2, r3, #8
 8006ad0:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ad4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad8:	f103 0008 	add.w	r0, r3, #8
 8006adc:	e840 2100 	strex	r1, r2, [r0]
 8006ae0:	2900      	cmp	r1, #0
 8006ae2:	d1f3      	bne.n	8006acc <UART_CheckIdleState+0xc0>
      huart->RxState = HAL_UART_STATE_READY;
 8006ae4:	2320      	movs	r3, #32
 8006ae6:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 8006aea:	e7cc      	b.n	8006a86 <UART_CheckIdleState+0x7a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006aec:	2208      	movs	r2, #8
 8006aee:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006af4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af8:	e843 2100 	strex	r1, r2, [r3]
 8006afc:	2900      	cmp	r1, #0
 8006afe:	d1f7      	bne.n	8006af0 <UART_CheckIdleState+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b00:	f103 0208 	add.w	r2, r3, #8
 8006b04:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b08:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0c:	f103 0008 	add.w	r0, r3, #8
 8006b10:	e840 2100 	strex	r1, r2, [r0]
 8006b14:	2900      	cmp	r1, #0
 8006b16:	d1f3      	bne.n	8006b00 <UART_CheckIdleState+0xf4>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b18:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8006b1a:	2a01      	cmp	r2, #1
 8006b1c:	d00b      	beq.n	8006b36 <UART_CheckIdleState+0x12a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b1e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006b20:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b22:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8006b24:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8006b28:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b2a:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8006b2c:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b30:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8006b34:	e79d      	b.n	8006a72 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b36:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b3a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b3e:	e843 2100 	strex	r1, r2, [r3]
 8006b42:	2900      	cmp	r1, #0
 8006b44:	d1f7      	bne.n	8006b36 <UART_CheckIdleState+0x12a>
 8006b46:	e7ea      	b.n	8006b1e <UART_CheckIdleState+0x112>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b4c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b52:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	e843 2100 	strex	r1, r2, [r3]
 8006b5a:	2900      	cmp	r1, #0
 8006b5c:	d1f7      	bne.n	8006b4e <UART_CheckIdleState+0x142>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5e:	f103 0208 	add.w	r2, r3, #8
 8006b62:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b66:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6a:	f103 0008 	add.w	r0, r3, #8
 8006b6e:	e840 2100 	strex	r1, r2, [r0]
 8006b72:	2900      	cmp	r1, #0
 8006b74:	d1f3      	bne.n	8006b5e <UART_CheckIdleState+0x152>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b76:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8006b78:	2a01      	cmp	r2, #1
 8006b7a:	d00a      	beq.n	8006b92 <UART_CheckIdleState+0x186>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b7c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006b7e:	2120      	movs	r1, #32
 8006b80:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8006b84:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b86:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8006b88:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b8c:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 8006b90:	e76f      	b.n	8006a72 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b92:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b96:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9a:	e843 2100 	strex	r1, r2, [r3]
 8006b9e:	2900      	cmp	r1, #0
 8006ba0:	d1f7      	bne.n	8006b92 <UART_CheckIdleState+0x186>
 8006ba2:	e7eb      	b.n	8006b7c <UART_CheckIdleState+0x170>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ba4:	2208      	movs	r2, #8
 8006ba6:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba8:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bac:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb0:	e843 2100 	strex	r1, r2, [r3]
 8006bb4:	2900      	cmp	r1, #0
 8006bb6:	d1f7      	bne.n	8006ba8 <UART_CheckIdleState+0x19c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb8:	f103 0208 	add.w	r2, r3, #8
 8006bbc:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bc0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc4:	f103 0008 	add.w	r0, r3, #8
 8006bc8:	e840 2100 	strex	r1, r2, [r0]
 8006bcc:	2900      	cmp	r1, #0
 8006bce:	d1f3      	bne.n	8006bb8 <UART_CheckIdleState+0x1ac>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bd0:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8006bd2:	2a01      	cmp	r2, #1
 8006bd4:	d00b      	beq.n	8006bee <UART_CheckIdleState+0x1e2>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bd6:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006bd8:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006bda:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8006bdc:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8006be0:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006be2:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8006be4:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006be8:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8006bec:	e766      	b.n	8006abc <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bee:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf6:	e843 2100 	strex	r1, r2, [r3]
 8006bfa:	2900      	cmp	r1, #0
 8006bfc:	d1f7      	bne.n	8006bee <UART_CheckIdleState+0x1e2>
 8006bfe:	e7ea      	b.n	8006bd6 <UART_CheckIdleState+0x1ca>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c04:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c06:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c0a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0e:	e843 2100 	strex	r1, r2, [r3]
 8006c12:	2900      	cmp	r1, #0
 8006c14:	d1f7      	bne.n	8006c06 <UART_CheckIdleState+0x1fa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c16:	f103 0208 	add.w	r2, r3, #8
 8006c1a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c1e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c22:	f103 0008 	add.w	r0, r3, #8
 8006c26:	e840 2100 	strex	r1, r2, [r0]
 8006c2a:	2900      	cmp	r1, #0
 8006c2c:	d1f3      	bne.n	8006c16 <UART_CheckIdleState+0x20a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c2e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8006c30:	2a01      	cmp	r2, #1
 8006c32:	d00a      	beq.n	8006c4a <UART_CheckIdleState+0x23e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c34:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006c36:	2120      	movs	r1, #32
 8006c38:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8006c3c:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c3e:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8006c40:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c44:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 8006c48:	e738      	b.n	8006abc <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c4a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c4e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c52:	e843 2100 	strex	r1, r2, [r3]
 8006c56:	2900      	cmp	r1, #0
 8006c58:	d1f7      	bne.n	8006c4a <UART_CheckIdleState+0x23e>
 8006c5a:	e7eb      	b.n	8006c34 <UART_CheckIdleState+0x228>

08006c5c <HAL_UART_Init>:
  if (huart == NULL)
 8006c5c:	b370      	cbz	r0, 8006cbc <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006c5e:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 8006c60:	b510      	push	{r4, lr}
 8006c62:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006c64:	b32b      	cbz	r3, 8006cb2 <HAL_UART_Init+0x56>
  __HAL_UART_DISABLE(huart);
 8006c66:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c68:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  huart->gState = HAL_UART_STATE_BUSY;
 8006c6a:	2324      	movs	r3, #36	@ 0x24
 8006c6c:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8006c6e:	6813      	ldr	r3, [r2, #0]
 8006c70:	f023 0301 	bic.w	r3, r3, #1
 8006c74:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c76:	b9c1      	cbnz	r1, 8006caa <HAL_UART_Init+0x4e>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f7ff fd4b 	bl	8006714 <UART_SetConfig>
 8006c7e:	2801      	cmp	r0, #1
 8006c80:	d011      	beq.n	8006ca6 <HAL_UART_Init+0x4a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c82:	6823      	ldr	r3, [r4, #0]
 8006c84:	685a      	ldr	r2, [r3, #4]
 8006c86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c8c:	689a      	ldr	r2, [r3, #8]
 8006c8e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c92:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8006c9a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8006c9c:	601a      	str	r2, [r3, #0]
}
 8006c9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8006ca2:	f7ff beb3 	b.w	8006a0c <UART_CheckIdleState>
}
 8006ca6:	2001      	movs	r0, #1
 8006ca8:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8006caa:	4620      	mov	r0, r4
 8006cac:	f7ff fe56 	bl	800695c <UART_AdvFeatureConfig>
 8006cb0:	e7e2      	b.n	8006c78 <HAL_UART_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 8006cb2:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8006cb6:	f7fc fbf7 	bl	80034a8 <HAL_UART_MspInit>
 8006cba:	e7d4      	b.n	8006c66 <HAL_UART_Init+0xa>
}
 8006cbc:	2001      	movs	r0, #1
 8006cbe:	4770      	bx	lr

08006cc0 <arm_split_rfft_q15>:
 8006cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc4:	b083      	sub	sp, #12
 8006cc6:	f101 4580 	add.w	r5, r1, #1073741824	@ 0x40000000
 8006cca:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006ccc:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8006cce:	3d01      	subs	r5, #1
 8006cd0:	eb04 06c1 	add.w	r6, r4, r1, lsl #3
 8006cd4:	00ac      	lsls	r4, r5, #2
 8006cd6:	9401      	str	r4, [sp, #4]
 8006cd8:	1e4c      	subs	r4, r1, #1
 8006cda:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8006cde:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8006ce2:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8006ce6:	d02d      	beq.n	8006d44 <arm_split_rfft_q15+0x84>
 8006ce8:	2f01      	cmp	r7, #1
 8006cea:	f1a6 0c04 	sub.w	ip, r6, #4
 8006cee:	f100 0604 	add.w	r6, r0, #4
 8006cf2:	d13e      	bne.n	8006d72 <arm_split_rfft_q15+0xb2>
 8006cf4:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8006cf6:	f1ac 0104 	sub.w	r1, ip, #4
 8006cfa:	f107 0808 	add.w	r8, r7, #8
 8006cfe:	f856 7b04 	ldr.w	r7, [r6], #4
 8006d02:	f852 9b04 	ldr.w	r9, [r2], #4
 8006d06:	fb47 fc09 	smusd	ip, r7, r9
 8006d0a:	f855 e904 	ldr.w	lr, [r5], #-4
 8006d0e:	f853 ab04 	ldr.w	sl, [r3], #4
 8006d12:	fb2e cc0a 	smlad	ip, lr, sl, ip
 8006d16:	fb4e fe1a 	smusdx	lr, lr, sl
 8006d1a:	fb27 e719 	smladx	r7, r7, r9, lr
 8006d1e:	143f      	asrs	r7, r7, #16
 8006d20:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8006d24:	f1c7 0e00 	rsb	lr, r7, #0
 8006d28:	3c01      	subs	r4, #1
 8006d2a:	f828 7c02 	strh.w	r7, [r8, #-2]
 8006d2e:	f828 cc04 	strh.w	ip, [r8, #-4]
 8006d32:	f1a1 0104 	sub.w	r1, r1, #4
 8006d36:	f8a1 e00a 	strh.w	lr, [r1, #10]
 8006d3a:	f8a1 c008 	strh.w	ip, [r1, #8]
 8006d3e:	f108 0804 	add.w	r8, r8, #4
 8006d42:	d1dc      	bne.n	8006cfe <arm_split_rfft_q15+0x3e>
 8006d44:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
 8006d48:	f9b0 3000 	ldrsh.w	r3, [r0]
 8006d4c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006d4e:	9a01      	ldr	r2, [sp, #4]
 8006d50:	1a5b      	subs	r3, r3, r1
 8006d52:	4422      	add	r2, r4
 8006d54:	2100      	movs	r1, #0
 8006d56:	105b      	asrs	r3, r3, #1
 8006d58:	8093      	strh	r3, [r2, #4]
 8006d5a:	80d1      	strh	r1, [r2, #6]
 8006d5c:	f9b0 3000 	ldrsh.w	r3, [r0]
 8006d60:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8006d64:	8061      	strh	r1, [r4, #2]
 8006d66:	4413      	add	r3, r2
 8006d68:	105b      	asrs	r3, r3, #1
 8006d6a:	8023      	strh	r3, [r4, #0]
 8006d6c:	b003      	add	sp, #12
 8006d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d72:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 8006d76:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8006d78:	f1ac 0104 	sub.w	r1, ip, #4
 8006d7c:	f107 0808 	add.w	r8, r7, #8
 8006d80:	f856 7b04 	ldr.w	r7, [r6], #4
 8006d84:	f8d2 9000 	ldr.w	r9, [r2]
 8006d88:	fb47 fc09 	smusd	ip, r7, r9
 8006d8c:	f855 e904 	ldr.w	lr, [r5], #-4
 8006d90:	f8d3 a000 	ldr.w	sl, [r3]
 8006d94:	fb2e cc0a 	smlad	ip, lr, sl, ip
 8006d98:	fb4e fe1a 	smusdx	lr, lr, sl
 8006d9c:	fb27 e719 	smladx	r7, r7, r9, lr
 8006da0:	143f      	asrs	r7, r7, #16
 8006da2:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8006da6:	f1c7 0e00 	rsb	lr, r7, #0
 8006daa:	3c01      	subs	r4, #1
 8006dac:	f828 7c02 	strh.w	r7, [r8, #-2]
 8006db0:	f828 cc04 	strh.w	ip, [r8, #-4]
 8006db4:	445b      	add	r3, fp
 8006db6:	f8a1 e006 	strh.w	lr, [r1, #6]
 8006dba:	f8a1 c004 	strh.w	ip, [r1, #4]
 8006dbe:	445a      	add	r2, fp
 8006dc0:	f108 0804 	add.w	r8, r8, #4
 8006dc4:	f1a1 0104 	sub.w	r1, r1, #4
 8006dc8:	d1da      	bne.n	8006d80 <arm_split_rfft_q15+0xc0>
 8006dca:	e7bb      	b.n	8006d44 <arm_split_rfft_q15+0x84>

08006dcc <arm_rfft_q15>:
 8006dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd0:	f890 e004 	ldrb.w	lr, [r0, #4]
 8006dd4:	6806      	ldr	r6, [r0, #0]
 8006dd6:	f1be 0f01 	cmp.w	lr, #1
 8006dda:	4604      	mov	r4, r0
 8006ddc:	b083      	sub	sp, #12
 8006dde:	6940      	ldr	r0, [r0, #20]
 8006de0:	4615      	mov	r5, r2
 8006de2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006de6:	460f      	mov	r7, r1
 8006de8:	d00f      	beq.n	8006e0a <arm_rfft_q15+0x3e>
 8006dea:	7963      	ldrb	r3, [r4, #5]
 8006dec:	4672      	mov	r2, lr
 8006dee:	f000 fb7b 	bl	80074e8 <arm_cfft_q15>
 8006df2:	68a3      	ldr	r3, [r4, #8]
 8006df4:	9301      	str	r3, [sp, #4]
 8006df6:	9500      	str	r5, [sp, #0]
 8006df8:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	4638      	mov	r0, r7
 8006e00:	f7ff ff5e 	bl	8006cc0 <arm_split_rfft_q15>
 8006e04:	b003      	add	sp, #12
 8006e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e0a:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 8006e0e:	68a2      	ldr	r2, [r4, #8]
 8006e10:	eb07 0c86 	add.w	ip, r7, r6, lsl #2
 8006e14:	b30e      	cbz	r6, 8006e5a <arm_rfft_q15+0x8e>
 8006e16:	2a01      	cmp	r2, #1
 8006e18:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8006e1c:	d132      	bne.n	8006e84 <arm_rfft_q15+0xb8>
 8006e1e:	46a9      	mov	r9, r5
 8006e20:	f85c 8904 	ldr.w	r8, [ip], #-4
 8006e24:	f851 2b04 	ldr.w	r2, [r1], #4
 8006e28:	fb48 fa02 	smusd	sl, r8, r2
 8006e2c:	f857 bb04 	ldr.w	fp, [r7], #4
 8006e30:	f853 eb04 	ldr.w	lr, [r3], #4
 8006e34:	fb2b aa0e 	smlad	sl, fp, lr, sl
 8006e38:	fb28 f812 	smuadx	r8, r8, r2
 8006e3c:	f1c8 0200 	rsb	r2, r8, #0
 8006e40:	fb4e 2e1b 	smlsdx	lr, lr, fp, r2
 8006e44:	ea4f 421e 	mov.w	r2, lr, lsr #16
 8006e48:	0412      	lsls	r2, r2, #16
 8006e4a:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8006e4e:	3e01      	subs	r6, #1
 8006e50:	f849 2b04 	str.w	r2, [r9], #4
 8006e54:	d1e4      	bne.n	8006e20 <arm_rfft_q15+0x54>
 8006e56:	f894 e004 	ldrb.w	lr, [r4, #4]
 8006e5a:	7963      	ldrb	r3, [r4, #5]
 8006e5c:	4672      	mov	r2, lr
 8006e5e:	4629      	mov	r1, r5
 8006e60:	f000 fb42 	bl	80074e8 <arm_cfft_q15>
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d0cc      	beq.n	8006e04 <arm_rfft_q15+0x38>
 8006e6a:	3d02      	subs	r5, #2
 8006e6c:	2100      	movs	r1, #0
 8006e6e:	f935 3f02 	ldrsh.w	r3, [r5, #2]!
 8006e72:	005b      	lsls	r3, r3, #1
 8006e74:	802b      	strh	r3, [r5, #0]
 8006e76:	6823      	ldr	r3, [r4, #0]
 8006e78:	3101      	adds	r1, #1
 8006e7a:	428b      	cmp	r3, r1
 8006e7c:	d8f7      	bhi.n	8006e6e <arm_rfft_q15+0xa2>
 8006e7e:	b003      	add	sp, #12
 8006e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e84:	ee07 0a90 	vmov	s15, r0
 8006e88:	46a8      	mov	r8, r5
 8006e8a:	f85c e904 	ldr.w	lr, [ip], #-4
 8006e8e:	6808      	ldr	r0, [r1, #0]
 8006e90:	fb4e f900 	smusd	r9, lr, r0
 8006e94:	f857 ab04 	ldr.w	sl, [r7], #4
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	fb2a 9902 	smlad	r9, sl, r2, r9
 8006e9e:	fb2e fe10 	smuadx	lr, lr, r0
 8006ea2:	f1ce 0e00 	rsb	lr, lr, #0
 8006ea6:	fb42 e21a 	smlsdx	r2, r2, sl, lr
 8006eaa:	0c12      	lsrs	r2, r2, #16
 8006eac:	0412      	lsls	r2, r2, #16
 8006eae:	ea42 4219 	orr.w	r2, r2, r9, lsr #16
 8006eb2:	3e01      	subs	r6, #1
 8006eb4:	f848 2b04 	str.w	r2, [r8], #4
 8006eb8:	4459      	add	r1, fp
 8006eba:	445b      	add	r3, fp
 8006ebc:	d1e5      	bne.n	8006e8a <arm_rfft_q15+0xbe>
 8006ebe:	ee17 0a90 	vmov	r0, s15
 8006ec2:	e7c8      	b.n	8006e56 <arm_rfft_q15+0x8a>

08006ec4 <arm_rfft_init_q15>:
 8006ec4:	b430      	push	{r4, r5}
 8006ec6:	b289      	uxth	r1, r1
 8006ec8:	4d31      	ldr	r5, [pc, #196]	@ (8006f90 <arm_rfft_init_q15+0xcc>)
 8006eca:	4c32      	ldr	r4, [pc, #200]	@ (8006f94 <arm_rfft_init_q15+0xd0>)
 8006ecc:	6001      	str	r1, [r0, #0]
 8006ece:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8006ed2:	e9c0 5403 	strd	r5, r4, [r0, #12]
 8006ed6:	7102      	strb	r2, [r0, #4]
 8006ed8:	7143      	strb	r3, [r0, #5]
 8006eda:	d053      	beq.n	8006f84 <arm_rfft_init_q15+0xc0>
 8006edc:	d91a      	bls.n	8006f14 <arm_rfft_init_q15+0x50>
 8006ede:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006ee2:	d033      	beq.n	8006f4c <arm_rfft_init_q15+0x88>
 8006ee4:	d909      	bls.n	8006efa <arm_rfft_init_q15+0x36>
 8006ee6:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8006eea:	d12b      	bne.n	8006f44 <arm_rfft_init_q15+0x80>
 8006eec:	4b2a      	ldr	r3, [pc, #168]	@ (8006f98 <arm_rfft_init_q15+0xd4>)
 8006eee:	6143      	str	r3, [r0, #20]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	6082      	str	r2, [r0, #8]
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	bc30      	pop	{r4, r5}
 8006ef8:	4770      	bx	lr
 8006efa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006efe:	d02c      	beq.n	8006f5a <arm_rfft_init_q15+0x96>
 8006f00:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8006f04:	d11e      	bne.n	8006f44 <arm_rfft_init_q15+0x80>
 8006f06:	4b25      	ldr	r3, [pc, #148]	@ (8006f9c <arm_rfft_init_q15+0xd8>)
 8006f08:	6143      	str	r3, [r0, #20]
 8006f0a:	2204      	movs	r2, #4
 8006f0c:	6082      	str	r2, [r0, #8]
 8006f0e:	bc30      	pop	{r4, r5}
 8006f10:	2000      	movs	r0, #0
 8006f12:	4770      	bx	lr
 8006f14:	2980      	cmp	r1, #128	@ 0x80
 8006f16:	d027      	beq.n	8006f68 <arm_rfft_init_q15+0xa4>
 8006f18:	d909      	bls.n	8006f2e <arm_rfft_init_q15+0x6a>
 8006f1a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006f1e:	d111      	bne.n	8006f44 <arm_rfft_init_q15+0x80>
 8006f20:	4b1f      	ldr	r3, [pc, #124]	@ (8006fa0 <arm_rfft_init_q15+0xdc>)
 8006f22:	6143      	str	r3, [r0, #20]
 8006f24:	2220      	movs	r2, #32
 8006f26:	6082      	str	r2, [r0, #8]
 8006f28:	bc30      	pop	{r4, r5}
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	4770      	bx	lr
 8006f2e:	2920      	cmp	r1, #32
 8006f30:	d021      	beq.n	8006f76 <arm_rfft_init_q15+0xb2>
 8006f32:	2940      	cmp	r1, #64	@ 0x40
 8006f34:	d106      	bne.n	8006f44 <arm_rfft_init_q15+0x80>
 8006f36:	4b1b      	ldr	r3, [pc, #108]	@ (8006fa4 <arm_rfft_init_q15+0xe0>)
 8006f38:	6143      	str	r3, [r0, #20]
 8006f3a:	2280      	movs	r2, #128	@ 0x80
 8006f3c:	6082      	str	r2, [r0, #8]
 8006f3e:	bc30      	pop	{r4, r5}
 8006f40:	2000      	movs	r0, #0
 8006f42:	4770      	bx	lr
 8006f44:	f04f 30ff 	mov.w	r0, #4294967295
 8006f48:	bc30      	pop	{r4, r5}
 8006f4a:	4770      	bx	lr
 8006f4c:	4b16      	ldr	r3, [pc, #88]	@ (8006fa8 <arm_rfft_init_q15+0xe4>)
 8006f4e:	6143      	str	r3, [r0, #20]
 8006f50:	2202      	movs	r2, #2
 8006f52:	6082      	str	r2, [r0, #8]
 8006f54:	bc30      	pop	{r4, r5}
 8006f56:	2000      	movs	r0, #0
 8006f58:	4770      	bx	lr
 8006f5a:	4b14      	ldr	r3, [pc, #80]	@ (8006fac <arm_rfft_init_q15+0xe8>)
 8006f5c:	6143      	str	r3, [r0, #20]
 8006f5e:	2208      	movs	r2, #8
 8006f60:	6082      	str	r2, [r0, #8]
 8006f62:	bc30      	pop	{r4, r5}
 8006f64:	2000      	movs	r0, #0
 8006f66:	4770      	bx	lr
 8006f68:	4b11      	ldr	r3, [pc, #68]	@ (8006fb0 <arm_rfft_init_q15+0xec>)
 8006f6a:	6143      	str	r3, [r0, #20]
 8006f6c:	2240      	movs	r2, #64	@ 0x40
 8006f6e:	6082      	str	r2, [r0, #8]
 8006f70:	bc30      	pop	{r4, r5}
 8006f72:	2000      	movs	r0, #0
 8006f74:	4770      	bx	lr
 8006f76:	4b0f      	ldr	r3, [pc, #60]	@ (8006fb4 <arm_rfft_init_q15+0xf0>)
 8006f78:	6143      	str	r3, [r0, #20]
 8006f7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f7e:	6082      	str	r2, [r0, #8]
 8006f80:	2000      	movs	r0, #0
 8006f82:	e7b8      	b.n	8006ef6 <arm_rfft_init_q15+0x32>
 8006f84:	4b0c      	ldr	r3, [pc, #48]	@ (8006fb8 <arm_rfft_init_q15+0xf4>)
 8006f86:	6143      	str	r3, [r0, #20]
 8006f88:	2210      	movs	r2, #16
 8006f8a:	6082      	str	r2, [r0, #8]
 8006f8c:	2000      	movs	r0, #0
 8006f8e:	e7b2      	b.n	8006ef6 <arm_rfft_init_q15+0x32>
 8006f90:	0800da5c 	.word	0x0800da5c
 8006f94:	08011a5c 	.word	0x08011a5c
 8006f98:	08009c34 	.word	0x08009c34
 8006f9c:	08009bd4 	.word	0x08009bd4
 8006fa0:	08009be4 	.word	0x08009be4
 8006fa4:	08009c24 	.word	0x08009c24
 8006fa8:	08009c04 	.word	0x08009c04
 8006fac:	08009c44 	.word	0x08009c44
 8006fb0:	08009c54 	.word	0x08009c54
 8006fb4:	08009bf4 	.word	0x08009bf4
 8006fb8:	08009c14 	.word	0x08009c14

08006fbc <arm_cmplx_mag_q15>:
 8006fbc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc0:	ea5f 0992 	movs.w	r9, r2, lsr #2
 8006fc4:	4617      	mov	r7, r2
 8006fc6:	4680      	mov	r8, r0
 8006fc8:	460e      	mov	r6, r1
 8006fca:	d029      	beq.n	8007020 <arm_cmplx_mag_q15+0x64>
 8006fcc:	4605      	mov	r5, r0
 8006fce:	46ca      	mov	sl, r9
 8006fd0:	460c      	mov	r4, r1
 8006fd2:	6828      	ldr	r0, [r5, #0]
 8006fd4:	fb20 f000 	smuad	r0, r0, r0
 8006fd8:	4621      	mov	r1, r4
 8006fda:	1440      	asrs	r0, r0, #17
 8006fdc:	f000 f832 	bl	8007044 <arm_sqrt_q15>
 8006fe0:	6868      	ldr	r0, [r5, #4]
 8006fe2:	fb20 f000 	smuad	r0, r0, r0
 8006fe6:	1ca1      	adds	r1, r4, #2
 8006fe8:	1440      	asrs	r0, r0, #17
 8006fea:	f000 f82b 	bl	8007044 <arm_sqrt_q15>
 8006fee:	68a8      	ldr	r0, [r5, #8]
 8006ff0:	fb20 f000 	smuad	r0, r0, r0
 8006ff4:	1d21      	adds	r1, r4, #4
 8006ff6:	1440      	asrs	r0, r0, #17
 8006ff8:	f000 f824 	bl	8007044 <arm_sqrt_q15>
 8006ffc:	3510      	adds	r5, #16
 8006ffe:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8007002:	fb23 f303 	smuad	r3, r3, r3
 8007006:	1da1      	adds	r1, r4, #6
 8007008:	1458      	asrs	r0, r3, #17
 800700a:	f000 f81b 	bl	8007044 <arm_sqrt_q15>
 800700e:	f1ba 0a01 	subs.w	sl, sl, #1
 8007012:	f104 0408 	add.w	r4, r4, #8
 8007016:	d1dc      	bne.n	8006fd2 <arm_cmplx_mag_q15+0x16>
 8007018:	eb06 06c9 	add.w	r6, r6, r9, lsl #3
 800701c:	eb08 1809 	add.w	r8, r8, r9, lsl #4
 8007020:	f017 0703 	ands.w	r7, r7, #3
 8007024:	d00c      	beq.n	8007040 <arm_cmplx_mag_q15+0x84>
 8007026:	eb06 0747 	add.w	r7, r6, r7, lsl #1
 800702a:	f858 0b04 	ldr.w	r0, [r8], #4
 800702e:	fb20 f000 	smuad	r0, r0, r0
 8007032:	4631      	mov	r1, r6
 8007034:	1440      	asrs	r0, r0, #17
 8007036:	3602      	adds	r6, #2
 8007038:	f000 f804 	bl	8007044 <arm_sqrt_q15>
 800703c:	42be      	cmp	r6, r7
 800703e:	d1f4      	bne.n	800702a <arm_cmplx_mag_q15+0x6e>
 8007040:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007044 <arm_sqrt_q15>:
 8007044:	2800      	cmp	r0, #0
 8007046:	dd5c      	ble.n	8007102 <arm_sqrt_q15+0xbe>
 8007048:	fab0 f280 	clz	r2, r0
 800704c:	3a11      	subs	r2, #17
 800704e:	b470      	push	{r4, r5, r6}
 8007050:	b294      	uxth	r4, r2
 8007052:	f012 0201 	ands.w	r2, r2, #1
 8007056:	bf1a      	itte	ne
 8007058:	f104 33ff 	addne.w	r3, r4, #4294967295
 800705c:	4098      	lslne	r0, r3
 800705e:	40a0      	lsleq	r0, r4
 8007060:	b200      	sxth	r0, r0
 8007062:	ee07 0a90 	vmov	s15, r0
 8007066:	eefa 7ae8 	vcvt.f32.s32	s15, s15, #15
 800706a:	4b28      	ldr	r3, [pc, #160]	@ (800710c <arm_sqrt_q15+0xc8>)
 800706c:	ee17 5a90 	vmov	r5, s15
 8007070:	eba3 0365 	sub.w	r3, r3, r5, asr #1
 8007074:	ee07 3a90 	vmov	s15, r3
 8007078:	eefe 7ac9 	vcvt.s32.f32	s15, s15, #14
 800707c:	1046      	asrs	r6, r0, #1
 800707e:	ee17 3a90 	vmov	r3, s15
 8007082:	b21b      	sxth	r3, r3
 8007084:	fb03 f503 	mul.w	r5, r3, r3
 8007088:	13ed      	asrs	r5, r5, #15
 800708a:	fb15 f506 	smulbb	r5, r5, r6
 800708e:	13ed      	asrs	r5, r5, #15
 8007090:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 8007094:	fb03 f305 	mul.w	r3, r3, r5
 8007098:	f343 334f 	sbfx	r3, r3, #13, #16
 800709c:	f023 0303 	bic.w	r3, r3, #3
 80070a0:	fb03 f503 	mul.w	r5, r3, r3
 80070a4:	13ed      	asrs	r5, r5, #15
 80070a6:	fb15 f506 	smulbb	r5, r5, r6
 80070aa:	13ed      	asrs	r5, r5, #15
 80070ac:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 80070b0:	fb03 f305 	mul.w	r3, r3, r5
 80070b4:	f343 334f 	sbfx	r3, r3, #13, #16
 80070b8:	f023 0303 	bic.w	r3, r3, #3
 80070bc:	fb03 f503 	mul.w	r5, r3, r3
 80070c0:	13ed      	asrs	r5, r5, #15
 80070c2:	fb15 f506 	smulbb	r5, r5, r6
 80070c6:	13ed      	asrs	r5, r5, #15
 80070c8:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 80070cc:	fb03 f305 	mul.w	r3, r3, r5
 80070d0:	13db      	asrs	r3, r3, #15
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	fb13 f300 	smulbb	r3, r3, r0
 80070d8:	f343 338f 	sbfx	r3, r3, #14, #16
 80070dc:	f023 0301 	bic.w	r3, r3, #1
 80070e0:	b13a      	cbz	r2, 80070f2 <arm_sqrt_q15+0xae>
 80070e2:	3c01      	subs	r4, #1
 80070e4:	1064      	asrs	r4, r4, #1
 80070e6:	4123      	asrs	r3, r4
 80070e8:	b21b      	sxth	r3, r3
 80070ea:	2000      	movs	r0, #0
 80070ec:	bc70      	pop	{r4, r5, r6}
 80070ee:	800b      	strh	r3, [r1, #0]
 80070f0:	4770      	bx	lr
 80070f2:	f344 044e 	sbfx	r4, r4, #1, #15
 80070f6:	4123      	asrs	r3, r4
 80070f8:	b21b      	sxth	r3, r3
 80070fa:	2000      	movs	r0, #0
 80070fc:	bc70      	pop	{r4, r5, r6}
 80070fe:	800b      	strh	r3, [r1, #0]
 8007100:	4770      	bx	lr
 8007102:	2300      	movs	r3, #0
 8007104:	800b      	strh	r3, [r1, #0]
 8007106:	f04f 30ff 	mov.w	r0, #4294967295
 800710a:	4770      	bx	lr
 800710c:	5f3759df 	.word	0x5f3759df

08007110 <arm_shift_q15>:
 8007110:	2900      	cmp	r1, #0
 8007112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007116:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800711a:	db4a      	blt.n	80071b2 <arm_shift_q15+0xa2>
 800711c:	f1bc 0f00 	cmp.w	ip, #0
 8007120:	d02b      	beq.n	800717a <arm_shift_q15+0x6a>
 8007122:	f100 0508 	add.w	r5, r0, #8
 8007126:	4616      	mov	r6, r2
 8007128:	4667      	mov	r7, ip
 800712a:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 800712e:	408c      	lsls	r4, r1
 8007130:	f304 040f 	ssat	r4, #16, r4
 8007134:	f935 ec06 	ldrsh.w	lr, [r5, #-6]
 8007138:	fa0e fe01 	lsl.w	lr, lr, r1
 800713c:	f30e 0e0f 	ssat	lr, #16, lr
 8007140:	b2a4      	uxth	r4, r4
 8007142:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8007146:	6034      	str	r4, [r6, #0]
 8007148:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 800714c:	408c      	lsls	r4, r1
 800714e:	f304 040f 	ssat	r4, #16, r4
 8007152:	f935 ec02 	ldrsh.w	lr, [r5, #-2]
 8007156:	fa0e fe01 	lsl.w	lr, lr, r1
 800715a:	f30e 0e0f 	ssat	lr, #16, lr
 800715e:	b2a4      	uxth	r4, r4
 8007160:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8007164:	3f01      	subs	r7, #1
 8007166:	6074      	str	r4, [r6, #4]
 8007168:	f105 0508 	add.w	r5, r5, #8
 800716c:	f106 0608 	add.w	r6, r6, #8
 8007170:	d1db      	bne.n	800712a <arm_shift_q15+0x1a>
 8007172:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 8007176:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 800717a:	f013 0303 	ands.w	r3, r3, #3
 800717e:	d016      	beq.n	80071ae <arm_shift_q15+0x9e>
 8007180:	f9b0 4000 	ldrsh.w	r4, [r0]
 8007184:	408c      	lsls	r4, r1
 8007186:	f304 040f 	ssat	r4, #16, r4
 800718a:	3b01      	subs	r3, #1
 800718c:	8014      	strh	r4, [r2, #0]
 800718e:	d00e      	beq.n	80071ae <arm_shift_q15+0x9e>
 8007190:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8007194:	408c      	lsls	r4, r1
 8007196:	f304 040f 	ssat	r4, #16, r4
 800719a:	2b01      	cmp	r3, #1
 800719c:	8054      	strh	r4, [r2, #2]
 800719e:	d006      	beq.n	80071ae <arm_shift_q15+0x9e>
 80071a0:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 80071a4:	fa03 f101 	lsl.w	r1, r3, r1
 80071a8:	f301 010f 	ssat	r1, #16, r1
 80071ac:	8091      	strh	r1, [r2, #4]
 80071ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071b2:	f1bc 0f00 	cmp.w	ip, #0
 80071b6:	d025      	beq.n	8007204 <arm_shift_q15+0xf4>
 80071b8:	424f      	negs	r7, r1
 80071ba:	f100 0508 	add.w	r5, r0, #8
 80071be:	4616      	mov	r6, r2
 80071c0:	46e6      	mov	lr, ip
 80071c2:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 80071c6:	f935 8c06 	ldrsh.w	r8, [r5, #-6]
 80071ca:	413c      	asrs	r4, r7
 80071cc:	fa48 f807 	asr.w	r8, r8, r7
 80071d0:	b2a4      	uxth	r4, r4
 80071d2:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 80071d6:	6034      	str	r4, [r6, #0]
 80071d8:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 80071dc:	f935 8c02 	ldrsh.w	r8, [r5, #-2]
 80071e0:	413c      	asrs	r4, r7
 80071e2:	b2a4      	uxth	r4, r4
 80071e4:	fa48 f807 	asr.w	r8, r8, r7
 80071e8:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 80071ec:	f1be 0e01 	subs.w	lr, lr, #1
 80071f0:	6074      	str	r4, [r6, #4]
 80071f2:	f105 0508 	add.w	r5, r5, #8
 80071f6:	f106 0608 	add.w	r6, r6, #8
 80071fa:	d1e2      	bne.n	80071c2 <arm_shift_q15+0xb2>
 80071fc:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 8007200:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8007204:	f013 0303 	ands.w	r3, r3, #3
 8007208:	d0d1      	beq.n	80071ae <arm_shift_q15+0x9e>
 800720a:	f9b0 4000 	ldrsh.w	r4, [r0]
 800720e:	4249      	negs	r1, r1
 8007210:	410c      	asrs	r4, r1
 8007212:	3b01      	subs	r3, #1
 8007214:	8014      	strh	r4, [r2, #0]
 8007216:	d0ca      	beq.n	80071ae <arm_shift_q15+0x9e>
 8007218:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 800721c:	2b01      	cmp	r3, #1
 800721e:	fa44 f401 	asr.w	r4, r4, r1
 8007222:	8054      	strh	r4, [r2, #2]
 8007224:	d0c3      	beq.n	80071ae <arm_shift_q15+0x9e>
 8007226:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 800722a:	fa43 f101 	asr.w	r1, r3, r1
 800722e:	8091      	strh	r1, [r2, #4]
 8007230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007234 <arm_mult_q15>:
 8007234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007238:	ea5f 0893 	movs.w	r8, r3, lsr #2
 800723c:	d037      	beq.n	80072ae <arm_mult_q15+0x7a>
 800723e:	4694      	mov	ip, r2
 8007240:	460f      	mov	r7, r1
 8007242:	4606      	mov	r6, r0
 8007244:	46c6      	mov	lr, r8
 8007246:	f8d6 a000 	ldr.w	sl, [r6]
 800724a:	683d      	ldr	r5, [r7, #0]
 800724c:	6874      	ldr	r4, [r6, #4]
 800724e:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8007252:	fb15 f93a 	smultt	r9, r5, sl
 8007256:	ea4f 39e9 	mov.w	r9, r9, asr #15
 800725a:	3608      	adds	r6, #8
 800725c:	3708      	adds	r7, #8
 800725e:	f309 090f 	ssat	r9, #16, r9
 8007262:	fb1a fa05 	smulbb	sl, sl, r5
 8007266:	ea4f 3aea 	mov.w	sl, sl, asr #15
 800726a:	f30a 0a0f 	ssat	sl, #16, sl
 800726e:	fb1b f534 	smultt	r5, fp, r4
 8007272:	13ed      	asrs	r5, r5, #15
 8007274:	f305 050f 	ssat	r5, #16, r5
 8007278:	fb14 f40b 	smulbb	r4, r4, fp
 800727c:	13e4      	asrs	r4, r4, #15
 800727e:	f304 040f 	ssat	r4, #16, r4
 8007282:	fa1f fa8a 	uxth.w	sl, sl
 8007286:	b2a4      	uxth	r4, r4
 8007288:	ea4a 4909 	orr.w	r9, sl, r9, lsl #16
 800728c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8007290:	f1be 0e01 	subs.w	lr, lr, #1
 8007294:	f8cc 9000 	str.w	r9, [ip]
 8007298:	f8cc 4004 	str.w	r4, [ip, #4]
 800729c:	f10c 0c08 	add.w	ip, ip, #8
 80072a0:	d1d1      	bne.n	8007246 <arm_mult_q15+0x12>
 80072a2:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
 80072a6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80072aa:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80072ae:	f013 0303 	ands.w	r3, r3, #3
 80072b2:	d01b      	beq.n	80072ec <arm_mult_q15+0xb8>
 80072b4:	880c      	ldrh	r4, [r1, #0]
 80072b6:	8805      	ldrh	r5, [r0, #0]
 80072b8:	fb14 f405 	smulbb	r4, r4, r5
 80072bc:	13e4      	asrs	r4, r4, #15
 80072be:	f304 040f 	ssat	r4, #16, r4
 80072c2:	3b01      	subs	r3, #1
 80072c4:	8014      	strh	r4, [r2, #0]
 80072c6:	d011      	beq.n	80072ec <arm_mult_q15+0xb8>
 80072c8:	884c      	ldrh	r4, [r1, #2]
 80072ca:	8845      	ldrh	r5, [r0, #2]
 80072cc:	fb14 f405 	smulbb	r4, r4, r5
 80072d0:	13e4      	asrs	r4, r4, #15
 80072d2:	f304 040f 	ssat	r4, #16, r4
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	8054      	strh	r4, [r2, #2]
 80072da:	d007      	beq.n	80072ec <arm_mult_q15+0xb8>
 80072dc:	8883      	ldrh	r3, [r0, #4]
 80072de:	8889      	ldrh	r1, [r1, #4]
 80072e0:	fb13 f301 	smulbb	r3, r3, r1
 80072e4:	13db      	asrs	r3, r3, #15
 80072e6:	f303 030f 	ssat	r3, #16, r3
 80072ea:	8093      	strh	r3, [r2, #4]
 80072ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080072f0 <arm_dot_prod_q15>:
 80072f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	ea5f 0992 	movs.w	r9, r2, lsr #2
 80072f8:	d036      	beq.n	8007368 <arm_dot_prod_q15+0x78>
 80072fa:	468e      	mov	lr, r1
 80072fc:	4684      	mov	ip, r0
 80072fe:	46c8      	mov	r8, r9
 8007300:	2600      	movs	r6, #0
 8007302:	2700      	movs	r7, #0
 8007304:	f8dc a000 	ldr.w	sl, [ip]
 8007308:	f8de b000 	ldr.w	fp, [lr]
 800730c:	4635      	mov	r5, r6
 800730e:	463c      	mov	r4, r7
 8007310:	fbca 54cb 	smlald	r5, r4, sl, fp
 8007314:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007318:	f8de 7004 	ldr.w	r7, [lr, #4]
 800731c:	f10c 0c08 	add.w	ip, ip, #8
 8007320:	f10e 0e08 	add.w	lr, lr, #8
 8007324:	fbc6 54c7 	smlald	r5, r4, r6, r7
 8007328:	f1b8 0801 	subs.w	r8, r8, #1
 800732c:	462e      	mov	r6, r5
 800732e:	4627      	mov	r7, r4
 8007330:	d1e8      	bne.n	8007304 <arm_dot_prod_q15+0x14>
 8007332:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 8007336:	eb00 00c9 	add.w	r0, r0, r9, lsl #3
 800733a:	f012 0203 	ands.w	r2, r2, #3
 800733e:	d00f      	beq.n	8007360 <arm_dot_prod_q15+0x70>
 8007340:	880d      	ldrh	r5, [r1, #0]
 8007342:	8804      	ldrh	r4, [r0, #0]
 8007344:	3a01      	subs	r2, #1
 8007346:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 800734a:	d009      	beq.n	8007360 <arm_dot_prod_q15+0x70>
 800734c:	884d      	ldrh	r5, [r1, #2]
 800734e:	8844      	ldrh	r4, [r0, #2]
 8007350:	2a01      	cmp	r2, #1
 8007352:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 8007356:	d003      	beq.n	8007360 <arm_dot_prod_q15+0x70>
 8007358:	8880      	ldrh	r0, [r0, #4]
 800735a:	888a      	ldrh	r2, [r1, #4]
 800735c:	fbc0 6782 	smlalbb	r6, r7, r0, r2
 8007360:	e9c3 6700 	strd	r6, r7, [r3]
 8007364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007368:	2600      	movs	r6, #0
 800736a:	2700      	movs	r7, #0
 800736c:	e7e5      	b.n	800733a <arm_dot_prod_q15+0x4a>
 800736e:	bf00      	nop

08007370 <arm_cfft_radix4by2_q15>:
 8007370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007374:	084d      	lsrs	r5, r1, #1
 8007376:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 800737a:	4616      	mov	r6, r2
 800737c:	d047      	beq.n	800740e <arm_cfft_radix4by2_q15+0x9e>
 800737e:	4604      	mov	r4, r0
 8007380:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8007428 <arm_cfft_radix4by2_q15+0xb8>
 8007384:	4696      	mov	lr, r2
 8007386:	4638      	mov	r0, r7
 8007388:	4621      	mov	r1, r4
 800738a:	462a      	mov	r2, r5
 800738c:	f04f 0c00 	mov.w	ip, #0
 8007390:	680b      	ldr	r3, [r1, #0]
 8007392:	f8d0 a000 	ldr.w	sl, [r0]
 8007396:	fa93 f32c 	shadd16	r3, r3, ip
 800739a:	fa9a fa2c 	shadd16	sl, sl, ip
 800739e:	fa93 f92a 	shadd16	r9, r3, sl
 80073a2:	fad3 fa1a 	qsub16	sl, r3, sl
 80073a6:	f85e 3b04 	ldr.w	r3, [lr], #4
 80073aa:	f841 9b04 	str.w	r9, [r1], #4
 80073ae:	fb23 f90a 	smuad	r9, r3, sl
 80073b2:	fb43 f31a 	smusdx	r3, r3, sl
 80073b6:	ea03 0308 	and.w	r3, r3, r8
 80073ba:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 80073be:	3a01      	subs	r2, #1
 80073c0:	f840 3b04 	str.w	r3, [r0], #4
 80073c4:	d1e4      	bne.n	8007390 <arm_cfft_radix4by2_q15+0x20>
 80073c6:	4629      	mov	r1, r5
 80073c8:	2302      	movs	r3, #2
 80073ca:	4632      	mov	r2, r6
 80073cc:	4620      	mov	r0, r4
 80073ce:	f000 f8e9 	bl	80075a4 <arm_radix4_butterfly_q15>
 80073d2:	4638      	mov	r0, r7
 80073d4:	4629      	mov	r1, r5
 80073d6:	4632      	mov	r2, r6
 80073d8:	2302      	movs	r3, #2
 80073da:	f000 f8e3 	bl	80075a4 <arm_radix4_butterfly_q15>
 80073de:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 80073e2:	4620      	mov	r0, r4
 80073e4:	f9b0 6000 	ldrsh.w	r6, [r0]
 80073e8:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 80073ec:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 80073f0:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 80073f4:	0076      	lsls	r6, r6, #1
 80073f6:	0064      	lsls	r4, r4, #1
 80073f8:	0052      	lsls	r2, r2, #1
 80073fa:	005b      	lsls	r3, r3, #1
 80073fc:	8006      	strh	r6, [r0, #0]
 80073fe:	8044      	strh	r4, [r0, #2]
 8007400:	8082      	strh	r2, [r0, #4]
 8007402:	80c3      	strh	r3, [r0, #6]
 8007404:	3008      	adds	r0, #8
 8007406:	4285      	cmp	r5, r0
 8007408:	d1ec      	bne.n	80073e4 <arm_cfft_radix4by2_q15+0x74>
 800740a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800740e:	4629      	mov	r1, r5
 8007410:	2302      	movs	r3, #2
 8007412:	f000 f8c7 	bl	80075a4 <arm_radix4_butterfly_q15>
 8007416:	4632      	mov	r2, r6
 8007418:	4629      	mov	r1, r5
 800741a:	4638      	mov	r0, r7
 800741c:	2302      	movs	r3, #2
 800741e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007422:	f000 b8bf 	b.w	80075a4 <arm_radix4_butterfly_q15>
 8007426:	bf00      	nop
 8007428:	ffff0000 	.word	0xffff0000

0800742c <arm_cfft_radix4by2_inverse_q15>:
 800742c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007430:	084d      	lsrs	r5, r1, #1
 8007432:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8007436:	4616      	mov	r6, r2
 8007438:	d047      	beq.n	80074ca <arm_cfft_radix4by2_inverse_q15+0x9e>
 800743a:	4604      	mov	r4, r0
 800743c:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 80074e4 <arm_cfft_radix4by2_inverse_q15+0xb8>
 8007440:	4696      	mov	lr, r2
 8007442:	4638      	mov	r0, r7
 8007444:	4621      	mov	r1, r4
 8007446:	462a      	mov	r2, r5
 8007448:	f04f 0c00 	mov.w	ip, #0
 800744c:	680b      	ldr	r3, [r1, #0]
 800744e:	f8d0 a000 	ldr.w	sl, [r0]
 8007452:	fa93 f32c 	shadd16	r3, r3, ip
 8007456:	fa9a fa2c 	shadd16	sl, sl, ip
 800745a:	fa93 f92a 	shadd16	r9, r3, sl
 800745e:	fad3 fa1a 	qsub16	sl, r3, sl
 8007462:	f85e 3b04 	ldr.w	r3, [lr], #4
 8007466:	f841 9b04 	str.w	r9, [r1], #4
 800746a:	fb43 f90a 	smusd	r9, r3, sl
 800746e:	fb23 f31a 	smuadx	r3, r3, sl
 8007472:	ea03 0308 	and.w	r3, r3, r8
 8007476:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 800747a:	3a01      	subs	r2, #1
 800747c:	f840 3b04 	str.w	r3, [r0], #4
 8007480:	d1e4      	bne.n	800744c <arm_cfft_radix4by2_inverse_q15+0x20>
 8007482:	4629      	mov	r1, r5
 8007484:	2302      	movs	r3, #2
 8007486:	4632      	mov	r2, r6
 8007488:	4620      	mov	r0, r4
 800748a:	f000 fa35 	bl	80078f8 <arm_radix4_butterfly_inverse_q15>
 800748e:	4638      	mov	r0, r7
 8007490:	4629      	mov	r1, r5
 8007492:	4632      	mov	r2, r6
 8007494:	2302      	movs	r3, #2
 8007496:	f000 fa2f 	bl	80078f8 <arm_radix4_butterfly_inverse_q15>
 800749a:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 800749e:	4620      	mov	r0, r4
 80074a0:	f9b0 6000 	ldrsh.w	r6, [r0]
 80074a4:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 80074a8:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 80074ac:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 80074b0:	0076      	lsls	r6, r6, #1
 80074b2:	0064      	lsls	r4, r4, #1
 80074b4:	0052      	lsls	r2, r2, #1
 80074b6:	005b      	lsls	r3, r3, #1
 80074b8:	8006      	strh	r6, [r0, #0]
 80074ba:	8044      	strh	r4, [r0, #2]
 80074bc:	8082      	strh	r2, [r0, #4]
 80074be:	80c3      	strh	r3, [r0, #6]
 80074c0:	3008      	adds	r0, #8
 80074c2:	4285      	cmp	r5, r0
 80074c4:	d1ec      	bne.n	80074a0 <arm_cfft_radix4by2_inverse_q15+0x74>
 80074c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ca:	4629      	mov	r1, r5
 80074cc:	2302      	movs	r3, #2
 80074ce:	f000 fa13 	bl	80078f8 <arm_radix4_butterfly_inverse_q15>
 80074d2:	4632      	mov	r2, r6
 80074d4:	4629      	mov	r1, r5
 80074d6:	4638      	mov	r0, r7
 80074d8:	2302      	movs	r3, #2
 80074da:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074de:	f000 ba0b 	b.w	80078f8 <arm_radix4_butterfly_inverse_q15>
 80074e2:	bf00      	nop
 80074e4:	ffff0000 	.word	0xffff0000

080074e8 <arm_cfft_q15>:
 80074e8:	b5e0      	push	{r5, r6, r7, lr}
 80074ea:	2a01      	cmp	r2, #1
 80074ec:	460f      	mov	r7, r1
 80074ee:	4605      	mov	r5, r0
 80074f0:	8801      	ldrh	r1, [r0, #0]
 80074f2:	461e      	mov	r6, r3
 80074f4:	d02f      	beq.n	8007556 <arm_cfft_q15+0x6e>
 80074f6:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80074fa:	d026      	beq.n	800754a <arm_cfft_q15+0x62>
 80074fc:	d908      	bls.n	8007510 <arm_cfft_q15+0x28>
 80074fe:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8007502:	d017      	beq.n	8007534 <arm_cfft_q15+0x4c>
 8007504:	d91b      	bls.n	800753e <arm_cfft_q15+0x56>
 8007506:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800750a:	d01e      	beq.n	800754a <arm_cfft_q15+0x62>
 800750c:	b93e      	cbnz	r6, 800751e <arm_cfft_q15+0x36>
 800750e:	bde0      	pop	{r5, r6, r7, pc}
 8007510:	2940      	cmp	r1, #64	@ 0x40
 8007512:	d01a      	beq.n	800754a <arm_cfft_q15+0x62>
 8007514:	d90a      	bls.n	800752c <arm_cfft_q15+0x44>
 8007516:	2980      	cmp	r1, #128	@ 0x80
 8007518:	d00c      	beq.n	8007534 <arm_cfft_q15+0x4c>
 800751a:	2e00      	cmp	r6, #0
 800751c:	d0f7      	beq.n	800750e <arm_cfft_q15+0x26>
 800751e:	68aa      	ldr	r2, [r5, #8]
 8007520:	89a9      	ldrh	r1, [r5, #12]
 8007522:	4638      	mov	r0, r7
 8007524:	e8bd 40e0 	ldmia.w	sp!, {r5, r6, r7, lr}
 8007528:	f000 bb90 	b.w	8007c4c <arm_bitreversal_16>
 800752c:	2910      	cmp	r1, #16
 800752e:	d00c      	beq.n	800754a <arm_cfft_q15+0x62>
 8007530:	2920      	cmp	r1, #32
 8007532:	d1eb      	bne.n	800750c <arm_cfft_q15+0x24>
 8007534:	686a      	ldr	r2, [r5, #4]
 8007536:	4638      	mov	r0, r7
 8007538:	f7ff ff1a 	bl	8007370 <arm_cfft_radix4by2_q15>
 800753c:	e7e6      	b.n	800750c <arm_cfft_q15+0x24>
 800753e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007542:	d0f7      	beq.n	8007534 <arm_cfft_q15+0x4c>
 8007544:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007548:	d1e0      	bne.n	800750c <arm_cfft_q15+0x24>
 800754a:	686a      	ldr	r2, [r5, #4]
 800754c:	2301      	movs	r3, #1
 800754e:	4638      	mov	r0, r7
 8007550:	f000 f828 	bl	80075a4 <arm_radix4_butterfly_q15>
 8007554:	e7da      	b.n	800750c <arm_cfft_q15+0x24>
 8007556:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800755a:	d01d      	beq.n	8007598 <arm_cfft_q15+0xb0>
 800755c:	d907      	bls.n	800756e <arm_cfft_q15+0x86>
 800755e:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8007562:	d00e      	beq.n	8007582 <arm_cfft_q15+0x9a>
 8007564:	d912      	bls.n	800758c <arm_cfft_q15+0xa4>
 8007566:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800756a:	d1cf      	bne.n	800750c <arm_cfft_q15+0x24>
 800756c:	e014      	b.n	8007598 <arm_cfft_q15+0xb0>
 800756e:	2940      	cmp	r1, #64	@ 0x40
 8007570:	d012      	beq.n	8007598 <arm_cfft_q15+0xb0>
 8007572:	d902      	bls.n	800757a <arm_cfft_q15+0x92>
 8007574:	2980      	cmp	r1, #128	@ 0x80
 8007576:	d004      	beq.n	8007582 <arm_cfft_q15+0x9a>
 8007578:	e7c8      	b.n	800750c <arm_cfft_q15+0x24>
 800757a:	2910      	cmp	r1, #16
 800757c:	d00c      	beq.n	8007598 <arm_cfft_q15+0xb0>
 800757e:	2920      	cmp	r1, #32
 8007580:	d1c4      	bne.n	800750c <arm_cfft_q15+0x24>
 8007582:	686a      	ldr	r2, [r5, #4]
 8007584:	4638      	mov	r0, r7
 8007586:	f7ff ff51 	bl	800742c <arm_cfft_radix4by2_inverse_q15>
 800758a:	e7bf      	b.n	800750c <arm_cfft_q15+0x24>
 800758c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007590:	d0f7      	beq.n	8007582 <arm_cfft_q15+0x9a>
 8007592:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007596:	d1b9      	bne.n	800750c <arm_cfft_q15+0x24>
 8007598:	686a      	ldr	r2, [r5, #4]
 800759a:	2301      	movs	r3, #1
 800759c:	4638      	mov	r0, r7
 800759e:	f000 f9ab 	bl	80078f8 <arm_radix4_butterfly_inverse_q15>
 80075a2:	e7b3      	b.n	800750c <arm_cfft_q15+0x24>

080075a4 <arm_radix4_butterfly_q15>:
 80075a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a8:	b093      	sub	sp, #76	@ 0x4c
 80075aa:	f021 0a03 	bic.w	sl, r1, #3
 80075ae:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 80075b2:	9210      	str	r2, [sp, #64]	@ 0x40
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	ea4f 0291 	mov.w	r2, r1, lsr #2
 80075ba:	eb0c 050a 	add.w	r5, ip, sl
 80075be:	9101      	str	r1, [sp, #4]
 80075c0:	900f      	str	r0, [sp, #60]	@ 0x3c
 80075c2:	9303      	str	r3, [sp, #12]
 80075c4:	4482      	add	sl, r0
 80075c6:	9211      	str	r2, [sp, #68]	@ 0x44
 80075c8:	f040 8124 	bne.w	8007814 <arm_radix4_butterfly_q15+0x270>
 80075cc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80075ce:	f8df e324 	ldr.w	lr, [pc, #804]	@ 80078f4 <arm_radix4_butterfly_q15+0x350>
 80075d2:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 80075d4:	f8cd a008 	str.w	sl, [sp, #8]
 80075d8:	4693      	mov	fp, r2
 80075da:	4690      	mov	r8, r2
 80075dc:	4657      	mov	r7, sl
 80075de:	2300      	movs	r3, #0
 80075e0:	4691      	mov	r9, r2
 80075e2:	6830      	ldr	r0, [r6, #0]
 80075e4:	f8dc 2000 	ldr.w	r2, [ip]
 80075e8:	6839      	ldr	r1, [r7, #0]
 80075ea:	fa90 f023 	shadd16	r0, r0, r3
 80075ee:	fa91 f123 	shadd16	r1, r1, r3
 80075f2:	fa90 f023 	shadd16	r0, r0, r3
 80075f6:	fa91 fa23 	shadd16	sl, r1, r3
 80075fa:	fa92 f223 	shadd16	r2, r2, r3
 80075fe:	6829      	ldr	r1, [r5, #0]
 8007600:	fa92 f223 	shadd16	r2, r2, r3
 8007604:	fa91 f123 	shadd16	r1, r1, r3
 8007608:	fa90 f412 	qadd16	r4, r0, r2
 800760c:	fa91 f123 	shadd16	r1, r1, r3
 8007610:	fa9a f111 	qadd16	r1, sl, r1
 8007614:	fa94 fa21 	shadd16	sl, r4, r1
 8007618:	f846 ab04 	str.w	sl, [r6], #4
 800761c:	fad4 f411 	qsub16	r4, r4, r1
 8007620:	fad0 f212 	qsub16	r2, r0, r2
 8007624:	f85b 1b08 	ldr.w	r1, [fp], #8
 8007628:	fb21 f004 	smuad	r0, r1, r4
 800762c:	fb41 f114 	smusdx	r1, r1, r4
 8007630:	ea01 010e 	and.w	r1, r1, lr
 8007634:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8007638:	6838      	ldr	r0, [r7, #0]
 800763a:	f847 1b04 	str.w	r1, [r7], #4
 800763e:	fa90 f023 	shadd16	r0, r0, r3
 8007642:	682c      	ldr	r4, [r5, #0]
 8007644:	fa90 f023 	shadd16	r0, r0, r3
 8007648:	fa94 f423 	shadd16	r4, r4, r3
 800764c:	f859 1b04 	ldr.w	r1, [r9], #4
 8007650:	fa94 f423 	shadd16	r4, r4, r3
 8007654:	fad0 f014 	qsub16	r0, r0, r4
 8007658:	faa2 f410 	qasx	r4, r2, r0
 800765c:	fae2 f210 	qsax	r2, r2, r0
 8007660:	fb21 fa02 	smuad	sl, r1, r2
 8007664:	fb41 f212 	smusdx	r2, r1, r2
 8007668:	ea02 020e 	and.w	r2, r2, lr
 800766c:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8007670:	f84c 2b04 	str.w	r2, [ip], #4
 8007674:	f858 2b0c 	ldr.w	r2, [r8], #12
 8007678:	fb22 f104 	smuad	r1, r2, r4
 800767c:	fb42 f214 	smusdx	r2, r2, r4
 8007680:	ea02 020e 	and.w	r2, r2, lr
 8007684:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8007688:	f845 2b04 	str.w	r2, [r5], #4
 800768c:	9a02      	ldr	r2, [sp, #8]
 800768e:	42b2      	cmp	r2, r6
 8007690:	d1a7      	bne.n	80075e2 <arm_radix4_butterfly_q15+0x3e>
 8007692:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007694:	9b03      	ldr	r3, [sp, #12]
 8007696:	2a04      	cmp	r2, #4
 8007698:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800769c:	f240 8127 	bls.w	80078ee <arm_radix4_butterfly_q15+0x34a>
 80076a0:	f8df a250 	ldr.w	sl, [pc, #592]	@ 80078f4 <arm_radix4_butterfly_q15+0x350>
 80076a4:	920e      	str	r2, [sp, #56]	@ 0x38
 80076a6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80076a8:	9102      	str	r1, [sp, #8]
 80076aa:	4608      	mov	r0, r1
 80076ac:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80076b0:	0889      	lsrs	r1, r1, #2
 80076b2:	0092      	lsls	r2, r2, #2
 80076b4:	0086      	lsls	r6, r0, #2
 80076b6:	9801      	ldr	r0, [sp, #4]
 80076b8:	920d      	str	r2, [sp, #52]	@ 0x34
 80076ba:	008c      	lsls	r4, r1, #2
 80076bc:	009a      	lsls	r2, r3, #2
 80076be:	00db      	lsls	r3, r3, #3
 80076c0:	4288      	cmp	r0, r1
 80076c2:	940a      	str	r4, [sp, #40]	@ 0x28
 80076c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076c6:	4604      	mov	r4, r0
 80076c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80076ca:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80076cc:	910e      	str	r1, [sp, #56]	@ 0x38
 80076ce:	bf28      	it	cs
 80076d0:	460c      	movcs	r4, r1
 80076d2:	e9cd 0305 	strd	r0, r3, [sp, #20]
 80076d6:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80076da:	9308      	str	r3, [sp, #32]
 80076dc:	9307      	str	r3, [sp, #28]
 80076de:	2300      	movs	r3, #0
 80076e0:	940c      	str	r4, [sp, #48]	@ 0x30
 80076e2:	9104      	str	r1, [sp, #16]
 80076e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80076e6:	9303      	str	r3, [sp, #12]
 80076e8:	9b08      	ldr	r3, [sp, #32]
 80076ea:	9a05      	ldr	r2, [sp, #20]
 80076ec:	f8d3 9000 	ldr.w	r9, [r3]
 80076f0:	9b07      	ldr	r3, [sp, #28]
 80076f2:	9f03      	ldr	r7, [sp, #12]
 80076f4:	f8d3 8000 	ldr.w	r8, [r3]
 80076f8:	9b06      	ldr	r3, [sp, #24]
 80076fa:	f8d3 e000 	ldr.w	lr, [r3]
 80076fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007700:	4615      	mov	r5, r2
 8007702:	1898      	adds	r0, r3, r2
 8007704:	9a04      	ldr	r2, [sp, #16]
 8007706:	4614      	mov	r4, r2
 8007708:	1899      	adds	r1, r3, r2
 800770a:	682a      	ldr	r2, [r5, #0]
 800770c:	6823      	ldr	r3, [r4, #0]
 800770e:	f8d0 b000 	ldr.w	fp, [r0]
 8007712:	fa92 fc13 	qadd16	ip, r2, r3
 8007716:	fad2 f213 	qsub16	r2, r2, r3
 800771a:	680b      	ldr	r3, [r1, #0]
 800771c:	fa9b f313 	qadd16	r3, fp, r3
 8007720:	fa9c fb23 	shadd16	fp, ip, r3
 8007724:	fadc f323 	shsub16	r3, ip, r3
 8007728:	f04f 0c00 	mov.w	ip, #0
 800772c:	fa9b fb2c 	shadd16	fp, fp, ip
 8007730:	f8c5 b000 	str.w	fp, [r5]
 8007734:	4435      	add	r5, r6
 8007736:	fb28 fb03 	smuad	fp, r8, r3
 800773a:	fb48 f313 	smusdx	r3, r8, r3
 800773e:	ea03 030a 	and.w	r3, r3, sl
 8007742:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8007746:	f8d0 b000 	ldr.w	fp, [r0]
 800774a:	6003      	str	r3, [r0, #0]
 800774c:	f8d1 c000 	ldr.w	ip, [r1]
 8007750:	fadb fc1c 	qsub16	ip, fp, ip
 8007754:	4430      	add	r0, r6
 8007756:	faa2 f32c 	shasx	r3, r2, ip
 800775a:	fae2 f22c 	shsax	r2, r2, ip
 800775e:	fb29 fc02 	smuad	ip, r9, r2
 8007762:	fb49 f212 	smusdx	r2, r9, r2
 8007766:	ea02 020a 	and.w	r2, r2, sl
 800776a:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 800776e:	6022      	str	r2, [r4, #0]
 8007770:	4434      	add	r4, r6
 8007772:	fb2e f203 	smuad	r2, lr, r3
 8007776:	fb4e f313 	smusdx	r3, lr, r3
 800777a:	ea03 030a 	and.w	r3, r3, sl
 800777e:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8007782:	9a02      	ldr	r2, [sp, #8]
 8007784:	600b      	str	r3, [r1, #0]
 8007786:	9b01      	ldr	r3, [sp, #4]
 8007788:	4417      	add	r7, r2
 800778a:	42bb      	cmp	r3, r7
 800778c:	4431      	add	r1, r6
 800778e:	d8bc      	bhi.n	800770a <arm_radix4_butterfly_q15+0x166>
 8007790:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 8007794:	440a      	add	r2, r1
 8007796:	9208      	str	r2, [sp, #32]
 8007798:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800779a:	9a07      	ldr	r2, [sp, #28]
 800779c:	9b03      	ldr	r3, [sp, #12]
 800779e:	440a      	add	r2, r1
 80077a0:	9207      	str	r2, [sp, #28]
 80077a2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80077a4:	9a06      	ldr	r2, [sp, #24]
 80077a6:	440a      	add	r2, r1
 80077a8:	9206      	str	r2, [sp, #24]
 80077aa:	9a05      	ldr	r2, [sp, #20]
 80077ac:	3204      	adds	r2, #4
 80077ae:	9205      	str	r2, [sp, #20]
 80077b0:	9a04      	ldr	r2, [sp, #16]
 80077b2:	3204      	adds	r2, #4
 80077b4:	9204      	str	r2, [sp, #16]
 80077b6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80077b8:	3301      	adds	r3, #1
 80077ba:	4293      	cmp	r3, r2
 80077bc:	9303      	str	r3, [sp, #12]
 80077be:	d393      	bcc.n	80076e8 <arm_radix4_butterfly_q15+0x144>
 80077c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80077c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077c4:	2a04      	cmp	r2, #4
 80077c6:	f63f af6e 	bhi.w	80076a6 <arm_radix4_butterfly_q15+0x102>
 80077ca:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80077cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077ce:	689d      	ldr	r5, [r3, #8]
 80077d0:	68de      	ldr	r6, [r3, #12]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	6859      	ldr	r1, [r3, #4]
 80077d6:	fa92 f015 	qadd16	r0, r2, r5
 80077da:	3c01      	subs	r4, #1
 80077dc:	fad2 f215 	qsub16	r2, r2, r5
 80077e0:	f103 0310 	add.w	r3, r3, #16
 80077e4:	fa91 f516 	qadd16	r5, r1, r6
 80077e8:	fad1 f116 	qsub16	r1, r1, r6
 80077ec:	fa90 f625 	shadd16	r6, r0, r5
 80077f0:	fad0 f025 	shsub16	r0, r0, r5
 80077f4:	f843 6c10 	str.w	r6, [r3, #-16]
 80077f8:	f843 0c0c 	str.w	r0, [r3, #-12]
 80077fc:	fae2 f021 	shsax	r0, r2, r1
 8007800:	faa2 f221 	shasx	r2, r2, r1
 8007804:	f843 0c08 	str.w	r0, [r3, #-8]
 8007808:	f843 2c04 	str.w	r2, [r3, #-4]
 800780c:	d1df      	bne.n	80077ce <arm_radix4_butterfly_q15+0x22a>
 800780e:	b013      	add	sp, #76	@ 0x4c
 8007810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007814:	2400      	movs	r4, #0
 8007816:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 80078f4 <arm_radix4_butterfly_q15+0x350>
 800781a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800781c:	4623      	mov	r3, r4
 800781e:	4680      	mov	r8, r0
 8007820:	4691      	mov	r9, r2
 8007822:	f8d8 0000 	ldr.w	r0, [r8]
 8007826:	f8dc 2000 	ldr.w	r2, [ip]
 800782a:	f8da 1000 	ldr.w	r1, [sl]
 800782e:	fa90 f023 	shadd16	r0, r0, r3
 8007832:	fa91 f123 	shadd16	r1, r1, r3
 8007836:	fa90 f023 	shadd16	r0, r0, r3
 800783a:	fa91 fb23 	shadd16	fp, r1, r3
 800783e:	fa92 f223 	shadd16	r2, r2, r3
 8007842:	6829      	ldr	r1, [r5, #0]
 8007844:	fa92 f223 	shadd16	r2, r2, r3
 8007848:	fa91 f123 	shadd16	r1, r1, r3
 800784c:	fa90 f612 	qadd16	r6, r0, r2
 8007850:	fa91 f123 	shadd16	r1, r1, r3
 8007854:	fa9b f111 	qadd16	r1, fp, r1
 8007858:	fa96 fb21 	shadd16	fp, r6, r1
 800785c:	f848 bb04 	str.w	fp, [r8], #4
 8007860:	fad6 f611 	qsub16	r6, r6, r1
 8007864:	fad0 f212 	qsub16	r2, r0, r2
 8007868:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 800786c:	fb21 f006 	smuad	r0, r1, r6
 8007870:	fb41 f116 	smusdx	r1, r1, r6
 8007874:	ea01 010e 	and.w	r1, r1, lr
 8007878:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800787c:	f8da 0000 	ldr.w	r0, [sl]
 8007880:	f84a 1b04 	str.w	r1, [sl], #4
 8007884:	fa90 f023 	shadd16	r0, r0, r3
 8007888:	682e      	ldr	r6, [r5, #0]
 800788a:	fa90 f023 	shadd16	r0, r0, r3
 800788e:	fa96 f623 	shadd16	r6, r6, r3
 8007892:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8007896:	fa96 f623 	shadd16	r6, r6, r3
 800789a:	fad0 f016 	qsub16	r0, r0, r6
 800789e:	faa2 f610 	qasx	r6, r2, r0
 80078a2:	fae2 f210 	qsax	r2, r2, r0
 80078a6:	fb21 fb02 	smuad	fp, r1, r2
 80078aa:	fb41 f212 	smusdx	r2, r1, r2
 80078ae:	ea02 020e 	and.w	r2, r2, lr
 80078b2:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 80078b6:	f84c 2b04 	str.w	r2, [ip], #4
 80078ba:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80078be:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80078c2:	fb22 f106 	smuad	r1, r2, r6
 80078c6:	fb42 f216 	smusdx	r2, r2, r6
 80078ca:	ea02 020e 	and.w	r2, r2, lr
 80078ce:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 80078d2:	f845 2b04 	str.w	r2, [r5], #4
 80078d6:	9a03      	ldr	r2, [sp, #12]
 80078d8:	f1b9 0901 	subs.w	r9, r9, #1
 80078dc:	4414      	add	r4, r2
 80078de:	d1a0      	bne.n	8007822 <arm_radix4_butterfly_q15+0x27e>
 80078e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80078e2:	9b03      	ldr	r3, [sp, #12]
 80078e4:	2a04      	cmp	r2, #4
 80078e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078ea:	f63f aed9 	bhi.w	80076a0 <arm_radix4_butterfly_q15+0xfc>
 80078ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078f0:	4614      	mov	r4, r2
 80078f2:	e76c      	b.n	80077ce <arm_radix4_butterfly_q15+0x22a>
 80078f4:	ffff0000 	.word	0xffff0000

080078f8 <arm_radix4_butterfly_inverse_q15>:
 80078f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078fc:	b093      	sub	sp, #76	@ 0x4c
 80078fe:	f021 0a03 	bic.w	sl, r1, #3
 8007902:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 8007906:	9210      	str	r2, [sp, #64]	@ 0x40
 8007908:	2b01      	cmp	r3, #1
 800790a:	ea4f 0291 	mov.w	r2, r1, lsr #2
 800790e:	eb0c 050a 	add.w	r5, ip, sl
 8007912:	9101      	str	r1, [sp, #4]
 8007914:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007916:	9303      	str	r3, [sp, #12]
 8007918:	4482      	add	sl, r0
 800791a:	9211      	str	r2, [sp, #68]	@ 0x44
 800791c:	f040 8124 	bne.w	8007b68 <arm_radix4_butterfly_inverse_q15+0x270>
 8007920:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007922:	f8df e324 	ldr.w	lr, [pc, #804]	@ 8007c48 <arm_radix4_butterfly_inverse_q15+0x350>
 8007926:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8007928:	f8cd a008 	str.w	sl, [sp, #8]
 800792c:	4693      	mov	fp, r2
 800792e:	4690      	mov	r8, r2
 8007930:	4657      	mov	r7, sl
 8007932:	2300      	movs	r3, #0
 8007934:	4691      	mov	r9, r2
 8007936:	6830      	ldr	r0, [r6, #0]
 8007938:	f8dc 2000 	ldr.w	r2, [ip]
 800793c:	6839      	ldr	r1, [r7, #0]
 800793e:	fa90 f023 	shadd16	r0, r0, r3
 8007942:	fa91 f123 	shadd16	r1, r1, r3
 8007946:	fa90 f023 	shadd16	r0, r0, r3
 800794a:	fa91 fa23 	shadd16	sl, r1, r3
 800794e:	fa92 f223 	shadd16	r2, r2, r3
 8007952:	6829      	ldr	r1, [r5, #0]
 8007954:	fa92 f223 	shadd16	r2, r2, r3
 8007958:	fa91 f123 	shadd16	r1, r1, r3
 800795c:	fa90 f412 	qadd16	r4, r0, r2
 8007960:	fa91 f123 	shadd16	r1, r1, r3
 8007964:	fa9a f111 	qadd16	r1, sl, r1
 8007968:	fa94 fa21 	shadd16	sl, r4, r1
 800796c:	f846 ab04 	str.w	sl, [r6], #4
 8007970:	fad4 f411 	qsub16	r4, r4, r1
 8007974:	fad0 f212 	qsub16	r2, r0, r2
 8007978:	f85b 1b08 	ldr.w	r1, [fp], #8
 800797c:	fb41 f004 	smusd	r0, r1, r4
 8007980:	fb21 f114 	smuadx	r1, r1, r4
 8007984:	ea01 010e 	and.w	r1, r1, lr
 8007988:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800798c:	6838      	ldr	r0, [r7, #0]
 800798e:	f847 1b04 	str.w	r1, [r7], #4
 8007992:	fa90 f023 	shadd16	r0, r0, r3
 8007996:	682c      	ldr	r4, [r5, #0]
 8007998:	fa90 f023 	shadd16	r0, r0, r3
 800799c:	fa94 f423 	shadd16	r4, r4, r3
 80079a0:	f859 1b04 	ldr.w	r1, [r9], #4
 80079a4:	fa94 f423 	shadd16	r4, r4, r3
 80079a8:	fad0 f014 	qsub16	r0, r0, r4
 80079ac:	fae2 f410 	qsax	r4, r2, r0
 80079b0:	faa2 f210 	qasx	r2, r2, r0
 80079b4:	fb41 fa02 	smusd	sl, r1, r2
 80079b8:	fb21 f212 	smuadx	r2, r1, r2
 80079bc:	ea02 020e 	and.w	r2, r2, lr
 80079c0:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 80079c4:	f84c 2b04 	str.w	r2, [ip], #4
 80079c8:	f858 2b0c 	ldr.w	r2, [r8], #12
 80079cc:	fb42 f104 	smusd	r1, r2, r4
 80079d0:	fb22 f214 	smuadx	r2, r2, r4
 80079d4:	ea02 020e 	and.w	r2, r2, lr
 80079d8:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 80079dc:	f845 2b04 	str.w	r2, [r5], #4
 80079e0:	9a02      	ldr	r2, [sp, #8]
 80079e2:	42b2      	cmp	r2, r6
 80079e4:	d1a7      	bne.n	8007936 <arm_radix4_butterfly_inverse_q15+0x3e>
 80079e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80079e8:	9b03      	ldr	r3, [sp, #12]
 80079ea:	2a04      	cmp	r2, #4
 80079ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80079f0:	f240 8127 	bls.w	8007c42 <arm_radix4_butterfly_inverse_q15+0x34a>
 80079f4:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8007c48 <arm_radix4_butterfly_inverse_q15+0x350>
 80079f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80079fa:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80079fc:	9102      	str	r1, [sp, #8]
 80079fe:	4608      	mov	r0, r1
 8007a00:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8007a04:	0889      	lsrs	r1, r1, #2
 8007a06:	0092      	lsls	r2, r2, #2
 8007a08:	0086      	lsls	r6, r0, #2
 8007a0a:	9801      	ldr	r0, [sp, #4]
 8007a0c:	920d      	str	r2, [sp, #52]	@ 0x34
 8007a0e:	008c      	lsls	r4, r1, #2
 8007a10:	009a      	lsls	r2, r3, #2
 8007a12:	00db      	lsls	r3, r3, #3
 8007a14:	4288      	cmp	r0, r1
 8007a16:	940a      	str	r4, [sp, #40]	@ 0x28
 8007a18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a1a:	4604      	mov	r4, r0
 8007a1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007a1e:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8007a20:	910e      	str	r1, [sp, #56]	@ 0x38
 8007a22:	bf28      	it	cs
 8007a24:	460c      	movcs	r4, r1
 8007a26:	e9cd 0305 	strd	r0, r3, [sp, #20]
 8007a2a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8007a2e:	9308      	str	r3, [sp, #32]
 8007a30:	9307      	str	r3, [sp, #28]
 8007a32:	2300      	movs	r3, #0
 8007a34:	940c      	str	r4, [sp, #48]	@ 0x30
 8007a36:	9104      	str	r1, [sp, #16]
 8007a38:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a3a:	9303      	str	r3, [sp, #12]
 8007a3c:	9b08      	ldr	r3, [sp, #32]
 8007a3e:	9a05      	ldr	r2, [sp, #20]
 8007a40:	f8d3 9000 	ldr.w	r9, [r3]
 8007a44:	9b07      	ldr	r3, [sp, #28]
 8007a46:	9f03      	ldr	r7, [sp, #12]
 8007a48:	f8d3 8000 	ldr.w	r8, [r3]
 8007a4c:	9b06      	ldr	r3, [sp, #24]
 8007a4e:	f8d3 e000 	ldr.w	lr, [r3]
 8007a52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a54:	4615      	mov	r5, r2
 8007a56:	1898      	adds	r0, r3, r2
 8007a58:	9a04      	ldr	r2, [sp, #16]
 8007a5a:	4614      	mov	r4, r2
 8007a5c:	1899      	adds	r1, r3, r2
 8007a5e:	682a      	ldr	r2, [r5, #0]
 8007a60:	6823      	ldr	r3, [r4, #0]
 8007a62:	f8d0 b000 	ldr.w	fp, [r0]
 8007a66:	fa92 fc13 	qadd16	ip, r2, r3
 8007a6a:	fad2 f213 	qsub16	r2, r2, r3
 8007a6e:	680b      	ldr	r3, [r1, #0]
 8007a70:	fa9b f313 	qadd16	r3, fp, r3
 8007a74:	fa9c fb23 	shadd16	fp, ip, r3
 8007a78:	fadc f323 	shsub16	r3, ip, r3
 8007a7c:	f04f 0c00 	mov.w	ip, #0
 8007a80:	fa9b fb2c 	shadd16	fp, fp, ip
 8007a84:	f8c5 b000 	str.w	fp, [r5]
 8007a88:	4435      	add	r5, r6
 8007a8a:	fb48 fb03 	smusd	fp, r8, r3
 8007a8e:	fb28 f313 	smuadx	r3, r8, r3
 8007a92:	ea03 030a 	and.w	r3, r3, sl
 8007a96:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8007a9a:	f8d0 b000 	ldr.w	fp, [r0]
 8007a9e:	6003      	str	r3, [r0, #0]
 8007aa0:	f8d1 c000 	ldr.w	ip, [r1]
 8007aa4:	fadb fc1c 	qsub16	ip, fp, ip
 8007aa8:	4430      	add	r0, r6
 8007aaa:	fae2 f32c 	shsax	r3, r2, ip
 8007aae:	faa2 f22c 	shasx	r2, r2, ip
 8007ab2:	fb49 fc02 	smusd	ip, r9, r2
 8007ab6:	fb29 f212 	smuadx	r2, r9, r2
 8007aba:	ea02 020a 	and.w	r2, r2, sl
 8007abe:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 8007ac2:	6022      	str	r2, [r4, #0]
 8007ac4:	4434      	add	r4, r6
 8007ac6:	fb4e f203 	smusd	r2, lr, r3
 8007aca:	fb2e f313 	smuadx	r3, lr, r3
 8007ace:	ea03 030a 	and.w	r3, r3, sl
 8007ad2:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8007ad6:	9a02      	ldr	r2, [sp, #8]
 8007ad8:	600b      	str	r3, [r1, #0]
 8007ada:	9b01      	ldr	r3, [sp, #4]
 8007adc:	4417      	add	r7, r2
 8007ade:	42bb      	cmp	r3, r7
 8007ae0:	4431      	add	r1, r6
 8007ae2:	d8bc      	bhi.n	8007a5e <arm_radix4_butterfly_inverse_q15+0x166>
 8007ae4:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 8007ae8:	440a      	add	r2, r1
 8007aea:	9208      	str	r2, [sp, #32]
 8007aec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007aee:	9a07      	ldr	r2, [sp, #28]
 8007af0:	9b03      	ldr	r3, [sp, #12]
 8007af2:	440a      	add	r2, r1
 8007af4:	9207      	str	r2, [sp, #28]
 8007af6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007af8:	9a06      	ldr	r2, [sp, #24]
 8007afa:	440a      	add	r2, r1
 8007afc:	9206      	str	r2, [sp, #24]
 8007afe:	9a05      	ldr	r2, [sp, #20]
 8007b00:	3204      	adds	r2, #4
 8007b02:	9205      	str	r2, [sp, #20]
 8007b04:	9a04      	ldr	r2, [sp, #16]
 8007b06:	3204      	adds	r2, #4
 8007b08:	9204      	str	r2, [sp, #16]
 8007b0a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007b0c:	3301      	adds	r3, #1
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	9303      	str	r3, [sp, #12]
 8007b12:	d393      	bcc.n	8007a3c <arm_radix4_butterfly_inverse_q15+0x144>
 8007b14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b18:	2a04      	cmp	r2, #4
 8007b1a:	f63f af6e 	bhi.w	80079fa <arm_radix4_butterfly_inverse_q15+0x102>
 8007b1e:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8007b20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b22:	689d      	ldr	r5, [r3, #8]
 8007b24:	68de      	ldr	r6, [r3, #12]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	6859      	ldr	r1, [r3, #4]
 8007b2a:	fa92 f015 	qadd16	r0, r2, r5
 8007b2e:	3c01      	subs	r4, #1
 8007b30:	fad2 f215 	qsub16	r2, r2, r5
 8007b34:	f103 0310 	add.w	r3, r3, #16
 8007b38:	fa91 f516 	qadd16	r5, r1, r6
 8007b3c:	fad1 f116 	qsub16	r1, r1, r6
 8007b40:	fa90 f625 	shadd16	r6, r0, r5
 8007b44:	fad0 f025 	shsub16	r0, r0, r5
 8007b48:	f843 6c10 	str.w	r6, [r3, #-16]
 8007b4c:	f843 0c0c 	str.w	r0, [r3, #-12]
 8007b50:	faa2 f021 	shasx	r0, r2, r1
 8007b54:	fae2 f221 	shsax	r2, r2, r1
 8007b58:	f843 0c08 	str.w	r0, [r3, #-8]
 8007b5c:	f843 2c04 	str.w	r2, [r3, #-4]
 8007b60:	d1df      	bne.n	8007b22 <arm_radix4_butterfly_inverse_q15+0x22a>
 8007b62:	b013      	add	sp, #76	@ 0x4c
 8007b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b68:	2400      	movs	r4, #0
 8007b6a:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 8007c48 <arm_radix4_butterfly_inverse_q15+0x350>
 8007b6e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8007b70:	4623      	mov	r3, r4
 8007b72:	4680      	mov	r8, r0
 8007b74:	4691      	mov	r9, r2
 8007b76:	f8d8 0000 	ldr.w	r0, [r8]
 8007b7a:	f8dc 2000 	ldr.w	r2, [ip]
 8007b7e:	f8da 1000 	ldr.w	r1, [sl]
 8007b82:	fa90 f023 	shadd16	r0, r0, r3
 8007b86:	fa91 f123 	shadd16	r1, r1, r3
 8007b8a:	fa90 f023 	shadd16	r0, r0, r3
 8007b8e:	fa91 fb23 	shadd16	fp, r1, r3
 8007b92:	fa92 f223 	shadd16	r2, r2, r3
 8007b96:	6829      	ldr	r1, [r5, #0]
 8007b98:	fa92 f223 	shadd16	r2, r2, r3
 8007b9c:	fa91 f123 	shadd16	r1, r1, r3
 8007ba0:	fa90 f612 	qadd16	r6, r0, r2
 8007ba4:	fa91 f123 	shadd16	r1, r1, r3
 8007ba8:	fa9b f111 	qadd16	r1, fp, r1
 8007bac:	fa96 fb21 	shadd16	fp, r6, r1
 8007bb0:	f848 bb04 	str.w	fp, [r8], #4
 8007bb4:	fad6 f611 	qsub16	r6, r6, r1
 8007bb8:	fad0 f212 	qsub16	r2, r0, r2
 8007bbc:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 8007bc0:	fb41 f006 	smusd	r0, r1, r6
 8007bc4:	fb21 f116 	smuadx	r1, r1, r6
 8007bc8:	ea01 010e 	and.w	r1, r1, lr
 8007bcc:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8007bd0:	f8da 0000 	ldr.w	r0, [sl]
 8007bd4:	f84a 1b04 	str.w	r1, [sl], #4
 8007bd8:	fa90 f023 	shadd16	r0, r0, r3
 8007bdc:	682e      	ldr	r6, [r5, #0]
 8007bde:	fa90 f023 	shadd16	r0, r0, r3
 8007be2:	fa96 f623 	shadd16	r6, r6, r3
 8007be6:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8007bea:	fa96 f623 	shadd16	r6, r6, r3
 8007bee:	fad0 f016 	qsub16	r0, r0, r6
 8007bf2:	fae2 f610 	qsax	r6, r2, r0
 8007bf6:	faa2 f210 	qasx	r2, r2, r0
 8007bfa:	fb41 fb02 	smusd	fp, r1, r2
 8007bfe:	fb21 f212 	smuadx	r2, r1, r2
 8007c02:	ea02 020e 	and.w	r2, r2, lr
 8007c06:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 8007c0a:	f84c 2b04 	str.w	r2, [ip], #4
 8007c0e:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8007c12:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8007c16:	fb42 f106 	smusd	r1, r2, r6
 8007c1a:	fb22 f216 	smuadx	r2, r2, r6
 8007c1e:	ea02 020e 	and.w	r2, r2, lr
 8007c22:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8007c26:	f845 2b04 	str.w	r2, [r5], #4
 8007c2a:	9a03      	ldr	r2, [sp, #12]
 8007c2c:	f1b9 0901 	subs.w	r9, r9, #1
 8007c30:	4414      	add	r4, r2
 8007c32:	d1a0      	bne.n	8007b76 <arm_radix4_butterfly_inverse_q15+0x27e>
 8007c34:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007c36:	9b03      	ldr	r3, [sp, #12]
 8007c38:	2a04      	cmp	r2, #4
 8007c3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007c3e:	f63f aed9 	bhi.w	80079f4 <arm_radix4_butterfly_inverse_q15+0xfc>
 8007c42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c44:	4614      	mov	r4, r2
 8007c46:	e76c      	b.n	8007b22 <arm_radix4_butterfly_inverse_q15+0x22a>
 8007c48:	ffff0000 	.word	0xffff0000

08007c4c <arm_bitreversal_16>:
 8007c4c:	b1f1      	cbz	r1, 8007c8c <arm_bitreversal_16+0x40>
 8007c4e:	b4f0      	push	{r4, r5, r6, r7}
 8007c50:	2400      	movs	r4, #0
 8007c52:	eb02 0544 	add.w	r5, r2, r4, lsl #1
 8007c56:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 8007c5a:	886d      	ldrh	r5, [r5, #2]
 8007c5c:	08ad      	lsrs	r5, r5, #2
 8007c5e:	089b      	lsrs	r3, r3, #2
 8007c60:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
 8007c64:	f830 7013 	ldrh.w	r7, [r0, r3, lsl #1]
 8007c68:	f820 6013 	strh.w	r6, [r0, r3, lsl #1]
 8007c6c:	006e      	lsls	r6, r5, #1
 8007c6e:	005b      	lsls	r3, r3, #1
 8007c70:	f820 7015 	strh.w	r7, [r0, r5, lsl #1]
 8007c74:	3302      	adds	r3, #2
 8007c76:	1cb5      	adds	r5, r6, #2
 8007c78:	3402      	adds	r4, #2
 8007c7a:	b2a4      	uxth	r4, r4
 8007c7c:	5ac6      	ldrh	r6, [r0, r3]
 8007c7e:	5b47      	ldrh	r7, [r0, r5]
 8007c80:	52c7      	strh	r7, [r0, r3]
 8007c82:	42a1      	cmp	r1, r4
 8007c84:	5346      	strh	r6, [r0, r5]
 8007c86:	d8e4      	bhi.n	8007c52 <arm_bitreversal_16+0x6>
 8007c88:	bcf0      	pop	{r4, r5, r6, r7}
 8007c8a:	4770      	bx	lr
 8007c8c:	4770      	bx	lr
 8007c8e:	bf00      	nop

08007c90 <std>:
 8007c90:	2300      	movs	r3, #0
 8007c92:	b510      	push	{r4, lr}
 8007c94:	4604      	mov	r4, r0
 8007c96:	e9c0 3300 	strd	r3, r3, [r0]
 8007c9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c9e:	6083      	str	r3, [r0, #8]
 8007ca0:	8181      	strh	r1, [r0, #12]
 8007ca2:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ca4:	81c2      	strh	r2, [r0, #14]
 8007ca6:	6183      	str	r3, [r0, #24]
 8007ca8:	4619      	mov	r1, r3
 8007caa:	2208      	movs	r2, #8
 8007cac:	305c      	adds	r0, #92	@ 0x5c
 8007cae:	f000 faad 	bl	800820c <memset>
 8007cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce8 <std+0x58>)
 8007cb4:	6263      	str	r3, [r4, #36]	@ 0x24
 8007cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007cec <std+0x5c>)
 8007cb8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007cba:	4b0d      	ldr	r3, [pc, #52]	@ (8007cf0 <std+0x60>)
 8007cbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8007cf4 <std+0x64>)
 8007cc0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8007cf8 <std+0x68>)
 8007cc4:	6224      	str	r4, [r4, #32]
 8007cc6:	429c      	cmp	r4, r3
 8007cc8:	d006      	beq.n	8007cd8 <std+0x48>
 8007cca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007cce:	4294      	cmp	r4, r2
 8007cd0:	d002      	beq.n	8007cd8 <std+0x48>
 8007cd2:	33d0      	adds	r3, #208	@ 0xd0
 8007cd4:	429c      	cmp	r4, r3
 8007cd6:	d105      	bne.n	8007ce4 <std+0x54>
 8007cd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ce0:	f000 bb0c 	b.w	80082fc <__retarget_lock_init_recursive>
 8007ce4:	bd10      	pop	{r4, pc}
 8007ce6:	bf00      	nop
 8007ce8:	0800805d 	.word	0x0800805d
 8007cec:	0800807f 	.word	0x0800807f
 8007cf0:	080080b7 	.word	0x080080b7
 8007cf4:	080080db 	.word	0x080080db
 8007cf8:	20002138 	.word	0x20002138

08007cfc <stdio_exit_handler>:
 8007cfc:	4a02      	ldr	r2, [pc, #8]	@ (8007d08 <stdio_exit_handler+0xc>)
 8007cfe:	4903      	ldr	r1, [pc, #12]	@ (8007d0c <stdio_exit_handler+0x10>)
 8007d00:	4803      	ldr	r0, [pc, #12]	@ (8007d10 <stdio_exit_handler+0x14>)
 8007d02:	f000 b869 	b.w	8007dd8 <_fwalk_sglue>
 8007d06:	bf00      	nop
 8007d08:	20000784 	.word	0x20000784
 8007d0c:	08008bc9 	.word	0x08008bc9
 8007d10:	20000794 	.word	0x20000794

08007d14 <cleanup_stdio>:
 8007d14:	6841      	ldr	r1, [r0, #4]
 8007d16:	4b0c      	ldr	r3, [pc, #48]	@ (8007d48 <cleanup_stdio+0x34>)
 8007d18:	4299      	cmp	r1, r3
 8007d1a:	b510      	push	{r4, lr}
 8007d1c:	4604      	mov	r4, r0
 8007d1e:	d001      	beq.n	8007d24 <cleanup_stdio+0x10>
 8007d20:	f000 ff52 	bl	8008bc8 <_fflush_r>
 8007d24:	68a1      	ldr	r1, [r4, #8]
 8007d26:	4b09      	ldr	r3, [pc, #36]	@ (8007d4c <cleanup_stdio+0x38>)
 8007d28:	4299      	cmp	r1, r3
 8007d2a:	d002      	beq.n	8007d32 <cleanup_stdio+0x1e>
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	f000 ff4b 	bl	8008bc8 <_fflush_r>
 8007d32:	68e1      	ldr	r1, [r4, #12]
 8007d34:	4b06      	ldr	r3, [pc, #24]	@ (8007d50 <cleanup_stdio+0x3c>)
 8007d36:	4299      	cmp	r1, r3
 8007d38:	d004      	beq.n	8007d44 <cleanup_stdio+0x30>
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d40:	f000 bf42 	b.w	8008bc8 <_fflush_r>
 8007d44:	bd10      	pop	{r4, pc}
 8007d46:	bf00      	nop
 8007d48:	20002138 	.word	0x20002138
 8007d4c:	200021a0 	.word	0x200021a0
 8007d50:	20002208 	.word	0x20002208

08007d54 <global_stdio_init.part.0>:
 8007d54:	b510      	push	{r4, lr}
 8007d56:	4b0b      	ldr	r3, [pc, #44]	@ (8007d84 <global_stdio_init.part.0+0x30>)
 8007d58:	4c0b      	ldr	r4, [pc, #44]	@ (8007d88 <global_stdio_init.part.0+0x34>)
 8007d5a:	4a0c      	ldr	r2, [pc, #48]	@ (8007d8c <global_stdio_init.part.0+0x38>)
 8007d5c:	601a      	str	r2, [r3, #0]
 8007d5e:	4620      	mov	r0, r4
 8007d60:	2200      	movs	r2, #0
 8007d62:	2104      	movs	r1, #4
 8007d64:	f7ff ff94 	bl	8007c90 <std>
 8007d68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	2109      	movs	r1, #9
 8007d70:	f7ff ff8e 	bl	8007c90 <std>
 8007d74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d78:	2202      	movs	r2, #2
 8007d7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d7e:	2112      	movs	r1, #18
 8007d80:	f7ff bf86 	b.w	8007c90 <std>
 8007d84:	20002270 	.word	0x20002270
 8007d88:	20002138 	.word	0x20002138
 8007d8c:	08007cfd 	.word	0x08007cfd

08007d90 <__sfp_lock_acquire>:
 8007d90:	4801      	ldr	r0, [pc, #4]	@ (8007d98 <__sfp_lock_acquire+0x8>)
 8007d92:	f000 bab4 	b.w	80082fe <__retarget_lock_acquire_recursive>
 8007d96:	bf00      	nop
 8007d98:	20002279 	.word	0x20002279

08007d9c <__sfp_lock_release>:
 8007d9c:	4801      	ldr	r0, [pc, #4]	@ (8007da4 <__sfp_lock_release+0x8>)
 8007d9e:	f000 baaf 	b.w	8008300 <__retarget_lock_release_recursive>
 8007da2:	bf00      	nop
 8007da4:	20002279 	.word	0x20002279

08007da8 <__sinit>:
 8007da8:	b510      	push	{r4, lr}
 8007daa:	4604      	mov	r4, r0
 8007dac:	f7ff fff0 	bl	8007d90 <__sfp_lock_acquire>
 8007db0:	6a23      	ldr	r3, [r4, #32]
 8007db2:	b11b      	cbz	r3, 8007dbc <__sinit+0x14>
 8007db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db8:	f7ff bff0 	b.w	8007d9c <__sfp_lock_release>
 8007dbc:	4b04      	ldr	r3, [pc, #16]	@ (8007dd0 <__sinit+0x28>)
 8007dbe:	6223      	str	r3, [r4, #32]
 8007dc0:	4b04      	ldr	r3, [pc, #16]	@ (8007dd4 <__sinit+0x2c>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d1f5      	bne.n	8007db4 <__sinit+0xc>
 8007dc8:	f7ff ffc4 	bl	8007d54 <global_stdio_init.part.0>
 8007dcc:	e7f2      	b.n	8007db4 <__sinit+0xc>
 8007dce:	bf00      	nop
 8007dd0:	08007d15 	.word	0x08007d15
 8007dd4:	20002270 	.word	0x20002270

08007dd8 <_fwalk_sglue>:
 8007dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ddc:	4607      	mov	r7, r0
 8007dde:	4688      	mov	r8, r1
 8007de0:	4614      	mov	r4, r2
 8007de2:	2600      	movs	r6, #0
 8007de4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007de8:	f1b9 0901 	subs.w	r9, r9, #1
 8007dec:	d505      	bpl.n	8007dfa <_fwalk_sglue+0x22>
 8007dee:	6824      	ldr	r4, [r4, #0]
 8007df0:	2c00      	cmp	r4, #0
 8007df2:	d1f7      	bne.n	8007de4 <_fwalk_sglue+0xc>
 8007df4:	4630      	mov	r0, r6
 8007df6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dfa:	89ab      	ldrh	r3, [r5, #12]
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d907      	bls.n	8007e10 <_fwalk_sglue+0x38>
 8007e00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e04:	3301      	adds	r3, #1
 8007e06:	d003      	beq.n	8007e10 <_fwalk_sglue+0x38>
 8007e08:	4629      	mov	r1, r5
 8007e0a:	4638      	mov	r0, r7
 8007e0c:	47c0      	blx	r8
 8007e0e:	4306      	orrs	r6, r0
 8007e10:	3568      	adds	r5, #104	@ 0x68
 8007e12:	e7e9      	b.n	8007de8 <_fwalk_sglue+0x10>

08007e14 <iprintf>:
 8007e14:	b40f      	push	{r0, r1, r2, r3}
 8007e16:	b507      	push	{r0, r1, r2, lr}
 8007e18:	4906      	ldr	r1, [pc, #24]	@ (8007e34 <iprintf+0x20>)
 8007e1a:	ab04      	add	r3, sp, #16
 8007e1c:	6808      	ldr	r0, [r1, #0]
 8007e1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e22:	6881      	ldr	r1, [r0, #8]
 8007e24:	9301      	str	r3, [sp, #4]
 8007e26:	f000 fba5 	bl	8008574 <_vfiprintf_r>
 8007e2a:	b003      	add	sp, #12
 8007e2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e30:	b004      	add	sp, #16
 8007e32:	4770      	bx	lr
 8007e34:	20000790 	.word	0x20000790

08007e38 <_puts_r>:
 8007e38:	6a03      	ldr	r3, [r0, #32]
 8007e3a:	b570      	push	{r4, r5, r6, lr}
 8007e3c:	6884      	ldr	r4, [r0, #8]
 8007e3e:	4605      	mov	r5, r0
 8007e40:	460e      	mov	r6, r1
 8007e42:	b90b      	cbnz	r3, 8007e48 <_puts_r+0x10>
 8007e44:	f7ff ffb0 	bl	8007da8 <__sinit>
 8007e48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e4a:	07db      	lsls	r3, r3, #31
 8007e4c:	d405      	bmi.n	8007e5a <_puts_r+0x22>
 8007e4e:	89a3      	ldrh	r3, [r4, #12]
 8007e50:	0598      	lsls	r0, r3, #22
 8007e52:	d402      	bmi.n	8007e5a <_puts_r+0x22>
 8007e54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e56:	f000 fa52 	bl	80082fe <__retarget_lock_acquire_recursive>
 8007e5a:	89a3      	ldrh	r3, [r4, #12]
 8007e5c:	0719      	lsls	r1, r3, #28
 8007e5e:	d502      	bpl.n	8007e66 <_puts_r+0x2e>
 8007e60:	6923      	ldr	r3, [r4, #16]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d135      	bne.n	8007ed2 <_puts_r+0x9a>
 8007e66:	4621      	mov	r1, r4
 8007e68:	4628      	mov	r0, r5
 8007e6a:	f000 f979 	bl	8008160 <__swsetup_r>
 8007e6e:	b380      	cbz	r0, 8007ed2 <_puts_r+0x9a>
 8007e70:	f04f 35ff 	mov.w	r5, #4294967295
 8007e74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e76:	07da      	lsls	r2, r3, #31
 8007e78:	d405      	bmi.n	8007e86 <_puts_r+0x4e>
 8007e7a:	89a3      	ldrh	r3, [r4, #12]
 8007e7c:	059b      	lsls	r3, r3, #22
 8007e7e:	d402      	bmi.n	8007e86 <_puts_r+0x4e>
 8007e80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e82:	f000 fa3d 	bl	8008300 <__retarget_lock_release_recursive>
 8007e86:	4628      	mov	r0, r5
 8007e88:	bd70      	pop	{r4, r5, r6, pc}
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	da04      	bge.n	8007e98 <_puts_r+0x60>
 8007e8e:	69a2      	ldr	r2, [r4, #24]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	dc17      	bgt.n	8007ec4 <_puts_r+0x8c>
 8007e94:	290a      	cmp	r1, #10
 8007e96:	d015      	beq.n	8007ec4 <_puts_r+0x8c>
 8007e98:	6823      	ldr	r3, [r4, #0]
 8007e9a:	1c5a      	adds	r2, r3, #1
 8007e9c:	6022      	str	r2, [r4, #0]
 8007e9e:	7019      	strb	r1, [r3, #0]
 8007ea0:	68a3      	ldr	r3, [r4, #8]
 8007ea2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007ea6:	3b01      	subs	r3, #1
 8007ea8:	60a3      	str	r3, [r4, #8]
 8007eaa:	2900      	cmp	r1, #0
 8007eac:	d1ed      	bne.n	8007e8a <_puts_r+0x52>
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	da11      	bge.n	8007ed6 <_puts_r+0x9e>
 8007eb2:	4622      	mov	r2, r4
 8007eb4:	210a      	movs	r1, #10
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	f000 f913 	bl	80080e2 <__swbuf_r>
 8007ebc:	3001      	adds	r0, #1
 8007ebe:	d0d7      	beq.n	8007e70 <_puts_r+0x38>
 8007ec0:	250a      	movs	r5, #10
 8007ec2:	e7d7      	b.n	8007e74 <_puts_r+0x3c>
 8007ec4:	4622      	mov	r2, r4
 8007ec6:	4628      	mov	r0, r5
 8007ec8:	f000 f90b 	bl	80080e2 <__swbuf_r>
 8007ecc:	3001      	adds	r0, #1
 8007ece:	d1e7      	bne.n	8007ea0 <_puts_r+0x68>
 8007ed0:	e7ce      	b.n	8007e70 <_puts_r+0x38>
 8007ed2:	3e01      	subs	r6, #1
 8007ed4:	e7e4      	b.n	8007ea0 <_puts_r+0x68>
 8007ed6:	6823      	ldr	r3, [r4, #0]
 8007ed8:	1c5a      	adds	r2, r3, #1
 8007eda:	6022      	str	r2, [r4, #0]
 8007edc:	220a      	movs	r2, #10
 8007ede:	701a      	strb	r2, [r3, #0]
 8007ee0:	e7ee      	b.n	8007ec0 <_puts_r+0x88>
	...

08007ee4 <puts>:
 8007ee4:	4b02      	ldr	r3, [pc, #8]	@ (8007ef0 <puts+0xc>)
 8007ee6:	4601      	mov	r1, r0
 8007ee8:	6818      	ldr	r0, [r3, #0]
 8007eea:	f7ff bfa5 	b.w	8007e38 <_puts_r>
 8007eee:	bf00      	nop
 8007ef0:	20000790 	.word	0x20000790

08007ef4 <setvbuf>:
 8007ef4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ef8:	461d      	mov	r5, r3
 8007efa:	4b57      	ldr	r3, [pc, #348]	@ (8008058 <setvbuf+0x164>)
 8007efc:	681f      	ldr	r7, [r3, #0]
 8007efe:	4604      	mov	r4, r0
 8007f00:	460e      	mov	r6, r1
 8007f02:	4690      	mov	r8, r2
 8007f04:	b127      	cbz	r7, 8007f10 <setvbuf+0x1c>
 8007f06:	6a3b      	ldr	r3, [r7, #32]
 8007f08:	b913      	cbnz	r3, 8007f10 <setvbuf+0x1c>
 8007f0a:	4638      	mov	r0, r7
 8007f0c:	f7ff ff4c 	bl	8007da8 <__sinit>
 8007f10:	f1b8 0f02 	cmp.w	r8, #2
 8007f14:	d006      	beq.n	8007f24 <setvbuf+0x30>
 8007f16:	f1b8 0f01 	cmp.w	r8, #1
 8007f1a:	f200 809a 	bhi.w	8008052 <setvbuf+0x15e>
 8007f1e:	2d00      	cmp	r5, #0
 8007f20:	f2c0 8097 	blt.w	8008052 <setvbuf+0x15e>
 8007f24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f26:	07d9      	lsls	r1, r3, #31
 8007f28:	d405      	bmi.n	8007f36 <setvbuf+0x42>
 8007f2a:	89a3      	ldrh	r3, [r4, #12]
 8007f2c:	059a      	lsls	r2, r3, #22
 8007f2e:	d402      	bmi.n	8007f36 <setvbuf+0x42>
 8007f30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f32:	f000 f9e4 	bl	80082fe <__retarget_lock_acquire_recursive>
 8007f36:	4621      	mov	r1, r4
 8007f38:	4638      	mov	r0, r7
 8007f3a:	f000 fe45 	bl	8008bc8 <_fflush_r>
 8007f3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f40:	b141      	cbz	r1, 8007f54 <setvbuf+0x60>
 8007f42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f46:	4299      	cmp	r1, r3
 8007f48:	d002      	beq.n	8007f50 <setvbuf+0x5c>
 8007f4a:	4638      	mov	r0, r7
 8007f4c:	f000 f9e8 	bl	8008320 <_free_r>
 8007f50:	2300      	movs	r3, #0
 8007f52:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f54:	2300      	movs	r3, #0
 8007f56:	61a3      	str	r3, [r4, #24]
 8007f58:	6063      	str	r3, [r4, #4]
 8007f5a:	89a3      	ldrh	r3, [r4, #12]
 8007f5c:	061b      	lsls	r3, r3, #24
 8007f5e:	d503      	bpl.n	8007f68 <setvbuf+0x74>
 8007f60:	6921      	ldr	r1, [r4, #16]
 8007f62:	4638      	mov	r0, r7
 8007f64:	f000 f9dc 	bl	8008320 <_free_r>
 8007f68:	89a3      	ldrh	r3, [r4, #12]
 8007f6a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8007f6e:	f023 0303 	bic.w	r3, r3, #3
 8007f72:	f1b8 0f02 	cmp.w	r8, #2
 8007f76:	81a3      	strh	r3, [r4, #12]
 8007f78:	d061      	beq.n	800803e <setvbuf+0x14a>
 8007f7a:	ab01      	add	r3, sp, #4
 8007f7c:	466a      	mov	r2, sp
 8007f7e:	4621      	mov	r1, r4
 8007f80:	4638      	mov	r0, r7
 8007f82:	f000 fe49 	bl	8008c18 <__swhatbuf_r>
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	4318      	orrs	r0, r3
 8007f8a:	81a0      	strh	r0, [r4, #12]
 8007f8c:	bb2d      	cbnz	r5, 8007fda <setvbuf+0xe6>
 8007f8e:	9d00      	ldr	r5, [sp, #0]
 8007f90:	4628      	mov	r0, r5
 8007f92:	f000 fa0f 	bl	80083b4 <malloc>
 8007f96:	4606      	mov	r6, r0
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	d152      	bne.n	8008042 <setvbuf+0x14e>
 8007f9c:	f8dd 9000 	ldr.w	r9, [sp]
 8007fa0:	45a9      	cmp	r9, r5
 8007fa2:	d140      	bne.n	8008026 <setvbuf+0x132>
 8007fa4:	f04f 35ff 	mov.w	r5, #4294967295
 8007fa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fac:	f043 0202 	orr.w	r2, r3, #2
 8007fb0:	81a2      	strh	r2, [r4, #12]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	60a2      	str	r2, [r4, #8]
 8007fb6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8007fba:	6022      	str	r2, [r4, #0]
 8007fbc:	6122      	str	r2, [r4, #16]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	6162      	str	r2, [r4, #20]
 8007fc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007fc4:	07d6      	lsls	r6, r2, #31
 8007fc6:	d404      	bmi.n	8007fd2 <setvbuf+0xde>
 8007fc8:	0598      	lsls	r0, r3, #22
 8007fca:	d402      	bmi.n	8007fd2 <setvbuf+0xde>
 8007fcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fce:	f000 f997 	bl	8008300 <__retarget_lock_release_recursive>
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	b003      	add	sp, #12
 8007fd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fda:	2e00      	cmp	r6, #0
 8007fdc:	d0d8      	beq.n	8007f90 <setvbuf+0x9c>
 8007fde:	6a3b      	ldr	r3, [r7, #32]
 8007fe0:	b913      	cbnz	r3, 8007fe8 <setvbuf+0xf4>
 8007fe2:	4638      	mov	r0, r7
 8007fe4:	f7ff fee0 	bl	8007da8 <__sinit>
 8007fe8:	f1b8 0f01 	cmp.w	r8, #1
 8007fec:	bf08      	it	eq
 8007fee:	89a3      	ldrheq	r3, [r4, #12]
 8007ff0:	6026      	str	r6, [r4, #0]
 8007ff2:	bf04      	itt	eq
 8007ff4:	f043 0301 	orreq.w	r3, r3, #1
 8007ff8:	81a3      	strheq	r3, [r4, #12]
 8007ffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ffe:	f013 0208 	ands.w	r2, r3, #8
 8008002:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008006:	d01e      	beq.n	8008046 <setvbuf+0x152>
 8008008:	07d9      	lsls	r1, r3, #31
 800800a:	bf41      	itttt	mi
 800800c:	2200      	movmi	r2, #0
 800800e:	426d      	negmi	r5, r5
 8008010:	60a2      	strmi	r2, [r4, #8]
 8008012:	61a5      	strmi	r5, [r4, #24]
 8008014:	bf58      	it	pl
 8008016:	60a5      	strpl	r5, [r4, #8]
 8008018:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800801a:	07d2      	lsls	r2, r2, #31
 800801c:	d401      	bmi.n	8008022 <setvbuf+0x12e>
 800801e:	059b      	lsls	r3, r3, #22
 8008020:	d513      	bpl.n	800804a <setvbuf+0x156>
 8008022:	2500      	movs	r5, #0
 8008024:	e7d5      	b.n	8007fd2 <setvbuf+0xde>
 8008026:	4648      	mov	r0, r9
 8008028:	f000 f9c4 	bl	80083b4 <malloc>
 800802c:	4606      	mov	r6, r0
 800802e:	2800      	cmp	r0, #0
 8008030:	d0b8      	beq.n	8007fa4 <setvbuf+0xb0>
 8008032:	89a3      	ldrh	r3, [r4, #12]
 8008034:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008038:	81a3      	strh	r3, [r4, #12]
 800803a:	464d      	mov	r5, r9
 800803c:	e7cf      	b.n	8007fde <setvbuf+0xea>
 800803e:	2500      	movs	r5, #0
 8008040:	e7b2      	b.n	8007fa8 <setvbuf+0xb4>
 8008042:	46a9      	mov	r9, r5
 8008044:	e7f5      	b.n	8008032 <setvbuf+0x13e>
 8008046:	60a2      	str	r2, [r4, #8]
 8008048:	e7e6      	b.n	8008018 <setvbuf+0x124>
 800804a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800804c:	f000 f958 	bl	8008300 <__retarget_lock_release_recursive>
 8008050:	e7e7      	b.n	8008022 <setvbuf+0x12e>
 8008052:	f04f 35ff 	mov.w	r5, #4294967295
 8008056:	e7bc      	b.n	8007fd2 <setvbuf+0xde>
 8008058:	20000790 	.word	0x20000790

0800805c <__sread>:
 800805c:	b510      	push	{r4, lr}
 800805e:	460c      	mov	r4, r1
 8008060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008064:	f000 f8fc 	bl	8008260 <_read_r>
 8008068:	2800      	cmp	r0, #0
 800806a:	bfab      	itete	ge
 800806c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800806e:	89a3      	ldrhlt	r3, [r4, #12]
 8008070:	181b      	addge	r3, r3, r0
 8008072:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008076:	bfac      	ite	ge
 8008078:	6563      	strge	r3, [r4, #84]	@ 0x54
 800807a:	81a3      	strhlt	r3, [r4, #12]
 800807c:	bd10      	pop	{r4, pc}

0800807e <__swrite>:
 800807e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008082:	461f      	mov	r7, r3
 8008084:	898b      	ldrh	r3, [r1, #12]
 8008086:	05db      	lsls	r3, r3, #23
 8008088:	4605      	mov	r5, r0
 800808a:	460c      	mov	r4, r1
 800808c:	4616      	mov	r6, r2
 800808e:	d505      	bpl.n	800809c <__swrite+0x1e>
 8008090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008094:	2302      	movs	r3, #2
 8008096:	2200      	movs	r2, #0
 8008098:	f000 f8d0 	bl	800823c <_lseek_r>
 800809c:	89a3      	ldrh	r3, [r4, #12]
 800809e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80080a6:	81a3      	strh	r3, [r4, #12]
 80080a8:	4632      	mov	r2, r6
 80080aa:	463b      	mov	r3, r7
 80080ac:	4628      	mov	r0, r5
 80080ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080b2:	f000 b8e7 	b.w	8008284 <_write_r>

080080b6 <__sseek>:
 80080b6:	b510      	push	{r4, lr}
 80080b8:	460c      	mov	r4, r1
 80080ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080be:	f000 f8bd 	bl	800823c <_lseek_r>
 80080c2:	1c43      	adds	r3, r0, #1
 80080c4:	89a3      	ldrh	r3, [r4, #12]
 80080c6:	bf15      	itete	ne
 80080c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80080ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80080ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80080d2:	81a3      	strheq	r3, [r4, #12]
 80080d4:	bf18      	it	ne
 80080d6:	81a3      	strhne	r3, [r4, #12]
 80080d8:	bd10      	pop	{r4, pc}

080080da <__sclose>:
 80080da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080de:	f000 b89d 	b.w	800821c <_close_r>

080080e2 <__swbuf_r>:
 80080e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080e4:	460e      	mov	r6, r1
 80080e6:	4614      	mov	r4, r2
 80080e8:	4605      	mov	r5, r0
 80080ea:	b118      	cbz	r0, 80080f4 <__swbuf_r+0x12>
 80080ec:	6a03      	ldr	r3, [r0, #32]
 80080ee:	b90b      	cbnz	r3, 80080f4 <__swbuf_r+0x12>
 80080f0:	f7ff fe5a 	bl	8007da8 <__sinit>
 80080f4:	69a3      	ldr	r3, [r4, #24]
 80080f6:	60a3      	str	r3, [r4, #8]
 80080f8:	89a3      	ldrh	r3, [r4, #12]
 80080fa:	071a      	lsls	r2, r3, #28
 80080fc:	d501      	bpl.n	8008102 <__swbuf_r+0x20>
 80080fe:	6923      	ldr	r3, [r4, #16]
 8008100:	b943      	cbnz	r3, 8008114 <__swbuf_r+0x32>
 8008102:	4621      	mov	r1, r4
 8008104:	4628      	mov	r0, r5
 8008106:	f000 f82b 	bl	8008160 <__swsetup_r>
 800810a:	b118      	cbz	r0, 8008114 <__swbuf_r+0x32>
 800810c:	f04f 37ff 	mov.w	r7, #4294967295
 8008110:	4638      	mov	r0, r7
 8008112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008114:	6823      	ldr	r3, [r4, #0]
 8008116:	6922      	ldr	r2, [r4, #16]
 8008118:	1a98      	subs	r0, r3, r2
 800811a:	6963      	ldr	r3, [r4, #20]
 800811c:	b2f6      	uxtb	r6, r6
 800811e:	4283      	cmp	r3, r0
 8008120:	4637      	mov	r7, r6
 8008122:	dc05      	bgt.n	8008130 <__swbuf_r+0x4e>
 8008124:	4621      	mov	r1, r4
 8008126:	4628      	mov	r0, r5
 8008128:	f000 fd4e 	bl	8008bc8 <_fflush_r>
 800812c:	2800      	cmp	r0, #0
 800812e:	d1ed      	bne.n	800810c <__swbuf_r+0x2a>
 8008130:	68a3      	ldr	r3, [r4, #8]
 8008132:	3b01      	subs	r3, #1
 8008134:	60a3      	str	r3, [r4, #8]
 8008136:	6823      	ldr	r3, [r4, #0]
 8008138:	1c5a      	adds	r2, r3, #1
 800813a:	6022      	str	r2, [r4, #0]
 800813c:	701e      	strb	r6, [r3, #0]
 800813e:	6962      	ldr	r2, [r4, #20]
 8008140:	1c43      	adds	r3, r0, #1
 8008142:	429a      	cmp	r2, r3
 8008144:	d004      	beq.n	8008150 <__swbuf_r+0x6e>
 8008146:	89a3      	ldrh	r3, [r4, #12]
 8008148:	07db      	lsls	r3, r3, #31
 800814a:	d5e1      	bpl.n	8008110 <__swbuf_r+0x2e>
 800814c:	2e0a      	cmp	r6, #10
 800814e:	d1df      	bne.n	8008110 <__swbuf_r+0x2e>
 8008150:	4621      	mov	r1, r4
 8008152:	4628      	mov	r0, r5
 8008154:	f000 fd38 	bl	8008bc8 <_fflush_r>
 8008158:	2800      	cmp	r0, #0
 800815a:	d0d9      	beq.n	8008110 <__swbuf_r+0x2e>
 800815c:	e7d6      	b.n	800810c <__swbuf_r+0x2a>
	...

08008160 <__swsetup_r>:
 8008160:	b538      	push	{r3, r4, r5, lr}
 8008162:	4b29      	ldr	r3, [pc, #164]	@ (8008208 <__swsetup_r+0xa8>)
 8008164:	4605      	mov	r5, r0
 8008166:	6818      	ldr	r0, [r3, #0]
 8008168:	460c      	mov	r4, r1
 800816a:	b118      	cbz	r0, 8008174 <__swsetup_r+0x14>
 800816c:	6a03      	ldr	r3, [r0, #32]
 800816e:	b90b      	cbnz	r3, 8008174 <__swsetup_r+0x14>
 8008170:	f7ff fe1a 	bl	8007da8 <__sinit>
 8008174:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008178:	0719      	lsls	r1, r3, #28
 800817a:	d422      	bmi.n	80081c2 <__swsetup_r+0x62>
 800817c:	06da      	lsls	r2, r3, #27
 800817e:	d407      	bmi.n	8008190 <__swsetup_r+0x30>
 8008180:	2209      	movs	r2, #9
 8008182:	602a      	str	r2, [r5, #0]
 8008184:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008188:	81a3      	strh	r3, [r4, #12]
 800818a:	f04f 30ff 	mov.w	r0, #4294967295
 800818e:	e033      	b.n	80081f8 <__swsetup_r+0x98>
 8008190:	0758      	lsls	r0, r3, #29
 8008192:	d512      	bpl.n	80081ba <__swsetup_r+0x5a>
 8008194:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008196:	b141      	cbz	r1, 80081aa <__swsetup_r+0x4a>
 8008198:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800819c:	4299      	cmp	r1, r3
 800819e:	d002      	beq.n	80081a6 <__swsetup_r+0x46>
 80081a0:	4628      	mov	r0, r5
 80081a2:	f000 f8bd 	bl	8008320 <_free_r>
 80081a6:	2300      	movs	r3, #0
 80081a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80081aa:	89a3      	ldrh	r3, [r4, #12]
 80081ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80081b0:	81a3      	strh	r3, [r4, #12]
 80081b2:	2300      	movs	r3, #0
 80081b4:	6063      	str	r3, [r4, #4]
 80081b6:	6923      	ldr	r3, [r4, #16]
 80081b8:	6023      	str	r3, [r4, #0]
 80081ba:	89a3      	ldrh	r3, [r4, #12]
 80081bc:	f043 0308 	orr.w	r3, r3, #8
 80081c0:	81a3      	strh	r3, [r4, #12]
 80081c2:	6923      	ldr	r3, [r4, #16]
 80081c4:	b94b      	cbnz	r3, 80081da <__swsetup_r+0x7a>
 80081c6:	89a3      	ldrh	r3, [r4, #12]
 80081c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80081cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081d0:	d003      	beq.n	80081da <__swsetup_r+0x7a>
 80081d2:	4621      	mov	r1, r4
 80081d4:	4628      	mov	r0, r5
 80081d6:	f000 fd45 	bl	8008c64 <__smakebuf_r>
 80081da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081de:	f013 0201 	ands.w	r2, r3, #1
 80081e2:	d00a      	beq.n	80081fa <__swsetup_r+0x9a>
 80081e4:	2200      	movs	r2, #0
 80081e6:	60a2      	str	r2, [r4, #8]
 80081e8:	6962      	ldr	r2, [r4, #20]
 80081ea:	4252      	negs	r2, r2
 80081ec:	61a2      	str	r2, [r4, #24]
 80081ee:	6922      	ldr	r2, [r4, #16]
 80081f0:	b942      	cbnz	r2, 8008204 <__swsetup_r+0xa4>
 80081f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80081f6:	d1c5      	bne.n	8008184 <__swsetup_r+0x24>
 80081f8:	bd38      	pop	{r3, r4, r5, pc}
 80081fa:	0799      	lsls	r1, r3, #30
 80081fc:	bf58      	it	pl
 80081fe:	6962      	ldrpl	r2, [r4, #20]
 8008200:	60a2      	str	r2, [r4, #8]
 8008202:	e7f4      	b.n	80081ee <__swsetup_r+0x8e>
 8008204:	2000      	movs	r0, #0
 8008206:	e7f7      	b.n	80081f8 <__swsetup_r+0x98>
 8008208:	20000790 	.word	0x20000790

0800820c <memset>:
 800820c:	4402      	add	r2, r0
 800820e:	4603      	mov	r3, r0
 8008210:	4293      	cmp	r3, r2
 8008212:	d100      	bne.n	8008216 <memset+0xa>
 8008214:	4770      	bx	lr
 8008216:	f803 1b01 	strb.w	r1, [r3], #1
 800821a:	e7f9      	b.n	8008210 <memset+0x4>

0800821c <_close_r>:
 800821c:	b538      	push	{r3, r4, r5, lr}
 800821e:	4d06      	ldr	r5, [pc, #24]	@ (8008238 <_close_r+0x1c>)
 8008220:	2300      	movs	r3, #0
 8008222:	4604      	mov	r4, r0
 8008224:	4608      	mov	r0, r1
 8008226:	602b      	str	r3, [r5, #0]
 8008228:	f7f9 fe24 	bl	8001e74 <_close>
 800822c:	1c43      	adds	r3, r0, #1
 800822e:	d102      	bne.n	8008236 <_close_r+0x1a>
 8008230:	682b      	ldr	r3, [r5, #0]
 8008232:	b103      	cbz	r3, 8008236 <_close_r+0x1a>
 8008234:	6023      	str	r3, [r4, #0]
 8008236:	bd38      	pop	{r3, r4, r5, pc}
 8008238:	20002274 	.word	0x20002274

0800823c <_lseek_r>:
 800823c:	b538      	push	{r3, r4, r5, lr}
 800823e:	4d07      	ldr	r5, [pc, #28]	@ (800825c <_lseek_r+0x20>)
 8008240:	4604      	mov	r4, r0
 8008242:	4608      	mov	r0, r1
 8008244:	4611      	mov	r1, r2
 8008246:	2200      	movs	r2, #0
 8008248:	602a      	str	r2, [r5, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	f7f9 fe1e 	bl	8001e8c <_lseek>
 8008250:	1c43      	adds	r3, r0, #1
 8008252:	d102      	bne.n	800825a <_lseek_r+0x1e>
 8008254:	682b      	ldr	r3, [r5, #0]
 8008256:	b103      	cbz	r3, 800825a <_lseek_r+0x1e>
 8008258:	6023      	str	r3, [r4, #0]
 800825a:	bd38      	pop	{r3, r4, r5, pc}
 800825c:	20002274 	.word	0x20002274

08008260 <_read_r>:
 8008260:	b538      	push	{r3, r4, r5, lr}
 8008262:	4d07      	ldr	r5, [pc, #28]	@ (8008280 <_read_r+0x20>)
 8008264:	4604      	mov	r4, r0
 8008266:	4608      	mov	r0, r1
 8008268:	4611      	mov	r1, r2
 800826a:	2200      	movs	r2, #0
 800826c:	602a      	str	r2, [r5, #0]
 800826e:	461a      	mov	r2, r3
 8008270:	f7f9 fe14 	bl	8001e9c <_read>
 8008274:	1c43      	adds	r3, r0, #1
 8008276:	d102      	bne.n	800827e <_read_r+0x1e>
 8008278:	682b      	ldr	r3, [r5, #0]
 800827a:	b103      	cbz	r3, 800827e <_read_r+0x1e>
 800827c:	6023      	str	r3, [r4, #0]
 800827e:	bd38      	pop	{r3, r4, r5, pc}
 8008280:	20002274 	.word	0x20002274

08008284 <_write_r>:
 8008284:	b538      	push	{r3, r4, r5, lr}
 8008286:	4d07      	ldr	r5, [pc, #28]	@ (80082a4 <_write_r+0x20>)
 8008288:	4604      	mov	r4, r0
 800828a:	4608      	mov	r0, r1
 800828c:	4611      	mov	r1, r2
 800828e:	2200      	movs	r2, #0
 8008290:	602a      	str	r2, [r5, #0]
 8008292:	461a      	mov	r2, r3
 8008294:	f7f9 fdd4 	bl	8001e40 <_write>
 8008298:	1c43      	adds	r3, r0, #1
 800829a:	d102      	bne.n	80082a2 <_write_r+0x1e>
 800829c:	682b      	ldr	r3, [r5, #0]
 800829e:	b103      	cbz	r3, 80082a2 <_write_r+0x1e>
 80082a0:	6023      	str	r3, [r4, #0]
 80082a2:	bd38      	pop	{r3, r4, r5, pc}
 80082a4:	20002274 	.word	0x20002274

080082a8 <__errno>:
 80082a8:	4b01      	ldr	r3, [pc, #4]	@ (80082b0 <__errno+0x8>)
 80082aa:	6818      	ldr	r0, [r3, #0]
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	20000790 	.word	0x20000790

080082b4 <__libc_init_array>:
 80082b4:	b570      	push	{r4, r5, r6, lr}
 80082b6:	4d0d      	ldr	r5, [pc, #52]	@ (80082ec <__libc_init_array+0x38>)
 80082b8:	4c0d      	ldr	r4, [pc, #52]	@ (80082f0 <__libc_init_array+0x3c>)
 80082ba:	1b64      	subs	r4, r4, r5
 80082bc:	10a4      	asrs	r4, r4, #2
 80082be:	2600      	movs	r6, #0
 80082c0:	42a6      	cmp	r6, r4
 80082c2:	d109      	bne.n	80082d8 <__libc_init_array+0x24>
 80082c4:	4d0b      	ldr	r5, [pc, #44]	@ (80082f4 <__libc_init_array+0x40>)
 80082c6:	4c0c      	ldr	r4, [pc, #48]	@ (80082f8 <__libc_init_array+0x44>)
 80082c8:	f000 fd3a 	bl	8008d40 <_init>
 80082cc:	1b64      	subs	r4, r4, r5
 80082ce:	10a4      	asrs	r4, r4, #2
 80082d0:	2600      	movs	r6, #0
 80082d2:	42a6      	cmp	r6, r4
 80082d4:	d105      	bne.n	80082e2 <__libc_init_array+0x2e>
 80082d6:	bd70      	pop	{r4, r5, r6, pc}
 80082d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082dc:	4798      	blx	r3
 80082de:	3601      	adds	r6, #1
 80082e0:	e7ee      	b.n	80082c0 <__libc_init_array+0xc>
 80082e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80082e6:	4798      	blx	r3
 80082e8:	3601      	adds	r6, #1
 80082ea:	e7f2      	b.n	80082d2 <__libc_init_array+0x1e>
 80082ec:	0801ba68 	.word	0x0801ba68
 80082f0:	0801ba68 	.word	0x0801ba68
 80082f4:	0801ba68 	.word	0x0801ba68
 80082f8:	0801ba6c 	.word	0x0801ba6c

080082fc <__retarget_lock_init_recursive>:
 80082fc:	4770      	bx	lr

080082fe <__retarget_lock_acquire_recursive>:
 80082fe:	4770      	bx	lr

08008300 <__retarget_lock_release_recursive>:
 8008300:	4770      	bx	lr

08008302 <memcpy>:
 8008302:	440a      	add	r2, r1
 8008304:	4291      	cmp	r1, r2
 8008306:	f100 33ff 	add.w	r3, r0, #4294967295
 800830a:	d100      	bne.n	800830e <memcpy+0xc>
 800830c:	4770      	bx	lr
 800830e:	b510      	push	{r4, lr}
 8008310:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008314:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008318:	4291      	cmp	r1, r2
 800831a:	d1f9      	bne.n	8008310 <memcpy+0xe>
 800831c:	bd10      	pop	{r4, pc}
	...

08008320 <_free_r>:
 8008320:	b538      	push	{r3, r4, r5, lr}
 8008322:	4605      	mov	r5, r0
 8008324:	2900      	cmp	r1, #0
 8008326:	d041      	beq.n	80083ac <_free_r+0x8c>
 8008328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800832c:	1f0c      	subs	r4, r1, #4
 800832e:	2b00      	cmp	r3, #0
 8008330:	bfb8      	it	lt
 8008332:	18e4      	addlt	r4, r4, r3
 8008334:	f000 f8e8 	bl	8008508 <__malloc_lock>
 8008338:	4a1d      	ldr	r2, [pc, #116]	@ (80083b0 <_free_r+0x90>)
 800833a:	6813      	ldr	r3, [r2, #0]
 800833c:	b933      	cbnz	r3, 800834c <_free_r+0x2c>
 800833e:	6063      	str	r3, [r4, #4]
 8008340:	6014      	str	r4, [r2, #0]
 8008342:	4628      	mov	r0, r5
 8008344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008348:	f000 b8e4 	b.w	8008514 <__malloc_unlock>
 800834c:	42a3      	cmp	r3, r4
 800834e:	d908      	bls.n	8008362 <_free_r+0x42>
 8008350:	6820      	ldr	r0, [r4, #0]
 8008352:	1821      	adds	r1, r4, r0
 8008354:	428b      	cmp	r3, r1
 8008356:	bf01      	itttt	eq
 8008358:	6819      	ldreq	r1, [r3, #0]
 800835a:	685b      	ldreq	r3, [r3, #4]
 800835c:	1809      	addeq	r1, r1, r0
 800835e:	6021      	streq	r1, [r4, #0]
 8008360:	e7ed      	b.n	800833e <_free_r+0x1e>
 8008362:	461a      	mov	r2, r3
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	b10b      	cbz	r3, 800836c <_free_r+0x4c>
 8008368:	42a3      	cmp	r3, r4
 800836a:	d9fa      	bls.n	8008362 <_free_r+0x42>
 800836c:	6811      	ldr	r1, [r2, #0]
 800836e:	1850      	adds	r0, r2, r1
 8008370:	42a0      	cmp	r0, r4
 8008372:	d10b      	bne.n	800838c <_free_r+0x6c>
 8008374:	6820      	ldr	r0, [r4, #0]
 8008376:	4401      	add	r1, r0
 8008378:	1850      	adds	r0, r2, r1
 800837a:	4283      	cmp	r3, r0
 800837c:	6011      	str	r1, [r2, #0]
 800837e:	d1e0      	bne.n	8008342 <_free_r+0x22>
 8008380:	6818      	ldr	r0, [r3, #0]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	6053      	str	r3, [r2, #4]
 8008386:	4408      	add	r0, r1
 8008388:	6010      	str	r0, [r2, #0]
 800838a:	e7da      	b.n	8008342 <_free_r+0x22>
 800838c:	d902      	bls.n	8008394 <_free_r+0x74>
 800838e:	230c      	movs	r3, #12
 8008390:	602b      	str	r3, [r5, #0]
 8008392:	e7d6      	b.n	8008342 <_free_r+0x22>
 8008394:	6820      	ldr	r0, [r4, #0]
 8008396:	1821      	adds	r1, r4, r0
 8008398:	428b      	cmp	r3, r1
 800839a:	bf04      	itt	eq
 800839c:	6819      	ldreq	r1, [r3, #0]
 800839e:	685b      	ldreq	r3, [r3, #4]
 80083a0:	6063      	str	r3, [r4, #4]
 80083a2:	bf04      	itt	eq
 80083a4:	1809      	addeq	r1, r1, r0
 80083a6:	6021      	streq	r1, [r4, #0]
 80083a8:	6054      	str	r4, [r2, #4]
 80083aa:	e7ca      	b.n	8008342 <_free_r+0x22>
 80083ac:	bd38      	pop	{r3, r4, r5, pc}
 80083ae:	bf00      	nop
 80083b0:	20002280 	.word	0x20002280

080083b4 <malloc>:
 80083b4:	4b02      	ldr	r3, [pc, #8]	@ (80083c0 <malloc+0xc>)
 80083b6:	4601      	mov	r1, r0
 80083b8:	6818      	ldr	r0, [r3, #0]
 80083ba:	f000 b825 	b.w	8008408 <_malloc_r>
 80083be:	bf00      	nop
 80083c0:	20000790 	.word	0x20000790

080083c4 <sbrk_aligned>:
 80083c4:	b570      	push	{r4, r5, r6, lr}
 80083c6:	4e0f      	ldr	r6, [pc, #60]	@ (8008404 <sbrk_aligned+0x40>)
 80083c8:	460c      	mov	r4, r1
 80083ca:	6831      	ldr	r1, [r6, #0]
 80083cc:	4605      	mov	r5, r0
 80083ce:	b911      	cbnz	r1, 80083d6 <sbrk_aligned+0x12>
 80083d0:	f000 fca6 	bl	8008d20 <_sbrk_r>
 80083d4:	6030      	str	r0, [r6, #0]
 80083d6:	4621      	mov	r1, r4
 80083d8:	4628      	mov	r0, r5
 80083da:	f000 fca1 	bl	8008d20 <_sbrk_r>
 80083de:	1c43      	adds	r3, r0, #1
 80083e0:	d103      	bne.n	80083ea <sbrk_aligned+0x26>
 80083e2:	f04f 34ff 	mov.w	r4, #4294967295
 80083e6:	4620      	mov	r0, r4
 80083e8:	bd70      	pop	{r4, r5, r6, pc}
 80083ea:	1cc4      	adds	r4, r0, #3
 80083ec:	f024 0403 	bic.w	r4, r4, #3
 80083f0:	42a0      	cmp	r0, r4
 80083f2:	d0f8      	beq.n	80083e6 <sbrk_aligned+0x22>
 80083f4:	1a21      	subs	r1, r4, r0
 80083f6:	4628      	mov	r0, r5
 80083f8:	f000 fc92 	bl	8008d20 <_sbrk_r>
 80083fc:	3001      	adds	r0, #1
 80083fe:	d1f2      	bne.n	80083e6 <sbrk_aligned+0x22>
 8008400:	e7ef      	b.n	80083e2 <sbrk_aligned+0x1e>
 8008402:	bf00      	nop
 8008404:	2000227c 	.word	0x2000227c

08008408 <_malloc_r>:
 8008408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800840c:	1ccd      	adds	r5, r1, #3
 800840e:	f025 0503 	bic.w	r5, r5, #3
 8008412:	3508      	adds	r5, #8
 8008414:	2d0c      	cmp	r5, #12
 8008416:	bf38      	it	cc
 8008418:	250c      	movcc	r5, #12
 800841a:	2d00      	cmp	r5, #0
 800841c:	4606      	mov	r6, r0
 800841e:	db01      	blt.n	8008424 <_malloc_r+0x1c>
 8008420:	42a9      	cmp	r1, r5
 8008422:	d904      	bls.n	800842e <_malloc_r+0x26>
 8008424:	230c      	movs	r3, #12
 8008426:	6033      	str	r3, [r6, #0]
 8008428:	2000      	movs	r0, #0
 800842a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800842e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008504 <_malloc_r+0xfc>
 8008432:	f000 f869 	bl	8008508 <__malloc_lock>
 8008436:	f8d8 3000 	ldr.w	r3, [r8]
 800843a:	461c      	mov	r4, r3
 800843c:	bb44      	cbnz	r4, 8008490 <_malloc_r+0x88>
 800843e:	4629      	mov	r1, r5
 8008440:	4630      	mov	r0, r6
 8008442:	f7ff ffbf 	bl	80083c4 <sbrk_aligned>
 8008446:	1c43      	adds	r3, r0, #1
 8008448:	4604      	mov	r4, r0
 800844a:	d158      	bne.n	80084fe <_malloc_r+0xf6>
 800844c:	f8d8 4000 	ldr.w	r4, [r8]
 8008450:	4627      	mov	r7, r4
 8008452:	2f00      	cmp	r7, #0
 8008454:	d143      	bne.n	80084de <_malloc_r+0xd6>
 8008456:	2c00      	cmp	r4, #0
 8008458:	d04b      	beq.n	80084f2 <_malloc_r+0xea>
 800845a:	6823      	ldr	r3, [r4, #0]
 800845c:	4639      	mov	r1, r7
 800845e:	4630      	mov	r0, r6
 8008460:	eb04 0903 	add.w	r9, r4, r3
 8008464:	f000 fc5c 	bl	8008d20 <_sbrk_r>
 8008468:	4581      	cmp	r9, r0
 800846a:	d142      	bne.n	80084f2 <_malloc_r+0xea>
 800846c:	6821      	ldr	r1, [r4, #0]
 800846e:	1a6d      	subs	r5, r5, r1
 8008470:	4629      	mov	r1, r5
 8008472:	4630      	mov	r0, r6
 8008474:	f7ff ffa6 	bl	80083c4 <sbrk_aligned>
 8008478:	3001      	adds	r0, #1
 800847a:	d03a      	beq.n	80084f2 <_malloc_r+0xea>
 800847c:	6823      	ldr	r3, [r4, #0]
 800847e:	442b      	add	r3, r5
 8008480:	6023      	str	r3, [r4, #0]
 8008482:	f8d8 3000 	ldr.w	r3, [r8]
 8008486:	685a      	ldr	r2, [r3, #4]
 8008488:	bb62      	cbnz	r2, 80084e4 <_malloc_r+0xdc>
 800848a:	f8c8 7000 	str.w	r7, [r8]
 800848e:	e00f      	b.n	80084b0 <_malloc_r+0xa8>
 8008490:	6822      	ldr	r2, [r4, #0]
 8008492:	1b52      	subs	r2, r2, r5
 8008494:	d420      	bmi.n	80084d8 <_malloc_r+0xd0>
 8008496:	2a0b      	cmp	r2, #11
 8008498:	d917      	bls.n	80084ca <_malloc_r+0xc2>
 800849a:	1961      	adds	r1, r4, r5
 800849c:	42a3      	cmp	r3, r4
 800849e:	6025      	str	r5, [r4, #0]
 80084a0:	bf18      	it	ne
 80084a2:	6059      	strne	r1, [r3, #4]
 80084a4:	6863      	ldr	r3, [r4, #4]
 80084a6:	bf08      	it	eq
 80084a8:	f8c8 1000 	streq.w	r1, [r8]
 80084ac:	5162      	str	r2, [r4, r5]
 80084ae:	604b      	str	r3, [r1, #4]
 80084b0:	4630      	mov	r0, r6
 80084b2:	f000 f82f 	bl	8008514 <__malloc_unlock>
 80084b6:	f104 000b 	add.w	r0, r4, #11
 80084ba:	1d23      	adds	r3, r4, #4
 80084bc:	f020 0007 	bic.w	r0, r0, #7
 80084c0:	1ac2      	subs	r2, r0, r3
 80084c2:	bf1c      	itt	ne
 80084c4:	1a1b      	subne	r3, r3, r0
 80084c6:	50a3      	strne	r3, [r4, r2]
 80084c8:	e7af      	b.n	800842a <_malloc_r+0x22>
 80084ca:	6862      	ldr	r2, [r4, #4]
 80084cc:	42a3      	cmp	r3, r4
 80084ce:	bf0c      	ite	eq
 80084d0:	f8c8 2000 	streq.w	r2, [r8]
 80084d4:	605a      	strne	r2, [r3, #4]
 80084d6:	e7eb      	b.n	80084b0 <_malloc_r+0xa8>
 80084d8:	4623      	mov	r3, r4
 80084da:	6864      	ldr	r4, [r4, #4]
 80084dc:	e7ae      	b.n	800843c <_malloc_r+0x34>
 80084de:	463c      	mov	r4, r7
 80084e0:	687f      	ldr	r7, [r7, #4]
 80084e2:	e7b6      	b.n	8008452 <_malloc_r+0x4a>
 80084e4:	461a      	mov	r2, r3
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	42a3      	cmp	r3, r4
 80084ea:	d1fb      	bne.n	80084e4 <_malloc_r+0xdc>
 80084ec:	2300      	movs	r3, #0
 80084ee:	6053      	str	r3, [r2, #4]
 80084f0:	e7de      	b.n	80084b0 <_malloc_r+0xa8>
 80084f2:	230c      	movs	r3, #12
 80084f4:	6033      	str	r3, [r6, #0]
 80084f6:	4630      	mov	r0, r6
 80084f8:	f000 f80c 	bl	8008514 <__malloc_unlock>
 80084fc:	e794      	b.n	8008428 <_malloc_r+0x20>
 80084fe:	6005      	str	r5, [r0, #0]
 8008500:	e7d6      	b.n	80084b0 <_malloc_r+0xa8>
 8008502:	bf00      	nop
 8008504:	20002280 	.word	0x20002280

08008508 <__malloc_lock>:
 8008508:	4801      	ldr	r0, [pc, #4]	@ (8008510 <__malloc_lock+0x8>)
 800850a:	f7ff bef8 	b.w	80082fe <__retarget_lock_acquire_recursive>
 800850e:	bf00      	nop
 8008510:	20002278 	.word	0x20002278

08008514 <__malloc_unlock>:
 8008514:	4801      	ldr	r0, [pc, #4]	@ (800851c <__malloc_unlock+0x8>)
 8008516:	f7ff bef3 	b.w	8008300 <__retarget_lock_release_recursive>
 800851a:	bf00      	nop
 800851c:	20002278 	.word	0x20002278

08008520 <__sfputc_r>:
 8008520:	6893      	ldr	r3, [r2, #8]
 8008522:	3b01      	subs	r3, #1
 8008524:	2b00      	cmp	r3, #0
 8008526:	b410      	push	{r4}
 8008528:	6093      	str	r3, [r2, #8]
 800852a:	da08      	bge.n	800853e <__sfputc_r+0x1e>
 800852c:	6994      	ldr	r4, [r2, #24]
 800852e:	42a3      	cmp	r3, r4
 8008530:	db01      	blt.n	8008536 <__sfputc_r+0x16>
 8008532:	290a      	cmp	r1, #10
 8008534:	d103      	bne.n	800853e <__sfputc_r+0x1e>
 8008536:	f85d 4b04 	ldr.w	r4, [sp], #4
 800853a:	f7ff bdd2 	b.w	80080e2 <__swbuf_r>
 800853e:	6813      	ldr	r3, [r2, #0]
 8008540:	1c58      	adds	r0, r3, #1
 8008542:	6010      	str	r0, [r2, #0]
 8008544:	7019      	strb	r1, [r3, #0]
 8008546:	4608      	mov	r0, r1
 8008548:	f85d 4b04 	ldr.w	r4, [sp], #4
 800854c:	4770      	bx	lr

0800854e <__sfputs_r>:
 800854e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008550:	4606      	mov	r6, r0
 8008552:	460f      	mov	r7, r1
 8008554:	4614      	mov	r4, r2
 8008556:	18d5      	adds	r5, r2, r3
 8008558:	42ac      	cmp	r4, r5
 800855a:	d101      	bne.n	8008560 <__sfputs_r+0x12>
 800855c:	2000      	movs	r0, #0
 800855e:	e007      	b.n	8008570 <__sfputs_r+0x22>
 8008560:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008564:	463a      	mov	r2, r7
 8008566:	4630      	mov	r0, r6
 8008568:	f7ff ffda 	bl	8008520 <__sfputc_r>
 800856c:	1c43      	adds	r3, r0, #1
 800856e:	d1f3      	bne.n	8008558 <__sfputs_r+0xa>
 8008570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008574 <_vfiprintf_r>:
 8008574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008578:	460d      	mov	r5, r1
 800857a:	b09d      	sub	sp, #116	@ 0x74
 800857c:	4614      	mov	r4, r2
 800857e:	4698      	mov	r8, r3
 8008580:	4606      	mov	r6, r0
 8008582:	b118      	cbz	r0, 800858c <_vfiprintf_r+0x18>
 8008584:	6a03      	ldr	r3, [r0, #32]
 8008586:	b90b      	cbnz	r3, 800858c <_vfiprintf_r+0x18>
 8008588:	f7ff fc0e 	bl	8007da8 <__sinit>
 800858c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800858e:	07d9      	lsls	r1, r3, #31
 8008590:	d405      	bmi.n	800859e <_vfiprintf_r+0x2a>
 8008592:	89ab      	ldrh	r3, [r5, #12]
 8008594:	059a      	lsls	r2, r3, #22
 8008596:	d402      	bmi.n	800859e <_vfiprintf_r+0x2a>
 8008598:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800859a:	f7ff feb0 	bl	80082fe <__retarget_lock_acquire_recursive>
 800859e:	89ab      	ldrh	r3, [r5, #12]
 80085a0:	071b      	lsls	r3, r3, #28
 80085a2:	d501      	bpl.n	80085a8 <_vfiprintf_r+0x34>
 80085a4:	692b      	ldr	r3, [r5, #16]
 80085a6:	b99b      	cbnz	r3, 80085d0 <_vfiprintf_r+0x5c>
 80085a8:	4629      	mov	r1, r5
 80085aa:	4630      	mov	r0, r6
 80085ac:	f7ff fdd8 	bl	8008160 <__swsetup_r>
 80085b0:	b170      	cbz	r0, 80085d0 <_vfiprintf_r+0x5c>
 80085b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80085b4:	07dc      	lsls	r4, r3, #31
 80085b6:	d504      	bpl.n	80085c2 <_vfiprintf_r+0x4e>
 80085b8:	f04f 30ff 	mov.w	r0, #4294967295
 80085bc:	b01d      	add	sp, #116	@ 0x74
 80085be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085c2:	89ab      	ldrh	r3, [r5, #12]
 80085c4:	0598      	lsls	r0, r3, #22
 80085c6:	d4f7      	bmi.n	80085b8 <_vfiprintf_r+0x44>
 80085c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80085ca:	f7ff fe99 	bl	8008300 <__retarget_lock_release_recursive>
 80085ce:	e7f3      	b.n	80085b8 <_vfiprintf_r+0x44>
 80085d0:	2300      	movs	r3, #0
 80085d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80085d4:	2320      	movs	r3, #32
 80085d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80085da:	f8cd 800c 	str.w	r8, [sp, #12]
 80085de:	2330      	movs	r3, #48	@ 0x30
 80085e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008790 <_vfiprintf_r+0x21c>
 80085e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80085e8:	f04f 0901 	mov.w	r9, #1
 80085ec:	4623      	mov	r3, r4
 80085ee:	469a      	mov	sl, r3
 80085f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085f4:	b10a      	cbz	r2, 80085fa <_vfiprintf_r+0x86>
 80085f6:	2a25      	cmp	r2, #37	@ 0x25
 80085f8:	d1f9      	bne.n	80085ee <_vfiprintf_r+0x7a>
 80085fa:	ebba 0b04 	subs.w	fp, sl, r4
 80085fe:	d00b      	beq.n	8008618 <_vfiprintf_r+0xa4>
 8008600:	465b      	mov	r3, fp
 8008602:	4622      	mov	r2, r4
 8008604:	4629      	mov	r1, r5
 8008606:	4630      	mov	r0, r6
 8008608:	f7ff ffa1 	bl	800854e <__sfputs_r>
 800860c:	3001      	adds	r0, #1
 800860e:	f000 80a7 	beq.w	8008760 <_vfiprintf_r+0x1ec>
 8008612:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008614:	445a      	add	r2, fp
 8008616:	9209      	str	r2, [sp, #36]	@ 0x24
 8008618:	f89a 3000 	ldrb.w	r3, [sl]
 800861c:	2b00      	cmp	r3, #0
 800861e:	f000 809f 	beq.w	8008760 <_vfiprintf_r+0x1ec>
 8008622:	2300      	movs	r3, #0
 8008624:	f04f 32ff 	mov.w	r2, #4294967295
 8008628:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800862c:	f10a 0a01 	add.w	sl, sl, #1
 8008630:	9304      	str	r3, [sp, #16]
 8008632:	9307      	str	r3, [sp, #28]
 8008634:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008638:	931a      	str	r3, [sp, #104]	@ 0x68
 800863a:	4654      	mov	r4, sl
 800863c:	2205      	movs	r2, #5
 800863e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008642:	4853      	ldr	r0, [pc, #332]	@ (8008790 <_vfiprintf_r+0x21c>)
 8008644:	f7f7 fdd4 	bl	80001f0 <memchr>
 8008648:	9a04      	ldr	r2, [sp, #16]
 800864a:	b9d8      	cbnz	r0, 8008684 <_vfiprintf_r+0x110>
 800864c:	06d1      	lsls	r1, r2, #27
 800864e:	bf44      	itt	mi
 8008650:	2320      	movmi	r3, #32
 8008652:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008656:	0713      	lsls	r3, r2, #28
 8008658:	bf44      	itt	mi
 800865a:	232b      	movmi	r3, #43	@ 0x2b
 800865c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008660:	f89a 3000 	ldrb.w	r3, [sl]
 8008664:	2b2a      	cmp	r3, #42	@ 0x2a
 8008666:	d015      	beq.n	8008694 <_vfiprintf_r+0x120>
 8008668:	9a07      	ldr	r2, [sp, #28]
 800866a:	4654      	mov	r4, sl
 800866c:	2000      	movs	r0, #0
 800866e:	f04f 0c0a 	mov.w	ip, #10
 8008672:	4621      	mov	r1, r4
 8008674:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008678:	3b30      	subs	r3, #48	@ 0x30
 800867a:	2b09      	cmp	r3, #9
 800867c:	d94b      	bls.n	8008716 <_vfiprintf_r+0x1a2>
 800867e:	b1b0      	cbz	r0, 80086ae <_vfiprintf_r+0x13a>
 8008680:	9207      	str	r2, [sp, #28]
 8008682:	e014      	b.n	80086ae <_vfiprintf_r+0x13a>
 8008684:	eba0 0308 	sub.w	r3, r0, r8
 8008688:	fa09 f303 	lsl.w	r3, r9, r3
 800868c:	4313      	orrs	r3, r2
 800868e:	9304      	str	r3, [sp, #16]
 8008690:	46a2      	mov	sl, r4
 8008692:	e7d2      	b.n	800863a <_vfiprintf_r+0xc6>
 8008694:	9b03      	ldr	r3, [sp, #12]
 8008696:	1d19      	adds	r1, r3, #4
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	9103      	str	r1, [sp, #12]
 800869c:	2b00      	cmp	r3, #0
 800869e:	bfbb      	ittet	lt
 80086a0:	425b      	neglt	r3, r3
 80086a2:	f042 0202 	orrlt.w	r2, r2, #2
 80086a6:	9307      	strge	r3, [sp, #28]
 80086a8:	9307      	strlt	r3, [sp, #28]
 80086aa:	bfb8      	it	lt
 80086ac:	9204      	strlt	r2, [sp, #16]
 80086ae:	7823      	ldrb	r3, [r4, #0]
 80086b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80086b2:	d10a      	bne.n	80086ca <_vfiprintf_r+0x156>
 80086b4:	7863      	ldrb	r3, [r4, #1]
 80086b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80086b8:	d132      	bne.n	8008720 <_vfiprintf_r+0x1ac>
 80086ba:	9b03      	ldr	r3, [sp, #12]
 80086bc:	1d1a      	adds	r2, r3, #4
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	9203      	str	r2, [sp, #12]
 80086c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80086c6:	3402      	adds	r4, #2
 80086c8:	9305      	str	r3, [sp, #20]
 80086ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80087a0 <_vfiprintf_r+0x22c>
 80086ce:	7821      	ldrb	r1, [r4, #0]
 80086d0:	2203      	movs	r2, #3
 80086d2:	4650      	mov	r0, sl
 80086d4:	f7f7 fd8c 	bl	80001f0 <memchr>
 80086d8:	b138      	cbz	r0, 80086ea <_vfiprintf_r+0x176>
 80086da:	9b04      	ldr	r3, [sp, #16]
 80086dc:	eba0 000a 	sub.w	r0, r0, sl
 80086e0:	2240      	movs	r2, #64	@ 0x40
 80086e2:	4082      	lsls	r2, r0
 80086e4:	4313      	orrs	r3, r2
 80086e6:	3401      	adds	r4, #1
 80086e8:	9304      	str	r3, [sp, #16]
 80086ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086ee:	4829      	ldr	r0, [pc, #164]	@ (8008794 <_vfiprintf_r+0x220>)
 80086f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80086f4:	2206      	movs	r2, #6
 80086f6:	f7f7 fd7b 	bl	80001f0 <memchr>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	d03f      	beq.n	800877e <_vfiprintf_r+0x20a>
 80086fe:	4b26      	ldr	r3, [pc, #152]	@ (8008798 <_vfiprintf_r+0x224>)
 8008700:	bb1b      	cbnz	r3, 800874a <_vfiprintf_r+0x1d6>
 8008702:	9b03      	ldr	r3, [sp, #12]
 8008704:	3307      	adds	r3, #7
 8008706:	f023 0307 	bic.w	r3, r3, #7
 800870a:	3308      	adds	r3, #8
 800870c:	9303      	str	r3, [sp, #12]
 800870e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008710:	443b      	add	r3, r7
 8008712:	9309      	str	r3, [sp, #36]	@ 0x24
 8008714:	e76a      	b.n	80085ec <_vfiprintf_r+0x78>
 8008716:	fb0c 3202 	mla	r2, ip, r2, r3
 800871a:	460c      	mov	r4, r1
 800871c:	2001      	movs	r0, #1
 800871e:	e7a8      	b.n	8008672 <_vfiprintf_r+0xfe>
 8008720:	2300      	movs	r3, #0
 8008722:	3401      	adds	r4, #1
 8008724:	9305      	str	r3, [sp, #20]
 8008726:	4619      	mov	r1, r3
 8008728:	f04f 0c0a 	mov.w	ip, #10
 800872c:	4620      	mov	r0, r4
 800872e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008732:	3a30      	subs	r2, #48	@ 0x30
 8008734:	2a09      	cmp	r2, #9
 8008736:	d903      	bls.n	8008740 <_vfiprintf_r+0x1cc>
 8008738:	2b00      	cmp	r3, #0
 800873a:	d0c6      	beq.n	80086ca <_vfiprintf_r+0x156>
 800873c:	9105      	str	r1, [sp, #20]
 800873e:	e7c4      	b.n	80086ca <_vfiprintf_r+0x156>
 8008740:	fb0c 2101 	mla	r1, ip, r1, r2
 8008744:	4604      	mov	r4, r0
 8008746:	2301      	movs	r3, #1
 8008748:	e7f0      	b.n	800872c <_vfiprintf_r+0x1b8>
 800874a:	ab03      	add	r3, sp, #12
 800874c:	9300      	str	r3, [sp, #0]
 800874e:	462a      	mov	r2, r5
 8008750:	4b12      	ldr	r3, [pc, #72]	@ (800879c <_vfiprintf_r+0x228>)
 8008752:	a904      	add	r1, sp, #16
 8008754:	4630      	mov	r0, r6
 8008756:	f3af 8000 	nop.w
 800875a:	4607      	mov	r7, r0
 800875c:	1c78      	adds	r0, r7, #1
 800875e:	d1d6      	bne.n	800870e <_vfiprintf_r+0x19a>
 8008760:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008762:	07d9      	lsls	r1, r3, #31
 8008764:	d405      	bmi.n	8008772 <_vfiprintf_r+0x1fe>
 8008766:	89ab      	ldrh	r3, [r5, #12]
 8008768:	059a      	lsls	r2, r3, #22
 800876a:	d402      	bmi.n	8008772 <_vfiprintf_r+0x1fe>
 800876c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800876e:	f7ff fdc7 	bl	8008300 <__retarget_lock_release_recursive>
 8008772:	89ab      	ldrh	r3, [r5, #12]
 8008774:	065b      	lsls	r3, r3, #25
 8008776:	f53f af1f 	bmi.w	80085b8 <_vfiprintf_r+0x44>
 800877a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800877c:	e71e      	b.n	80085bc <_vfiprintf_r+0x48>
 800877e:	ab03      	add	r3, sp, #12
 8008780:	9300      	str	r3, [sp, #0]
 8008782:	462a      	mov	r2, r5
 8008784:	4b05      	ldr	r3, [pc, #20]	@ (800879c <_vfiprintf_r+0x228>)
 8008786:	a904      	add	r1, sp, #16
 8008788:	4630      	mov	r0, r6
 800878a:	f000 f879 	bl	8008880 <_printf_i>
 800878e:	e7e4      	b.n	800875a <_vfiprintf_r+0x1e6>
 8008790:	0801ba2c 	.word	0x0801ba2c
 8008794:	0801ba36 	.word	0x0801ba36
 8008798:	00000000 	.word	0x00000000
 800879c:	0800854f 	.word	0x0800854f
 80087a0:	0801ba32 	.word	0x0801ba32

080087a4 <_printf_common>:
 80087a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087a8:	4616      	mov	r6, r2
 80087aa:	4698      	mov	r8, r3
 80087ac:	688a      	ldr	r2, [r1, #8]
 80087ae:	690b      	ldr	r3, [r1, #16]
 80087b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80087b4:	4293      	cmp	r3, r2
 80087b6:	bfb8      	it	lt
 80087b8:	4613      	movlt	r3, r2
 80087ba:	6033      	str	r3, [r6, #0]
 80087bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80087c0:	4607      	mov	r7, r0
 80087c2:	460c      	mov	r4, r1
 80087c4:	b10a      	cbz	r2, 80087ca <_printf_common+0x26>
 80087c6:	3301      	adds	r3, #1
 80087c8:	6033      	str	r3, [r6, #0]
 80087ca:	6823      	ldr	r3, [r4, #0]
 80087cc:	0699      	lsls	r1, r3, #26
 80087ce:	bf42      	ittt	mi
 80087d0:	6833      	ldrmi	r3, [r6, #0]
 80087d2:	3302      	addmi	r3, #2
 80087d4:	6033      	strmi	r3, [r6, #0]
 80087d6:	6825      	ldr	r5, [r4, #0]
 80087d8:	f015 0506 	ands.w	r5, r5, #6
 80087dc:	d106      	bne.n	80087ec <_printf_common+0x48>
 80087de:	f104 0a19 	add.w	sl, r4, #25
 80087e2:	68e3      	ldr	r3, [r4, #12]
 80087e4:	6832      	ldr	r2, [r6, #0]
 80087e6:	1a9b      	subs	r3, r3, r2
 80087e8:	42ab      	cmp	r3, r5
 80087ea:	dc26      	bgt.n	800883a <_printf_common+0x96>
 80087ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80087f0:	6822      	ldr	r2, [r4, #0]
 80087f2:	3b00      	subs	r3, #0
 80087f4:	bf18      	it	ne
 80087f6:	2301      	movne	r3, #1
 80087f8:	0692      	lsls	r2, r2, #26
 80087fa:	d42b      	bmi.n	8008854 <_printf_common+0xb0>
 80087fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008800:	4641      	mov	r1, r8
 8008802:	4638      	mov	r0, r7
 8008804:	47c8      	blx	r9
 8008806:	3001      	adds	r0, #1
 8008808:	d01e      	beq.n	8008848 <_printf_common+0xa4>
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	6922      	ldr	r2, [r4, #16]
 800880e:	f003 0306 	and.w	r3, r3, #6
 8008812:	2b04      	cmp	r3, #4
 8008814:	bf02      	ittt	eq
 8008816:	68e5      	ldreq	r5, [r4, #12]
 8008818:	6833      	ldreq	r3, [r6, #0]
 800881a:	1aed      	subeq	r5, r5, r3
 800881c:	68a3      	ldr	r3, [r4, #8]
 800881e:	bf0c      	ite	eq
 8008820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008824:	2500      	movne	r5, #0
 8008826:	4293      	cmp	r3, r2
 8008828:	bfc4      	itt	gt
 800882a:	1a9b      	subgt	r3, r3, r2
 800882c:	18ed      	addgt	r5, r5, r3
 800882e:	2600      	movs	r6, #0
 8008830:	341a      	adds	r4, #26
 8008832:	42b5      	cmp	r5, r6
 8008834:	d11a      	bne.n	800886c <_printf_common+0xc8>
 8008836:	2000      	movs	r0, #0
 8008838:	e008      	b.n	800884c <_printf_common+0xa8>
 800883a:	2301      	movs	r3, #1
 800883c:	4652      	mov	r2, sl
 800883e:	4641      	mov	r1, r8
 8008840:	4638      	mov	r0, r7
 8008842:	47c8      	blx	r9
 8008844:	3001      	adds	r0, #1
 8008846:	d103      	bne.n	8008850 <_printf_common+0xac>
 8008848:	f04f 30ff 	mov.w	r0, #4294967295
 800884c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008850:	3501      	adds	r5, #1
 8008852:	e7c6      	b.n	80087e2 <_printf_common+0x3e>
 8008854:	18e1      	adds	r1, r4, r3
 8008856:	1c5a      	adds	r2, r3, #1
 8008858:	2030      	movs	r0, #48	@ 0x30
 800885a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800885e:	4422      	add	r2, r4
 8008860:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008864:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008868:	3302      	adds	r3, #2
 800886a:	e7c7      	b.n	80087fc <_printf_common+0x58>
 800886c:	2301      	movs	r3, #1
 800886e:	4622      	mov	r2, r4
 8008870:	4641      	mov	r1, r8
 8008872:	4638      	mov	r0, r7
 8008874:	47c8      	blx	r9
 8008876:	3001      	adds	r0, #1
 8008878:	d0e6      	beq.n	8008848 <_printf_common+0xa4>
 800887a:	3601      	adds	r6, #1
 800887c:	e7d9      	b.n	8008832 <_printf_common+0x8e>
	...

08008880 <_printf_i>:
 8008880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008884:	7e0f      	ldrb	r7, [r1, #24]
 8008886:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008888:	2f78      	cmp	r7, #120	@ 0x78
 800888a:	4691      	mov	r9, r2
 800888c:	4680      	mov	r8, r0
 800888e:	460c      	mov	r4, r1
 8008890:	469a      	mov	sl, r3
 8008892:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008896:	d807      	bhi.n	80088a8 <_printf_i+0x28>
 8008898:	2f62      	cmp	r7, #98	@ 0x62
 800889a:	d80a      	bhi.n	80088b2 <_printf_i+0x32>
 800889c:	2f00      	cmp	r7, #0
 800889e:	f000 80d2 	beq.w	8008a46 <_printf_i+0x1c6>
 80088a2:	2f58      	cmp	r7, #88	@ 0x58
 80088a4:	f000 80b9 	beq.w	8008a1a <_printf_i+0x19a>
 80088a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80088ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80088b0:	e03a      	b.n	8008928 <_printf_i+0xa8>
 80088b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80088b6:	2b15      	cmp	r3, #21
 80088b8:	d8f6      	bhi.n	80088a8 <_printf_i+0x28>
 80088ba:	a101      	add	r1, pc, #4	@ (adr r1, 80088c0 <_printf_i+0x40>)
 80088bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80088c0:	08008919 	.word	0x08008919
 80088c4:	0800892d 	.word	0x0800892d
 80088c8:	080088a9 	.word	0x080088a9
 80088cc:	080088a9 	.word	0x080088a9
 80088d0:	080088a9 	.word	0x080088a9
 80088d4:	080088a9 	.word	0x080088a9
 80088d8:	0800892d 	.word	0x0800892d
 80088dc:	080088a9 	.word	0x080088a9
 80088e0:	080088a9 	.word	0x080088a9
 80088e4:	080088a9 	.word	0x080088a9
 80088e8:	080088a9 	.word	0x080088a9
 80088ec:	08008a2d 	.word	0x08008a2d
 80088f0:	08008957 	.word	0x08008957
 80088f4:	080089e7 	.word	0x080089e7
 80088f8:	080088a9 	.word	0x080088a9
 80088fc:	080088a9 	.word	0x080088a9
 8008900:	08008a4f 	.word	0x08008a4f
 8008904:	080088a9 	.word	0x080088a9
 8008908:	08008957 	.word	0x08008957
 800890c:	080088a9 	.word	0x080088a9
 8008910:	080088a9 	.word	0x080088a9
 8008914:	080089ef 	.word	0x080089ef
 8008918:	6833      	ldr	r3, [r6, #0]
 800891a:	1d1a      	adds	r2, r3, #4
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	6032      	str	r2, [r6, #0]
 8008920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008924:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008928:	2301      	movs	r3, #1
 800892a:	e09d      	b.n	8008a68 <_printf_i+0x1e8>
 800892c:	6833      	ldr	r3, [r6, #0]
 800892e:	6820      	ldr	r0, [r4, #0]
 8008930:	1d19      	adds	r1, r3, #4
 8008932:	6031      	str	r1, [r6, #0]
 8008934:	0606      	lsls	r6, r0, #24
 8008936:	d501      	bpl.n	800893c <_printf_i+0xbc>
 8008938:	681d      	ldr	r5, [r3, #0]
 800893a:	e003      	b.n	8008944 <_printf_i+0xc4>
 800893c:	0645      	lsls	r5, r0, #25
 800893e:	d5fb      	bpl.n	8008938 <_printf_i+0xb8>
 8008940:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008944:	2d00      	cmp	r5, #0
 8008946:	da03      	bge.n	8008950 <_printf_i+0xd0>
 8008948:	232d      	movs	r3, #45	@ 0x2d
 800894a:	426d      	negs	r5, r5
 800894c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008950:	4859      	ldr	r0, [pc, #356]	@ (8008ab8 <_printf_i+0x238>)
 8008952:	230a      	movs	r3, #10
 8008954:	e011      	b.n	800897a <_printf_i+0xfa>
 8008956:	6821      	ldr	r1, [r4, #0]
 8008958:	6833      	ldr	r3, [r6, #0]
 800895a:	0608      	lsls	r0, r1, #24
 800895c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008960:	d402      	bmi.n	8008968 <_printf_i+0xe8>
 8008962:	0649      	lsls	r1, r1, #25
 8008964:	bf48      	it	mi
 8008966:	b2ad      	uxthmi	r5, r5
 8008968:	2f6f      	cmp	r7, #111	@ 0x6f
 800896a:	4853      	ldr	r0, [pc, #332]	@ (8008ab8 <_printf_i+0x238>)
 800896c:	6033      	str	r3, [r6, #0]
 800896e:	bf14      	ite	ne
 8008970:	230a      	movne	r3, #10
 8008972:	2308      	moveq	r3, #8
 8008974:	2100      	movs	r1, #0
 8008976:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800897a:	6866      	ldr	r6, [r4, #4]
 800897c:	60a6      	str	r6, [r4, #8]
 800897e:	2e00      	cmp	r6, #0
 8008980:	bfa2      	ittt	ge
 8008982:	6821      	ldrge	r1, [r4, #0]
 8008984:	f021 0104 	bicge.w	r1, r1, #4
 8008988:	6021      	strge	r1, [r4, #0]
 800898a:	b90d      	cbnz	r5, 8008990 <_printf_i+0x110>
 800898c:	2e00      	cmp	r6, #0
 800898e:	d04b      	beq.n	8008a28 <_printf_i+0x1a8>
 8008990:	4616      	mov	r6, r2
 8008992:	fbb5 f1f3 	udiv	r1, r5, r3
 8008996:	fb03 5711 	mls	r7, r3, r1, r5
 800899a:	5dc7      	ldrb	r7, [r0, r7]
 800899c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089a0:	462f      	mov	r7, r5
 80089a2:	42bb      	cmp	r3, r7
 80089a4:	460d      	mov	r5, r1
 80089a6:	d9f4      	bls.n	8008992 <_printf_i+0x112>
 80089a8:	2b08      	cmp	r3, #8
 80089aa:	d10b      	bne.n	80089c4 <_printf_i+0x144>
 80089ac:	6823      	ldr	r3, [r4, #0]
 80089ae:	07df      	lsls	r7, r3, #31
 80089b0:	d508      	bpl.n	80089c4 <_printf_i+0x144>
 80089b2:	6923      	ldr	r3, [r4, #16]
 80089b4:	6861      	ldr	r1, [r4, #4]
 80089b6:	4299      	cmp	r1, r3
 80089b8:	bfde      	ittt	le
 80089ba:	2330      	movle	r3, #48	@ 0x30
 80089bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80089c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80089c4:	1b92      	subs	r2, r2, r6
 80089c6:	6122      	str	r2, [r4, #16]
 80089c8:	f8cd a000 	str.w	sl, [sp]
 80089cc:	464b      	mov	r3, r9
 80089ce:	aa03      	add	r2, sp, #12
 80089d0:	4621      	mov	r1, r4
 80089d2:	4640      	mov	r0, r8
 80089d4:	f7ff fee6 	bl	80087a4 <_printf_common>
 80089d8:	3001      	adds	r0, #1
 80089da:	d14a      	bne.n	8008a72 <_printf_i+0x1f2>
 80089dc:	f04f 30ff 	mov.w	r0, #4294967295
 80089e0:	b004      	add	sp, #16
 80089e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089e6:	6823      	ldr	r3, [r4, #0]
 80089e8:	f043 0320 	orr.w	r3, r3, #32
 80089ec:	6023      	str	r3, [r4, #0]
 80089ee:	4833      	ldr	r0, [pc, #204]	@ (8008abc <_printf_i+0x23c>)
 80089f0:	2778      	movs	r7, #120	@ 0x78
 80089f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80089f6:	6823      	ldr	r3, [r4, #0]
 80089f8:	6831      	ldr	r1, [r6, #0]
 80089fa:	061f      	lsls	r7, r3, #24
 80089fc:	f851 5b04 	ldr.w	r5, [r1], #4
 8008a00:	d402      	bmi.n	8008a08 <_printf_i+0x188>
 8008a02:	065f      	lsls	r7, r3, #25
 8008a04:	bf48      	it	mi
 8008a06:	b2ad      	uxthmi	r5, r5
 8008a08:	6031      	str	r1, [r6, #0]
 8008a0a:	07d9      	lsls	r1, r3, #31
 8008a0c:	bf44      	itt	mi
 8008a0e:	f043 0320 	orrmi.w	r3, r3, #32
 8008a12:	6023      	strmi	r3, [r4, #0]
 8008a14:	b11d      	cbz	r5, 8008a1e <_printf_i+0x19e>
 8008a16:	2310      	movs	r3, #16
 8008a18:	e7ac      	b.n	8008974 <_printf_i+0xf4>
 8008a1a:	4827      	ldr	r0, [pc, #156]	@ (8008ab8 <_printf_i+0x238>)
 8008a1c:	e7e9      	b.n	80089f2 <_printf_i+0x172>
 8008a1e:	6823      	ldr	r3, [r4, #0]
 8008a20:	f023 0320 	bic.w	r3, r3, #32
 8008a24:	6023      	str	r3, [r4, #0]
 8008a26:	e7f6      	b.n	8008a16 <_printf_i+0x196>
 8008a28:	4616      	mov	r6, r2
 8008a2a:	e7bd      	b.n	80089a8 <_printf_i+0x128>
 8008a2c:	6833      	ldr	r3, [r6, #0]
 8008a2e:	6825      	ldr	r5, [r4, #0]
 8008a30:	6961      	ldr	r1, [r4, #20]
 8008a32:	1d18      	adds	r0, r3, #4
 8008a34:	6030      	str	r0, [r6, #0]
 8008a36:	062e      	lsls	r6, r5, #24
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	d501      	bpl.n	8008a40 <_printf_i+0x1c0>
 8008a3c:	6019      	str	r1, [r3, #0]
 8008a3e:	e002      	b.n	8008a46 <_printf_i+0x1c6>
 8008a40:	0668      	lsls	r0, r5, #25
 8008a42:	d5fb      	bpl.n	8008a3c <_printf_i+0x1bc>
 8008a44:	8019      	strh	r1, [r3, #0]
 8008a46:	2300      	movs	r3, #0
 8008a48:	6123      	str	r3, [r4, #16]
 8008a4a:	4616      	mov	r6, r2
 8008a4c:	e7bc      	b.n	80089c8 <_printf_i+0x148>
 8008a4e:	6833      	ldr	r3, [r6, #0]
 8008a50:	1d1a      	adds	r2, r3, #4
 8008a52:	6032      	str	r2, [r6, #0]
 8008a54:	681e      	ldr	r6, [r3, #0]
 8008a56:	6862      	ldr	r2, [r4, #4]
 8008a58:	2100      	movs	r1, #0
 8008a5a:	4630      	mov	r0, r6
 8008a5c:	f7f7 fbc8 	bl	80001f0 <memchr>
 8008a60:	b108      	cbz	r0, 8008a66 <_printf_i+0x1e6>
 8008a62:	1b80      	subs	r0, r0, r6
 8008a64:	6060      	str	r0, [r4, #4]
 8008a66:	6863      	ldr	r3, [r4, #4]
 8008a68:	6123      	str	r3, [r4, #16]
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a70:	e7aa      	b.n	80089c8 <_printf_i+0x148>
 8008a72:	6923      	ldr	r3, [r4, #16]
 8008a74:	4632      	mov	r2, r6
 8008a76:	4649      	mov	r1, r9
 8008a78:	4640      	mov	r0, r8
 8008a7a:	47d0      	blx	sl
 8008a7c:	3001      	adds	r0, #1
 8008a7e:	d0ad      	beq.n	80089dc <_printf_i+0x15c>
 8008a80:	6823      	ldr	r3, [r4, #0]
 8008a82:	079b      	lsls	r3, r3, #30
 8008a84:	d413      	bmi.n	8008aae <_printf_i+0x22e>
 8008a86:	68e0      	ldr	r0, [r4, #12]
 8008a88:	9b03      	ldr	r3, [sp, #12]
 8008a8a:	4298      	cmp	r0, r3
 8008a8c:	bfb8      	it	lt
 8008a8e:	4618      	movlt	r0, r3
 8008a90:	e7a6      	b.n	80089e0 <_printf_i+0x160>
 8008a92:	2301      	movs	r3, #1
 8008a94:	4632      	mov	r2, r6
 8008a96:	4649      	mov	r1, r9
 8008a98:	4640      	mov	r0, r8
 8008a9a:	47d0      	blx	sl
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	d09d      	beq.n	80089dc <_printf_i+0x15c>
 8008aa0:	3501      	adds	r5, #1
 8008aa2:	68e3      	ldr	r3, [r4, #12]
 8008aa4:	9903      	ldr	r1, [sp, #12]
 8008aa6:	1a5b      	subs	r3, r3, r1
 8008aa8:	42ab      	cmp	r3, r5
 8008aaa:	dcf2      	bgt.n	8008a92 <_printf_i+0x212>
 8008aac:	e7eb      	b.n	8008a86 <_printf_i+0x206>
 8008aae:	2500      	movs	r5, #0
 8008ab0:	f104 0619 	add.w	r6, r4, #25
 8008ab4:	e7f5      	b.n	8008aa2 <_printf_i+0x222>
 8008ab6:	bf00      	nop
 8008ab8:	0801ba3d 	.word	0x0801ba3d
 8008abc:	0801ba4e 	.word	0x0801ba4e

08008ac0 <__sflush_r>:
 8008ac0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ac8:	0716      	lsls	r6, r2, #28
 8008aca:	4605      	mov	r5, r0
 8008acc:	460c      	mov	r4, r1
 8008ace:	d454      	bmi.n	8008b7a <__sflush_r+0xba>
 8008ad0:	684b      	ldr	r3, [r1, #4]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	dc02      	bgt.n	8008adc <__sflush_r+0x1c>
 8008ad6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	dd48      	ble.n	8008b6e <__sflush_r+0xae>
 8008adc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ade:	2e00      	cmp	r6, #0
 8008ae0:	d045      	beq.n	8008b6e <__sflush_r+0xae>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ae8:	682f      	ldr	r7, [r5, #0]
 8008aea:	6a21      	ldr	r1, [r4, #32]
 8008aec:	602b      	str	r3, [r5, #0]
 8008aee:	d030      	beq.n	8008b52 <__sflush_r+0x92>
 8008af0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008af2:	89a3      	ldrh	r3, [r4, #12]
 8008af4:	0759      	lsls	r1, r3, #29
 8008af6:	d505      	bpl.n	8008b04 <__sflush_r+0x44>
 8008af8:	6863      	ldr	r3, [r4, #4]
 8008afa:	1ad2      	subs	r2, r2, r3
 8008afc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008afe:	b10b      	cbz	r3, 8008b04 <__sflush_r+0x44>
 8008b00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b02:	1ad2      	subs	r2, r2, r3
 8008b04:	2300      	movs	r3, #0
 8008b06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b08:	6a21      	ldr	r1, [r4, #32]
 8008b0a:	4628      	mov	r0, r5
 8008b0c:	47b0      	blx	r6
 8008b0e:	1c43      	adds	r3, r0, #1
 8008b10:	89a3      	ldrh	r3, [r4, #12]
 8008b12:	d106      	bne.n	8008b22 <__sflush_r+0x62>
 8008b14:	6829      	ldr	r1, [r5, #0]
 8008b16:	291d      	cmp	r1, #29
 8008b18:	d82b      	bhi.n	8008b72 <__sflush_r+0xb2>
 8008b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8008bc4 <__sflush_r+0x104>)
 8008b1c:	410a      	asrs	r2, r1
 8008b1e:	07d6      	lsls	r6, r2, #31
 8008b20:	d427      	bmi.n	8008b72 <__sflush_r+0xb2>
 8008b22:	2200      	movs	r2, #0
 8008b24:	6062      	str	r2, [r4, #4]
 8008b26:	04d9      	lsls	r1, r3, #19
 8008b28:	6922      	ldr	r2, [r4, #16]
 8008b2a:	6022      	str	r2, [r4, #0]
 8008b2c:	d504      	bpl.n	8008b38 <__sflush_r+0x78>
 8008b2e:	1c42      	adds	r2, r0, #1
 8008b30:	d101      	bne.n	8008b36 <__sflush_r+0x76>
 8008b32:	682b      	ldr	r3, [r5, #0]
 8008b34:	b903      	cbnz	r3, 8008b38 <__sflush_r+0x78>
 8008b36:	6560      	str	r0, [r4, #84]	@ 0x54
 8008b38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b3a:	602f      	str	r7, [r5, #0]
 8008b3c:	b1b9      	cbz	r1, 8008b6e <__sflush_r+0xae>
 8008b3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b42:	4299      	cmp	r1, r3
 8008b44:	d002      	beq.n	8008b4c <__sflush_r+0x8c>
 8008b46:	4628      	mov	r0, r5
 8008b48:	f7ff fbea 	bl	8008320 <_free_r>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b50:	e00d      	b.n	8008b6e <__sflush_r+0xae>
 8008b52:	2301      	movs	r3, #1
 8008b54:	4628      	mov	r0, r5
 8008b56:	47b0      	blx	r6
 8008b58:	4602      	mov	r2, r0
 8008b5a:	1c50      	adds	r0, r2, #1
 8008b5c:	d1c9      	bne.n	8008af2 <__sflush_r+0x32>
 8008b5e:	682b      	ldr	r3, [r5, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d0c6      	beq.n	8008af2 <__sflush_r+0x32>
 8008b64:	2b1d      	cmp	r3, #29
 8008b66:	d001      	beq.n	8008b6c <__sflush_r+0xac>
 8008b68:	2b16      	cmp	r3, #22
 8008b6a:	d11e      	bne.n	8008baa <__sflush_r+0xea>
 8008b6c:	602f      	str	r7, [r5, #0]
 8008b6e:	2000      	movs	r0, #0
 8008b70:	e022      	b.n	8008bb8 <__sflush_r+0xf8>
 8008b72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b76:	b21b      	sxth	r3, r3
 8008b78:	e01b      	b.n	8008bb2 <__sflush_r+0xf2>
 8008b7a:	690f      	ldr	r7, [r1, #16]
 8008b7c:	2f00      	cmp	r7, #0
 8008b7e:	d0f6      	beq.n	8008b6e <__sflush_r+0xae>
 8008b80:	0793      	lsls	r3, r2, #30
 8008b82:	680e      	ldr	r6, [r1, #0]
 8008b84:	bf08      	it	eq
 8008b86:	694b      	ldreq	r3, [r1, #20]
 8008b88:	600f      	str	r7, [r1, #0]
 8008b8a:	bf18      	it	ne
 8008b8c:	2300      	movne	r3, #0
 8008b8e:	eba6 0807 	sub.w	r8, r6, r7
 8008b92:	608b      	str	r3, [r1, #8]
 8008b94:	f1b8 0f00 	cmp.w	r8, #0
 8008b98:	dde9      	ble.n	8008b6e <__sflush_r+0xae>
 8008b9a:	6a21      	ldr	r1, [r4, #32]
 8008b9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008b9e:	4643      	mov	r3, r8
 8008ba0:	463a      	mov	r2, r7
 8008ba2:	4628      	mov	r0, r5
 8008ba4:	47b0      	blx	r6
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	dc08      	bgt.n	8008bbc <__sflush_r+0xfc>
 8008baa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bb2:	81a3      	strh	r3, [r4, #12]
 8008bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bbc:	4407      	add	r7, r0
 8008bbe:	eba8 0800 	sub.w	r8, r8, r0
 8008bc2:	e7e7      	b.n	8008b94 <__sflush_r+0xd4>
 8008bc4:	dfbffffe 	.word	0xdfbffffe

08008bc8 <_fflush_r>:
 8008bc8:	b538      	push	{r3, r4, r5, lr}
 8008bca:	690b      	ldr	r3, [r1, #16]
 8008bcc:	4605      	mov	r5, r0
 8008bce:	460c      	mov	r4, r1
 8008bd0:	b913      	cbnz	r3, 8008bd8 <_fflush_r+0x10>
 8008bd2:	2500      	movs	r5, #0
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	bd38      	pop	{r3, r4, r5, pc}
 8008bd8:	b118      	cbz	r0, 8008be2 <_fflush_r+0x1a>
 8008bda:	6a03      	ldr	r3, [r0, #32]
 8008bdc:	b90b      	cbnz	r3, 8008be2 <_fflush_r+0x1a>
 8008bde:	f7ff f8e3 	bl	8007da8 <__sinit>
 8008be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d0f3      	beq.n	8008bd2 <_fflush_r+0xa>
 8008bea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008bec:	07d0      	lsls	r0, r2, #31
 8008bee:	d404      	bmi.n	8008bfa <_fflush_r+0x32>
 8008bf0:	0599      	lsls	r1, r3, #22
 8008bf2:	d402      	bmi.n	8008bfa <_fflush_r+0x32>
 8008bf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008bf6:	f7ff fb82 	bl	80082fe <__retarget_lock_acquire_recursive>
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	f7ff ff5f 	bl	8008ac0 <__sflush_r>
 8008c02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c04:	07da      	lsls	r2, r3, #31
 8008c06:	4605      	mov	r5, r0
 8008c08:	d4e4      	bmi.n	8008bd4 <_fflush_r+0xc>
 8008c0a:	89a3      	ldrh	r3, [r4, #12]
 8008c0c:	059b      	lsls	r3, r3, #22
 8008c0e:	d4e1      	bmi.n	8008bd4 <_fflush_r+0xc>
 8008c10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c12:	f7ff fb75 	bl	8008300 <__retarget_lock_release_recursive>
 8008c16:	e7dd      	b.n	8008bd4 <_fflush_r+0xc>

08008c18 <__swhatbuf_r>:
 8008c18:	b570      	push	{r4, r5, r6, lr}
 8008c1a:	460c      	mov	r4, r1
 8008c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c20:	2900      	cmp	r1, #0
 8008c22:	b096      	sub	sp, #88	@ 0x58
 8008c24:	4615      	mov	r5, r2
 8008c26:	461e      	mov	r6, r3
 8008c28:	da0d      	bge.n	8008c46 <__swhatbuf_r+0x2e>
 8008c2a:	89a3      	ldrh	r3, [r4, #12]
 8008c2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008c30:	f04f 0100 	mov.w	r1, #0
 8008c34:	bf14      	ite	ne
 8008c36:	2340      	movne	r3, #64	@ 0x40
 8008c38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008c3c:	2000      	movs	r0, #0
 8008c3e:	6031      	str	r1, [r6, #0]
 8008c40:	602b      	str	r3, [r5, #0]
 8008c42:	b016      	add	sp, #88	@ 0x58
 8008c44:	bd70      	pop	{r4, r5, r6, pc}
 8008c46:	466a      	mov	r2, sp
 8008c48:	f000 f848 	bl	8008cdc <_fstat_r>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	dbec      	blt.n	8008c2a <__swhatbuf_r+0x12>
 8008c50:	9901      	ldr	r1, [sp, #4]
 8008c52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008c56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008c5a:	4259      	negs	r1, r3
 8008c5c:	4159      	adcs	r1, r3
 8008c5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008c62:	e7eb      	b.n	8008c3c <__swhatbuf_r+0x24>

08008c64 <__smakebuf_r>:
 8008c64:	898b      	ldrh	r3, [r1, #12]
 8008c66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c68:	079d      	lsls	r5, r3, #30
 8008c6a:	4606      	mov	r6, r0
 8008c6c:	460c      	mov	r4, r1
 8008c6e:	d507      	bpl.n	8008c80 <__smakebuf_r+0x1c>
 8008c70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008c74:	6023      	str	r3, [r4, #0]
 8008c76:	6123      	str	r3, [r4, #16]
 8008c78:	2301      	movs	r3, #1
 8008c7a:	6163      	str	r3, [r4, #20]
 8008c7c:	b003      	add	sp, #12
 8008c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c80:	ab01      	add	r3, sp, #4
 8008c82:	466a      	mov	r2, sp
 8008c84:	f7ff ffc8 	bl	8008c18 <__swhatbuf_r>
 8008c88:	9f00      	ldr	r7, [sp, #0]
 8008c8a:	4605      	mov	r5, r0
 8008c8c:	4639      	mov	r1, r7
 8008c8e:	4630      	mov	r0, r6
 8008c90:	f7ff fbba 	bl	8008408 <_malloc_r>
 8008c94:	b948      	cbnz	r0, 8008caa <__smakebuf_r+0x46>
 8008c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c9a:	059a      	lsls	r2, r3, #22
 8008c9c:	d4ee      	bmi.n	8008c7c <__smakebuf_r+0x18>
 8008c9e:	f023 0303 	bic.w	r3, r3, #3
 8008ca2:	f043 0302 	orr.w	r3, r3, #2
 8008ca6:	81a3      	strh	r3, [r4, #12]
 8008ca8:	e7e2      	b.n	8008c70 <__smakebuf_r+0xc>
 8008caa:	89a3      	ldrh	r3, [r4, #12]
 8008cac:	6020      	str	r0, [r4, #0]
 8008cae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cb2:	81a3      	strh	r3, [r4, #12]
 8008cb4:	9b01      	ldr	r3, [sp, #4]
 8008cb6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008cba:	b15b      	cbz	r3, 8008cd4 <__smakebuf_r+0x70>
 8008cbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	f000 f81d 	bl	8008d00 <_isatty_r>
 8008cc6:	b128      	cbz	r0, 8008cd4 <__smakebuf_r+0x70>
 8008cc8:	89a3      	ldrh	r3, [r4, #12]
 8008cca:	f023 0303 	bic.w	r3, r3, #3
 8008cce:	f043 0301 	orr.w	r3, r3, #1
 8008cd2:	81a3      	strh	r3, [r4, #12]
 8008cd4:	89a3      	ldrh	r3, [r4, #12]
 8008cd6:	431d      	orrs	r5, r3
 8008cd8:	81a5      	strh	r5, [r4, #12]
 8008cda:	e7cf      	b.n	8008c7c <__smakebuf_r+0x18>

08008cdc <_fstat_r>:
 8008cdc:	b538      	push	{r3, r4, r5, lr}
 8008cde:	4d07      	ldr	r5, [pc, #28]	@ (8008cfc <_fstat_r+0x20>)
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	4604      	mov	r4, r0
 8008ce4:	4608      	mov	r0, r1
 8008ce6:	4611      	mov	r1, r2
 8008ce8:	602b      	str	r3, [r5, #0]
 8008cea:	f7f9 f8ef 	bl	8001ecc <_fstat>
 8008cee:	1c43      	adds	r3, r0, #1
 8008cf0:	d102      	bne.n	8008cf8 <_fstat_r+0x1c>
 8008cf2:	682b      	ldr	r3, [r5, #0]
 8008cf4:	b103      	cbz	r3, 8008cf8 <_fstat_r+0x1c>
 8008cf6:	6023      	str	r3, [r4, #0]
 8008cf8:	bd38      	pop	{r3, r4, r5, pc}
 8008cfa:	bf00      	nop
 8008cfc:	20002274 	.word	0x20002274

08008d00 <_isatty_r>:
 8008d00:	b538      	push	{r3, r4, r5, lr}
 8008d02:	4d06      	ldr	r5, [pc, #24]	@ (8008d1c <_isatty_r+0x1c>)
 8008d04:	2300      	movs	r3, #0
 8008d06:	4604      	mov	r4, r0
 8008d08:	4608      	mov	r0, r1
 8008d0a:	602b      	str	r3, [r5, #0]
 8008d0c:	f7f9 f88c 	bl	8001e28 <_isatty>
 8008d10:	1c43      	adds	r3, r0, #1
 8008d12:	d102      	bne.n	8008d1a <_isatty_r+0x1a>
 8008d14:	682b      	ldr	r3, [r5, #0]
 8008d16:	b103      	cbz	r3, 8008d1a <_isatty_r+0x1a>
 8008d18:	6023      	str	r3, [r4, #0]
 8008d1a:	bd38      	pop	{r3, r4, r5, pc}
 8008d1c:	20002274 	.word	0x20002274

08008d20 <_sbrk_r>:
 8008d20:	b538      	push	{r3, r4, r5, lr}
 8008d22:	4d06      	ldr	r5, [pc, #24]	@ (8008d3c <_sbrk_r+0x1c>)
 8008d24:	2300      	movs	r3, #0
 8008d26:	4604      	mov	r4, r0
 8008d28:	4608      	mov	r0, r1
 8008d2a:	602b      	str	r3, [r5, #0]
 8008d2c:	f7fa faf8 	bl	8003320 <_sbrk>
 8008d30:	1c43      	adds	r3, r0, #1
 8008d32:	d102      	bne.n	8008d3a <_sbrk_r+0x1a>
 8008d34:	682b      	ldr	r3, [r5, #0]
 8008d36:	b103      	cbz	r3, 8008d3a <_sbrk_r+0x1a>
 8008d38:	6023      	str	r3, [r4, #0]
 8008d3a:	bd38      	pop	{r3, r4, r5, pc}
 8008d3c:	20002274 	.word	0x20002274

08008d40 <_init>:
 8008d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d42:	bf00      	nop
 8008d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d46:	bc08      	pop	{r3}
 8008d48:	469e      	mov	lr, r3
 8008d4a:	4770      	bx	lr

08008d4c <_fini>:
 8008d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d4e:	bf00      	nop
 8008d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d52:	bc08      	pop	{r3}
 8008d54:	469e      	mov	lr, r3
 8008d56:	4770      	bx	lr
