[12/04 15:49:04      0s] 
[12/04 15:49:04      0s] Cadence Innovus(TM) Implementation System.
[12/04 15:49:04      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/04 15:49:04      0s] 
[12/04 15:49:04      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/04 15:49:04      0s] Options:	
[12/04 15:49:04      0s] Date:		Wed Dec  4 15:49:04 2024
[12/04 15:49:04      0s] Host:		ee30 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7773X 64-Core Processor 512KB)
[12/04 15:49:04      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/04 15:49:04      0s] 
[12/04 15:49:04      0s] License:
[12/04 15:49:04      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/04 15:49:04      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/04 15:49:16     11s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 15:49:16     11s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/04 15:49:16     11s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 15:49:16     11s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/04 15:49:16     11s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/04 15:49:16     11s] @(#)CDS: CPE v20.15-s071
[12/04 15:49:16     11s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 15:49:16     11s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/04 15:49:16     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/04 15:49:16     11s] @(#)CDS: RCDB 11.15.0
[12/04 15:49:16     11s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/04 15:49:16     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31926_ee30_iclab018_PQSYRG.

[12/04 15:49:16     11s] Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.
[12/04 15:49:18     13s] 
[12/04 15:49:18     13s] **INFO:  MMMC transition support version v31-84 
[12/04 15:49:18     13s] 
[12/04 15:49:18     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/04 15:49:18     13s] <CMD> suppressMessage ENCEXT-2799
[12/04 15:49:18     13s] <CMD> getVersion
[12/04 15:49:19     13s] [INFO] Loading Pegasus 21.21 fill procedures
[12/04 15:49:19     13s] <CMD> win
[12/04 15:49:30     14s] <CMD> encMessage warning 0
[12/04 15:49:30     14s] Suppress "**WARN ..." messages.
[12/04 15:49:30     14s] <CMD> encMessage debug 0
[12/04 15:49:30     14s] <CMD> encMessage info 0
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/04 15:49:31     14s] To increase the message display limit, refer to the product command reference manual.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/04 15:49:31     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:49:31     14s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:49:31     14s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:49:31     14s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:49:31     14s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:49:31     14s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:49:31     14s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:49:31     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:49:31     14s] Loading view definition file from /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/viewDefinition.tcl
[12/04 15:49:32     15s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/04 15:49:32     15s] *** End library_loading (cpu=0.01min, real=0.02min, mem=18.5M, fe_cpu=0.26min, fe_real=0.47min, fe_mem=937.2M) ***
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/04 15:49:32     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/04 15:49:32     15s] To increase the message display limit, refer to the product command reference manual.
[12/04 15:49:32     15s] *** Netlist is unique.
[12/04 15:49:32     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:32     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:32     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:32     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:32     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:32     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:32     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:32     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:32     15s] Loading preference file /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/gui.pref.tcl ...
[12/04 15:49:32     16s] 
[12/04 15:49:32     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/04 15:49:32     16s] 
[12/04 15:49:32     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/04 15:49:32     16s] 
[12/04 15:49:32     16s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:49:32     16s] 
[12/04 15:49:32     16s] TimeStamp Deleting Cell Server End ...
[12/04 15:49:32     16s] 
[12/04 15:49:32     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[12/04 15:49:32     16s] 
[12/04 15:49:32     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[12/04 15:49:32     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 15:49:32     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 15:49:32     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 15:49:32     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 15:49:33     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:33     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:33     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:33     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:33     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:33     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:33     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:33     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:49:33     16s] Loading place ...
[12/04 15:49:34     16s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/04 15:49:34     16s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:49:34     16s] 
[12/04 15:49:34     16s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:49:34     16s] 
[12/04 15:49:34     16s] TimeStamp Deleting Cell Server End ...
[12/04 15:49:34     16s] 
[12/04 15:49:34     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/04 15:49:34     16s] 
[12/04 15:49:34     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/04 15:49:34     16s] 
[12/04 15:49:34     16s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:49:34     16s] 
[12/04 15:49:34     16s] TimeStamp Deleting Cell Server End ...
[12/04 15:49:34     16s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.15-s105_1. They will be removed in the next release. 
[12/04 15:49:34     16s] timing_enable_default_delay_arc
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:49:36     17s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:49:36     17s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:49:36     17s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:50:07     18s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 15:50:07     18s] The ring targets are set to core/block ring wires.
[12/04 15:50:07     18s] addRing command will consider rows while creating rings.
[12/04 15:50:07     18s] addRing command will disallow rings to go over rows.
[12/04 15:50:07     18s] addRing command will ignore shorts while creating rings.
[12/04 15:50:07     18s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 10 -use_interleaving_wire_group 1
[12/04 15:50:07     18s] 
[12/04 15:50:07     18s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.8M)
[12/04 15:50:07     18s] Ring generation is complete.
[12/04 15:50:07     18s] vias are now being generated.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2929.370117) (139.880005, 2947.270020).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2929.370117) (139.880005, 2947.270020).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2929.370117) (139.880005, 2947.270020).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 2929.370117) (139.880005, 2947.270020).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2909.370117) (139.880005, 2927.370117).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2909.370117) (139.880005, 2927.370117).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2909.370117) (139.880005, 2927.370117).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 2909.370117) (139.880005, 2927.370117).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2889.469971) (139.880005, 2907.370117).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2889.469971) (139.880005, 2907.370117).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2889.469971) (139.880005, 2907.370117).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 2889.469971) (139.880005, 2907.370117).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 495.250000) (139.880005, 513.150024).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 495.250000) (139.880005, 513.150024).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 495.250000) (139.880005, 513.150024).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 495.250000) (139.880005, 513.150024).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 475.250000) (139.880005, 493.250000).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 475.250000) (139.880005, 493.250000).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 475.250000) (139.880005, 493.250000).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 475.250000) (139.880005, 493.250000).
[12/04 15:50:07     18s] Type 'man IMPPP-570' for more detail.
[12/04 15:50:07     18s] **WARN: (EMS-27):	Message (IMPPP-570) has exceeded the current message display limit of 20.
[12/04 15:50:07     18s] To increase the message display limit, refer to the product command reference manual.
[12/04 15:50:07     18s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (3139.83, 3168.16) (3157.73, 3172.68).
[12/04 15:50:07     18s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (3119.83, 3168.16) (3137.83, 3172.68).
[12/04 15:50:07     18s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (3099.93, 3168.16) (3117.83, 3172.68).
[12/04 15:50:07     18s] addRing created 368 wires.
[12/04 15:50:07     18s] ViaGen created 750 vias, deleted 0 via to avoid violation.
[12/04 15:50:07     18s] +--------+----------------+----------------+
[12/04 15:50:07     18s] |  Layer |     Created    |     Deleted    |
[12/04 15:50:07     18s] +--------+----------------+----------------+
[12/04 15:50:07     18s] | metal2 |       184      |       NA       |
[12/04 15:50:07     18s] |  via2  |       750      |        0       |
[12/04 15:50:07     18s] | metal3 |       184      |       NA       |
[12/04 15:50:07     18s] +--------+----------------+----------------+
[12/04 15:50:13     19s] <CMD> fit
[12/04 15:50:14     19s] <CMD> zoomBox 942.33600 885.47400 4154.10400 2500.04900
[12/04 15:50:15     19s] <CMD> zoomBox 2393.18400 1387.82700 3604.50400 1996.76500
[12/04 15:50:15     19s] <CMD> zoomBox 2791.92800 1541.63700 3424.24600 1859.50700
[12/04 15:50:33     20s] <CMD> undo
[12/04 15:50:42     21s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 15:50:42     21s] The ring targets are set to core/block ring wires.
[12/04 15:50:42     21s] addRing command will consider rows while creating rings.
[12/04 15:50:42     21s] addRing command will disallow rings to go over rows.
[12/04 15:50:42     21s] addRing command will ignore shorts while creating rings.
[12/04 15:50:42     21s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 8 -use_interleaving_wire_group 1
[12/04 15:50:42     21s] 
[12/04 15:50:42     21s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2229.3M)
[12/04 15:50:42     21s] Ring generation is complete.
[12/04 15:50:42     21s] vias are now being generated.
[12/04 15:50:42     21s] addRing created 64 wires.
[12/04 15:50:42     21s] ViaGen created 512 vias, deleted 0 via to avoid violation.
[12/04 15:50:42     21s] +--------+----------------+----------------+
[12/04 15:50:42     21s] |  Layer |     Created    |     Deleted    |
[12/04 15:50:42     21s] +--------+----------------+----------------+
[12/04 15:50:42     21s] | metal2 |       32       |       NA       |
[12/04 15:50:42     21s] |  via2  |       512      |        0       |
[12/04 15:50:42     21s] | metal3 |       32       |       NA       |
[12/04 15:50:42     21s] +--------+----------------+----------------+
[12/04 15:50:46     21s] <CMD> fit
[12/04 15:51:02     22s] <CMD> setSrouteMode -viaConnectToShape { ring blockring }
[12/04 15:51:02     22s] <CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/04 15:51:02     22s] *** Begin SPECIAL ROUTE on Wed Dec  4 15:51:02 2024 ***
[12/04 15:51:02     22s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/04 15:51:02     22s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.90Ghz)
[12/04 15:51:02     22s] 
[12/04 15:51:02     22s] Begin option processing ...
[12/04 15:51:02     22s] srouteConnectPowerBump set to false
[12/04 15:51:02     22s] routeSelectNet set to "GND VCC"
[12/04 15:51:02     22s] routeSpecial set to true
[12/04 15:51:02     22s] srouteBlockPin set to "useLef"
[12/04 15:51:02     22s] srouteBottomLayerLimit set to 1
[12/04 15:51:02     22s] srouteBottomTargetLayerLimit set to 1
[12/04 15:51:02     22s] srouteConnectConverterPin set to false
[12/04 15:51:02     22s] srouteConnectCorePin set to false
[12/04 15:51:02     22s] srouteConnectStripe set to false
[12/04 15:51:02     22s] srouteCrossoverViaBottomLayer set to 1
[12/04 15:51:02     22s] srouteCrossoverViaTopLayer set to 6
[12/04 15:51:02     22s] srouteFollowCorePinEnd set to 3
[12/04 15:51:02     22s] srouteFollowPadPin set to false
[12/04 15:51:02     22s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 15:51:02     22s] srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[12/04 15:51:02     22s] sroutePadPinAllPorts set to true
[12/04 15:51:02     22s] sroutePreserveExistingRoutes set to true
[12/04 15:51:02     22s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 15:51:02     22s] srouteStopBlockPin set to "nearestTarget"
[12/04 15:51:02     22s] srouteTopLayerLimit set to 6
[12/04 15:51:02     22s] srouteTopTargetLayerLimit set to 6
[12/04 15:51:02     22s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3323.00 megs.
[12/04 15:51:02     22s] 
[12/04 15:51:02     22s] Reading DB technology information...
[12/04 15:51:02     22s] Finished reading DB technology information.
[12/04 15:51:02     22s] Reading floorplan and netlist information...
[12/04 15:51:02     22s] Finished reading floorplan and netlist information.
[12/04 15:51:02     22s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/04 15:51:02     22s] Read in 98 macros, 98 used
[12/04 15:51:02     22s] Read in 215 components
[12/04 15:51:02     22s]   91 core components: 91 unplaced, 0 placed, 0 fixed
[12/04 15:51:02     22s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/04 15:51:02     22s] Read in 88 logical pins
[12/04 15:51:02     22s] Read in 88 nets
[12/04 15:51:02     22s] Read in 2 special nets, 2 routed
[12/04 15:51:02     22s] Read in 198 terminals
[12/04 15:51:02     22s] 2 nets selected.
[12/04 15:51:02     22s] 
[12/04 15:51:02     22s] Begin power routing ...
[12/04 15:51:02     22s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 15:51:02     22s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 15:51:02     22s]   Number of IO ports routed: 48
[12/04 15:51:02     22s]   Number of Block ports routed: 0
[12/04 15:51:02     22s]   Number of Power Bump ports routed: 0
[12/04 15:51:02     22s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3325.00 megs.
[12/04 15:51:02     22s] 
[12/04 15:51:02     22s] 
[12/04 15:51:02     22s] 
[12/04 15:51:02     22s]  Begin updating DB with routing results ...
[12/04 15:51:02     22s]  Updating DB with 0 via definition ...
[12/04 15:51:02     22s] sroute created 48 wires.
[12/04 15:51:02     22s] ViaGen created 384 vias, deleted 0 via to avoid violation.
[12/04 15:51:02     22s] +--------+----------------+----------------+
[12/04 15:51:02     22s] |  Layer |     Created    |     Deleted    |
[12/04 15:51:02     22s] +--------+----------------+----------------+
[12/04 15:51:02     22s] | metal1 |       24       |       NA       |
[12/04 15:51:02     22s] |   via  |       192      |        0       |
[12/04 15:51:02     22s] | metal2 |       18       |       NA       |
[12/04 15:51:02     22s] |  via2  |       144      |        0       |
[12/04 15:51:02     22s] |  via3  |       48       |        0       |
[12/04 15:51:02     22s] | metal4 |        6       |       NA       |
[12/04 15:51:02     22s] +--------+----------------+----------------+
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:51:07     22s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:51:07     22s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:51:07     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:51:30     23s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 15:51:30     23s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 15:51:30     23s] 
[12/04 15:51:30     23s] Stripes will stop at the boundary of the specified area.
[12/04 15:51:30     23s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 15:51:30     23s] Stripes will not extend to closest target.
[12/04 15:51:30     23s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 15:51:30     23s] Stripes will not be created over regions without power planning wires.
[12/04 15:51:30     23s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 15:51:30     23s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 15:51:30     23s] Offset for stripe breaking is set to 0.
[12/04 15:51:30     23s] <CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 200 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 15:51:30     23s] 
[12/04 15:51:30     23s] Initialize fgc environment(mem: 2226.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     23s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     23s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     23s] Starting stripe generation ...
[12/04 15:51:30     23s] Non-Default Mode Option Settings :
[12/04 15:51:30     23s]   NONE
[12/04 15:51:30     23s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     23s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     23s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     23s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     23s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     24s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     24s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     24s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     24s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     24s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:30     24s] Stripe generation is complete.
[12/04 15:51:30     24s] vias are now being generated.
[12/04 15:51:30     24s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (154.75, 405.88) (314.95, 409.88).
[12/04 15:51:30     24s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3016.31, 405.88) (3176.51, 409.88).
[12/04 15:51:30     24s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (154.75, 2805.88) (314.95, 2809.88).
[12/04 15:51:30     24s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3016.31, 2805.88) (3176.51, 2809.88).
[12/04 15:51:30     24s] addStripe created 26 wires.
[12/04 15:51:30     24s] ViaGen created 416 vias, deleted 0 via to avoid violation.
[12/04 15:51:30     24s] +--------+----------------+----------------+
[12/04 15:51:30     24s] |  Layer |     Created    |     Deleted    |
[12/04 15:51:30     24s] +--------+----------------+----------------+
[12/04 15:51:30     24s] |  via2  |       416      |        0       |
[12/04 15:51:30     24s] | metal3 |       26       |       NA       |
[12/04 15:51:30     24s] +--------+----------------+----------------+
[12/04 15:51:42     24s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 15:51:42     24s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 15:51:42     24s] 
[12/04 15:51:42     24s] Stripes will stop at the boundary of the specified area.
[12/04 15:51:42     24s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 15:51:42     24s] Stripes will not extend to closest target.
[12/04 15:51:42     24s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 15:51:42     24s] Stripes will not be created over regions without power planning wires.
[12/04 15:51:42     24s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 15:51:42     24s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 15:51:42     24s] Offset for stripe breaking is set to 0.
[12/04 15:51:42     24s] <CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 200 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 15:51:42     24s] 
[12/04 15:51:42     24s] Initialize fgc environment(mem: 2226.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Starting stripe generation ...
[12/04 15:51:42     24s] Non-Default Mode Option Settings :
[12/04 15:51:42     24s]   NONE
[12/04 15:51:42     24s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
[12/04 15:51:42     24s] Stripe generation is complete.
[12/04 15:51:42     24s] vias are now being generated.
[12/04 15:51:42     24s] addStripe created 32 wires.
[12/04 15:51:42     24s] ViaGen created 760 vias, deleted 0 via to avoid violation.
[12/04 15:51:42     24s] +--------+----------------+----------------+
[12/04 15:51:42     24s] |  Layer |     Created    |     Deleted    |
[12/04 15:51:42     24s] +--------+----------------+----------------+
[12/04 15:51:42     24s] | metal1 |        2       |       NA       |
[12/04 15:51:42     24s] |   via  |       18       |        0       |
[12/04 15:51:42     24s] | metal2 |       28       |       NA       |
[12/04 15:51:42     24s] |  via2  |       742      |        0       |
[12/04 15:51:42     24s] | metal3 |        2       |       NA       |
[12/04 15:51:42     24s] +--------+----------------+----------------+
[12/04 15:52:01     25s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/04 15:52:01     25s] <CMD> sroute -connect { blockPin padPin corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/04 15:52:01     25s] *** Begin SPECIAL ROUTE on Wed Dec  4 15:52:01 2024 ***
[12/04 15:52:01     25s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/04 15:52:01     25s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[12/04 15:52:01     25s] 
[12/04 15:52:01     25s] Begin option processing ...
[12/04 15:52:01     25s] srouteConnectPowerBump set to false
[12/04 15:52:01     25s] routeSelectNet set to "GND VCC"
[12/04 15:52:01     25s] routeSpecial set to true
[12/04 15:52:01     25s] srouteBlockPin set to "useLef"
[12/04 15:52:01     25s] srouteBottomLayerLimit set to 1
[12/04 15:52:01     25s] srouteBottomTargetLayerLimit set to 1
[12/04 15:52:01     25s] srouteConnectConverterPin set to false
[12/04 15:52:01     25s] srouteConnectStripe set to false
[12/04 15:52:01     25s] srouteCrossoverViaBottomLayer set to 1
[12/04 15:52:01     25s] srouteCrossoverViaTopLayer set to 6
[12/04 15:52:01     25s] srouteFollowCorePinEnd set to 3
[12/04 15:52:01     25s] srouteFollowPadPin set to false
[12/04 15:52:01     25s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 15:52:01     25s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/04 15:52:01     25s] sroutePadPinAllPorts set to true
[12/04 15:52:01     25s] sroutePreserveExistingRoutes set to true
[12/04 15:52:01     25s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 15:52:01     25s] srouteStopBlockPin set to "nearestTarget"
[12/04 15:52:01     25s] srouteTopLayerLimit set to 6
[12/04 15:52:01     25s] srouteTopTargetLayerLimit set to 6
[12/04 15:52:01     25s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3327.00 megs.
[12/04 15:52:01     25s] 
[12/04 15:52:01     25s] Reading DB technology information...
[12/04 15:52:01     25s] Finished reading DB technology information.
[12/04 15:52:01     25s] Reading floorplan and netlist information...
[12/04 15:52:01     25s] Finished reading floorplan and netlist information.
[12/04 15:52:01     26s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/04 15:52:01     26s] Read in 402 macros, 99 used
[12/04 15:52:01     26s] Read in 215 components
[12/04 15:52:01     26s]   91 core components: 91 unplaced, 0 placed, 0 fixed
[12/04 15:52:01     26s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/04 15:52:01     26s] Read in 88 logical pins
[12/04 15:52:01     26s] Read in 88 nets
[12/04 15:52:01     26s] Read in 2 special nets, 2 routed
[12/04 15:52:01     26s] Read in 198 terminals
[12/04 15:52:01     26s] 2 nets selected.
[12/04 15:52:01     26s] 
[12/04 15:52:01     26s] Begin power routing ...
[12/04 15:52:01     26s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 15:52:01     26s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 15:52:01     26s] CPU time for FollowPin 0 seconds
[12/04 15:52:02     26s] CPU time for FollowPin 0 seconds
[12/04 15:52:02     27s]   Number of IO ports routed: 0
[12/04 15:52:02     27s]   Number of Block ports routed: 0
[12/04 15:52:02     27s]   Number of Core ports routed: 1044
[12/04 15:52:02     27s]   Number of Power Bump ports routed: 0
[12/04 15:52:02     27s]   Number of Followpin connections: 522
[12/04 15:52:02     27s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3330.00 megs.
[12/04 15:52:02     27s] 
[12/04 15:52:02     27s] 
[12/04 15:52:02     27s] 
[12/04 15:52:02     27s]  Begin updating DB with routing results ...
[12/04 15:52:02     27s]  Updating DB with 5 via definition ...
[12/04 15:52:02     27s] 
sroute post-processing starts at Wed Dec  4 15:52:02 2024
The viaGen is rebuilding shadow vias for net GND.
[12/04 15:52:02     27s] sroute post-processing ends at Wed Dec  4 15:52:02 2024
sroute created 1626 wires.
[12/04 15:52:02     27s] ViaGen created 14886 vias, deleted 48 vias to avoid violation.
[12/04 15:52:02     27s] +--------+----------------+----------------+
[12/04 15:52:02     27s] |  Layer |     Created    |     Deleted    |
[12/04 15:52:02     27s] +--------+----------------+----------------+
[12/04 15:52:02     27s] | metal1 |      1572      |       NA       |
[12/04 15:52:02     27s] |   via  |      14488     |       48       |
[12/04 15:52:02     27s] | metal2 |        6       |       NA       |
[12/04 15:52:02     27s] |  via2  |       398      |        0       |
[12/04 15:52:02     27s] | metal3 |       48       |       NA       |
[12/04 15:52:02     27s] +--------+----------------+----------------+
[12/04 15:52:09     27s] <CMD> undo
[12/04 15:52:28     28s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/04 15:52:28     28s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[12/04 15:52:28     28s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/04 15:52:28     28s] *** Begin SPECIAL ROUTE on Wed Dec  4 15:52:28 2024 ***
[12/04 15:52:28     28s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/04 15:52:28     28s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[12/04 15:52:28     28s] 
[12/04 15:52:28     28s] Begin option processing ...
[12/04 15:52:28     28s] srouteConnectPowerBump set to false
[12/04 15:52:28     28s] routeSelectNet set to "GND VCC"
[12/04 15:52:28     28s] routeSpecial set to true
[12/04 15:52:28     28s] srouteBottomLayerLimit set to 1
[12/04 15:52:28     28s] srouteBottomTargetLayerLimit set to 1
[12/04 15:52:28     28s] srouteConnectBlockPin set to false
[12/04 15:52:28     28s] srouteConnectConverterPin set to false
[12/04 15:52:28     28s] srouteConnectPadPin set to false
[12/04 15:52:28     28s] srouteConnectStripe set to false
[12/04 15:52:28     28s] srouteCrossoverViaBottomLayer set to 1
[12/04 15:52:28     28s] srouteCrossoverViaTopLayer set to 6
[12/04 15:52:28     28s] srouteFollowCorePinEnd set to 3
[12/04 15:52:28     28s] srouteFollowPadPin set to false
[12/04 15:52:28     28s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 15:52:28     28s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/04 15:52:28     28s] sroutePadPinAllPorts set to true
[12/04 15:52:28     28s] sroutePreserveExistingRoutes set to true
[12/04 15:52:28     28s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 15:52:28     28s] srouteStopBlockPin set to "nearestTarget"
[12/04 15:52:28     28s] srouteTopLayerLimit set to 6
[12/04 15:52:28     28s] srouteTopTargetLayerLimit set to 6
[12/04 15:52:28     28s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3330.00 megs.
[12/04 15:52:28     28s] 
[12/04 15:52:28     28s] Reading DB technology information...
[12/04 15:52:28     28s] Finished reading DB technology information.
[12/04 15:52:28     28s] Reading floorplan and netlist information...
[12/04 15:52:28     28s] Finished reading floorplan and netlist information.
[12/04 15:52:28     28s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/04 15:52:28     28s] Read in 402 macros, 99 used
[12/04 15:52:28     28s] Read in 215 components
[12/04 15:52:28     28s]   91 core components: 91 unplaced, 0 placed, 0 fixed
[12/04 15:52:28     28s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/04 15:52:28     28s] Read in 88 logical pins
[12/04 15:52:28     28s] Read in 88 nets
[12/04 15:52:28     28s] Read in 2 special nets, 2 routed
[12/04 15:52:28     28s] Read in 198 terminals
[12/04 15:52:28     28s] 2 nets selected.
[12/04 15:52:28     28s] 
[12/04 15:52:28     28s] Begin power routing ...
[12/04 15:52:29     28s] CPU time for FollowPin 0 seconds
[12/04 15:52:29     29s] CPU time for FollowPin 0 seconds
[12/04 15:52:29     29s]   Number of Core ports routed: 1044
[12/04 15:52:29     29s]   Number of Followpin connections: 522
[12/04 15:52:29     29s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3332.00 megs.
[12/04 15:52:29     29s] 
[12/04 15:52:29     29s] 
[12/04 15:52:29     29s] 
[12/04 15:52:29     29s]  Begin updating DB with routing results ...
[12/04 15:52:29     29s]  Updating DB with 5 via definition ...
[12/04 15:52:29     29s] 
sroute post-processing starts at Wed Dec  4 15:52:29 2024
The viaGen is rebuilding shadow vias for net GND.
[12/04 15:52:29     29s] sroute post-processing ends at Wed Dec  4 15:52:29 2024
sroute created 1626 wires.
[12/04 15:52:29     29s] ViaGen created 14934 vias, deleted 0 via to avoid violation.
[12/04 15:52:29     29s] +--------+----------------+----------------+
[12/04 15:52:29     29s] |  Layer |     Created    |     Deleted    |
[12/04 15:52:29     29s] +--------+----------------+----------------+
[12/04 15:52:29     29s] | metal1 |      1572      |       NA       |
[12/04 15:52:29     29s] |   via  |      14536     |        0       |
[12/04 15:52:29     29s] | metal2 |        6       |       NA       |
[12/04 15:52:29     29s] |  via2  |       398      |        0       |
[12/04 15:52:29     29s] | metal3 |       48       |       NA       |
[12/04 15:52:29     29s] +--------+----------------+----------------+
[12/04 15:52:32     30s] <CMD> zoomBox -725.99200 202.64500 2485.77900 1817.22100
[12/04 15:52:33     30s] <CMD> zoomBox -230.13000 349.59900 1194.95200 1065.99600
[12/04 15:52:34     30s] <CMD> zoomBox -25.73700 403.66600 718.16700 777.63100
[12/04 15:52:35     30s] <CMD> zoomBox 81.59800 431.88900 469.92200 627.10200
[12/04 15:52:38     30s] <CMD> fit
[12/04 15:52:40     30s] <CMD> getMultiCpuUsage -localCpu
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -quiet -area
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -check_only -quiet
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/04 15:52:40     30s] <CMD> get_verify_drc_mode -limit -quiet
[12/04 15:52:42     30s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/04 15:52:42     30s] <CMD> verify_drc
[12/04 15:52:42     30s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/04 15:52:42     30s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/04 15:52:42     30s]  *** Starting Verify DRC (MEM: 2227.4) ***
[12/04 15:52:42     30s] 
[12/04 15:52:42     30s] #create default rule from bind_ndr_rule rule=0x7f5d9f91f0e0 0x7f5d4b3e4018
[12/04 15:52:42     31s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/04 15:52:42     31s]   VERIFY DRC ...... Starting Verification
[12/04 15:52:42     31s]   VERIFY DRC ...... Initializing
[12/04 15:52:42     31s]   VERIFY DRC ...... Deleting Existing Violations
[12/04 15:52:42     31s]   VERIFY DRC ...... Creating Sub-Areas
[12/04 15:52:42     31s]   VERIFY DRC ...... Using new threading
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 257.280 257.280} 1 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 0.000 514.560 257.280} 2 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 0.000 771.840 257.280} 3 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 0.000 1029.120 257.280} 4 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 0.000 1286.400 257.280} 5 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 0.000 1543.680 257.280} 6 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 0.000 1800.960 257.280} 7 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 0.000 2058.240 257.280} 8 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 0.000 2315.520 257.280} 9 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 0.000 2572.800 257.280} 10 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 0.000 2830.080 257.280} 11 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 0.000 3087.360 257.280} 12 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 0.000 3331.260 257.280} 13 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 257.280 257.280 514.560} 14 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 257.280 514.560 514.560} 15 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 257.280 771.840 514.560} 16 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 257.280 1029.120 514.560} 17 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 257.280 1286.400 514.560} 18 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 257.280 1543.680 514.560} 19 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 257.280 1800.960 514.560} 20 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 257.280 2058.240 514.560} 21 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 257.280 2315.520 514.560} 22 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 257.280 2572.800 514.560} 23 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 257.280 2830.080 514.560} 24 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 257.280 3087.360 514.560} 25 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 257.280 3331.260 514.560} 26 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 514.560 257.280 771.840} 27 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 514.560 514.560 771.840} 28 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 514.560 771.840 771.840} 29 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 514.560 1029.120 771.840} 30 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 514.560 1286.400 771.840} 31 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 514.560 1543.680 771.840} 32 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 514.560 1800.960 771.840} 33 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 514.560 2058.240 771.840} 34 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 514.560 2315.520 771.840} 35 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 514.560 2572.800 771.840} 36 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 514.560 2830.080 771.840} 37 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 514.560 3087.360 771.840} 38 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 514.560 3331.260 771.840} 39 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 771.840 257.280 1029.120} 40 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 771.840 514.560 1029.120} 41 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 771.840 771.840 1029.120} 42 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 771.840 1029.120 1029.120} 43 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 771.840 1286.400 1029.120} 44 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 771.840 1543.680 1029.120} 45 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 771.840 1800.960 1029.120} 46 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 771.840 2058.240 1029.120} 47 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 771.840 2315.520 1029.120} 48 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 771.840 2572.800 1029.120} 49 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 771.840 2830.080 1029.120} 50 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 771.840 3087.360 1029.120} 51 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 771.840 3331.260 1029.120} 52 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 1029.120 257.280 1286.400} 53 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 1029.120 514.560 1286.400} 54 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 1029.120 771.840 1286.400} 55 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 1029.120 1029.120 1286.400} 56 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 1029.120 1286.400 1286.400} 57 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 1029.120 1543.680 1286.400} 58 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 1029.120 1800.960 1286.400} 59 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 1029.120 2058.240 1286.400} 60 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 1029.120 2315.520 1286.400} 61 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 1029.120 2572.800 1286.400} 62 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 1029.120 2830.080 1286.400} 63 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 1029.120 3087.360 1286.400} 64 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 1029.120 3331.260 1286.400} 65 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 1286.400 257.280 1543.680} 66 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 1286.400 514.560 1543.680} 67 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 1286.400 771.840 1543.680} 68 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 1286.400 1029.120 1543.680} 69 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 1286.400 1286.400 1543.680} 70 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 1286.400 1543.680 1543.680} 71 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 1286.400 1800.960 1543.680} 72 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 1286.400 2058.240 1543.680} 73 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 1286.400 2315.520 1543.680} 74 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 1286.400 2572.800 1543.680} 75 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 1286.400 2830.080 1543.680} 76 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 1286.400 3087.360 1543.680} 77 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 1286.400 3331.260 1543.680} 78 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 1543.680 257.280 1800.960} 79 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 1543.680 514.560 1800.960} 80 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 1543.680 771.840 1800.960} 81 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 1543.680 1029.120 1800.960} 82 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 1543.680 1286.400 1800.960} 83 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 1543.680 1543.680 1800.960} 84 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 1543.680 1800.960 1800.960} 85 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 1543.680 2058.240 1800.960} 86 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 1543.680 2315.520 1800.960} 87 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 1543.680 2572.800 1800.960} 88 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 1543.680 2830.080 1800.960} 89 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 1543.680 3087.360 1800.960} 90 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 1543.680 3331.260 1800.960} 91 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 1800.960 257.280 2058.240} 92 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 1800.960 514.560 2058.240} 93 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 1800.960 771.840 2058.240} 94 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 1800.960 1029.120 2058.240} 95 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 1800.960 1286.400 2058.240} 96 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 1800.960 1543.680 2058.240} 97 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 1800.960 1800.960 2058.240} 98 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 1800.960 2058.240 2058.240} 99 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 1800.960 2315.520 2058.240} 100 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 1800.960 2572.800 2058.240} 101 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 1800.960 2830.080 2058.240} 102 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 1800.960 3087.360 2058.240} 103 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 1800.960 3331.260 2058.240} 104 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 2058.240 257.280 2315.520} 105 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 2058.240 514.560 2315.520} 106 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 2058.240 771.840 2315.520} 107 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 2058.240 1029.120 2315.520} 108 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 2058.240 1286.400 2315.520} 109 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 2058.240 1543.680 2315.520} 110 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 2058.240 1800.960 2315.520} 111 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 2058.240 2058.240 2315.520} 112 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 2058.240 2315.520 2315.520} 113 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 2058.240 2572.800 2315.520} 114 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 2058.240 2830.080 2315.520} 115 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 2058.240 3087.360 2315.520} 116 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 2058.240 3331.260 2315.520} 117 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 2315.520 257.280 2572.800} 118 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 2315.520 514.560 2572.800} 119 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 2315.520 771.840 2572.800} 120 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 2315.520 1029.120 2572.800} 121 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 2315.520 1286.400 2572.800} 122 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 2315.520 1543.680 2572.800} 123 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 2315.520 1800.960 2572.800} 124 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 2315.520 2058.240 2572.800} 125 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 2315.520 2315.520 2572.800} 126 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 2315.520 2572.800 2572.800} 127 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 2315.520 2830.080 2572.800} 128 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 2315.520 3087.360 2572.800} 129 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 2315.520 3331.260 2572.800} 130 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 2572.800 257.280 2830.080} 131 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 2572.800 514.560 2830.080} 132 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 2572.800 771.840 2830.080} 133 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 2572.800 1029.120 2830.080} 134 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 2572.800 1286.400 2830.080} 135 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 2572.800 1543.680 2830.080} 136 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 2572.800 1800.960 2830.080} 137 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 2572.800 2058.240 2830.080} 138 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 2572.800 2315.520 2830.080} 139 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 2572.800 2572.800 2830.080} 140 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 2572.800 2830.080 2830.080} 141 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 2572.800 3087.360 2830.080} 142 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 2572.800 3331.260 2830.080} 143 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 2830.080 257.280 3087.360} 144 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 2830.080 514.560 3087.360} 145 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 2830.080 771.840 3087.360} 146 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 2830.080 1029.120 3087.360} 147 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 2830.080 1286.400 3087.360} 148 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 2830.080 1543.680 3087.360} 149 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 2830.080 1800.960 3087.360} 150 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 2830.080 2058.240 3087.360} 151 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 2830.080 2315.520 3087.360} 152 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 2830.080 2572.800 3087.360} 153 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 2830.080 2830.080 3087.360} 154 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 2830.080 3087.360 3087.360} 155 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 2830.080 3331.260 3087.360} 156 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {0.000 3087.360 257.280 3308.040} 157 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {257.280 3087.360 514.560 3308.040} 158 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {514.560 3087.360 771.840 3308.040} 159 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {771.840 3087.360 1029.120 3308.040} 160 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1029.120 3087.360 1286.400 3308.040} 161 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1286.400 3087.360 1543.680 3308.040} 162 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1543.680 3087.360 1800.960 3308.040} 163 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {1800.960 3087.360 2058.240 3308.040} 164 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2058.240 3087.360 2315.520 3308.040} 165 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2315.520 3087.360 2572.800 3308.040} 166 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2572.800 3087.360 2830.080 3308.040} 167 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {2830.080 3087.360 3087.360 3308.040} 168 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area: {3087.360 3087.360 3331.260 3308.040} 169 of 169
[12/04 15:52:42     31s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[12/04 15:52:42     31s] 
[12/04 15:52:42     31s]   Verification Complete : 0 Viols.
[12/04 15:52:42     31s] 
[12/04 15:52:42     31s]  *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 0.00  MEM: 11.0M) ***
[12/04 15:52:42     31s] 
[12/04 15:52:42     31s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/04 15:52:55     32s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[12/04 15:52:55     32s] VERIFY_CONNECTIVITY use new engine.
[12/04 15:52:55     32s] 
[12/04 15:52:55     32s] ******** Start: VERIFY CONNECTIVITY ********
[12/04 15:52:55     32s] Start Time: Wed Dec  4 15:52:55 2024
[12/04 15:52:55     32s] 
[12/04 15:52:55     32s] Design Name: CHIP
[12/04 15:52:55     32s] Database Units: 1000
[12/04 15:52:55     32s] Design Boundary: (0.0000, 0.0000) (3331.2600, 3308.0400)
[12/04 15:52:55     32s] Error Limit = 1000; Warning Limit = 50
[12/04 15:52:55     32s] Check specified nets
[12/04 15:52:55     32s] *** Checking Net VCC
[12/04 15:52:55     32s] *** Checking Net GND
[12/04 15:52:55     32s] 
[12/04 15:52:55     32s] Begin Summary 
[12/04 15:52:55     32s]   Found no problems or warnings.
[12/04 15:52:55     32s] End Summary
[12/04 15:52:55     32s] 
[12/04 15:52:55     32s] End Time: Wed Dec  4 15:52:55 2024
[12/04 15:52:55     32s] Time Elapsed: 0:00:00.0
[12/04 15:52:55     32s] 
[12/04 15:52:55     32s] ******** End: VERIFY CONNECTIVITY ********
[12/04 15:52:55     32s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/04 15:52:55     32s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/04 15:52:55     32s] 
[12/04 15:53:08     33s] <CMD> setPlaceMode -prerouteAsObs {2 3}
[12/04 15:53:28     34s] <CMD> setPlaceMode -fp false
[12/04 15:53:28     34s] <CMD> place_design -noPrePlaceOpt
[12/04 15:53:28     34s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 258, percentage of missing scan cell = 0.00% (0 / 258)
[12/04 15:53:28     34s] ### Time Record (colorize_geometry) is installed.
[12/04 15:53:28     34s] #Start colorize_geometry on Wed Dec  4 15:53:28 2024
[12/04 15:53:28     34s] #
[12/04 15:53:28     34s] ### Time Record (Pre Callback) is installed.
[12/04 15:53:28     34s] ### Time Record (Pre Callback) is uninstalled.
[12/04 15:53:28     34s] ### Time Record (DB Import) is installed.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/04 15:53:28     34s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 15:53:28     34s] #To increase the message display limit, refer to the product command reference manual.
[12/04 15:53:28     34s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=897970556 pin_access=1 inst_pattern=1 halo=0
[12/04 15:53:28     34s] ### Time Record (DB Import) is uninstalled.
[12/04 15:53:28     34s] ### Time Record (DB Export) is installed.
[12/04 15:53:28     34s] ### export design design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=897970556 pin_access=1 inst_pattern=1 halo=0
[12/04 15:53:28     34s] ### Time Record (DB Export) is uninstalled.
[12/04 15:53:28     34s] ### Time Record (Post Callback) is installed.
[12/04 15:53:28     34s] ### Time Record (Post Callback) is uninstalled.
[12/04 15:53:28     34s] #
[12/04 15:53:28     34s] #colorize_geometry statistics:
[12/04 15:53:28     34s] #Cpu time = 00:00:00
[12/04 15:53:28     34s] #Elapsed time = 00:00:00
[12/04 15:53:28     34s] #Increased memory = -21.23 (MB)
[12/04 15:53:28     34s] #Total memory = 1492.72 (MB)
[12/04 15:53:28     34s] #Peak memory = 1513.95 (MB)
[12/04 15:53:28     34s] #Number of warnings = 21
[12/04 15:53:28     34s] #Total number of warnings = 21
[12/04 15:53:28     34s] #Number of fails = 0
[12/04 15:53:28     34s] #Total number of fails = 0
[12/04 15:53:28     34s] #Complete colorize_geometry on Wed Dec  4 15:53:28 2024
[12/04 15:53:28     34s] #
[12/04 15:53:28     34s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/04 15:53:28     34s] ### Time Record (colorize_geometry) is uninstalled.
[12/04 15:53:28     34s] ### 
[12/04 15:53:28     34s] ###   Scalability Statistics
[12/04 15:53:28     34s] ### 
[12/04 15:53:28     34s] ### ------------------------+----------------+----------------+----------------+
[12/04 15:53:28     34s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/04 15:53:28     34s] ### ------------------------+----------------+----------------+----------------+
[12/04 15:53:28     34s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/04 15:53:28     34s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/04 15:53:28     34s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/04 15:53:28     34s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/04 15:53:28     34s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/04 15:53:28     34s] ### ------------------------+----------------+----------------+----------------+
[12/04 15:53:28     34s] ### 
[12/04 15:53:28     34s] *** Starting placeDesign default flow ***
[12/04 15:53:28     34s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 15:53:28     34s] Set Using Default Delay Limit as 101.
[12/04 15:53:28     34s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 15:53:28     34s] Set Default Net Delay as 0 ps.
[12/04 15:53:28     34s] Set Default Net Load as 0 pF. 
[12/04 15:53:28     34s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 15:53:28     34s] Effort level <high> specified for reg2reg_tmp.31926 path_group
[12/04 15:53:28     34s] AAE DB initialization (MEM=2318.77 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 15:53:28     34s] #################################################################################
[12/04 15:53:28     34s] # Design Stage: PreRoute
[12/04 15:53:28     34s] # Design Name: CHIP
[12/04 15:53:28     34s] # Design Mode: 90nm
[12/04 15:53:28     34s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:53:28     34s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:53:28     34s] # Signoff Settings: SI Off 
[12/04 15:53:28     34s] #################################################################################
[12/04 15:53:28     34s] Calculate delays in Single mode...
[12/04 15:53:28     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2330.3M, InitMEM = 2330.3M)
[12/04 15:53:28     34s] Start delay calculation (fullDC) (1 T). (MEM=2330.29)
[12/04 15:53:28     34s] siFlow : Timing analysis mode is single, using late cdB files
[12/04 15:53:28     34s] AAE_INFO: Cdb files are: 
[12/04 15:53:28     34s]  	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
[12/04 15:53:28     34s]  
[12/04 15:53:28     34s] Start AAE Lib Loading. (MEM=2330.29)
[12/04 15:53:28     35s] End AAE Lib Loading. (MEM=2368.45 CPU=0:00:00.3 Real=0:00:00.0)
[12/04 15:53:28     35s] End AAE Lib Interpolated Model. (MEM=2368.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:53:28     35s] First Iteration Infinite Tw... 
[12/04 15:53:28     35s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 15:53:28     35s] Type 'man IMPESI-3086' for more detail.
[12/04 15:53:28     35s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 15:53:28     35s] Type 'man IMPESI-3086' for more detail.
[12/04 15:53:29     35s] Total number of fetched objects 1612
[12/04 15:53:29     35s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:53:29     35s] End delay calculation. (MEM=2363.44 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:53:29     35s] End delay calculation (fullDC). (MEM=2326.82 CPU=0:00:00.7 REAL=0:00:01.0)
[12/04 15:53:29     35s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2326.8M) ***
[12/04 15:53:29     35s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 15:53:29     35s] Set Using Default Delay Limit as 1000.
[12/04 15:53:29     35s] Set Default Net Delay as 1000 ps.
[12/04 15:53:29     35s] Set Default Net Load as 0.5 pF. 
[12/04 15:53:29     35s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2317.3M
[12/04 15:53:29     35s] Deleted 0 physical inst  (cell - / prefix -).
[12/04 15:53:29     35s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2317.3M
[12/04 15:53:29     35s] INFO: #ExclusiveGroups=0
[12/04 15:53:29     35s] INFO: There are no Exclusive Groups.
[12/04 15:53:29     35s] *** Starting "NanoPlace(TM) placement v#7 (mem=2317.3M)" ...
[12/04 15:53:29     35s] Wait...
[12/04 15:53:30     36s] *** Build Buffered Sizing Timing Model
[12/04 15:53:30     36s] (cpu=0:00:01.4 mem=2325.3M) ***
[12/04 15:53:30     36s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/04 15:53:30     36s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/04 15:53:30     36s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/04 15:53:30     37s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/04 15:53:31     37s] *** Build Virtual Sizing Timing Model
[12/04 15:53:31     37s] (cpu=0:00:01.7 mem=2325.3M) ***
[12/04 15:53:31     37s] No user-set net weight.
[12/04 15:53:31     37s] Net fanout histogram:
[12/04 15:53:31     37s] 2		: 1004 (62.9%) nets
[12/04 15:53:31     37s] 3		: 157 (9.8%) nets
[12/04 15:53:31     37s] 4     -	14	: 415 (26.0%) nets
[12/04 15:53:31     37s] 15    -	39	: 14 (0.9%) nets
[12/04 15:53:31     37s] 40    -	79	: 4 (0.3%) nets
[12/04 15:53:31     37s] 80    -	159	: 0 (0.0%) nets
[12/04 15:53:31     37s] 160   -	319	: 1 (0.1%) nets
[12/04 15:53:31     37s] 320   -	639	: 0 (0.0%) nets
[12/04 15:53:31     37s] 640   -	1279	: 0 (0.0%) nets
[12/04 15:53:31     37s] 1280  -	2559	: 0 (0.0%) nets
[12/04 15:53:31     37s] 2560  -	5119	: 0 (0.0%) nets
[12/04 15:53:31     37s] 5120+		: 0 (0.0%) nets
[12/04 15:53:31     37s] no activity file in design. spp won't run.
[12/04 15:53:31     37s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/04 15:53:31     37s] Scan chains were not defined.
[12/04 15:53:31     37s] z: 2, totalTracks: 1
[12/04 15:53:31     37s] z: 4, totalTracks: 1
[12/04 15:53:31     37s] z: 6, totalTracks: 1
[12/04 15:53:31     37s] #spOpts: hrOri=1 hrSnap=1 
[12/04 15:53:31     37s] # Building CHIP llgBox search-tree.
[12/04 15:53:31     37s] #std cell=1494 (0 fixed + 1494 movable) #buf cell=30 #inv cell=228 #block=0 (0 floating + 0 preplaced)
[12/04 15:53:31     37s] #ioInst=124 #net=1595 #term=5705 #term/net=3.58, #fixedIo=128, #floatIo=0, #fixedPin=87, #floatPin=0
[12/04 15:53:31     37s] stdCell: 1494 single + 0 double + 0 multi
[12/04 15:53:31     37s] Total standard cell length = 7.0798 (mm), area = 0.0357 (mm^2)
[12/04 15:53:31     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2325.3M
[12/04 15:53:31     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2325.3M
[12/04 15:53:31     37s] Core basic site is core_5040
[12/04 15:53:31     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2325.3M
[12/04 15:53:31     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:2325.3M
[12/04 15:53:31     37s] Use non-trimmed site array because memory saving is not enough.
[12/04 15:53:31     37s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:53:31     37s] SiteArray: use 9,072,640 bytes
[12/04 15:53:31     37s] SiteArray: current memory after site array memory allocation 2334.0M
[12/04 15:53:31     37s] SiteArray: FP blocked sites are writable
[12/04 15:53:31     37s] Estimated cell power/ground rail width = 0.866 um
[12/04 15:53:31     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:53:31     37s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.008, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.186, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF: Starting pre-place ADS at level 1, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.001, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.002, MEM:2334.0M
[12/04 15:53:31     37s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.003, MEM:2334.0M
[12/04 15:53:31     37s] ADSU 0.006 -> 0.006. site 1990856.000 -> 1990856.000. GS 40.320
[12/04 15:53:31     37s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.060, REAL:0.052, MEM:2334.0M
[12/04 15:53:31     37s] Average module density = 0.006.
[12/04 15:53:31     37s] Density for the design = 0.006.
[12/04 15:53:31     37s]        = stdcell_area 11419 sites (35682 um^2) / alloc_area 1990856 sites (6221027 um^2).
[12/04 15:53:31     37s] Pin Density = 0.002561.
[12/04 15:53:31     37s]             = total # of pins 5705 / total area 2227275.
[12/04 15:53:31     37s] OPERPROF: Starting spMPad at level 1, MEM:2326.0M
[12/04 15:53:31     37s] OPERPROF:   Starting spContextMPad at level 2, MEM:2326.0M
[12/04 15:53:31     37s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2326.0M
[12/04 15:53:31     37s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2326.0M
[12/04 15:53:31     37s] Initial padding reaches pin density 0.479 for top
[12/04 15:53:31     37s] InitPadU 0.006 -> 0.008 for top
[12/04 15:53:31     37s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2326.0M
[12/04 15:53:31     37s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2326.0M
[12/04 15:53:31     37s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2326.0M
[12/04 15:53:31     37s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.019, MEM:2333.0M
[12/04 15:53:31     37s] === lastAutoLevel = 10 
[12/04 15:53:31     37s] OPERPROF: Starting spInitNetWt at level 1, MEM:2333.0M
[12/04 15:53:31     37s] no activity file in design. spp won't run.
[12/04 15:53:31     37s] [spp] 0
[12/04 15:53:31     37s] [adp] 0:1:1:3
[12/04 15:53:31     37s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.180, REAL:0.183, MEM:2373.1M
[12/04 15:53:31     37s] Clock gating cells determined by native netlist tracing.
[12/04 15:53:31     37s] no activity file in design. spp won't run.
[12/04 15:53:31     37s] no activity file in design. spp won't run.
[12/04 15:53:31     37s] OPERPROF: Starting npMain at level 1, MEM:2373.1M
[12/04 15:53:32     37s] OPERPROF:   Starting npPlace at level 2, MEM:2382.1M
[12/04 15:53:32     37s] Iteration  1: Total net bbox = 2.111e+05 (9.95e+04 1.12e+05)
[12/04 15:53:32     37s]               Est.  stn bbox = 2.280e+05 (1.06e+05 1.22e+05)
[12/04 15:53:32     37s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2412.1M
[12/04 15:53:32     37s] Iteration  2: Total net bbox = 2.111e+05 (9.95e+04 1.12e+05)
[12/04 15:53:32     37s]               Est.  stn bbox = 2.280e+05 (1.06e+05 1.22e+05)
[12/04 15:53:32     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2412.1M
[12/04 15:53:32     37s] exp_mt_sequential is set from setPlaceMode option to 1
[12/04 15:53:32     37s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/04 15:53:32     37s] place_exp_mt_interval set to default 32
[12/04 15:53:32     37s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/04 15:53:33     38s] Iteration  3: Total net bbox = 2.704e+05 (1.30e+05 1.41e+05)
[12/04 15:53:33     38s]               Est.  stn bbox = 3.261e+05 (1.56e+05 1.70e+05)
[12/04 15:53:33     38s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2417.7M
[12/04 15:53:33     38s] Total number of setup views is 1.
[12/04 15:53:33     38s] Total number of active setup views is 1.
[12/04 15:53:33     38s] Active setup views:
[12/04 15:53:33     38s]     av_func_mode_max
[12/04 15:53:33     38s] Iteration  4: Total net bbox = 2.595e+05 (1.26e+05 1.33e+05)
[12/04 15:53:33     38s]               Est.  stn bbox = 3.095e+05 (1.50e+05 1.59e+05)
[12/04 15:53:33     38s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2417.7M
[12/04 15:53:33     38s] Iteration  5: Total net bbox = 2.278e+05 (1.13e+05 1.14e+05)
[12/04 15:53:33     38s]               Est.  stn bbox = 2.615e+05 (1.30e+05 1.32e+05)
[12/04 15:53:33     38s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2417.7M
[12/04 15:53:33     38s] OPERPROF:   Finished npPlace at level 2, CPU:0.700, REAL:0.719, MEM:2417.7M
[12/04 15:53:33     38s] OPERPROF: Finished npMain at level 1, CPU:0.720, REAL:1.725, MEM:2417.7M
[12/04 15:53:33     38s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2417.7M
[12/04 15:53:33     38s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:33     38s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2417.7M
[12/04 15:53:33     38s] OPERPROF: Starting npMain at level 1, MEM:2417.7M
[12/04 15:53:33     38s] OPERPROF:   Starting npPlace at level 2, MEM:2417.7M
[12/04 15:53:33     38s] Iteration  6: Total net bbox = 2.035e+05 (1.02e+05 1.02e+05)
[12/04 15:53:33     38s]               Est.  stn bbox = 2.247e+05 (1.12e+05 1.13e+05)
[12/04 15:53:33     38s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2419.9M
[12/04 15:53:33     38s] OPERPROF:   Finished npPlace at level 2, CPU:0.340, REAL:0.344, MEM:2419.9M
[12/04 15:53:33     38s] OPERPROF: Finished npMain at level 1, CPU:0.350, REAL:0.352, MEM:2419.9M
[12/04 15:53:33     38s] Iteration  7: Total net bbox = 2.042e+05 (1.02e+05 1.02e+05)
[12/04 15:53:33     38s]               Est.  stn bbox = 2.256e+05 (1.13e+05 1.13e+05)
[12/04 15:53:33     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2419.9M
[12/04 15:53:33     39s] 
[12/04 15:53:33     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:53:33     39s] TLC MultiMap info (StdDelay):
[12/04 15:53:33     39s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:53:33     39s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:53:33     39s]  Setting StdDelay to: 53.6ps
[12/04 15:53:33     39s] 
[12/04 15:53:33     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:53:33     39s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:53:34     39s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:53:34     39s] Iteration  8: Total net bbox = 2.042e+05 (1.02e+05 1.02e+05)
[12/04 15:53:34     39s]               Est.  stn bbox = 2.256e+05 (1.13e+05 1.13e+05)
[12/04 15:53:34     39s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2419.9M
[12/04 15:53:34     39s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2419.9M
[12/04 15:53:34     39s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:34     39s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2419.9M
[12/04 15:53:34     39s] OPERPROF: Starting npMain at level 1, MEM:2419.9M
[12/04 15:53:34     39s] OPERPROF:   Starting npPlace at level 2, MEM:2419.9M
[12/04 15:53:34     39s] OPERPROF:   Finished npPlace at level 2, CPU:0.550, REAL:0.505, MEM:2419.9M
[12/04 15:53:34     39s] OPERPROF: Finished npMain at level 1, CPU:0.560, REAL:0.514, MEM:2419.9M
[12/04 15:53:34     39s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2419.9M
[12/04 15:53:34     39s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:34     39s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2419.9M
[12/04 15:53:34     39s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2419.9M
[12/04 15:53:34     39s] Starting Early Global Route rough congestion estimation: mem = 2419.9M
[12/04 15:53:34     39s] (I)       Started Import and model ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Create place DB ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Import place data ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read instances and placement ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read nets ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Create route DB ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       == Non-default Options ==
[12/04 15:53:34     39s] (I)       Print mode                                         : 2
[12/04 15:53:34     39s] (I)       Stop if highly congested                           : false
[12/04 15:53:34     39s] (I)       Maximum routing layer                              : 6
[12/04 15:53:34     39s] (I)       Assign partition pins                              : false
[12/04 15:53:34     39s] (I)       Support large GCell                                : true
[12/04 15:53:34     39s] (I)       Number of threads                                  : 1
[12/04 15:53:34     39s] (I)       Number of rows per GCell                           : 17
[12/04 15:53:34     39s] (I)       Max num rows per GCell                             : 32
[12/04 15:53:34     39s] (I)       Method to set GCell size                           : row
[12/04 15:53:34     39s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:53:34     39s] (I)       Started Import route data (1T) ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       ============== Pin Summary ==============
[12/04 15:53:34     39s] (I)       +-------+--------+---------+------------+
[12/04 15:53:34     39s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:53:34     39s] (I)       +-------+--------+---------+------------+
[12/04 15:53:34     39s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 15:53:34     39s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:53:34     39s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:53:34     39s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:53:34     39s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:53:34     39s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:53:34     39s] (I)       +-------+--------+---------+------------+
[12/04 15:53:34     39s] (I)       Use row-based GCell size
[12/04 15:53:34     39s] (I)       Use row-based GCell align
[12/04 15:53:34     39s] (I)       GCell unit size   : 5040
[12/04 15:53:34     39s] (I)       GCell multiplier  : 17
[12/04 15:53:34     39s] (I)       GCell row height  : 5040
[12/04 15:53:34     39s] (I)       Actual row height : 5040
[12/04 15:53:34     39s] (I)       GCell align ref   : 340380 341600
[12/04 15:53:34     39s] [NR-eGR] Track table information for default rule: 
[12/04 15:53:34     39s] [NR-eGR] metal1 has no routable track
[12/04 15:53:34     39s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:53:34     39s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:53:34     39s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:53:34     39s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:53:34     39s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:53:34     39s] (I)       =================== Default via ====================
[12/04 15:53:34     39s] (I)       +---+------------------+---------------------------+
[12/04 15:53:34     39s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:53:34     39s] (I)       +---+------------------+---------------------------+
[12/04 15:53:34     39s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:53:34     39s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:53:34     39s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:53:34     39s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:53:34     39s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:53:34     39s] (I)       +---+------------------+---------------------------+
[12/04 15:53:34     39s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read routing blockages ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read instance blockages ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read PG blockages ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] [NR-eGR] Read 19436 PG shapes
[12/04 15:53:34     39s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read boundary cut boxes ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:53:34     39s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:53:34     39s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:53:34     39s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:53:34     39s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:53:34     39s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read blackboxes ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:53:34     39s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read prerouted ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:53:34     39s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read unlegalized nets ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read nets ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:53:34     39s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Set up via pillars ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       early_global_route_priority property id does not exist.
[12/04 15:53:34     39s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Model blockages into capacity
[12/04 15:53:34     39s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:53:34     39s] (I)       Started Initialize 3D capacity ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:53:34     39s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:53:34     39s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:53:34     39s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:53:34     39s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:53:34     39s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       -- layer congestion ratio --
[12/04 15:53:34     39s] (I)       Layer 1 : 0.100000
[12/04 15:53:34     39s] (I)       Layer 2 : 0.700000
[12/04 15:53:34     39s] (I)       Layer 3 : 0.700000
[12/04 15:53:34     39s] (I)       Layer 4 : 0.700000
[12/04 15:53:34     39s] (I)       Layer 5 : 0.700000
[12/04 15:53:34     39s] (I)       Layer 6 : 0.700000
[12/04 15:53:34     39s] (I)       ----------------------------
[12/04 15:53:34     39s] (I)       Number of ignored nets                =      0
[12/04 15:53:34     39s] (I)       Number of connected nets              =      0
[12/04 15:53:34     39s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:53:34     39s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:53:34     39s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:53:34     39s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:53:34     39s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:53:34     39s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:53:34     39s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:53:34     39s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:53:34     39s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:53:34     39s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Read aux data ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Others data preparation ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:53:34     39s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Create route kernel ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Ndr track 0 does not exist
[12/04 15:53:34     39s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:53:34     39s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:53:34     39s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:53:34     39s] (I)       Site width          :   620  (dbu)
[12/04 15:53:34     39s] (I)       Row height          :  5040  (dbu)
[12/04 15:53:34     39s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:53:34     39s] (I)       GCell width         : 85680  (dbu)
[12/04 15:53:34     39s] (I)       GCell height        : 85680  (dbu)
[12/04 15:53:34     39s] (I)       Grid                :    39    39     6
[12/04 15:53:34     39s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:53:34     39s] (I)       Vertical capacity   :     0 85680     0 85680     0 85680
[12/04 15:53:34     39s] (I)       Horizontal capacity :     0     0 85680     0 85680     0
[12/04 15:53:34     39s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:53:34     39s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:53:34     39s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:53:34     39s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:53:34     39s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:53:34     39s] (I)       Num tracks per GCell: 178.50 138.19 153.00 138.19 153.00 34.55
[12/04 15:53:34     39s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:53:34     39s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:53:34     39s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:53:34     39s] (I)       --------------------------------------------------------
[12/04 15:53:34     39s] 
[12/04 15:53:34     39s] [NR-eGR] ============ Routing rule table ============
[12/04 15:53:34     39s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:53:34     39s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:53:34     39s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:53:34     39s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:34     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:34     39s] [NR-eGR] ========================================
[12/04 15:53:34     39s] [NR-eGR] 
[12/04 15:53:34     39s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:53:34     39s] (I)       blocked tracks on layer2 : = 57812 / 209547 (27.59%)
[12/04 15:53:34     39s] (I)       blocked tracks on layer3 : = 59976 / 230373 (26.03%)
[12/04 15:53:34     39s] (I)       blocked tracks on layer4 : = 32546 / 209547 (15.53%)
[12/04 15:53:34     39s] (I)       blocked tracks on layer5 : = 32108 / 230373 (13.94%)
[12/04 15:53:34     39s] (I)       blocked tracks on layer6 : = 8189 / 52338 (15.65%)
[12/04 15:53:34     39s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Reset routing kernel
[12/04 15:53:34     39s] (I)       Started Initialization ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       numLocalWires=6734  numGlobalNetBranches=1374  numLocalNetBranches=1997
[12/04 15:53:34     39s] (I)       totalPins=5531  totalGlobalPin=1156 (20.90%)
[12/04 15:53:34     39s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Generate topology ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       total 2D Cap : 762791 = (375857 H, 386934 V)
[12/04 15:53:34     39s] (I)       
[12/04 15:53:34     39s] (I)       ============  Phase 1a Route ============
[12/04 15:53:34     39s] (I)       Started Phase 1a ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Pattern routing (1T) ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:53:34     39s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Usage: 2402 = (1253 H, 1149 V) = (0.33% H, 0.30% V) = (1.074e+05um H, 9.845e+04um V)
[12/04 15:53:34     39s] (I)       Started Add via demand to 2D ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       
[12/04 15:53:34     39s] (I)       ============  Phase 1b Route ============
[12/04 15:53:34     39s] (I)       Started Phase 1b ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Usage: 2402 = (1253 H, 1149 V) = (0.33% H, 0.30% V) = (1.074e+05um H, 9.845e+04um V)
[12/04 15:53:34     39s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 15:53:34     39s] 
[12/04 15:53:34     39s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] (I)       Started Export 2D cong map ( Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:53:34     39s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2419.90 MB )
[12/04 15:53:34     39s] Finished Early Global Route rough congestion estimation: mem = 2419.9M
[12/04 15:53:34     39s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.033, MEM:2419.9M
[12/04 15:53:34     39s] earlyGlobalRoute rough estimation gcell size 17 row height
[12/04 15:53:34     39s] OPERPROF: Starting CDPad at level 1, MEM:2419.9M
[12/04 15:53:34     39s] CDPadU 0.008 -> 0.008. R=0.006, N=1494, GS=85.680
[12/04 15:53:34     40s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.044, MEM:2419.9M
[12/04 15:53:34     40s] OPERPROF: Starting npMain at level 1, MEM:2419.9M
[12/04 15:53:34     40s] OPERPROF:   Starting npPlace at level 2, MEM:2419.9M
[12/04 15:53:34     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.123, MEM:2421.1M
[12/04 15:53:34     40s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:0.131, MEM:2421.1M
[12/04 15:53:34     40s] Global placement CDP skipped at cutLevel 9.
[12/04 15:53:34     40s] Iteration  9: Total net bbox = 2.041e+05 (1.07e+05 9.72e+04)
[12/04 15:53:34     40s]               Est.  stn bbox = 2.223e+05 (1.16e+05 1.06e+05)
[12/04 15:53:34     40s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 2421.1M
[12/04 15:53:35     40s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:53:35     40s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:53:35     40s] Iteration 10: Total net bbox = 2.041e+05 (1.07e+05 9.72e+04)
[12/04 15:53:35     40s]               Est.  stn bbox = 2.223e+05 (1.16e+05 1.06e+05)
[12/04 15:53:35     40s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2421.1M
[12/04 15:53:35     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2421.1M
[12/04 15:53:35     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:35     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2421.1M
[12/04 15:53:35     40s] OPERPROF: Starting npMain at level 1, MEM:2421.1M
[12/04 15:53:35     40s] OPERPROF:   Starting npPlace at level 2, MEM:2421.1M
[12/04 15:53:36     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.910, REAL:0.907, MEM:2422.1M
[12/04 15:53:36     41s] OPERPROF: Finished npMain at level 1, CPU:0.910, REAL:0.915, MEM:2422.1M
[12/04 15:53:36     41s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2422.1M
[12/04 15:53:36     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:36     41s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2422.1M
[12/04 15:53:36     41s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2422.1M
[12/04 15:53:36     41s] Starting Early Global Route rough congestion estimation: mem = 2422.1M
[12/04 15:53:36     41s] (I)       Started Import and model ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Create place DB ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Import place data ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read instances and placement ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read nets ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Create route DB ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       == Non-default Options ==
[12/04 15:53:36     41s] (I)       Print mode                                         : 2
[12/04 15:53:36     41s] (I)       Stop if highly congested                           : false
[12/04 15:53:36     41s] (I)       Maximum routing layer                              : 6
[12/04 15:53:36     41s] (I)       Assign partition pins                              : false
[12/04 15:53:36     41s] (I)       Support large GCell                                : true
[12/04 15:53:36     41s] (I)       Number of threads                                  : 1
[12/04 15:53:36     41s] (I)       Number of rows per GCell                           : 9
[12/04 15:53:36     41s] (I)       Max num rows per GCell                             : 32
[12/04 15:53:36     41s] (I)       Method to set GCell size                           : row
[12/04 15:53:36     41s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:53:36     41s] (I)       Started Import route data (1T) ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       ============== Pin Summary ==============
[12/04 15:53:36     41s] (I)       +-------+--------+---------+------------+
[12/04 15:53:36     41s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:53:36     41s] (I)       +-------+--------+---------+------------+
[12/04 15:53:36     41s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 15:53:36     41s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:53:36     41s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:53:36     41s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:53:36     41s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:53:36     41s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:53:36     41s] (I)       +-------+--------+---------+------------+
[12/04 15:53:36     41s] (I)       Use row-based GCell size
[12/04 15:53:36     41s] (I)       Use row-based GCell align
[12/04 15:53:36     41s] (I)       GCell unit size   : 5040
[12/04 15:53:36     41s] (I)       GCell multiplier  : 9
[12/04 15:53:36     41s] (I)       GCell row height  : 5040
[12/04 15:53:36     41s] (I)       Actual row height : 5040
[12/04 15:53:36     41s] (I)       GCell align ref   : 340380 341600
[12/04 15:53:36     41s] [NR-eGR] Track table information for default rule: 
[12/04 15:53:36     41s] [NR-eGR] metal1 has no routable track
[12/04 15:53:36     41s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:53:36     41s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:53:36     41s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:53:36     41s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:53:36     41s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:53:36     41s] (I)       =================== Default via ====================
[12/04 15:53:36     41s] (I)       +---+------------------+---------------------------+
[12/04 15:53:36     41s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:53:36     41s] (I)       +---+------------------+---------------------------+
[12/04 15:53:36     41s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:53:36     41s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:53:36     41s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:53:36     41s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:53:36     41s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:53:36     41s] (I)       +---+------------------+---------------------------+
[12/04 15:53:36     41s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read routing blockages ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read instance blockages ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read PG blockages ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] [NR-eGR] Read 19436 PG shapes
[12/04 15:53:36     41s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read boundary cut boxes ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:53:36     41s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:53:36     41s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:53:36     41s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:53:36     41s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:53:36     41s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read blackboxes ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:53:36     41s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read prerouted ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:53:36     41s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read unlegalized nets ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read nets ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:53:36     41s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Set up via pillars ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       early_global_route_priority property id does not exist.
[12/04 15:53:36     41s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Model blockages into capacity
[12/04 15:53:36     41s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:53:36     41s] (I)       Started Initialize 3D capacity ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:53:36     41s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:53:36     41s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:53:36     41s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:53:36     41s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:53:36     41s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       -- layer congestion ratio --
[12/04 15:53:36     41s] (I)       Layer 1 : 0.100000
[12/04 15:53:36     41s] (I)       Layer 2 : 0.700000
[12/04 15:53:36     41s] (I)       Layer 3 : 0.700000
[12/04 15:53:36     41s] (I)       Layer 4 : 0.700000
[12/04 15:53:36     41s] (I)       Layer 5 : 0.700000
[12/04 15:53:36     41s] (I)       Layer 6 : 0.700000
[12/04 15:53:36     41s] (I)       ----------------------------
[12/04 15:53:36     41s] (I)       Number of ignored nets                =      0
[12/04 15:53:36     41s] (I)       Number of connected nets              =      0
[12/04 15:53:36     41s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:53:36     41s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:53:36     41s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:53:36     41s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:53:36     41s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:53:36     41s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:53:36     41s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:53:36     41s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:53:36     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:53:36     41s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Read aux data ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Others data preparation ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:53:36     41s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Create route kernel ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Ndr track 0 does not exist
[12/04 15:53:36     41s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:53:36     41s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:53:36     41s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:53:36     41s] (I)       Site width          :   620  (dbu)
[12/04 15:53:36     41s] (I)       Row height          :  5040  (dbu)
[12/04 15:53:36     41s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:53:36     41s] (I)       GCell width         : 45360  (dbu)
[12/04 15:53:36     41s] (I)       GCell height        : 45360  (dbu)
[12/04 15:53:36     41s] (I)       Grid                :    74    73     6
[12/04 15:53:36     41s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:53:36     41s] (I)       Vertical capacity   :     0 45360     0 45360     0 45360
[12/04 15:53:36     41s] (I)       Horizontal capacity :     0     0 45360     0 45360     0
[12/04 15:53:36     41s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:53:36     41s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:53:36     41s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:53:36     41s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:53:36     41s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:53:36     41s] (I)       Num tracks per GCell: 94.50 73.16 81.00 73.16 81.00 18.29
[12/04 15:53:36     41s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:53:36     41s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:53:36     41s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:53:36     41s] (I)       --------------------------------------------------------
[12/04 15:53:36     41s] 
[12/04 15:53:36     41s] [NR-eGR] ============ Routing rule table ============
[12/04 15:53:36     41s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:53:36     41s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:53:36     41s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:53:36     41s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:36     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:36     41s] [NR-eGR] ========================================
[12/04 15:53:36     41s] [NR-eGR] 
[12/04 15:53:36     41s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:53:36     41s] (I)       blocked tracks on layer2 : = 104586 / 392229 (26.66%)
[12/04 15:53:36     41s] (I)       blocked tracks on layer3 : = 113997 / 437118 (26.08%)
[12/04 15:53:36     41s] (I)       blocked tracks on layer4 : = 57100 / 392229 (14.56%)
[12/04 15:53:36     41s] (I)       blocked tracks on layer5 : = 62212 / 437118 (14.23%)
[12/04 15:53:36     41s] (I)       blocked tracks on layer6 : = 14322 / 97966 (14.62%)
[12/04 15:53:36     41s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Reset routing kernel
[12/04 15:53:36     41s] (I)       Started Initialization ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       numLocalWires=5372  numGlobalNetBranches=1651  numLocalNetBranches=1041
[12/04 15:53:36     41s] (I)       totalPins=5531  totalGlobalPin=2155 (38.96%)
[12/04 15:53:36     41s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Generate topology ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       total 2D Cap : 1446591 = (719049 H, 727542 V)
[12/04 15:53:36     41s] (I)       
[12/04 15:53:36     41s] (I)       ============  Phase 1a Route ============
[12/04 15:53:36     41s] (I)       Started Phase 1a ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Pattern routing (1T) ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:53:36     41s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Usage: 4937 = (2496 H, 2441 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.107e+05um V)
[12/04 15:53:36     41s] (I)       Started Add via demand to 2D ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       
[12/04 15:53:36     41s] (I)       ============  Phase 1b Route ============
[12/04 15:53:36     41s] (I)       Started Phase 1b ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Usage: 4937 = (2496 H, 2441 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.107e+05um V)
[12/04 15:53:36     41s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 15:53:36     41s] 
[12/04 15:53:36     41s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] (I)       Started Export 2D cong map ( Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:53:36     41s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2422.13 MB )
[12/04 15:53:36     41s] Finished Early Global Route rough congestion estimation: mem = 2422.1M
[12/04 15:53:36     41s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.034, MEM:2422.1M
[12/04 15:53:36     41s] earlyGlobalRoute rough estimation gcell size 9 row height
[12/04 15:53:36     41s] OPERPROF: Starting CDPad at level 1, MEM:2422.1M
[12/04 15:53:36     41s] CDPadU 0.008 -> 0.008. R=0.006, N=1494, GS=45.360
[12/04 15:53:36     41s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.052, MEM:2422.1M
[12/04 15:53:36     41s] OPERPROF: Starting npMain at level 1, MEM:2422.1M
[12/04 15:53:36     41s] OPERPROF:   Starting npPlace at level 2, MEM:2422.1M
[12/04 15:53:36     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.116, MEM:2424.1M
[12/04 15:53:36     41s] OPERPROF: Finished npMain at level 1, CPU:0.130, REAL:0.123, MEM:2424.1M
[12/04 15:53:36     41s] Global placement CDP skipped at cutLevel 11.
[12/04 15:53:36     41s] Iteration 11: Total net bbox = 2.159e+05 (1.10e+05 1.06e+05)
[12/04 15:53:36     41s]               Est.  stn bbox = 2.353e+05 (1.20e+05 1.16e+05)
[12/04 15:53:36     41s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2424.1M
[12/04 15:53:36     41s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:53:36     42s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:53:36     42s] Iteration 12: Total net bbox = 2.159e+05 (1.10e+05 1.06e+05)
[12/04 15:53:36     42s]               Est.  stn bbox = 2.353e+05 (1.20e+05 1.16e+05)
[12/04 15:53:36     42s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2424.1M
[12/04 15:53:36     42s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2424.1M
[12/04 15:53:36     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:36     42s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2424.1M
[12/04 15:53:36     42s] OPERPROF: Starting npMain at level 1, MEM:2424.1M
[12/04 15:53:36     42s] OPERPROF:   Starting npPlace at level 2, MEM:2424.1M
[12/04 15:53:37     42s] OPERPROF:   Finished npPlace at level 2, CPU:0.680, REAL:0.669, MEM:2427.5M
[12/04 15:53:37     42s] OPERPROF: Finished npMain at level 1, CPU:0.690, REAL:0.677, MEM:2427.5M
[12/04 15:53:37     42s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2427.5M
[12/04 15:53:37     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:37     42s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2427.5M
[12/04 15:53:37     42s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2427.5M
[12/04 15:53:37     42s] Starting Early Global Route rough congestion estimation: mem = 2427.5M
[12/04 15:53:37     42s] (I)       Started Import and model ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Create place DB ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Import place data ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read instances and placement ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read nets ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Create route DB ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       == Non-default Options ==
[12/04 15:53:37     42s] (I)       Print mode                                         : 2
[12/04 15:53:37     42s] (I)       Stop if highly congested                           : false
[12/04 15:53:37     42s] (I)       Maximum routing layer                              : 6
[12/04 15:53:37     42s] (I)       Assign partition pins                              : false
[12/04 15:53:37     42s] (I)       Support large GCell                                : true
[12/04 15:53:37     42s] (I)       Number of threads                                  : 1
[12/04 15:53:37     42s] (I)       Number of rows per GCell                           : 5
[12/04 15:53:37     42s] (I)       Max num rows per GCell                             : 32
[12/04 15:53:37     42s] (I)       Method to set GCell size                           : row
[12/04 15:53:37     42s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:53:37     42s] (I)       Started Import route data (1T) ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       ============== Pin Summary ==============
[12/04 15:53:37     42s] (I)       +-------+--------+---------+------------+
[12/04 15:53:37     42s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:53:37     42s] (I)       +-------+--------+---------+------------+
[12/04 15:53:37     42s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 15:53:37     42s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:53:37     42s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:53:37     42s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:53:37     42s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:53:37     42s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:53:37     42s] (I)       +-------+--------+---------+------------+
[12/04 15:53:37     42s] (I)       Use row-based GCell size
[12/04 15:53:37     42s] (I)       Use row-based GCell align
[12/04 15:53:37     42s] (I)       GCell unit size   : 5040
[12/04 15:53:37     42s] (I)       GCell multiplier  : 5
[12/04 15:53:37     42s] (I)       GCell row height  : 5040
[12/04 15:53:37     42s] (I)       Actual row height : 5040
[12/04 15:53:37     42s] (I)       GCell align ref   : 340380 341600
[12/04 15:53:37     42s] [NR-eGR] Track table information for default rule: 
[12/04 15:53:37     42s] [NR-eGR] metal1 has no routable track
[12/04 15:53:37     42s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:53:37     42s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:53:37     42s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:53:37     42s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:53:37     42s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:53:37     42s] (I)       =================== Default via ====================
[12/04 15:53:37     42s] (I)       +---+------------------+---------------------------+
[12/04 15:53:37     42s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:53:37     42s] (I)       +---+------------------+---------------------------+
[12/04 15:53:37     42s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:53:37     42s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:53:37     42s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:53:37     42s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:53:37     42s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:53:37     42s] (I)       +---+------------------+---------------------------+
[12/04 15:53:37     42s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read routing blockages ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read instance blockages ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read PG blockages ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] [NR-eGR] Read 19436 PG shapes
[12/04 15:53:37     42s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read boundary cut boxes ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:53:37     42s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:53:37     42s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:53:37     42s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:53:37     42s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:53:37     42s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read blackboxes ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:53:37     42s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read prerouted ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:53:37     42s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read unlegalized nets ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read nets ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:53:37     42s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Set up via pillars ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       early_global_route_priority property id does not exist.
[12/04 15:53:37     42s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Model blockages into capacity
[12/04 15:53:37     42s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:53:37     42s] (I)       Started Initialize 3D capacity ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:53:37     42s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:53:37     42s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:53:37     42s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:53:37     42s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:53:37     42s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       -- layer congestion ratio --
[12/04 15:53:37     42s] (I)       Layer 1 : 0.100000
[12/04 15:53:37     42s] (I)       Layer 2 : 0.700000
[12/04 15:53:37     42s] (I)       Layer 3 : 0.700000
[12/04 15:53:37     42s] (I)       Layer 4 : 0.700000
[12/04 15:53:37     42s] (I)       Layer 5 : 0.700000
[12/04 15:53:37     42s] (I)       Layer 6 : 0.700000
[12/04 15:53:37     42s] (I)       ----------------------------
[12/04 15:53:37     42s] (I)       Number of ignored nets                =      0
[12/04 15:53:37     42s] (I)       Number of connected nets              =      0
[12/04 15:53:37     42s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:53:37     42s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:53:37     42s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:53:37     42s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:53:37     42s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:53:37     42s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:53:37     42s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:53:37     42s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:53:37     42s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:53:37     42s] (I)       Finished Import route data (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Read aux data ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Others data preparation ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:53:37     42s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Create route kernel ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Ndr track 0 does not exist
[12/04 15:53:37     42s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:53:37     42s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:53:37     42s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:53:37     42s] (I)       Site width          :   620  (dbu)
[12/04 15:53:37     42s] (I)       Row height          :  5040  (dbu)
[12/04 15:53:37     42s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:53:37     42s] (I)       GCell width         : 25200  (dbu)
[12/04 15:53:37     42s] (I)       GCell height        : 25200  (dbu)
[12/04 15:53:37     42s] (I)       Grid                :   133   132     6
[12/04 15:53:37     42s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:53:37     42s] (I)       Vertical capacity   :     0 25200     0 25200     0 25200
[12/04 15:53:37     42s] (I)       Horizontal capacity :     0     0 25200     0 25200     0
[12/04 15:53:37     42s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:53:37     42s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:53:37     42s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:53:37     42s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:53:37     42s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:53:37     42s] (I)       Num tracks per GCell: 52.50 40.65 45.00 40.65 45.00 10.16
[12/04 15:53:37     42s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:53:37     42s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:53:37     42s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:53:37     42s] (I)       --------------------------------------------------------
[12/04 15:53:37     42s] 
[12/04 15:53:37     42s] [NR-eGR] ============ Routing rule table ============
[12/04 15:53:37     42s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:53:37     42s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:53:37     42s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:53:37     42s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:37     42s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:37     42s] [NR-eGR] ========================================
[12/04 15:53:37     42s] [NR-eGR] 
[12/04 15:53:37     42s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:53:37     42s] (I)       blocked tracks on layer2 : = 183407 / 709236 (25.86%)
[12/04 15:53:37     42s] (I)       blocked tracks on layer3 : = 200038 / 785631 (25.46%)
[12/04 15:53:37     42s] (I)       blocked tracks on layer4 : = 97506 / 709236 (13.75%)
[12/04 15:53:37     42s] (I)       blocked tracks on layer5 : = 106718 / 785631 (13.58%)
[12/04 15:53:37     42s] (I)       blocked tracks on layer6 : = 24545 / 177144 (13.86%)
[12/04 15:53:37     42s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Reset routing kernel
[12/04 15:53:37     42s] (I)       Started Initialization ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       numLocalWires=4145  numGlobalNetBranches=1441  numLocalNetBranches=637
[12/04 15:53:37     42s] (I)       totalPins=5531  totalGlobalPin=2941 (53.17%)
[12/04 15:53:37     42s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Generate topology ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       total 2D Cap : 2619585 = (1297075 H, 1322510 V)
[12/04 15:53:37     42s] (I)       
[12/04 15:53:37     42s] (I)       ============  Phase 1a Route ============
[12/04 15:53:37     42s] (I)       Started Phase 1a ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Pattern routing (1T) ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:53:37     42s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Usage: 8978 = (4511 H, 4467 V) = (0.35% H, 0.34% V) = (1.137e+05um H, 1.126e+05um V)
[12/04 15:53:37     42s] (I)       Started Add via demand to 2D ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       
[12/04 15:53:37     42s] (I)       ============  Phase 1b Route ============
[12/04 15:53:37     42s] (I)       Started Phase 1b ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Usage: 8978 = (4511 H, 4467 V) = (0.35% H, 0.34% V) = (1.137e+05um H, 1.126e+05um V)
[12/04 15:53:37     42s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 15:53:37     42s] 
[12/04 15:53:37     42s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] (I)       Started Export 2D cong map ( Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:53:37     42s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2427.55 MB )
[12/04 15:53:37     42s] Finished Early Global Route rough congestion estimation: mem = 2427.5M
[12/04 15:53:37     42s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.048, MEM:2427.5M
[12/04 15:53:37     42s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/04 15:53:37     42s] OPERPROF: Starting CDPad at level 1, MEM:2427.5M
[12/04 15:53:37     42s] CDPadU 0.008 -> 0.008. R=0.006, N=1494, GS=25.200
[12/04 15:53:37     42s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.074, MEM:2427.5M
[12/04 15:53:37     42s] OPERPROF: Starting npMain at level 1, MEM:2427.5M
[12/04 15:53:37     42s] OPERPROF:   Starting npPlace at level 2, MEM:2427.5M
[12/04 15:53:37     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.130, REAL:0.125, MEM:2430.5M
[12/04 15:53:37     43s] OPERPROF: Finished npMain at level 1, CPU:0.130, REAL:0.132, MEM:2430.5M
[12/04 15:53:37     43s] Global placement CDP skipped at cutLevel 13.
[12/04 15:53:37     43s] Iteration 13: Total net bbox = 2.176e+05 (1.10e+05 1.07e+05)
[12/04 15:53:37     43s]               Est.  stn bbox = 2.372e+05 (1.20e+05 1.17e+05)
[12/04 15:53:37     43s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2430.5M
[12/04 15:53:37     43s] Iteration 14: Total net bbox = 2.176e+05 (1.10e+05 1.07e+05)
[12/04 15:53:37     43s]               Est.  stn bbox = 2.372e+05 (1.20e+05 1.17e+05)
[12/04 15:53:37     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2430.5M
[12/04 15:53:37     43s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2430.5M
[12/04 15:53:37     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:37     43s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2430.5M
[12/04 15:53:37     43s] OPERPROF: Starting npMain at level 1, MEM:2430.5M
[12/04 15:53:37     43s] OPERPROF:   Starting npPlace at level 2, MEM:2430.5M
[12/04 15:53:38     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.550, REAL:0.544, MEM:2436.0M
[12/04 15:53:38     43s] OPERPROF: Finished npMain at level 1, CPU:0.560, REAL:0.551, MEM:2436.0M
[12/04 15:53:38     43s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2436.0M
[12/04 15:53:38     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:38     43s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2436.0M
[12/04 15:53:38     43s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2436.0M
[12/04 15:53:38     43s] Starting Early Global Route rough congestion estimation: mem = 2436.0M
[12/04 15:53:38     43s] (I)       Started Import and model ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Create place DB ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Import place data ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read instances and placement ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read nets ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Create route DB ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       == Non-default Options ==
[12/04 15:53:38     43s] (I)       Print mode                                         : 2
[12/04 15:53:38     43s] (I)       Stop if highly congested                           : false
[12/04 15:53:38     43s] (I)       Maximum routing layer                              : 6
[12/04 15:53:38     43s] (I)       Assign partition pins                              : false
[12/04 15:53:38     43s] (I)       Support large GCell                                : true
[12/04 15:53:38     43s] (I)       Number of threads                                  : 1
[12/04 15:53:38     43s] (I)       Number of rows per GCell                           : 3
[12/04 15:53:38     43s] (I)       Max num rows per GCell                             : 32
[12/04 15:53:38     43s] (I)       Method to set GCell size                           : row
[12/04 15:53:38     43s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:53:38     43s] (I)       Started Import route data (1T) ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       ============== Pin Summary ==============
[12/04 15:53:38     43s] (I)       +-------+--------+---------+------------+
[12/04 15:53:38     43s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:53:38     43s] (I)       +-------+--------+---------+------------+
[12/04 15:53:38     43s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 15:53:38     43s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:53:38     43s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:53:38     43s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:53:38     43s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:53:38     43s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:53:38     43s] (I)       +-------+--------+---------+------------+
[12/04 15:53:38     43s] (I)       Use row-based GCell size
[12/04 15:53:38     43s] (I)       Use row-based GCell align
[12/04 15:53:38     43s] (I)       GCell unit size   : 5040
[12/04 15:53:38     43s] (I)       GCell multiplier  : 3
[12/04 15:53:38     43s] (I)       GCell row height  : 5040
[12/04 15:53:38     43s] (I)       Actual row height : 5040
[12/04 15:53:38     43s] (I)       GCell align ref   : 340380 341600
[12/04 15:53:38     43s] [NR-eGR] Track table information for default rule: 
[12/04 15:53:38     43s] [NR-eGR] metal1 has no routable track
[12/04 15:53:38     43s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:53:38     43s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:53:38     43s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:53:38     43s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:53:38     43s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:53:38     43s] (I)       =================== Default via ====================
[12/04 15:53:38     43s] (I)       +---+------------------+---------------------------+
[12/04 15:53:38     43s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:53:38     43s] (I)       +---+------------------+---------------------------+
[12/04 15:53:38     43s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:53:38     43s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:53:38     43s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:53:38     43s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:53:38     43s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:53:38     43s] (I)       +---+------------------+---------------------------+
[12/04 15:53:38     43s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read routing blockages ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read instance blockages ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read PG blockages ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] [NR-eGR] Read 19436 PG shapes
[12/04 15:53:38     43s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read boundary cut boxes ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:53:38     43s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:53:38     43s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:53:38     43s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:53:38     43s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:53:38     43s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read blackboxes ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:53:38     43s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read prerouted ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:53:38     43s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read unlegalized nets ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read nets ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:53:38     43s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Set up via pillars ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       early_global_route_priority property id does not exist.
[12/04 15:53:38     43s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Model blockages into capacity
[12/04 15:53:38     43s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:53:38     43s] (I)       Started Initialize 3D capacity ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:53:38     43s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:53:38     43s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:53:38     43s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:53:38     43s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:53:38     43s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       -- layer congestion ratio --
[12/04 15:53:38     43s] (I)       Layer 1 : 0.100000
[12/04 15:53:38     43s] (I)       Layer 2 : 0.700000
[12/04 15:53:38     43s] (I)       Layer 3 : 0.700000
[12/04 15:53:38     43s] (I)       Layer 4 : 0.700000
[12/04 15:53:38     43s] (I)       Layer 5 : 0.700000
[12/04 15:53:38     43s] (I)       Layer 6 : 0.700000
[12/04 15:53:38     43s] (I)       ----------------------------
[12/04 15:53:38     43s] (I)       Number of ignored nets                =      0
[12/04 15:53:38     43s] (I)       Number of connected nets              =      0
[12/04 15:53:38     43s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:53:38     43s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:53:38     43s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:53:38     43s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:53:38     43s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:53:38     43s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:53:38     43s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:53:38     43s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:53:38     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:53:38     43s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Read aux data ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Others data preparation ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:53:38     43s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Create route kernel ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Ndr track 0 does not exist
[12/04 15:53:38     43s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:53:38     43s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:53:38     43s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:53:38     43s] (I)       Site width          :   620  (dbu)
[12/04 15:53:38     43s] (I)       Row height          :  5040  (dbu)
[12/04 15:53:38     43s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:53:38     43s] (I)       GCell width         : 15120  (dbu)
[12/04 15:53:38     43s] (I)       GCell height        : 15120  (dbu)
[12/04 15:53:38     43s] (I)       Grid                :   221   219     6
[12/04 15:53:38     43s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:53:38     43s] (I)       Vertical capacity   :     0 15120     0 15120     0 15120
[12/04 15:53:38     43s] (I)       Horizontal capacity :     0     0 15120     0 15120     0
[12/04 15:53:38     43s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:53:38     43s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:53:38     43s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:53:38     43s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:53:38     43s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:53:38     43s] (I)       Num tracks per GCell: 31.50 24.39 27.00 24.39 27.00  6.10
[12/04 15:53:38     43s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:53:38     43s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:53:38     43s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:53:38     43s] (I)       --------------------------------------------------------
[12/04 15:53:38     43s] 
[12/04 15:53:38     43s] [NR-eGR] ============ Routing rule table ============
[12/04 15:53:38     43s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:53:38     43s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:53:38     43s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:53:38     43s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:38     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:38     43s] [NR-eGR] ========================================
[12/04 15:53:38     43s] [NR-eGR] 
[12/04 15:53:38     43s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:53:38     43s] (I)       blocked tracks on layer2 : = 291252 / 1176687 (24.75%)
[12/04 15:53:38     43s] (I)       blocked tracks on layer3 : = 319960 / 1305447 (24.51%)
[12/04 15:53:38     43s] (I)       blocked tracks on layer4 : = 148171 / 1176687 (12.59%)
[12/04 15:53:38     43s] (I)       blocked tracks on layer5 : = 164424 / 1305447 (12.60%)
[12/04 15:53:38     43s] (I)       blocked tracks on layer6 : = 37387 / 293898 (12.72%)
[12/04 15:53:38     43s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Reset routing kernel
[12/04 15:53:38     43s] (I)       Started Initialization ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       numLocalWires=2772  numGlobalNetBranches=1016  numLocalNetBranches=374
[12/04 15:53:38     43s] (I)       totalPins=5531  totalGlobalPin=3804 (68.78%)
[12/04 15:53:38     43s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Generate topology ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       total 2D Cap : 4360184 = (2161585 H, 2198599 V)
[12/04 15:53:38     43s] (I)       
[12/04 15:53:38     43s] (I)       ============  Phase 1a Route ============
[12/04 15:53:38     43s] (I)       Started Phase 1a ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Pattern routing (1T) ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:53:38     43s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Usage: 15189 = (7583 H, 7606 V) = (0.35% H, 0.35% V) = (1.147e+05um H, 1.150e+05um V)
[12/04 15:53:38     43s] (I)       Started Add via demand to 2D ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       
[12/04 15:53:38     43s] (I)       ============  Phase 1b Route ============
[12/04 15:53:38     43s] (I)       Started Phase 1b ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Usage: 15189 = (7583 H, 7606 V) = (0.35% H, 0.35% V) = (1.147e+05um H, 1.150e+05um V)
[12/04 15:53:38     43s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 15:53:38     43s] 
[12/04 15:53:38     43s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] (I)       Started Export 2D cong map ( Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:53:38     43s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2435.96 MB )
[12/04 15:53:38     43s] Finished Early Global Route rough congestion estimation: mem = 2436.0M
[12/04 15:53:38     43s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.069, MEM:2436.0M
[12/04 15:53:38     43s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/04 15:53:38     43s] OPERPROF: Starting CDPad at level 1, MEM:2436.0M
[12/04 15:53:38     43s] CDPadU 0.008 -> 0.008. R=0.006, N=1494, GS=15.120
[12/04 15:53:38     43s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.121, MEM:2436.0M
[12/04 15:53:38     43s] OPERPROF: Starting npMain at level 1, MEM:2436.0M
[12/04 15:53:38     43s] OPERPROF:   Starting npPlace at level 2, MEM:2436.0M
[12/04 15:53:38     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.130, REAL:0.130, MEM:2448.5M
[12/04 15:53:38     43s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.144, MEM:2448.5M
[12/04 15:53:38     43s] Global placement CDP skipped at cutLevel 15.
[12/04 15:53:38     43s] Iteration 15: Total net bbox = 2.191e+05 (1.11e+05 1.08e+05)
[12/04 15:53:38     43s]               Est.  stn bbox = 2.386e+05 (1.20e+05 1.18e+05)
[12/04 15:53:38     43s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2448.5M
[12/04 15:53:38     44s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:53:39     44s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:53:39     44s] Iteration 16: Total net bbox = 2.191e+05 (1.11e+05 1.08e+05)
[12/04 15:53:39     44s]               Est.  stn bbox = 2.386e+05 (1.20e+05 1.18e+05)
[12/04 15:53:39     44s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2448.5M
[12/04 15:53:39     44s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2448.5M
[12/04 15:53:39     44s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:53:39     44s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2448.5M
[12/04 15:53:39     44s] OPERPROF: Starting npMain at level 1, MEM:2448.5M
[12/04 15:53:39     44s] OPERPROF:   Starting npPlace at level 2, MEM:2448.5M
[12/04 15:53:41     46s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2451.5M
[12/04 15:53:41     46s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.009, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:   Finished npPlace at level 2, CPU:2.060, REAL:2.069, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF: Finished npMain at level 1, CPU:2.070, REAL:2.079, MEM:2463.5M
[12/04 15:53:41     46s] Iteration 17: Total net bbox = 2.224e+05 (1.12e+05 1.10e+05)
[12/04 15:53:41     46s]               Est.  stn bbox = 2.420e+05 (1.22e+05 1.20e+05)
[12/04 15:53:41     46s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 2463.5M
[12/04 15:53:41     46s] Iteration 18: Total net bbox = 2.224e+05 (1.12e+05 1.10e+05)
[12/04 15:53:41     46s]               Est.  stn bbox = 2.420e+05 (1.22e+05 1.20e+05)
[12/04 15:53:41     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2463.5M
[12/04 15:53:41     46s] [adp] clock
[12/04 15:53:41     46s] [adp] weight, nr nets, wire length
[12/04 15:53:41     46s] [adp]      0        2  2786.262000
[12/04 15:53:41     46s] [adp] data
[12/04 15:53:41     46s] [adp] weight, nr nets, wire length
[12/04 15:53:41     46s] [adp]      0     1593  219599.333000
[12/04 15:53:41     46s] [adp] 0.000000|0.000000|0.000000
[12/04 15:53:41     46s] Iteration 19: Total net bbox = 2.224e+05 (1.12e+05 1.10e+05)
[12/04 15:53:41     46s]               Est.  stn bbox = 2.420e+05 (1.22e+05 1.20e+05)
[12/04 15:53:41     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2463.5M
[12/04 15:53:41     46s] *** cost = 2.224e+05 (1.12e+05 1.10e+05) (cpu for global=0:00:08.8) real=0:00:10.0***
[12/04 15:53:41     46s] Info: 1 clock gating cells identified, 0 (on average) moved 0/10
[12/04 15:53:41     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2463.5M
[12/04 15:53:41     46s] Solver runtime cpu: 0:00:04.6 real: 0:00:04.5
[12/04 15:53:41     46s] Core Placement runtime cpu: 0:00:06.4 real: 0:00:07.0
[12/04 15:53:41     46s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 15:53:41     46s] Type 'man IMPSP-9025' for more detail.
[12/04 15:53:41     46s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2463.5M
[12/04 15:53:41     46s] z: 2, totalTracks: 1
[12/04 15:53:41     46s] z: 4, totalTracks: 1
[12/04 15:53:41     46s] z: 6, totalTracks: 1
[12/04 15:53:41     46s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:53:41     46s] All LLGs are deleted
[12/04 15:53:41     46s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2463.5M
[12/04 15:53:41     46s] Core basic site is core_5040
[12/04 15:53:41     46s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.003, MEM:2463.5M
[12/04 15:53:41     46s] Fast DP-INIT is on for default
[12/04 15:53:41     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:53:41     46s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.031, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:       Starting CMU at level 4, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2463.5M
[12/04 15:53:41     46s] 
[12/04 15:53:41     46s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:53:41     46s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.040, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2463.5M
[12/04 15:53:41     46s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2463.5MB).
[12/04 15:53:41     46s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.056, MEM:2463.5M
[12/04 15:53:41     46s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.057, MEM:2463.5M
[12/04 15:53:41     46s] TDRefine: refinePlace mode is spiral
[12/04 15:53:41     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.1
[12/04 15:53:41     46s] OPERPROF: Starting RefinePlace at level 1, MEM:2463.5M
[12/04 15:53:41     46s] *** Starting refinePlace (0:00:46.6 mem=2463.5M) ***
[12/04 15:53:41     46s] Total net bbox length = 2.224e+05 (1.125e+05 1.099e+05) (ext = 1.596e+05)
[12/04 15:53:41     46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:53:41     46s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2463.5M
[12/04 15:53:41     46s] Starting refinePlace ...
[12/04 15:53:41     46s]   Spread Effort: high, standalone mode, useDDP on.
[12/04 15:53:41     46s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2463.5MB) @(0:00:46.6 - 0:00:46.6).
[12/04 15:53:41     46s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:53:41     46s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 15:53:41     46s] Placement tweakage begins.
[12/04 15:53:41     46s] wire length = 2.377e+05
[12/04 15:53:41     46s] wire length = 2.346e+05
[12/04 15:53:41     46s] Placement tweakage ends.
[12/04 15:53:41     46s] Move report: tweak moves 169 insts, mean move: 10.58 um, max move: 38.14 um 
[12/04 15:53:41     46s] 	Max move on inst (CORE/tetris_reg_33_): (1715.40, 1613.10) --> (1749.62, 1617.02)
[12/04 15:53:41     46s] 
[12/04 15:53:41     46s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:53:41     46s] Move report: legalization moves 1494 insts, mean move: 2.88 um, max move: 18.44 um spiral
[12/04 15:53:41     46s] 	Max move on inst (CORE/tetris_reg_54_): (1774.03, 1614.80) --> (1773.82, 1596.56)
[12/04 15:53:41     46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2471.5MB) @(0:00:46.6 - 0:00:46.7).
[12/04 15:53:41     46s] Move report: Detail placement moves 1494 insts, mean move: 3.80 um, max move: 37.24 um 
[12/04 15:53:41     46s] 	Max move on inst (CORE/tetris_reg_33_): (1715.40, 1613.10) --> (1749.02, 1616.72)
[12/04 15:53:41     46s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2471.5MB
[12/04 15:53:41     46s] Statistics of distance of Instance movement in refine placement:
[12/04 15:53:41     46s]   maximum (X+Y) =        37.24 um
[12/04 15:53:41     46s]   inst (CORE/tetris_reg_33_) with max move: (1715.4, 1613.1) -> (1749.02, 1616.72)
[12/04 15:53:41     46s]   mean    (X+Y) =         3.80 um
[12/04 15:53:41     46s] Summary Report:
[12/04 15:53:41     46s] Instances move: 1494 (out of 1494 movable)
[12/04 15:53:41     46s] Instances flipped: 0
[12/04 15:53:41     46s] Mean displacement: 3.80 um
[12/04 15:53:41     46s] Max displacement: 37.24 um (Instance: CORE/tetris_reg_33_) (1715.4, 1613.1) -> (1749.02, 1616.72)
[12/04 15:53:41     46s] 	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBS
[12/04 15:53:41     46s] Total instances moved : 1494
[12/04 15:53:41     46s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.068, MEM:2471.5M
[12/04 15:53:41     46s] Total net bbox length = 2.199e+05 (1.099e+05 1.100e+05) (ext = 1.592e+05)
[12/04 15:53:41     46s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2471.5MB
[12/04 15:53:41     46s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2471.5MB) @(0:00:46.6 - 0:00:46.7).
[12/04 15:53:41     46s] *** Finished refinePlace (0:00:46.7 mem=2471.5M) ***
[12/04 15:53:41     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.1
[12/04 15:53:41     46s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.073, MEM:2471.5M
[12/04 15:53:41     46s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2471.5M
[12/04 15:53:41     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2471.5M
[12/04 15:53:41     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2471.5M
[12/04 15:53:41     46s] All LLGs are deleted
[12/04 15:53:41     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2471.5M
[12/04 15:53:41     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2471.5M
[12/04 15:53:41     46s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:2429.5M
[12/04 15:53:41     46s] *** End of Placement (cpu=0:00:11.1, real=0:00:12.0, mem=2429.5M) ***
[12/04 15:53:41     46s] z: 2, totalTracks: 1
[12/04 15:53:41     46s] z: 4, totalTracks: 1
[12/04 15:53:41     46s] z: 6, totalTracks: 1
[12/04 15:53:41     46s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:53:41     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2429.5M
[12/04 15:53:41     46s] Core basic site is core_5040
[12/04 15:53:41     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:2429.5M
[12/04 15:53:41     46s] Fast DP-INIT is on for default
[12/04 15:53:41     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:53:41     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.020, REAL:0.023, MEM:2429.5M
[12/04 15:53:41     46s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2809 )
[12/04 15:53:41     46s] Density distribution unevenness ratio = 98.717%
[12/04 15:53:41     46s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.020, REAL:0.024, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2429.5M
[12/04 15:53:41     46s] All LLGs are deleted
[12/04 15:53:41     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2429.5M
[12/04 15:53:41     46s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:2429.5M
[12/04 15:53:41     46s] *** Free Virtual Timing Model ...(mem=2429.5M)
[12/04 15:53:41     46s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 15:53:41     46s] Set Using Default Delay Limit as 101.
[12/04 15:53:41     46s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 15:53:41     46s] Set Default Net Delay as 0 ps.
[12/04 15:53:41     46s] Set Default Net Load as 0 pF. 
[12/04 15:53:41     46s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 15:53:41     46s] Effort level <high> specified for reg2reg_tmp.31926 path_group
[12/04 15:53:41     46s] #################################################################################
[12/04 15:53:41     46s] # Design Stage: PreRoute
[12/04 15:53:41     46s] # Design Name: CHIP
[12/04 15:53:41     46s] # Design Mode: 90nm
[12/04 15:53:41     46s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:53:41     46s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:53:41     46s] # Signoff Settings: SI Off 
[12/04 15:53:41     46s] #################################################################################
[12/04 15:53:41     46s] Calculate delays in Single mode...
[12/04 15:53:41     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 2431.2M, InitMEM = 2431.2M)
[12/04 15:53:41     46s] Start delay calculation (fullDC) (1 T). (MEM=2431.23)
[12/04 15:53:41     46s] End AAE Lib Interpolated Model. (MEM=2431.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:53:41     47s] Total number of fetched objects 1612
[12/04 15:53:41     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:53:41     47s] End delay calculation. (MEM=2470.92 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:53:41     47s] End delay calculation (fullDC). (MEM=2470.92 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:53:41     47s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2470.9M) ***
[12/04 15:53:42     47s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 15:53:42     47s] Set Using Default Delay Limit as 1000.
[12/04 15:53:42     47s] Set Default Net Delay as 1000 ps.
[12/04 15:53:42     47s] Set Default Net Load as 0.5 pF. 
[12/04 15:53:42     47s] Info: Disable timing driven in postCTS congRepair.
[12/04 15:53:42     47s] 
[12/04 15:53:42     47s] Starting congRepair ...
[12/04 15:53:42     47s] User Input Parameters:
[12/04 15:53:42     47s] - Congestion Driven    : On
[12/04 15:53:42     47s] - Timing Driven        : Off
[12/04 15:53:42     47s] - Area-Violation Based : On
[12/04 15:53:42     47s] - Start Rollback Level : -5
[12/04 15:53:42     47s] - Legalized            : On
[12/04 15:53:42     47s] - Window Based         : Off
[12/04 15:53:42     47s] - eDen incr mode       : Off
[12/04 15:53:42     47s] - Small incr mode      : Off
[12/04 15:53:42     47s] 
[12/04 15:53:42     47s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2461.4M
[12/04 15:53:42     47s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.015, MEM:2461.4M
[12/04 15:53:42     47s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2461.4M
[12/04 15:53:42     47s] Starting Early Global Route congestion estimation: mem = 2461.4M
[12/04 15:53:42     47s] (I)       Started Import and model ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Create place DB ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Import place data ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read instances and placement ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read nets ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Create route DB ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       == Non-default Options ==
[12/04 15:53:42     47s] (I)       Maximum routing layer                              : 6
[12/04 15:53:42     47s] (I)       Number of threads                                  : 1
[12/04 15:53:42     47s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:53:42     47s] (I)       Method to set GCell size                           : row
[12/04 15:53:42     47s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:53:42     47s] (I)       Started Import route data (1T) ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       ============== Pin Summary ==============
[12/04 15:53:42     47s] (I)       +-------+--------+---------+------------+
[12/04 15:53:42     47s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:53:42     47s] (I)       +-------+--------+---------+------------+
[12/04 15:53:42     47s] (I)       |     1 |   5706 |  100.00 |        Pin |
[12/04 15:53:42     47s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:53:42     47s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:53:42     47s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:53:42     47s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:53:42     47s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:53:42     47s] (I)       +-------+--------+---------+------------+
[12/04 15:53:42     47s] (I)       Use row-based GCell size
[12/04 15:53:42     47s] (I)       Use row-based GCell align
[12/04 15:53:42     47s] (I)       GCell unit size   : 5040
[12/04 15:53:42     47s] (I)       GCell multiplier  : 1
[12/04 15:53:42     47s] (I)       GCell row height  : 5040
[12/04 15:53:42     47s] (I)       Actual row height : 5040
[12/04 15:53:42     47s] (I)       GCell align ref   : 340380 341600
[12/04 15:53:42     47s] [NR-eGR] Track table information for default rule: 
[12/04 15:53:42     47s] [NR-eGR] metal1 has no routable track
[12/04 15:53:42     47s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:53:42     47s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:53:42     47s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:53:42     47s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:53:42     47s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:53:42     47s] (I)       =================== Default via ====================
[12/04 15:53:42     47s] (I)       +---+------------------+---------------------------+
[12/04 15:53:42     47s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:53:42     47s] (I)       +---+------------------+---------------------------+
[12/04 15:53:42     47s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:53:42     47s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:53:42     47s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:53:42     47s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:53:42     47s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:53:42     47s] (I)       +---+------------------+---------------------------+
[12/04 15:53:42     47s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read routing blockages ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read instance blockages ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read PG blockages ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Read 19436 PG shapes
[12/04 15:53:42     47s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read boundary cut boxes ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:53:42     47s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:53:42     47s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:53:42     47s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:53:42     47s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:53:42     47s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read blackboxes ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:53:42     47s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read prerouted ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:53:42     47s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read unlegalized nets ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read nets ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:53:42     47s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Set up via pillars ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       early_global_route_priority property id does not exist.
[12/04 15:53:42     47s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Model blockages into capacity
[12/04 15:53:42     47s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:53:42     47s] (I)       Started Initialize 3D capacity ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:53:42     47s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:53:42     47s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:53:42     47s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:53:42     47s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:53:42     47s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       -- layer congestion ratio --
[12/04 15:53:42     47s] (I)       Layer 1 : 0.100000
[12/04 15:53:42     47s] (I)       Layer 2 : 0.700000
[12/04 15:53:42     47s] (I)       Layer 3 : 0.700000
[12/04 15:53:42     47s] (I)       Layer 4 : 0.700000
[12/04 15:53:42     47s] (I)       Layer 5 : 0.700000
[12/04 15:53:42     47s] (I)       Layer 6 : 0.700000
[12/04 15:53:42     47s] (I)       ----------------------------
[12/04 15:53:42     47s] (I)       Number of ignored nets                =      0
[12/04 15:53:42     47s] (I)       Number of connected nets              =      0
[12/04 15:53:42     47s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:53:42     47s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:53:42     47s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:53:42     47s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:53:42     47s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:53:42     47s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:53:42     47s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:53:42     47s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:53:42     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:53:42     47s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Read aux data ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Others data preparation ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:53:42     47s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Create route kernel ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Ndr track 0 does not exist
[12/04 15:53:42     47s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:53:42     47s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:53:42     47s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:53:42     47s] (I)       Site width          :   620  (dbu)
[12/04 15:53:42     47s] (I)       Row height          :  5040  (dbu)
[12/04 15:53:42     47s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:53:42     47s] (I)       GCell width         :  5040  (dbu)
[12/04 15:53:42     47s] (I)       GCell height        :  5040  (dbu)
[12/04 15:53:42     47s] (I)       Grid                :   661   656     6
[12/04 15:53:42     47s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:53:42     47s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:53:42     47s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:53:42     47s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:53:42     47s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:53:42     47s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:53:42     47s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:53:42     47s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:53:42     47s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:53:42     47s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:53:42     47s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:53:42     47s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:53:42     47s] (I)       --------------------------------------------------------
[12/04 15:53:42     47s] 
[12/04 15:53:42     47s] [NR-eGR] ============ Routing rule table ============
[12/04 15:53:42     47s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:53:42     47s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:53:42     47s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:53:42     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:42     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:53:42     47s] [NR-eGR] ========================================
[12/04 15:53:42     47s] [NR-eGR] 
[12/04 15:53:42     47s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:53:42     47s] (I)       blocked tracks on layer2 : = 833525 / 3524688 (23.65%)
[12/04 15:53:42     47s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:53:42     47s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:53:42     47s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:53:42     47s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:53:42     47s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Reset routing kernel
[12/04 15:53:42     47s] (I)       Started Global Routing ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Initialization ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       totalPins=5531  totalGlobalPin=5429 (98.16%)
[12/04 15:53:42     47s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Net group 1 ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Generate topology ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       total 2D Cap : 13104596 = (6488633 H, 6615963 V)
[12/04 15:53:42     47s] [NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[12/04 15:53:42     47s] (I)       
[12/04 15:53:42     47s] (I)       ============  Phase 1a Route ============
[12/04 15:53:42     47s] (I)       Started Phase 1a ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Pattern routing (1T) ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Usage: 45920 = (22824 H, 23096 V) = (0.35% H, 0.35% V) = (1.150e+05um H, 1.164e+05um V)
[12/04 15:53:42     47s] (I)       Started Add via demand to 2D ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       
[12/04 15:53:42     47s] (I)       ============  Phase 1b Route ============
[12/04 15:53:42     47s] (I)       Started Phase 1b ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Usage: 45920 = (22824 H, 23096 V) = (0.35% H, 0.35% V) = (1.150e+05um H, 1.164e+05um V)
[12/04 15:53:42     47s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.314368e+05um
[12/04 15:53:42     47s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:53:42     47s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:53:42     47s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       
[12/04 15:53:42     47s] (I)       ============  Phase 1c Route ============
[12/04 15:53:42     47s] (I)       Started Phase 1c ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Usage: 45920 = (22824 H, 23096 V) = (0.35% H, 0.35% V) = (1.150e+05um H, 1.164e+05um V)
[12/04 15:53:42     47s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       
[12/04 15:53:42     47s] (I)       ============  Phase 1d Route ============
[12/04 15:53:42     47s] (I)       Started Phase 1d ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Usage: 45920 = (22824 H, 23096 V) = (0.35% H, 0.35% V) = (1.150e+05um H, 1.164e+05um V)
[12/04 15:53:42     47s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       
[12/04 15:53:42     47s] (I)       ============  Phase 1e Route ============
[12/04 15:53:42     47s] (I)       Started Phase 1e ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Route legalization ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Usage: 45920 = (22824 H, 23096 V) = (0.35% H, 0.35% V) = (1.150e+05um H, 1.164e+05um V)
[12/04 15:53:42     47s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.314368e+05um
[12/04 15:53:42     47s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       
[12/04 15:53:42     47s] (I)       ============  Phase 1l Route ============
[12/04 15:53:42     47s] (I)       Started Phase 1l ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Started Layer assignment (1T) ( Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2461.41 MB )
[12/04 15:53:42     47s] (I)       Finished Layer assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Started Clean cong LA ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:53:42     47s] (I)       Layer  2:    2702674     21749         3      596329     2923175    (16.94%) 
[12/04 15:53:42     47s] (I)       Layer  3:    3009734     16595        11      632826     3263814    (16.24%) 
[12/04 15:53:42     47s] (I)       Layer  4:    3130387      3569         0      359612     3159893    (10.22%) 
[12/04 15:53:42     47s] (I)       Layer  5:    3474943      6498         0      390348     3506292    (10.02%) 
[12/04 15:53:42     47s] (I)       Layer  6:     780417        47         0       93991      785884    (10.68%) 
[12/04 15:53:42     47s] (I)       Total:      13098155     48458        14     2073106    13639058    (13.19%) 
[12/04 15:53:42     47s] (I)       
[12/04 15:53:42     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:53:42     47s] [NR-eGR]                        OverCon            
[12/04 15:53:42     47s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:53:42     47s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:53:42     47s] [NR-eGR] ----------------------------------------------
[12/04 15:53:42     47s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:53:42     47s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 15:53:42     47s] [NR-eGR]  metal3  (3)        11( 0.00%)   ( 0.00%) 
[12/04 15:53:42     47s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:53:42     47s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:53:42     47s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:53:42     47s] [NR-eGR] ----------------------------------------------
[12/04 15:53:42     47s] [NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[12/04 15:53:42     47s] [NR-eGR] 
[12/04 15:53:42     47s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Started Export 3D cong map ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       total 2D Cap : 13109062 = (6490988 H, 6618074 V)
[12/04 15:53:42     47s] (I)       Started Export 2D cong map ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:53:42     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:53:42     47s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2469.4M
[12/04 15:53:42     47s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.350, REAL:0.348, MEM:2469.4M
[12/04 15:53:42     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:2469.4M
[12/04 15:53:42     47s] [hotspot] +------------+---------------+---------------+
[12/04 15:53:42     47s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:53:42     47s] [hotspot] +------------+---------------+---------------+
[12/04 15:53:42     47s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:53:42     47s] [hotspot] +------------+---------------+---------------+
[12/04 15:53:42     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:53:42     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:53:42     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2469.4M
[12/04 15:53:42     47s] Skipped repairing congestion.
[12/04 15:53:42     47s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2469.4M
[12/04 15:53:42     47s] Starting Early Global Route wiring: mem = 2469.4M
[12/04 15:53:42     47s] (I)       ============= Track Assignment ============
[12/04 15:53:42     47s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Started Track Assignment (1T) ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:53:42     47s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Run Multi-thread track assignment
[12/04 15:53:42     47s] (I)       Finished Track Assignment (1T) ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Started Export ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Started Export DB wires ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Started Export all nets ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Started Set wire vias ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:53:42     47s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[12/04 15:53:42     47s] [NR-eGR] metal2  (2V) length: 1.003529e+05um, number of vias: 8256
[12/04 15:53:42     47s] [NR-eGR] metal3  (3H) length: 8.338889e+04um, number of vias: 683
[12/04 15:53:42     47s] [NR-eGR] metal4  (4V) length: 1.767924e+04um, number of vias: 173
[12/04 15:53:42     47s] [NR-eGR] metal5  (5H) length: 3.277837e+04um, number of vias: 10
[12/04 15:53:42     47s] [NR-eGR] metal6  (6V) length: 2.413600e+02um, number of vias: 0
[12/04 15:53:42     47s] [NR-eGR] Total length: 2.344407e+05um, number of vias: 14653
[12/04 15:53:42     47s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:53:42     47s] [NR-eGR] Total eGR-routed clock nets wire length: 5.145170e+03um 
[12/04 15:53:42     47s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:53:42     47s] (I)       Started Update net boxes ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Started Update timing ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Started Postprocess design ( Curr Mem: 2469.41 MB )
[12/04 15:53:42     47s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2416.41 MB )
[12/04 15:53:42     47s] Early Global Route wiring runtime: 0.11 seconds, mem = 2416.4M
[12/04 15:53:42     47s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.112, MEM:2416.4M
[12/04 15:53:42     47s] Tdgp not successfully inited but do clear! skip clearing
[12/04 15:53:42     47s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[12/04 15:53:42     47s] *** Finishing placeDesign default flow ***
[12/04 15:53:42     47s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:14, mem = 2416.4M **
[12/04 15:53:42     47s] Tdgp not successfully inited but do clear! skip clearing
[12/04 15:53:42     47s] 
[12/04 15:53:42     47s] *** Summary of all messages that are not suppressed in this session:
[12/04 15:53:42     47s] Severity  ID               Count  Summary                                  
[12/04 15:53:42     47s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/04 15:53:42     47s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 15:53:42     47s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[12/04 15:53:42     47s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 15:53:42     47s] *** Message Summary: 9 warning(s), 0 error(s)
[12/04 15:53:42     47s] 
[12/04 15:53:52     48s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/04 15:53:52     48s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[12/04 15:53:52     48s] AAE DB initialization (MEM=2427.32 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 15:53:52     48s] #optDebug: fT-S <1 1 0 0 0>
[12/04 15:53:52     48s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:48.5/0:04:46.5 (0.2), mem = 2427.3M
[12/04 15:53:52     48s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/04 15:53:52     48s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/04 15:53:52     48s] 
[12/04 15:53:52     48s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:53:52     48s] 
[12/04 15:53:52     48s] TimeStamp Deleting Cell Server End ...
[12/04 15:53:52     48s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2417.3M
[12/04 15:53:52     48s] All LLGs are deleted
[12/04 15:53:52     48s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2417.3M
[12/04 15:53:52     48s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2417.3M
[12/04 15:53:52     48s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2417.3M
[12/04 15:53:52     48s] Start to check current routing status for nets...
[12/04 15:53:52     48s] **WARN: (IMPTR-2325):	There are 87 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[12/04 15:53:52     48s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[12/04 15:53:52     48s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[12/04 15:53:52     48s] Type 'man IMPTR-2325' for more detail.
[12/04 15:53:52     48s] All nets are already routed correctly.
[12/04 15:53:52     48s] End to check current routing status for nets (mem=2417.3M)
[12/04 15:53:52     48s] Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
[12/04 15:53:52     48s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:53:52     48s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:53:52     48s] PreRoute RC Extraction called for design CHIP.
[12/04 15:53:52     48s] RC Extraction called in multi-corner(1) mode.
[12/04 15:53:52     48s] RCMode: PreRoute
[12/04 15:53:52     48s]       RC Corner Indexes            0   
[12/04 15:53:52     48s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:53:52     48s] Resistance Scaling Factor    : 1.00000 
[12/04 15:53:52     48s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:53:52     48s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:53:52     48s] Shrink Factor                : 1.00000
[12/04 15:53:52     48s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:53:52     48s] Using capacitance table file ...
[12/04 15:53:52     48s] 
[12/04 15:53:52     48s] Trim Metal Layers:
[12/04 15:53:52     48s] LayerId::1 widthSet size::4
[12/04 15:53:52     48s] LayerId::2 widthSet size::4
[12/04 15:53:52     48s] LayerId::3 widthSet size::4
[12/04 15:53:52     48s] LayerId::4 widthSet size::4
[12/04 15:53:52     48s] LayerId::5 widthSet size::4
[12/04 15:53:52     48s] LayerId::6 widthSet size::2
[12/04 15:53:52     48s] Updating RC grid for preRoute extraction ...
[12/04 15:53:52     48s] eee: pegSigSF::1.070000
[12/04 15:53:52     48s] Initializing multi-corner capacitance tables ... 
[12/04 15:53:52     48s] Initializing multi-corner resistance tables ...
[12/04 15:53:52     48s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:53:52     48s] eee: l::2 avDens::0.030532 usedTrk::6152.455358 availTrk::201508.870773 sigTrk::6152.455358
[12/04 15:53:52     48s] eee: l::3 avDens::0.032367 usedTrk::5816.048614 availTrk::179691.465240 sigTrk::5816.048614
[12/04 15:53:52     48s] eee: l::4 avDens::0.029037 usedTrk::379.800795 availTrk::13080.052237 sigTrk::379.800795
[12/04 15:53:52     48s] eee: l::5 avDens::0.012068 usedTrk::650.364484 availTrk::53891.474771 sigTrk::650.364484
[12/04 15:53:52     48s] eee: l::6 avDens::0.033663 usedTrk::4.788889 availTrk::142.258065 sigTrk::4.788889
[12/04 15:53:52     48s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:53:52     48s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250451 ; uaWl: 1.000000 ; uaWlH: 0.216255 ; aWlH: 0.000000 ; Pmax: 0.835900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:53:52     48s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2417.324M)
[12/04 15:53:52     48s] Effort level <high> specified for reg2reg path_group
[12/04 15:53:52     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2425.4M
[12/04 15:53:52     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2425.4M
[12/04 15:53:52     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2425.4M
[12/04 15:53:52     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2425.4M
[12/04 15:53:52     48s] Fast DP-INIT is on for default
[12/04 15:53:52     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2425.4M
[12/04 15:53:52     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2425.4M
[12/04 15:53:52     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2425.4M
[12/04 15:53:52     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2425.4M
[12/04 15:53:52     48s] Starting delay calculation for Setup views
[12/04 15:53:52     48s] #################################################################################
[12/04 15:53:52     48s] # Design Stage: PreRoute
[12/04 15:53:52     48s] # Design Name: CHIP
[12/04 15:53:52     48s] # Design Mode: 90nm
[12/04 15:53:52     48s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:53:52     48s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:53:52     48s] # Signoff Settings: SI Off 
[12/04 15:53:52     48s] #################################################################################
[12/04 15:53:52     48s] Calculate delays in Single mode...
[12/04 15:53:52     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 2434.9M, InitMEM = 2434.9M)
[12/04 15:53:52     48s] Start delay calculation (fullDC) (1 T). (MEM=2434.87)
[12/04 15:53:52     48s] siFlow : Timing analysis mode is single, using late cdB files
[12/04 15:53:52     48s] AAE_INFO: Cdb files are: 
[12/04 15:53:52     48s]  	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
[12/04 15:53:52     48s]  
[12/04 15:53:52     48s] Start AAE Lib Loading. (MEM=2434.87)
[12/04 15:53:52     49s] End AAE Lib Loading. (MEM=2505.04 CPU=0:00:00.3 Real=0:00:00.0)
[12/04 15:53:52     49s] End AAE Lib Interpolated Model. (MEM=2505.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:53:52     49s] First Iteration Infinite Tw... 
[12/04 15:53:52     49s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 15:53:52     49s] Type 'man IMPESI-3086' for more detail.
[12/04 15:53:52     49s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 15:53:52     49s] Type 'man IMPESI-3086' for more detail.
[12/04 15:53:53     49s] Total number of fetched objects 1612
[12/04 15:53:53     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:53:53     49s] End delay calculation. (MEM=2533.65 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:53:53     49s] End delay calculation (fullDC). (MEM=2497.03 CPU=0:00:00.7 REAL=0:00:01.0)
[12/04 15:53:53     49s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2497.0M) ***
[12/04 15:53:53     49s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:49.5 mem=2497.0M)
[12/04 15:53:54     49s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.725  | -0.199  | -2.725  |
|           TNS (ns):|-303.030 | -2.071  |-300.959 |
|    Violating Paths:|   248   |   26    |   222   |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.117   |     53 (53)      |
|   max_tran     |     46 (127)     |   -1.583   |     46 (127)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:53:54     49s] Density: 0.574%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/04 15:53:54     49s] Total CPU time: 1.27 sec
[12/04 15:53:54     49s] Total Real time: 2.0 sec
[12/04 15:53:54     49s] Total Memory Usage: 2459.289062 Mbytes
[12/04 15:53:54     49s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:02.6 (0.5), totSession cpu/real = 0:00:49.7/0:04:49.1 (0.2), mem = 2459.3M
[12/04 15:53:54     49s] 
[12/04 15:53:54     49s] =============================================================================================
[12/04 15:53:54     49s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/04 15:53:54     49s] =============================================================================================
[12/04 15:53:54     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:53:54     49s] ---------------------------------------------------------------------------------------------
[12/04 15:53:54     49s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:53:54     49s] [ ExtractRC              ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:53:54     49s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.8 /  0:00:00.8    0.9
[12/04 15:53:54     49s] [ FullDelayCalc          ]      1   0:00:00.8  (  32.0 % )     0:00:00.8 /  0:00:00.8    0.9
[12/04 15:53:54     49s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:02.3 /  0:00:01.0    0.4
[12/04 15:53:54     49s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:53:54     49s] [ DrvReport              ]      1   0:00:01.3  (  50.8 % )     0:00:01.3 /  0:00:00.1    0.0
[12/04 15:53:54     49s] [ GenerateReports        ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:53:54     49s] [ MISC                   ]          0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:53:54     49s] ---------------------------------------------------------------------------------------------
[12/04 15:53:54     49s]  timeDesign #1 TOTAL                0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:01.2    0.5
[12/04 15:53:54     49s] ---------------------------------------------------------------------------------------------
[12/04 15:53:54     49s] 
[12/04 15:53:54     49s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:54:03     50s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 15:54:03     50s] <CMD> optDesign -preCTS
[12/04 15:54:03     50s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1642.7M, totSessionCpu=0:00:50 **
[12/04 15:54:03     50s] Executing: place_opt_design -opt
[12/04 15:54:03     50s] **INFO: User settings:
[12/04 15:54:03     50s] setExtractRCMode -engine                    preRoute
[12/04 15:54:03     50s] setDelayCalMode -enable_high_fanout         true
[12/04 15:54:03     50s] setDelayCalMode -eng_copyNetPropToNewNet    true
[12/04 15:54:03     50s] setDelayCalMode -engine                     aae
[12/04 15:54:03     50s] setDelayCalMode -ignoreNetLoad              false
[12/04 15:54:03     50s] setDelayCalMode -socv_accuracy_mode         low
[12/04 15:54:03     50s] setOptMode -fixCap                          true
[12/04 15:54:03     50s] setOptMode -fixFanoutLoad                   true
[12/04 15:54:03     50s] setOptMode -fixTran                         true
[12/04 15:54:03     50s] setPlaceMode -place_design_floorplan_mode   false
[12/04 15:54:03     50s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[12/04 15:54:03     50s] setAnalysisMode -analysisType               single
[12/04 15:54:03     50s] setAnalysisMode -checkType                  setup
[12/04 15:54:03     50s] setAnalysisMode -clkSrcPath                 true
[12/04 15:54:03     50s] setAnalysisMode -clockPropagation           forcedIdeal
[12/04 15:54:03     50s] setAnalysisMode -virtualIPO                 false
[12/04 15:54:03     50s] 
[12/04 15:54:03     50s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:50.2/0:04:57.5 (0.2), mem = 2458.9M
[12/04 15:54:03     50s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/04 15:54:03     50s] *** Starting GigaPlace ***
[12/04 15:54:03     50s] #optDebug: fT-E <X 2 3 1 0>
[12/04 15:54:03     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2458.9M
[12/04 15:54:03     50s] z: 2, totalTracks: 1
[12/04 15:54:03     50s] z: 4, totalTracks: 1
[12/04 15:54:03     50s] z: 6, totalTracks: 1
[12/04 15:54:03     50s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:03     50s] All LLGs are deleted
[12/04 15:54:03     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2450.2M
[12/04 15:54:03     50s] # Building CHIP llgBox search-tree.
[12/04 15:54:03     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2450.2M
[12/04 15:54:03     50s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2450.2M
[12/04 15:54:03     50s] Core basic site is core_5040
[12/04 15:54:03     50s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2450.2M
[12/04 15:54:03     50s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:2450.2M
[12/04 15:54:03     50s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:54:03     50s] SiteArray: use 9,072,640 bytes
[12/04 15:54:03     50s] SiteArray: current memory after site array memory allocation 2458.9M
[12/04 15:54:03     50s] SiteArray: FP blocked sites are writable
[12/04 15:54:03     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:54:03     50s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.014, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.064, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:     Starting CMU at level 3, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2458.9M
[12/04 15:54:03     50s] 
[12/04 15:54:03     50s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:03     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.077, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2458.9M
[12/04 15:54:03     50s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2458.9MB).
[12/04 15:54:03     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.105, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2458.9M
[12/04 15:54:03     50s] All LLGs are deleted
[12/04 15:54:03     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.006, MEM:2458.9M
[12/04 15:54:03     50s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:50.3/0:04:57.6 (0.2), mem = 2458.9M
[12/04 15:54:03     50s] VSMManager cleared!
[12/04 15:54:03     50s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:50.3/0:04:57.6 (0.2), mem = 2458.9M
[12/04 15:54:03     50s] 
[12/04 15:54:03     50s] =============================================================================================
[12/04 15:54:03     50s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/04 15:54:03     50s] =============================================================================================
[12/04 15:54:03     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:54:03     50s] ---------------------------------------------------------------------------------------------
[12/04 15:54:03     50s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:03     50s] ---------------------------------------------------------------------------------------------
[12/04 15:54:03     50s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:03     50s] ---------------------------------------------------------------------------------------------
[12/04 15:54:03     50s] 
[12/04 15:54:03     50s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1648.1M, totSessionCpu=0:00:50 **
[12/04 15:54:03     50s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 15:54:03     50s] *** InitOpt #1 [begin] : totSession cpu/real = 0:00:50.3/0:04:57.6 (0.2), mem = 2458.9M
[12/04 15:54:03     50s] GigaOpt running with 1 threads.
[12/04 15:54:03     50s] Info: 1 threads available for lower-level modules during optimization.
[12/04 15:54:03     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2458.9M
[12/04 15:54:03     50s] z: 2, totalTracks: 1
[12/04 15:54:03     50s] z: 4, totalTracks: 1
[12/04 15:54:03     50s] z: 6, totalTracks: 1
[12/04 15:54:03     50s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:03     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2458.9M
[12/04 15:54:03     50s] Core basic site is core_5040
[12/04 15:54:03     50s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2458.9M
[12/04 15:54:03     50s] Fast DP-INIT is on for default
[12/04 15:54:03     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:54:03     50s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:     Starting CMU at level 3, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2458.9M
[12/04 15:54:03     50s] 
[12/04 15:54:03     50s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:03     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2458.9M
[12/04 15:54:03     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2458.9MB).
[12/04 15:54:03     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2458.9M
[12/04 15:54:03     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2458.9M
[12/04 15:54:03     50s] 
[12/04 15:54:03     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:54:03     50s] Summary for sequential cells identification: 
[12/04 15:54:03     50s]   Identified SBFF number: 42
[12/04 15:54:03     50s]   Identified MBFF number: 0
[12/04 15:54:03     50s]   Identified SB Latch number: 0
[12/04 15:54:03     50s]   Identified MB Latch number: 0
[12/04 15:54:03     50s]   Not identified SBFF number: 10
[12/04 15:54:03     50s]   Not identified MBFF number: 0
[12/04 15:54:03     50s]   Not identified SB Latch number: 0
[12/04 15:54:03     50s]   Not identified MB Latch number: 0
[12/04 15:54:03     50s]   Number of sequential cells which are not FFs: 27
[12/04 15:54:03     50s]  Visiting view : av_func_mode_max
[12/04 15:54:03     50s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:54:03     50s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:54:03     50s]  Visiting view : av_func_mode_min
[12/04 15:54:03     50s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:54:03     50s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:54:03     50s] TLC MultiMap info (StdDelay):
[12/04 15:54:03     50s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:54:03     50s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:54:03     50s]  Setting StdDelay to: 53.6ps
[12/04 15:54:03     50s] 
[12/04 15:54:03     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:54:03     50s] 
[12/04 15:54:03     50s] Creating Lib Analyzer ...
[12/04 15:54:03     50s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:54:03     50s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:54:03     50s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:54:03     50s] 
[12/04 15:54:03     50s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:04     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.0 mem=2480.9M
[12/04 15:54:04     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.0 mem=2480.9M
[12/04 15:54:04     52s] Creating Lib Analyzer, finished. 
[12/04 15:54:04     52s] #optDebug: fT-S <1 2 3 1 0>
[12/04 15:54:04     52s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 15:54:04     52s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 15:54:04     52s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 15:54:04     52s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 15:54:04     52s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 15:54:04     52s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 15:54:04     52s] 			Cell XMD is dont_touch but not dont_use
[12/04 15:54:04     52s] 			Cell XMC is dont_touch but not dont_use
[12/04 15:54:04     52s] 			Cell PUI is dont_touch but not dont_use
[12/04 15:54:04     52s] 			Cell PDIX is dont_touch but not dont_use
[12/04 15:54:04     52s] 			Cell PDI is dont_touch but not dont_use
[12/04 15:54:04     52s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 15:54:04     52s] 	...
[12/04 15:54:04     52s] 	Reporting only the 20 first cells found...
[12/04 15:54:04     52s] 
[12/04 15:54:04     52s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1656.0M, totSessionCpu=0:00:52 **
[12/04 15:54:04     52s] *** optDesign -preCTS ***
[12/04 15:54:04     52s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 15:54:04     52s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 15:54:04     52s] Hold Target Slack: user slack 0
[12/04 15:54:05     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2480.9M
[12/04 15:54:05     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2480.9M
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:54:05     52s] Deleting Lib Analyzer.
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] TimeStamp Deleting Cell Server End ...
[12/04 15:54:05     52s] Multi-VT timing optimization disabled based on library information.
[12/04 15:54:05     52s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:54:05     52s] Summary for sequential cells identification: 
[12/04 15:54:05     52s]   Identified SBFF number: 42
[12/04 15:54:05     52s]   Identified MBFF number: 0
[12/04 15:54:05     52s]   Identified SB Latch number: 0
[12/04 15:54:05     52s]   Identified MB Latch number: 0
[12/04 15:54:05     52s]   Not identified SBFF number: 10
[12/04 15:54:05     52s]   Not identified MBFF number: 0
[12/04 15:54:05     52s]   Not identified SB Latch number: 0
[12/04 15:54:05     52s]   Not identified MB Latch number: 0
[12/04 15:54:05     52s]   Number of sequential cells which are not FFs: 27
[12/04 15:54:05     52s]  Visiting view : av_func_mode_max
[12/04 15:54:05     52s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:54:05     52s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:54:05     52s]  Visiting view : av_func_mode_min
[12/04 15:54:05     52s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:54:05     52s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:54:05     52s] TLC MultiMap info (StdDelay):
[12/04 15:54:05     52s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:54:05     52s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:54:05     52s]  Setting StdDelay to: 53.6ps
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] TimeStamp Deleting Cell Server End ...
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] Creating Lib Analyzer ...
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:54:05     52s] Summary for sequential cells identification: 
[12/04 15:54:05     52s]   Identified SBFF number: 42
[12/04 15:54:05     52s]   Identified MBFF number: 0
[12/04 15:54:05     52s]   Identified SB Latch number: 0
[12/04 15:54:05     52s]   Identified MB Latch number: 0
[12/04 15:54:05     52s]   Not identified SBFF number: 10
[12/04 15:54:05     52s]   Not identified MBFF number: 0
[12/04 15:54:05     52s]   Not identified SB Latch number: 0
[12/04 15:54:05     52s]   Not identified MB Latch number: 0
[12/04 15:54:05     52s]   Number of sequential cells which are not FFs: 27
[12/04 15:54:05     52s]  Visiting view : av_func_mode_max
[12/04 15:54:05     52s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:54:05     52s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:54:05     52s]  Visiting view : av_func_mode_min
[12/04 15:54:05     52s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:54:05     52s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:54:05     52s] TLC MultiMap info (StdDelay):
[12/04 15:54:05     52s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:54:05     52s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:54:05     52s]  Setting StdDelay to: 53.6ps
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:54:05     52s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:54:05     52s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:54:05     52s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:54:05     52s] 
[12/04 15:54:05     52s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:06     53s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:53.5 mem=2480.9M
[12/04 15:54:06     53s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:53.5 mem=2480.9M
[12/04 15:54:06     53s] Creating Lib Analyzer, finished. 
[12/04 15:54:06     53s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2480.9M
[12/04 15:54:06     53s] All LLGs are deleted
[12/04 15:54:06     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2480.9M
[12/04 15:54:06     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2480.9M
[12/04 15:54:06     53s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:2480.9M
[12/04 15:54:06     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.5 mem=2480.9M
[12/04 15:54:06     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.5 mem=2480.9M
[12/04 15:54:06     53s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Import and model ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Create place DB ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Import place data ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read instances and placement ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Number of ignored instance 0
[12/04 15:54:06     53s] (I)       Number of inbound cells 124
[12/04 15:54:06     53s] (I)       Number of opened ILM blockages 0
[12/04 15:54:06     53s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 15:54:06     53s] (I)       numMoveCells=1494, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 15:54:06     53s] (I)       cell height: 5040, count: 1494
[12/04 15:54:06     53s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read nets ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Number of nets = 1595 ( 1 ignored )
[12/04 15:54:06     53s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Read rows... (mem=2480.9M)
[12/04 15:54:06     53s] (I)       Done Read rows (cpu=0.000s, mem=2480.9M)
[12/04 15:54:06     53s] (I)       Identified Clock instances: Flop 258, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 15:54:06     53s] (I)       Read module constraints... (mem=2480.9M)
[12/04 15:54:06     53s] (I)       Done Read module constraints (cpu=0.000s, mem=2480.9M)
[12/04 15:54:06     53s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Create route DB ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       == Non-default Options ==
[12/04 15:54:06     53s] (I)       Maximum routing layer                              : 6
[12/04 15:54:06     53s] (I)       Buffering-aware routing                            : true
[12/04 15:54:06     53s] (I)       Spread congestion away from blockages              : true
[12/04 15:54:06     53s] (I)       Number of threads                                  : 1
[12/04 15:54:06     53s] (I)       Overflow penalty cost                              : 10
[12/04 15:54:06     53s] (I)       Punch through distance                             : 9134.390000
[12/04 15:54:06     53s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 15:54:06     53s] (I)       Method to set GCell size                           : row
[12/04 15:54:06     53s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:54:06     53s] (I)       Started Import route data (1T) ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       ============== Pin Summary ==============
[12/04 15:54:06     53s] (I)       +-------+--------+---------+------------+
[12/04 15:54:06     53s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:54:06     53s] (I)       +-------+--------+---------+------------+
[12/04 15:54:06     53s] (I)       |     1 |   5706 |  100.00 |        Pin |
[12/04 15:54:06     53s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:54:06     53s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:54:06     53s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:54:06     53s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:54:06     53s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:54:06     53s] (I)       +-------+--------+---------+------------+
[12/04 15:54:06     53s] (I)       Use row-based GCell size
[12/04 15:54:06     53s] (I)       Use row-based GCell align
[12/04 15:54:06     53s] (I)       GCell unit size   : 5040
[12/04 15:54:06     53s] (I)       GCell multiplier  : 1
[12/04 15:54:06     53s] (I)       GCell row height  : 5040
[12/04 15:54:06     53s] (I)       Actual row height : 5040
[12/04 15:54:06     53s] (I)       GCell align ref   : 340380 341600
[12/04 15:54:06     53s] [NR-eGR] Track table information for default rule: 
[12/04 15:54:06     53s] [NR-eGR] metal1 has no routable track
[12/04 15:54:06     53s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:54:06     53s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:54:06     53s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:54:06     53s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:54:06     53s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:54:06     53s] (I)       =================== Default via ====================
[12/04 15:54:06     53s] (I)       +---+------------------+---------------------------+
[12/04 15:54:06     53s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:54:06     53s] (I)       +---+------------------+---------------------------+
[12/04 15:54:06     53s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:54:06     53s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:54:06     53s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:54:06     53s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:54:06     53s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:54:06     53s] (I)       +---+------------------+---------------------------+
[12/04 15:54:06     53s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read routing blockages ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read instance blockages ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read PG blockages ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] [NR-eGR] Read 19436 PG shapes
[12/04 15:54:06     53s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read boundary cut boxes ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:54:06     53s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:54:06     53s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:54:06     53s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:54:06     53s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:54:06     53s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read blackboxes ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:54:06     53s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read prerouted ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:54:06     53s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read unlegalized nets ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Read nets ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:54:06     53s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Started Set up via pillars ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       early_global_route_priority property id does not exist.
[12/04 15:54:06     53s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Model blockages into capacity
[12/04 15:54:06     53s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:54:06     53s] (I)       Started Initialize 3D capacity ( Curr Mem: 2480.92 MB )
[12/04 15:54:06     53s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:54:06     53s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:54:06     53s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:54:06     53s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:54:06     53s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:54:06     53s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2486.92 MB )
[12/04 15:54:06     53s] (I)       -- layer congestion ratio --
[12/04 15:54:06     53s] (I)       Layer 1 : 0.100000
[12/04 15:54:06     53s] (I)       Layer 2 : 0.700000
[12/04 15:54:06     53s] (I)       Layer 3 : 0.700000
[12/04 15:54:06     53s] (I)       Layer 4 : 0.700000
[12/04 15:54:06     53s] (I)       Layer 5 : 0.700000
[12/04 15:54:06     53s] (I)       Layer 6 : 0.700000
[12/04 15:54:06     53s] (I)       ----------------------------
[12/04 15:54:06     53s] (I)       Number of ignored nets                =      0
[12/04 15:54:06     53s] (I)       Number of connected nets              =      0
[12/04 15:54:06     53s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:54:06     53s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:54:06     53s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:54:06     53s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:54:06     53s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:54:06     53s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:54:06     53s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:54:06     53s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:54:06     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:54:06     53s] (I)       Finished Import route data (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2486.92 MB )
[12/04 15:54:06     53s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2486.92 MB )
[12/04 15:54:06     53s] (I)       Started Read aux data ( Curr Mem: 2486.92 MB )
[12/04 15:54:06     53s] (I)       Constructing bin map
[12/04 15:54:06     53s] (I)       Initialize bin information with width=10080 height=10080
[12/04 15:54:06     53s] (I)       Done constructing bin map
[12/04 15:54:06     53s] (I)       Finished Read aux data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2507.11 MB )
[12/04 15:54:06     53s] (I)       Started Others data preparation ( Curr Mem: 2507.11 MB )
[12/04 15:54:06     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:54:06     53s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2507.11 MB )
[12/04 15:54:06     53s] (I)       Started Create route kernel ( Curr Mem: 2507.11 MB )
[12/04 15:54:06     53s] (I)       Ndr track 0 does not exist
[12/04 15:54:06     53s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:54:06     53s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:54:06     53s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:54:06     53s] (I)       Site width          :   620  (dbu)
[12/04 15:54:06     53s] (I)       Row height          :  5040  (dbu)
[12/04 15:54:06     53s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:54:06     53s] (I)       GCell width         :  5040  (dbu)
[12/04 15:54:06     53s] (I)       GCell height        :  5040  (dbu)
[12/04 15:54:06     53s] (I)       Grid                :   661   656     6
[12/04 15:54:06     53s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:54:06     53s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:54:06     53s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:54:06     53s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:54:06     53s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:54:06     53s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:54:06     53s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:54:06     53s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:54:06     53s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:54:06     53s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:54:06     53s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:54:06     53s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:54:06     53s] (I)       --------------------------------------------------------
[12/04 15:54:06     53s] 
[12/04 15:54:06     53s] [NR-eGR] ============ Routing rule table ============
[12/04 15:54:06     53s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:54:06     53s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:54:06     53s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:54:06     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:54:06     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:54:06     53s] [NR-eGR] ========================================
[12/04 15:54:06     53s] [NR-eGR] 
[12/04 15:54:06     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:54:06     53s] (I)       blocked tracks on layer2 : = 833525 / 3524688 (23.65%)
[12/04 15:54:06     53s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:54:06     53s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:54:06     53s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:54:06     53s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:54:06     53s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Reset routing kernel
[12/04 15:54:06     53s] (I)       Started Global Routing ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Initialization ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       totalPins=5531  totalGlobalPin=5429 (98.16%)
[12/04 15:54:06     53s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Net group 1 ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Generate topology ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       total 2D Cap : 13104596 = (6488633 H, 6615963 V)
[12/04 15:54:06     53s] (I)       #blocked areas for congestion spreading : 246
[12/04 15:54:06     53s] [NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[12/04 15:54:06     53s] (I)       
[12/04 15:54:06     53s] (I)       ============  Phase 1a Route ============
[12/04 15:54:06     53s] (I)       Started Phase 1a ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Pattern routing (1T) ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Usage: 46145 = (22974 H, 23171 V) = (0.35% H, 0.35% V) = (1.158e+05um H, 1.168e+05um V)
[12/04 15:54:06     53s] (I)       Started Add via demand to 2D ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       
[12/04 15:54:06     53s] (I)       ============  Phase 1b Route ============
[12/04 15:54:06     53s] (I)       Started Phase 1b ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Usage: 46145 = (22974 H, 23171 V) = (0.35% H, 0.35% V) = (1.158e+05um H, 1.168e+05um V)
[12/04 15:54:06     53s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325708e+05um
[12/04 15:54:06     53s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:54:06     53s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:54:06     53s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       
[12/04 15:54:06     53s] (I)       ============  Phase 1c Route ============
[12/04 15:54:06     53s] (I)       Started Phase 1c ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Usage: 46145 = (22974 H, 23171 V) = (0.35% H, 0.35% V) = (1.158e+05um H, 1.168e+05um V)
[12/04 15:54:06     53s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       
[12/04 15:54:06     53s] (I)       ============  Phase 1d Route ============
[12/04 15:54:06     53s] (I)       Started Phase 1d ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Usage: 46145 = (22974 H, 23171 V) = (0.35% H, 0.35% V) = (1.158e+05um H, 1.168e+05um V)
[12/04 15:54:06     53s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       
[12/04 15:54:06     53s] (I)       ============  Phase 1e Route ============
[12/04 15:54:06     53s] (I)       Started Phase 1e ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Route legalization ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Usage: 46145 = (22974 H, 23171 V) = (0.35% H, 0.35% V) = (1.158e+05um H, 1.168e+05um V)
[12/04 15:54:06     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325708e+05um
[12/04 15:54:06     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       
[12/04 15:54:06     53s] (I)       ============  Phase 1l Route ============
[12/04 15:54:06     53s] (I)       Started Phase 1l ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Layer assignment (1T) ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Layer assignment (1T) ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Clean cong LA ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:54:06     53s] (I)       Layer  2:    2702674     22020         4      596329     2923175    (16.94%) 
[12/04 15:54:06     53s] (I)       Layer  3:    3009734     16854        11      632826     3263814    (16.24%) 
[12/04 15:54:06     53s] (I)       Layer  4:    3130387      3416         0      359612     3159893    (10.22%) 
[12/04 15:54:06     53s] (I)       Layer  5:    3474943      6397         0      390348     3506292    (10.02%) 
[12/04 15:54:06     53s] (I)       Layer  6:     780417        18         0       93991      785884    (10.68%) 
[12/04 15:54:06     53s] (I)       Total:      13098155     48705        15     2073106    13639058    (13.19%) 
[12/04 15:54:06     53s] (I)       
[12/04 15:54:06     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:54:06     53s] [NR-eGR]                        OverCon            
[12/04 15:54:06     53s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:54:06     53s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 15:54:06     53s] [NR-eGR] ----------------------------------------------
[12/04 15:54:06     53s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:06     53s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 15:54:06     53s] [NR-eGR]  metal3  (3)        11( 0.00%)   ( 0.00%) 
[12/04 15:54:06     53s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:06     53s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:06     53s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:06     53s] [NR-eGR] ----------------------------------------------
[12/04 15:54:06     53s] [NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[12/04 15:54:06     53s] [NR-eGR] 
[12/04 15:54:06     53s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Export 3D cong map ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       total 2D Cap : 13109062 = (6490988 H, 6618074 V)
[12/04 15:54:06     53s] (I)       Started Export 2D cong map ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:54:06     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:54:06     53s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       ============= Track Assignment ============
[12/04 15:54:06     53s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Track Assignment (1T) ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:54:06     53s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Run Multi-thread track assignment
[12/04 15:54:06     53s] (I)       Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Export ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] [NR-eGR] Started Export DB wires ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] [NR-eGR] Started Export all nets ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] [NR-eGR] Started Set wire vias ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:54:06     53s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[12/04 15:54:06     53s] [NR-eGR] metal2  (2V) length: 1.016756e+05um, number of vias: 8209
[12/04 15:54:06     53s] [NR-eGR] metal3  (3H) length: 8.459342e+04um, number of vias: 741
[12/04 15:54:06     53s] [NR-eGR] metal4  (4V) length: 1.694900e+04um, number of vias: 174
[12/04 15:54:06     53s] [NR-eGR] metal5  (5H) length: 3.230109e+04um, number of vias: 4
[12/04 15:54:06     53s] [NR-eGR] metal6  (6V) length: 9.072000e+01um, number of vias: 0
[12/04 15:54:06     53s] [NR-eGR] Total length: 2.356098e+05um, number of vias: 14659
[12/04 15:54:06     53s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:54:06     53s] [NR-eGR] Total eGR-routed clock nets wire length: 5.324830e+03um 
[12/04 15:54:06     53s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:54:06     53s] (I)       Started Update net boxes ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[12/04 15:54:06     53s] (I)       Started Update timing ( Curr Mem: 2524.49 MB )
[12/04 15:54:06     54s] (I)       Finished Update timing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2514.97 MB )
[12/04 15:54:06     54s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2514.97 MB )
[12/04 15:54:06     54s] (I)       Started Postprocess design ( Curr Mem: 2514.97 MB )
[12/04 15:54:06     54s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2486.97 MB )
[12/04 15:54:06     54s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.50 sec, Curr Mem: 2486.97 MB )
[12/04 15:54:06     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.0 mem=2475.0M
[12/04 15:54:06     54s] 
[12/04 15:54:06     54s] Trim Metal Layers:
[12/04 15:54:06     54s] LayerId::1 widthSet size::4
[12/04 15:54:06     54s] LayerId::2 widthSet size::4
[12/04 15:54:06     54s] LayerId::3 widthSet size::4
[12/04 15:54:06     54s] LayerId::4 widthSet size::4
[12/04 15:54:06     54s] LayerId::5 widthSet size::4
[12/04 15:54:06     54s] LayerId::6 widthSet size::2
[12/04 15:54:06     54s] Updating RC grid for preRoute extraction ...
[12/04 15:54:06     54s] eee: pegSigSF::1.070000
[12/04 15:54:06     54s] Initializing multi-corner capacitance tables ... 
[12/04 15:54:06     54s] Initializing multi-corner resistance tables ...
[12/04 15:54:07     54s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:54:07     54s] eee: l::2 avDens::0.030662 usedTrk::6178.699801 availTrk::201508.870773 sigTrk::6178.699801
[12/04 15:54:07     54s] eee: l::3 avDens::0.032402 usedTrk::5839.948016 availTrk::180231.465240 sigTrk::5839.948016
[12/04 15:54:07     54s] eee: l::4 avDens::0.033623 usedTrk::365.311907 availTrk::10865.079317 sigTrk::365.311907
[12/04 15:54:07     54s] eee: l::5 avDens::0.011992 usedTrk::640.894643 availTrk::53441.474771 sigTrk::640.894643
[12/04 15:54:07     54s] eee: l::6 avDens::0.022143 usedTrk::1.800000 availTrk::81.290323 sigTrk::1.800000
[12/04 15:54:07     54s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:07     54s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.252695 ; uaWl: 1.000000 ; uaWlH: 0.209417 ; aWlH: 0.000000 ; Pmax: 0.834600 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:54:07     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.1 mem=2475.0M
[12/04 15:54:07     54s] Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
[12/04 15:54:07     54s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:54:07     54s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:54:07     54s] PreRoute RC Extraction called for design CHIP.
[12/04 15:54:07     54s] RC Extraction called in multi-corner(1) mode.
[12/04 15:54:07     54s] RCMode: PreRoute
[12/04 15:54:07     54s]       RC Corner Indexes            0   
[12/04 15:54:07     54s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:54:07     54s] Resistance Scaling Factor    : 1.00000 
[12/04 15:54:07     54s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:54:07     54s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:54:07     54s] Shrink Factor                : 1.00000
[12/04 15:54:07     54s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:54:07     54s] Using capacitance table file ...
[12/04 15:54:07     54s] 
[12/04 15:54:07     54s] Trim Metal Layers:
[12/04 15:54:07     54s] LayerId::1 widthSet size::4
[12/04 15:54:07     54s] LayerId::2 widthSet size::4
[12/04 15:54:07     54s] LayerId::3 widthSet size::4
[12/04 15:54:07     54s] LayerId::4 widthSet size::4
[12/04 15:54:07     54s] LayerId::5 widthSet size::4
[12/04 15:54:07     54s] LayerId::6 widthSet size::2
[12/04 15:54:07     54s] Updating RC grid for preRoute extraction ...
[12/04 15:54:07     54s] eee: pegSigSF::1.070000
[12/04 15:54:07     54s] Initializing multi-corner capacitance tables ... 
[12/04 15:54:07     54s] Initializing multi-corner resistance tables ...
[12/04 15:54:07     54s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:54:07     54s] eee: l::2 avDens::0.030662 usedTrk::6178.699801 availTrk::201508.870773 sigTrk::6178.699801
[12/04 15:54:07     54s] eee: l::3 avDens::0.032402 usedTrk::5839.948016 availTrk::180231.465240 sigTrk::5839.948016
[12/04 15:54:07     54s] eee: l::4 avDens::0.033623 usedTrk::365.311907 availTrk::10865.079317 sigTrk::365.311907
[12/04 15:54:07     54s] eee: l::5 avDens::0.011992 usedTrk::640.894643 availTrk::53441.474771 sigTrk::640.894643
[12/04 15:54:07     54s] eee: l::6 avDens::0.022143 usedTrk::1.800000 availTrk::81.290323 sigTrk::1.800000
[12/04 15:54:07     54s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:07     54s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.252695 ; uaWl: 1.000000 ; uaWlH: 0.209417 ; aWlH: 0.000000 ; Pmax: 0.834600 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:54:07     54s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2474.973M)
[12/04 15:54:07     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2475.0M
[12/04 15:54:07     54s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2475.0M
[12/04 15:54:07     54s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2475.0M
[12/04 15:54:07     54s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2475.0M
[12/04 15:54:07     54s] Fast DP-INIT is on for default
[12/04 15:54:07     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2475.0M
[12/04 15:54:07     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2475.0M
[12/04 15:54:07     54s] Starting delay calculation for Setup views
[12/04 15:54:07     54s] #################################################################################
[12/04 15:54:07     54s] # Design Stage: PreRoute
[12/04 15:54:07     54s] # Design Name: CHIP
[12/04 15:54:07     54s] # Design Mode: 90nm
[12/04 15:54:07     54s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:54:07     54s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:54:07     54s] # Signoff Settings: SI Off 
[12/04 15:54:07     54s] #################################################################################
[12/04 15:54:07     54s] Calculate delays in Single mode...
[12/04 15:54:07     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 2490.5M, InitMEM = 2490.5M)
[12/04 15:54:07     54s] Start delay calculation (fullDC) (1 T). (MEM=2490.51)
[12/04 15:54:07     54s] End AAE Lib Interpolated Model. (MEM=2490.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:54:07     54s] Total number of fetched objects 1612
[12/04 15:54:07     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:54:07     54s] End delay calculation. (MEM=2506.94 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:54:07     54s] End delay calculation (fullDC). (MEM=2506.94 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:54:07     54s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2506.9M) ***
[12/04 15:54:07     54s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:54.6 mem=2506.9M)
[12/04 15:54:07     54s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.754  |
|           TNS (ns):|-303.630 |
|    Violating Paths:|   240   |
|          All Paths:|   594   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.122   |     53 (53)      |
|   max_tran     |     45 (90)      |   -1.641   |     45 (90)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.574%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1669.1M, totSessionCpu=0:00:55 **
[12/04 15:54:07     54s] *** InitOpt #1 [finish] : cpu/real = 0:00:04.4/0:00:04.3 (1.0), totSession cpu/real = 0:00:54.7/0:05:01.9 (0.2), mem = 2477.2M
[12/04 15:54:07     54s] 
[12/04 15:54:07     54s] =============================================================================================
[12/04 15:54:07     54s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/04 15:54:07     54s] =============================================================================================
[12/04 15:54:07     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:54:07     54s] ---------------------------------------------------------------------------------------------
[12/04 15:54:07     54s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:07     54s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  11.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:54:07     54s] [ ExtractRC              ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:54:07     54s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:54:07     54s] [ FullDelayCalc          ]      1   0:00:00.4  (   8.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:54:07     54s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:54:07     54s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:07     54s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:54:07     54s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:54:07     54s] [ LibAnalyzerInit        ]      2   0:00:03.0  (  69.3 % )     0:00:03.0 /  0:00:03.0    1.0
[12/04 15:54:07     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:07     54s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:07     54s] [ MISC                   ]          0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.3    1.1
[12/04 15:54:07     54s] ---------------------------------------------------------------------------------------------
[12/04 15:54:07     54s]  InitOpt #1 TOTAL                   0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.4    1.0
[12/04 15:54:07     54s] ---------------------------------------------------------------------------------------------
[12/04 15:54:07     54s] 
[12/04 15:54:07     54s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 15:54:07     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:54:07     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.7 mem=2477.2M
[12/04 15:54:07     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.2M
[12/04 15:54:07     54s] z: 2, totalTracks: 1
[12/04 15:54:07     54s] z: 4, totalTracks: 1
[12/04 15:54:07     54s] z: 6, totalTracks: 1
[12/04 15:54:07     54s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:07     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:     Starting CMU at level 3, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2477.2M
[12/04 15:54:07     54s] 
[12/04 15:54:07     54s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:07     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2477.2M
[12/04 15:54:07     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2477.2MB).
[12/04 15:54:07     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2477.2M
[12/04 15:54:07     54s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 15:54:07     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.7 mem=2477.2M
[12/04 15:54:07     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2477.2M
[12/04 15:54:07     54s] TotalInstCnt at PhyDesignMc Destruction: 1,494
[12/04 15:54:07     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:54:07     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.7 mem=2477.2M
[12/04 15:54:07     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.2M
[12/04 15:54:07     54s] z: 2, totalTracks: 1
[12/04 15:54:07     54s] z: 4, totalTracks: 1
[12/04 15:54:07     54s] z: 6, totalTracks: 1
[12/04 15:54:07     54s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:07     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:     Starting CMU at level 3, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2477.2M
[12/04 15:54:07     54s] 
[12/04 15:54:07     54s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:07     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2477.2M
[12/04 15:54:07     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2477.2MB).
[12/04 15:54:07     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2477.2M
[12/04 15:54:07     54s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 15:54:07     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.7 mem=2477.2M
[12/04 15:54:07     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2477.2M
[12/04 15:54:07     54s] TotalInstCnt at PhyDesignMc Destruction: 1,494
[12/04 15:54:07     54s] *** Starting optimizing excluded clock nets MEM= 2477.2M) ***
[12/04 15:54:07     54s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2477.2M) ***
[12/04 15:54:07     54s] The useful skew maximum allowed delay is: 0.3
[12/04 15:54:07     54s] Deleting Lib Analyzer.
[12/04 15:54:07     54s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:00:54.8/0:05:02.1 (0.2), mem = 2477.2M
[12/04 15:54:07     54s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:07     54s] Info: 87 io nets excluded
[12/04 15:54:07     54s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:54:07     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.8 mem=2477.2M
[12/04 15:54:07     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.8 mem=2477.2M
[12/04 15:54:07     54s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:54:07     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.1
[12/04 15:54:07     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:54:07     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.8 mem=2477.2M
[12/04 15:54:07     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.2M
[12/04 15:54:07     54s] z: 2, totalTracks: 1
[12/04 15:54:07     54s] z: 4, totalTracks: 1
[12/04 15:54:07     54s] z: 6, totalTracks: 1
[12/04 15:54:07     54s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:07     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:     Starting CMU at level 3, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2477.2M
[12/04 15:54:07     54s] 
[12/04 15:54:07     54s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:07     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2477.2M
[12/04 15:54:07     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2477.2M
[12/04 15:54:07     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2477.2MB).
[12/04 15:54:07     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2477.2M
[12/04 15:54:07     54s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 15:54:07     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.9 mem=2477.2M
[12/04 15:54:07     54s] ### Creating TopoMgr, started
[12/04 15:54:07     54s] ### Creating TopoMgr, finished
[12/04 15:54:07     54s] 
[12/04 15:54:07     54s] Footprint cell information for calculating maxBufDist
[12/04 15:54:07     54s] *info: There are 14 candidate Buffer cells
[12/04 15:54:07     54s] *info: There are 14 candidate Inverter cells
[12/04 15:54:07     54s] 
[12/04 15:54:07     55s] #optDebug: Start CG creation (mem=2477.2M)
[12/04 15:54:07     55s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 15:54:08     55s] (cpu=0:00:00.1, mem=2580.3M)
[12/04 15:54:08     55s]  ...processing cgPrt (cpu=0:00:00.1, mem=2580.3M)
[12/04 15:54:08     55s]  ...processing cgEgp (cpu=0:00:00.1, mem=2580.3M)
[12/04 15:54:08     55s]  ...processing cgPbk (cpu=0:00:00.1, mem=2580.3M)
[12/04 15:54:08     55s]  ...processing cgNrb(cpu=0:00:00.1, mem=2580.3M)
[12/04 15:54:08     55s]  ...processing cgObs (cpu=0:00:00.1, mem=2580.3M)
[12/04 15:54:08     55s]  ...processing cgCon (cpu=0:00:00.1, mem=2580.3M)
[12/04 15:54:08     55s]  ...processing cgPdm (cpu=0:00:00.1, mem=2580.3M)
[12/04 15:54:08     55s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2580.3M)
[12/04 15:54:08     55s] ### Creating RouteCongInterface, started
[12/04 15:54:08     55s] 
[12/04 15:54:08     55s] Creating Lib Analyzer ...
[12/04 15:54:08     55s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:54:08     55s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:54:08     55s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:54:08     55s] 
[12/04 15:54:08     55s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:09     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.6 mem=2596.3M
[12/04 15:54:09     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.6 mem=2596.3M
[12/04 15:54:09     56s] Creating Lib Analyzer, finished. 
[12/04 15:54:09     56s] 
[12/04 15:54:09     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:54:09     56s] 
[12/04 15:54:09     56s] #optDebug: {0, 1.000}
[12/04 15:54:09     56s] ### Creating RouteCongInterface, finished
[12/04 15:54:09     56s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2615.4M
[12/04 15:54:09     56s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2615.4M
[12/04 15:54:09     56s] 
[12/04 15:54:09     56s] Netlist preparation processing... 
[12/04 15:54:09     56s] Removed 2 instances
[12/04 15:54:09     56s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 15:54:09     56s] *info: Marking 0 isolation instances dont touch
[12/04 15:54:09     56s] *info: Marking 0 level shifter instances dont touch
[12/04 15:54:09     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2596.3M
[12/04 15:54:09     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2547.3M
[12/04 15:54:09     56s] TotalInstCnt at PhyDesignMc Destruction: 1,492
[12/04 15:54:09     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.1
[12/04 15:54:09     56s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:00:57.0/0:05:04.2 (0.2), mem = 2547.3M
[12/04 15:54:09     56s] 
[12/04 15:54:09     56s] =============================================================================================
[12/04 15:54:09     56s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/04 15:54:09     56s] =============================================================================================
[12/04 15:54:09     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:54:09     56s] ---------------------------------------------------------------------------------------------
[12/04 15:54:09     56s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  66.4 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:54:09     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:09     56s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:54:09     56s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.4 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:54:09     56s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  13.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:54:09     56s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.0
[12/04 15:54:09     56s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:54:09     56s] [ MISC                   ]          0:00:00.3  (  13.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:54:09     56s] ---------------------------------------------------------------------------------------------
[12/04 15:54:09     56s]  SimplifyNetlist #1 TOTAL           0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[12/04 15:54:09     56s] ---------------------------------------------------------------------------------------------
[12/04 15:54:09     56s] 
[12/04 15:54:09     57s] Deleting Lib Analyzer.
[12/04 15:54:09     57s] Begin: GigaOpt high fanout net optimization
[12/04 15:54:09     57s] GigaOpt HFN: use maxLocalDensity 1.2
[12/04 15:54:09     57s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 15:54:09     57s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:00:57.0/0:05:04.3 (0.2), mem = 2547.3M
[12/04 15:54:09     57s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:09     57s] Info: 87 io nets excluded
[12/04 15:54:09     57s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:54:09     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.2
[12/04 15:54:09     57s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:54:09     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.0 mem=2547.3M
[12/04 15:54:09     57s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:54:09     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2547.3M
[12/04 15:54:09     57s] z: 2, totalTracks: 1
[12/04 15:54:09     57s] z: 4, totalTracks: 1
[12/04 15:54:09     57s] z: 6, totalTracks: 1
[12/04 15:54:09     57s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:09     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2547.3M
[12/04 15:54:09     57s] OPERPROF:     Starting CMU at level 3, MEM:2547.3M
[12/04 15:54:09     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2547.3M
[12/04 15:54:09     57s] 
[12/04 15:54:09     57s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:09     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:2547.3M
[12/04 15:54:09     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2547.3M
[12/04 15:54:09     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2547.3M
[12/04 15:54:09     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2547.3MB).
[12/04 15:54:09     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:2547.3M
[12/04 15:54:10     57s] TotalInstCnt at PhyDesignMc Initialization: 1,492
[12/04 15:54:10     57s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.1 mem=2547.3M
[12/04 15:54:10     57s] ### Creating RouteCongInterface, started
[12/04 15:54:10     57s] 
[12/04 15:54:10     57s] Creating Lib Analyzer ...
[12/04 15:54:10     57s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:54:10     57s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:54:10     57s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:54:10     57s] 
[12/04 15:54:10     57s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:11     58s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:58.5 mem=2547.3M
[12/04 15:54:11     58s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:58.5 mem=2547.3M
[12/04 15:54:11     58s] Creating Lib Analyzer, finished. 
[12/04 15:54:11     58s] 
[12/04 15:54:11     58s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:54:11     58s] 
[12/04 15:54:11     58s] #optDebug: {0, 1.000}
[12/04 15:54:11     58s] ### Creating RouteCongInterface, finished
[12/04 15:54:11     58s] {MG  {5 0 33.3 0.622122} }
[12/04 15:54:11     58s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:54:11     58s] Total-nets :: 1594, Stn-nets :: 91, ratio :: 5.70891 %
[12/04 15:54:11     58s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2547.3M
[12/04 15:54:11     58s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:2547.3M
[12/04 15:54:11     58s] TotalInstCnt at PhyDesignMc Destruction: 1,492
[12/04 15:54:11     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.2
[12/04 15:54:11     58s] *** DrvOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:00:58.8/0:05:06.0 (0.2), mem = 2547.3M
[12/04 15:54:11     58s] 
[12/04 15:54:11     58s] =============================================================================================
[12/04 15:54:11     58s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/04 15:54:11     58s] =============================================================================================
[12/04 15:54:11     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:54:11     58s] ---------------------------------------------------------------------------------------------
[12/04 15:54:11     58s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  81.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:54:11     58s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:11     58s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:54:11     58s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:54:11     58s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:11     58s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:11     58s] [ MISC                   ]          0:00:00.2  (  11.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:54:11     58s] ---------------------------------------------------------------------------------------------
[12/04 15:54:11     58s]  DrvOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.8    1.0
[12/04 15:54:11     58s] ---------------------------------------------------------------------------------------------
[12/04 15:54:11     58s] 
[12/04 15:54:11     58s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/04 15:54:11     58s] End: GigaOpt high fanout net optimization
[12/04 15:54:11     58s] Begin: GigaOpt DRV Optimization
[12/04 15:54:11     58s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 15:54:11     58s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:00:58.8/0:05:06.0 (0.2), mem = 2547.3M
[12/04 15:54:11     58s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:11     58s] Info: 87 io nets excluded
[12/04 15:54:11     58s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:54:11     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.3
[12/04 15:54:11     58s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:54:11     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.8 mem=2547.3M
[12/04 15:54:11     58s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:54:11     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:2547.3M
[12/04 15:54:11     58s] z: 2, totalTracks: 1
[12/04 15:54:11     58s] z: 4, totalTracks: 1
[12/04 15:54:11     58s] z: 6, totalTracks: 1
[12/04 15:54:11     58s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:11     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2547.3M
[12/04 15:54:11     58s] OPERPROF:     Starting CMU at level 3, MEM:2547.3M
[12/04 15:54:11     58s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2547.3M
[12/04 15:54:11     58s] 
[12/04 15:54:11     58s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:11     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2547.3M
[12/04 15:54:11     58s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2547.3M
[12/04 15:54:11     58s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2547.3M
[12/04 15:54:11     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2547.3MB).
[12/04 15:54:11     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2547.3M
[12/04 15:54:11     58s] TotalInstCnt at PhyDesignMc Initialization: 1,492
[12/04 15:54:11     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.8 mem=2547.3M
[12/04 15:54:11     58s] ### Creating RouteCongInterface, started
[12/04 15:54:11     58s] 
[12/04 15:54:11     58s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:54:11     58s] 
[12/04 15:54:11     58s] #optDebug: {0, 1.000}
[12/04 15:54:11     58s] ### Creating RouteCongInterface, finished
[12/04 15:54:11     58s] {MG  {5 0 33.3 0.622122} }
[12/04 15:54:12     59s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2566.4M
[12/04 15:54:12     59s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2566.4M
[12/04 15:54:12     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:54:12     59s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:54:12     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:54:12     59s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:54:12     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:54:12     59s] Info: violation cost 122.733833 (cap = 30.348532, tran = 92.385300, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:54:12     59s] |    78|   373|    -2.26|    80|    80|    -0.16|     0|     0|     0|     0|    -2.75|  -301.19|       0|       0|       0|  0.57%|          |         |
[12/04 15:54:12     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:54:12     59s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.32|  -169.43|      74|       0|       6|  0.59%| 0:00:00.0|  2620.7M|
[12/04 15:54:12     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:54:12     59s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.32|  -169.43|       0|       0|       0|  0.59%| 0:00:00.0|  2620.7M|
[12/04 15:54:12     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:54:12     59s] Bottom Preferred Layer:
[12/04 15:54:12     59s]     None
[12/04 15:54:12     59s] Via Pillar Rule:
[12/04 15:54:12     59s]     None
[12/04 15:54:12     59s] 
[12/04 15:54:12     59s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2620.7M) ***
[12/04 15:54:12     59s] 
[12/04 15:54:12     59s] Total-nets :: 1668, Stn-nets :: 91, ratio :: 5.45564 %
[12/04 15:54:12     59s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2601.6M
[12/04 15:54:12     59s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2557.6M
[12/04 15:54:12     59s] TotalInstCnt at PhyDesignMc Destruction: 1,566
[12/04 15:54:12     59s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.3
[12/04 15:54:12     59s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:59.5/0:05:06.8 (0.2), mem = 2557.6M
[12/04 15:54:12     59s] 
[12/04 15:54:12     59s] =============================================================================================
[12/04 15:54:12     59s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/04 15:54:12     59s] =============================================================================================
[12/04 15:54:12     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:54:12     59s] ---------------------------------------------------------------------------------------------
[12/04 15:54:12     59s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:12     59s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:12     59s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:54:12     59s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:54:12     59s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:12     59s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:54:12     59s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:12     59s] [ OptEval                ]      2   0:00:00.2  (  25.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:54:12     59s] [ OptCommit              ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 15:54:12     59s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:54:12     59s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:54:12     59s] [ IncrDelayCalc          ]      8   0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:54:12     59s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:12     59s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:12     59s] [ MISC                   ]          0:00:00.3  (  36.2 % )     0:00:00.3 /  0:00:00.3    0.9
[12/04 15:54:12     59s] ---------------------------------------------------------------------------------------------
[12/04 15:54:12     59s]  DrvOpt #2 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/04 15:54:12     59s] ---------------------------------------------------------------------------------------------
[12/04 15:54:12     59s] 
[12/04 15:54:12     59s] End: GigaOpt DRV Optimization
[12/04 15:54:12     59s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 15:54:12     59s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1736.4M, totSessionCpu=0:00:59 **
[12/04 15:54:12     59s] 
[12/04 15:54:12     59s] Active setup views:
[12/04 15:54:12     59s]  av_func_mode_max
[12/04 15:54:12     59s]   Dominating endpoints: 0
[12/04 15:54:12     59s]   Dominating TNS: -0.000
[12/04 15:54:12     59s] 
[12/04 15:54:12     59s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:54:12     59s] Deleting Lib Analyzer.
[12/04 15:54:12     59s] Begin: GigaOpt Global Optimization
[12/04 15:54:12     59s] *info: use new DP (enabled)
[12/04 15:54:12     59s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 15:54:12     59s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:12     59s] Info: 87 io nets excluded
[12/04 15:54:12     59s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:54:12     59s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:00:59.5/0:05:06.8 (0.2), mem = 2557.6M
[12/04 15:54:12     59s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.4
[12/04 15:54:12     59s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:54:12     59s] ### Creating PhyDesignMc. totSessionCpu=0:00:59.5 mem=2557.6M
[12/04 15:54:12     59s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:54:12     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:2557.6M
[12/04 15:54:12     59s] z: 2, totalTracks: 1
[12/04 15:54:12     59s] z: 4, totalTracks: 1
[12/04 15:54:12     59s] z: 6, totalTracks: 1
[12/04 15:54:12     59s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:12     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2557.6M
[12/04 15:54:12     59s] OPERPROF:     Starting CMU at level 3, MEM:2557.6M
[12/04 15:54:12     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2557.6M
[12/04 15:54:12     59s] 
[12/04 15:54:12     59s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:12     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2557.6M
[12/04 15:54:12     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2557.6M
[12/04 15:54:12     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2557.6M
[12/04 15:54:12     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2557.6MB).
[12/04 15:54:12     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2557.6M
[12/04 15:54:12     59s] TotalInstCnt at PhyDesignMc Initialization: 1,566
[12/04 15:54:12     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:59.6 mem=2557.6M
[12/04 15:54:12     59s] ### Creating RouteCongInterface, started
[12/04 15:54:12     59s] 
[12/04 15:54:12     59s] Creating Lib Analyzer ...
[12/04 15:54:12     59s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:54:12     59s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:54:12     59s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:54:12     59s] 
[12/04 15:54:12     59s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:13     60s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:01 mem=2557.6M
[12/04 15:54:13     60s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:01 mem=2557.6M
[12/04 15:54:13     60s] Creating Lib Analyzer, finished. 
[12/04 15:54:13     60s] 
[12/04 15:54:13     60s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:54:13     60s] 
[12/04 15:54:13     60s] #optDebug: {0, 1.000}
[12/04 15:54:13     60s] ### Creating RouteCongInterface, finished
[12/04 15:54:13     60s] {MG  {5 0 33.3 0.622122} }
[12/04 15:54:14     61s] *info: 87 io nets excluded
[12/04 15:54:14     61s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:14     61s] *info: 2 clock nets excluded
[12/04 15:54:14     61s] *info: 3 no-driver nets excluded.
[12/04 15:54:14     61s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2576.7M
[12/04 15:54:14     61s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2576.7M
[12/04 15:54:14     61s] ** GigaOpt Global Opt WNS Slack -2.320  TNS Slack -169.427 
[12/04 15:54:14     61s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:14     61s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:54:14     61s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:14     61s] |  -2.320|-169.427|    0.59%|   0:00:00.0| 2576.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:54:14     61s] |  -1.669| -98.498|    0.59%|   0:00:00.0| 2621.9M|av_func_mode_max|  default| tetris[13]                          |
[12/04 15:54:14     61s] |  -1.098| -88.520|    0.61%|   0:00:00.0| 2621.9M|av_func_mode_max|  default| tetris[70]                          |
[12/04 15:54:14     61s] |  -1.098| -88.520|    0.61%|   0:00:00.0| 2621.9M|av_func_mode_max|  default| tetris[70]                          |
[12/04 15:54:15     62s] |  -1.069| -81.082|    0.61%|   0:00:01.0| 2621.9M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:54:15     62s] |  -1.069| -81.082|    0.61%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:54:15     62s] |  -1.069| -81.082|    0.61%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:54:15     62s] |  -1.069| -81.082|    0.61%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:54:15     62s] |  -1.069| -81.082|    0.61%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:54:15     62s] |  -1.040| -79.107|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
[12/04 15:54:15     62s] |  -1.040| -79.107|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
[12/04 15:54:15     62s] |  -1.040| -79.107|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
[12/04 15:54:15     62s] |  -1.040| -78.988|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
[12/04 15:54:15     62s] |  -1.040| -78.988|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
[12/04 15:54:15     62s] |  -1.013| -77.947|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[68]                          |
[12/04 15:54:15     62s] |  -1.013| -77.947|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[68]                          |
[12/04 15:54:16     63s] |  -0.943| -76.989|    0.62%|   0:00:01.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
[12/04 15:54:16     63s] |  -0.943| -76.989|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
[12/04 15:54:16     63s] |  -0.943| -76.989|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
[12/04 15:54:16     63s] |  -0.943| -76.989|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
[12/04 15:54:16     63s] |  -0.943| -76.740|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
[12/04 15:54:16     63s] |  -0.943| -76.452|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
[12/04 15:54:16     63s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:16     63s] 
[12/04 15:54:16     63s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2625.4M) ***
[12/04 15:54:16     63s] 
[12/04 15:54:16     63s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2625.4M) ***
[12/04 15:54:16     63s] Bottom Preferred Layer:
[12/04 15:54:16     63s]     None
[12/04 15:54:16     63s] Via Pillar Rule:
[12/04 15:54:16     63s]     None
[12/04 15:54:16     63s] ** GigaOpt Global Opt End WNS Slack -0.943  TNS Slack -76.452 
[12/04 15:54:16     63s] Total-nets :: 1676, Stn-nets :: 100, ratio :: 5.96659 %
[12/04 15:54:16     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2606.3M
[12/04 15:54:16     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:2563.3M
[12/04 15:54:16     63s] TotalInstCnt at PhyDesignMc Destruction: 1,574
[12/04 15:54:16     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.4
[12/04 15:54:16     63s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:01:03.7/0:05:10.9 (0.2), mem = 2563.3M
[12/04 15:54:16     63s] 
[12/04 15:54:16     63s] =============================================================================================
[12/04 15:54:16     63s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/04 15:54:16     63s] =============================================================================================
[12/04 15:54:16     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:54:16     63s] ---------------------------------------------------------------------------------------------
[12/04 15:54:16     63s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:16     63s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  32.5 % )     0:00:01.4 /  0:00:01.3    1.0
[12/04 15:54:16     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:16     63s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:54:16     63s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:54:16     63s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:16     63s] [ TransformInit          ]      1   0:00:00.3  (   7.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:54:16     63s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.6 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:54:16     63s] [ OptGetWeight           ]     21   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:54:16     63s] [ OptEval                ]     21   0:00:01.6  (  37.5 % )     0:00:01.6 /  0:00:01.5    1.0
[12/04 15:54:16     63s] [ OptCommit              ]     21   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.3
[12/04 15:54:16     63s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:54:16     63s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:54:16     63s] [ IncrDelayCalc          ]     45   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:54:16     63s] [ SetupOptGetWorkingSet  ]     21   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.5
[12/04 15:54:16     63s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:54:16     63s] [ SetupOptSlackGraph     ]     21   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 15:54:16     63s] [ MISC                   ]          0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:54:16     63s] ---------------------------------------------------------------------------------------------
[12/04 15:54:16     63s]  GlobalOpt #1 TOTAL                 0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.1    1.0
[12/04 15:54:16     63s] ---------------------------------------------------------------------------------------------
[12/04 15:54:16     63s] 
[12/04 15:54:16     63s] End: GigaOpt Global Optimization
[12/04 15:54:16     63s] *** Timing NOT met, worst failing slack is -0.943
[12/04 15:54:16     63s] *** Check timing (0:00:00.0)
[12/04 15:54:16     63s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:54:16     63s] Deleting Lib Analyzer.
[12/04 15:54:16     63s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 15:54:16     63s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:16     63s] Info: 87 io nets excluded
[12/04 15:54:16     63s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:54:16     63s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=2563.3M
[12/04 15:54:16     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=2563.3M
[12/04 15:54:16     63s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:54:16     63s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:54:16     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=2582.4M
[12/04 15:54:16     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:2582.4M
[12/04 15:54:16     63s] z: 2, totalTracks: 1
[12/04 15:54:16     63s] z: 4, totalTracks: 1
[12/04 15:54:16     63s] z: 6, totalTracks: 1
[12/04 15:54:16     63s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:16     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2582.4M
[12/04 15:54:16     63s] OPERPROF:     Starting CMU at level 3, MEM:2582.4M
[12/04 15:54:16     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2582.4M
[12/04 15:54:16     63s] 
[12/04 15:54:16     63s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:16     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2582.4M
[12/04 15:54:16     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2582.4M
[12/04 15:54:16     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2582.4M
[12/04 15:54:16     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2582.4MB).
[12/04 15:54:16     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:2582.4M
[12/04 15:54:16     63s] TotalInstCnt at PhyDesignMc Initialization: 1,574
[12/04 15:54:16     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=2582.4M
[12/04 15:54:16     63s] Begin: Area Reclaim Optimization
[12/04 15:54:16     63s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:01:03.8/0:05:11.1 (0.2), mem = 2582.4M
[12/04 15:54:16     63s] 
[12/04 15:54:16     63s] Creating Lib Analyzer ...
[12/04 15:54:16     63s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:54:16     63s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:54:16     63s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:54:16     63s] 
[12/04 15:54:16     63s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:18     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:05 mem=2584.4M
[12/04 15:54:18     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:05 mem=2584.4M
[12/04 15:54:18     65s] Creating Lib Analyzer, finished. 
[12/04 15:54:18     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.5
[12/04 15:54:18     65s] ### Creating RouteCongInterface, started
[12/04 15:54:18     65s] 
[12/04 15:54:18     65s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:54:18     65s] 
[12/04 15:54:18     65s] #optDebug: {0, 1.000}
[12/04 15:54:18     65s] ### Creating RouteCongInterface, finished
[12/04 15:54:18     65s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2584.4M
[12/04 15:54:18     65s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2584.4M
[12/04 15:54:18     65s] Reclaim Optimization WNS Slack -0.943  TNS Slack -76.452 Density 0.62
[12/04 15:54:18     65s] +---------+---------+--------+--------+------------+--------+
[12/04 15:54:18     65s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:54:18     65s] +---------+---------+--------+--------+------------+--------+
[12/04 15:54:18     65s] |    0.62%|        -|  -0.943| -76.452|   0:00:00.0| 2584.4M|
[12/04 15:54:18     65s] |    0.62%|        0|  -0.943| -76.452|   0:00:00.0| 2603.5M|
[12/04 15:54:18     65s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:54:18     65s] |    0.62%|        0|  -0.943| -76.452|   0:00:00.0| 2603.5M|
[12/04 15:54:18     65s] |    0.62%|       21|  -0.943| -76.452|   0:00:00.0| 2622.6M|
[12/04 15:54:19     66s] |    0.60%|      105|  -0.943| -76.463|   0:00:01.0| 2622.6M|
[12/04 15:54:19     66s] |    0.60%|       13|  -0.943| -76.463|   0:00:00.0| 2622.6M|
[12/04 15:54:19     66s] |    0.60%|        1|  -0.943| -76.463|   0:00:00.0| 2622.6M|
[12/04 15:54:19     66s] |    0.60%|        0|  -0.943| -76.463|   0:00:00.0| 2622.6M|
[12/04 15:54:19     66s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:54:19     66s] |    0.60%|        0|  -0.943| -76.463|   0:00:00.0| 2622.6M|
[12/04 15:54:19     66s] +---------+---------+--------+--------+------------+--------+
[12/04 15:54:19     66s] Reclaim Optimization End WNS Slack -0.943  TNS Slack -76.463 Density 0.60
[12/04 15:54:19     66s] 
[12/04 15:54:19     66s] ** Summary: Restruct = 0 Buffer Deletion = 19 Declone = 2 Resize = 116 **
[12/04 15:54:19     66s] --------------------------------------------------------------
[12/04 15:54:19     66s] |                                   | Total     | Sequential |
[12/04 15:54:19     66s] --------------------------------------------------------------
[12/04 15:54:19     66s] | Num insts resized                 |     109  |       7    |
[12/04 15:54:19     66s] | Num insts undone                  |       3  |       0    |
[12/04 15:54:19     66s] | Num insts Downsized               |     109  |       7    |
[12/04 15:54:19     66s] | Num insts Samesized               |       0  |       0    |
[12/04 15:54:19     66s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:54:19     66s] | Num multiple commits+uncommits    |       7  |       -    |
[12/04 15:54:19     66s] --------------------------------------------------------------
[12/04 15:54:19     66s] Bottom Preferred Layer:
[12/04 15:54:19     66s]     None
[12/04 15:54:19     66s] Via Pillar Rule:
[12/04 15:54:19     66s]     None
[12/04 15:54:19     66s] End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[12/04 15:54:19     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.5
[12/04 15:54:19     66s] *** AreaOpt #1 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:06.8/0:05:14.0 (0.2), mem = 2622.6M
[12/04 15:54:19     66s] 
[12/04 15:54:19     66s] =============================================================================================
[12/04 15:54:19     66s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/04 15:54:19     66s] =============================================================================================
[12/04 15:54:19     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:54:19     66s] ---------------------------------------------------------------------------------------------
[12/04 15:54:19     66s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:19     66s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  45.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 15:54:19     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:19     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:54:19     66s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:19     66s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.2 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 15:54:19     66s] [ OptGetWeight           ]    154   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:19     66s] [ OptEval                ]    154   0:00:00.4  (  14.9 % )     0:00:00.4 /  0:00:00.5    1.0
[12/04 15:54:19     66s] [ OptCommit              ]    154   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.9
[12/04 15:54:19     66s] [ IncrTimingUpdate       ]     42   0:00:00.3  (  10.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:54:19     66s] [ PostCommitDelayUpdate  ]    156   0:00:00.1  (   2.8 % )     0:00:00.5 /  0:00:00.4    0.9
[12/04 15:54:19     66s] [ IncrDelayCalc          ]    190   0:00:00.4  (  13.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:54:19     66s] [ MISC                   ]          0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 15:54:19     66s] ---------------------------------------------------------------------------------------------
[12/04 15:54:19     66s]  AreaOpt #1 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[12/04 15:54:19     66s] ---------------------------------------------------------------------------------------------
[12/04 15:54:19     66s] 
[12/04 15:54:19     66s] Executing incremental physical updates
[12/04 15:54:19     66s] Executing incremental physical updates
[12/04 15:54:19     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2603.5M
[12/04 15:54:19     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2565.5M
[12/04 15:54:19     66s] TotalInstCnt at PhyDesignMc Destruction: 1,553
[12/04 15:54:19     66s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2565.47M, totSessionCpu=0:01:07).
[12/04 15:54:19     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2565.5M
[12/04 15:54:19     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2565.5M
[12/04 15:54:19     66s] **INFO: Flow update: Design is easy to close.
[12/04 15:54:19     66s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:06.9/0:05:14.1 (0.2), mem = 2565.5M
[12/04 15:54:19     66s] 
[12/04 15:54:19     66s] *** Start incrementalPlace ***
[12/04 15:54:19     66s] User Input Parameters:
[12/04 15:54:19     66s] - Congestion Driven    : On
[12/04 15:54:19     66s] - Timing Driven        : On
[12/04 15:54:19     66s] - Area-Violation Based : On
[12/04 15:54:19     66s] - Start Rollback Level : -5
[12/04 15:54:19     66s] - Legalized            : On
[12/04 15:54:19     66s] - Window Based         : Off
[12/04 15:54:19     66s] - eDen incr mode       : Off
[12/04 15:54:19     66s] - Small incr mode      : Off
[12/04 15:54:19     66s] 
[12/04 15:54:19     66s] no activity file in design. spp won't run.
[12/04 15:54:19     66s] 
[12/04 15:54:19     66s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:54:19     66s] Deleting Lib Analyzer.
[12/04 15:54:19     66s] 
[12/04 15:54:19     66s] TimeStamp Deleting Cell Server End ...
[12/04 15:54:19     66s] Effort level <high> specified for reg2reg path_group
[12/04 15:54:19     66s] No Views given, use default active views for adaptive view pruning
[12/04 15:54:19     66s] SKP will enable view:
[12/04 15:54:19     66s]   av_func_mode_max
[12/04 15:54:19     66s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2563.5M
[12/04 15:54:19     66s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:2563.5M
[12/04 15:54:19     66s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2563.5M
[12/04 15:54:19     66s] Starting Early Global Route congestion estimation: mem = 2563.5M
[12/04 15:54:19     66s] (I)       Started Import and model ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Create place DB ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Import place data ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read instances and placement ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read nets ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Create route DB ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       == Non-default Options ==
[12/04 15:54:19     66s] (I)       Maximum routing layer                              : 6
[12/04 15:54:19     66s] (I)       Number of threads                                  : 1
[12/04 15:54:19     66s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:54:19     66s] (I)       Method to set GCell size                           : row
[12/04 15:54:19     66s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:54:19     66s] (I)       Started Import route data (1T) ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       ============== Pin Summary ==============
[12/04 15:54:19     66s] (I)       +-------+--------+---------+------------+
[12/04 15:54:19     66s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:54:19     66s] (I)       +-------+--------+---------+------------+
[12/04 15:54:19     66s] (I)       |     1 |   5821 |  100.00 |        Pin |
[12/04 15:54:19     66s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:54:19     66s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:54:19     66s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:54:19     66s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:54:19     66s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:54:19     66s] (I)       +-------+--------+---------+------------+
[12/04 15:54:19     66s] (I)       Use row-based GCell size
[12/04 15:54:19     66s] (I)       Use row-based GCell align
[12/04 15:54:19     66s] (I)       GCell unit size   : 5040
[12/04 15:54:19     66s] (I)       GCell multiplier  : 1
[12/04 15:54:19     66s] (I)       GCell row height  : 5040
[12/04 15:54:19     66s] (I)       Actual row height : 5040
[12/04 15:54:19     66s] (I)       GCell align ref   : 340380 341600
[12/04 15:54:19     66s] [NR-eGR] Track table information for default rule: 
[12/04 15:54:19     66s] [NR-eGR] metal1 has no routable track
[12/04 15:54:19     66s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:54:19     66s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:54:19     66s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:54:19     66s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:54:19     66s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:54:19     66s] (I)       =================== Default via ====================
[12/04 15:54:19     66s] (I)       +---+------------------+---------------------------+
[12/04 15:54:19     66s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:54:19     66s] (I)       +---+------------------+---------------------------+
[12/04 15:54:19     66s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:54:19     66s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:54:19     66s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:54:19     66s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:54:19     66s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:54:19     66s] (I)       +---+------------------+---------------------------+
[12/04 15:54:19     66s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read routing blockages ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read instance blockages ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read PG blockages ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] [NR-eGR] Read 19436 PG shapes
[12/04 15:54:19     66s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read boundary cut boxes ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:54:19     66s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:54:19     66s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:54:19     66s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:54:19     66s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:54:19     66s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read blackboxes ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:54:19     66s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read prerouted ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:54:19     66s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read unlegalized nets ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Read nets ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] [NR-eGR] Read numTotalNets=1655  numIgnoredNets=0
[12/04 15:54:19     66s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Started Set up via pillars ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       early_global_route_priority property id does not exist.
[12/04 15:54:19     66s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2563.47 MB )
[12/04 15:54:19     66s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2565.47 MB )
[12/04 15:54:19     66s] (I)       Model blockages into capacity
[12/04 15:54:19     66s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:54:19     66s] (I)       Started Initialize 3D capacity ( Curr Mem: 2565.47 MB )
[12/04 15:54:19     67s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:54:19     67s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:54:20     67s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:54:20     67s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:54:20     67s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:54:20     67s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2572.47 MB )
[12/04 15:54:20     67s] (I)       -- layer congestion ratio --
[12/04 15:54:20     67s] (I)       Layer 1 : 0.100000
[12/04 15:54:20     67s] (I)       Layer 2 : 0.700000
[12/04 15:54:20     67s] (I)       Layer 3 : 0.700000
[12/04 15:54:20     67s] (I)       Layer 4 : 0.700000
[12/04 15:54:20     67s] (I)       Layer 5 : 0.700000
[12/04 15:54:20     67s] (I)       Layer 6 : 0.700000
[12/04 15:54:20     67s] (I)       ----------------------------
[12/04 15:54:20     67s] (I)       Number of ignored nets                =      0
[12/04 15:54:20     67s] (I)       Number of connected nets              =      0
[12/04 15:54:20     67s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:54:20     67s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:54:20     67s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:54:20     67s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:54:20     67s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:54:20     67s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:54:20     67s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:54:20     67s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:54:20     67s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:54:20     67s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2572.47 MB )
[12/04 15:54:20     67s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2572.47 MB )
[12/04 15:54:20     67s] (I)       Started Read aux data ( Curr Mem: 2572.47 MB )
[12/04 15:54:20     67s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2572.47 MB )
[12/04 15:54:20     67s] (I)       Started Others data preparation ( Curr Mem: 2572.47 MB )
[12/04 15:54:20     67s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:54:20     67s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2572.47 MB )
[12/04 15:54:20     67s] (I)       Started Create route kernel ( Curr Mem: 2572.47 MB )
[12/04 15:54:20     67s] (I)       Ndr track 0 does not exist
[12/04 15:54:20     67s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:54:20     67s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:54:20     67s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:54:20     67s] (I)       Site width          :   620  (dbu)
[12/04 15:54:20     67s] (I)       Row height          :  5040  (dbu)
[12/04 15:54:20     67s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:54:20     67s] (I)       GCell width         :  5040  (dbu)
[12/04 15:54:20     67s] (I)       GCell height        :  5040  (dbu)
[12/04 15:54:20     67s] (I)       Grid                :   661   656     6
[12/04 15:54:20     67s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:54:20     67s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:54:20     67s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:54:20     67s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:54:20     67s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:54:20     67s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:54:20     67s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:54:20     67s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:54:20     67s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:54:20     67s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:54:20     67s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:54:20     67s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:54:20     67s] (I)       --------------------------------------------------------
[12/04 15:54:20     67s] 
[12/04 15:54:20     67s] [NR-eGR] ============ Routing rule table ============
[12/04 15:54:20     67s] [NR-eGR] Rule id: 0  Nets: 1568 
[12/04 15:54:20     67s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:54:20     67s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:54:20     67s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:54:20     67s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:54:20     67s] [NR-eGR] ========================================
[12/04 15:54:20     67s] [NR-eGR] 
[12/04 15:54:20     67s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:54:20     67s] (I)       blocked tracks on layer2 : = 833525 / 3524688 (23.65%)
[12/04 15:54:20     67s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:54:20     67s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:54:20     67s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:54:20     67s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:54:20     67s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Reset routing kernel
[12/04 15:54:20     67s] (I)       Started Global Routing ( Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Started Initialization ( Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       totalPins=5647  totalGlobalPin=5409 (95.79%)
[12/04 15:54:20     67s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Started Net group 1 ( Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Started Generate topology ( Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       total 2D Cap : 13104596 = (6488633 H, 6615963 V)
[12/04 15:54:20     67s] [NR-eGR] Layer group 1: route 1568 net(s) in layer range [2, 6]
[12/04 15:54:20     67s] (I)       
[12/04 15:54:20     67s] (I)       ============  Phase 1a Route ============
[12/04 15:54:20     67s] (I)       Started Phase 1a ( Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Started Pattern routing (1T) ( Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Usage: 45931 = (22846 H, 23085 V) = (0.35% H, 0.35% V) = (1.151e+05um H, 1.163e+05um V)
[12/04 15:54:20     67s] (I)       Started Add via demand to 2D ( Curr Mem: 2596.47 MB )
[12/04 15:54:20     67s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       
[12/04 15:54:20     67s] (I)       ============  Phase 1b Route ============
[12/04 15:54:20     67s] (I)       Started Phase 1b ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Usage: 45931 = (22846 H, 23085 V) = (0.35% H, 0.35% V) = (1.151e+05um H, 1.163e+05um V)
[12/04 15:54:20     67s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.314922e+05um
[12/04 15:54:20     67s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:54:20     67s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:54:20     67s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       
[12/04 15:54:20     67s] (I)       ============  Phase 1c Route ============
[12/04 15:54:20     67s] (I)       Started Phase 1c ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Usage: 45931 = (22846 H, 23085 V) = (0.35% H, 0.35% V) = (1.151e+05um H, 1.163e+05um V)
[12/04 15:54:20     67s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       
[12/04 15:54:20     67s] (I)       ============  Phase 1d Route ============
[12/04 15:54:20     67s] (I)       Started Phase 1d ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Usage: 45931 = (22846 H, 23085 V) = (0.35% H, 0.35% V) = (1.151e+05um H, 1.163e+05um V)
[12/04 15:54:20     67s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       
[12/04 15:54:20     67s] (I)       ============  Phase 1e Route ============
[12/04 15:54:20     67s] (I)       Started Phase 1e ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Started Route legalization ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Usage: 45931 = (22846 H, 23085 V) = (0.35% H, 0.35% V) = (1.151e+05um H, 1.163e+05um V)
[12/04 15:54:20     67s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.314922e+05um
[12/04 15:54:20     67s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       
[12/04 15:54:20     67s] (I)       ============  Phase 1l Route ============
[12/04 15:54:20     67s] (I)       Started Phase 1l ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Started Layer assignment (1T) ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Started Clean cong LA ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:54:20     67s] (I)       Layer  2:    2702674     21558         4      596329     2923175    (16.94%) 
[12/04 15:54:20     67s] (I)       Layer  3:    3009734     16327        12      632826     3263814    (16.24%) 
[12/04 15:54:20     67s] (I)       Layer  4:    3130387      3883         0      359612     3159893    (10.22%) 
[12/04 15:54:20     67s] (I)       Layer  5:    3474943      6783         0      390348     3506292    (10.02%) 
[12/04 15:54:20     67s] (I)       Layer  6:     780417        47         0       93991      785884    (10.68%) 
[12/04 15:54:20     67s] (I)       Total:      13098155     48598        16     2073106    13639058    (13.19%) 
[12/04 15:54:20     67s] (I)       
[12/04 15:54:20     67s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:54:20     67s] [NR-eGR]                        OverCon            
[12/04 15:54:20     67s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:54:20     67s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:54:20     67s] [NR-eGR] ----------------------------------------------
[12/04 15:54:20     67s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:20     67s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 15:54:20     67s] [NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[12/04 15:54:20     67s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:20     67s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:20     67s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:20     67s] [NR-eGR] ----------------------------------------------
[12/04 15:54:20     67s] [NR-eGR] Total               16( 0.00%)   ( 0.00%) 
[12/04 15:54:20     67s] [NR-eGR] 
[12/04 15:54:20     67s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Started Export 3D cong map ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       total 2D Cap : 13109062 = (6490988 H, 6618074 V)
[12/04 15:54:20     67s] (I)       Started Export 2D cong map ( Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:54:20     67s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:54:20     67s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2599.79 MB )
[12/04 15:54:20     67s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 2599.8M
[12/04 15:54:20     67s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.310, REAL:0.310, MEM:2599.8M
[12/04 15:54:20     67s] OPERPROF: Starting HotSpotCal at level 1, MEM:2599.8M
[12/04 15:54:20     67s] [hotspot] +------------+---------------+---------------+
[12/04 15:54:20     67s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:54:20     67s] [hotspot] +------------+---------------+---------------+
[12/04 15:54:20     67s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:54:20     67s] [hotspot] +------------+---------------+---------------+
[12/04 15:54:20     67s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:54:20     67s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:54:20     67s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2599.8M
[12/04 15:54:20     67s] 
[12/04 15:54:20     67s] === incrementalPlace Internal Loop 1 ===
[12/04 15:54:20     67s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 15:54:20     67s] OPERPROF: Starting IPInitSPData at level 1, MEM:2599.8M
[12/04 15:54:20     67s] z: 2, totalTracks: 1
[12/04 15:54:20     67s] z: 4, totalTracks: 1
[12/04 15:54:20     67s] z: 6, totalTracks: 1
[12/04 15:54:20     67s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:54:20     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2599.8M
[12/04 15:54:20     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.162, MEM:2599.8M
[12/04 15:54:20     67s] OPERPROF:   Starting post-place ADS at level 2, MEM:2599.8M
[12/04 15:54:20     67s] ADSU 0.006 -> 0.006. site 1990856.000 -> 1990856.000. GS 40.320
[12/04 15:54:20     67s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.058, MEM:2599.8M
[12/04 15:54:20     67s] OPERPROF:   Starting spMPad at level 2, MEM:2575.8M
[12/04 15:54:20     67s] OPERPROF:     Starting spContextMPad at level 3, MEM:2575.8M
[12/04 15:54:20     67s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2575.8M
[12/04 15:54:20     67s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.016, MEM:2575.8M
[12/04 15:54:20     67s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2575.8M
[12/04 15:54:20     67s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2575.8M
[12/04 15:54:20     67s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2575.8M
[12/04 15:54:20     67s] no activity file in design. spp won't run.
[12/04 15:54:20     67s] [spp] 0
[12/04 15:54:20     67s] [adp] 0:1:1:3
[12/04 15:54:20     67s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2575.8M
[12/04 15:54:20     67s] SP #FI/SF FL/PI 0/0 1553/0
[12/04 15:54:20     67s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.250, REAL:0.257, MEM:2575.8M
[12/04 15:54:20     67s] PP off. flexM 0
[12/04 15:54:20     67s] OPERPROF: Starting CDPad at level 1, MEM:2575.8M
[12/04 15:54:20     67s] 3DP is on.
[12/04 15:54:20     67s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 15:54:20     67s] design sh 0.002.
[12/04 15:54:20     67s] design sh 0.002.
[12/04 15:54:20     67s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 15:54:20     67s] design sh 0.002.
[12/04 15:54:21     68s] CDPadU 0.009 -> 0.007. R=0.006, N=1553, GS=5.040
[12/04 15:54:21     68s] OPERPROF: Finished CDPad at level 1, CPU:0.930, REAL:0.931, MEM:2613.5M
[12/04 15:54:21     68s] OPERPROF: Starting InitSKP at level 1, MEM:2613.5M
[12/04 15:54:21     68s] no activity file in design. spp won't run.
[12/04 15:54:21     68s] no activity file in design. spp won't run.
[12/04 15:54:21     68s] 
[12/04 15:54:21     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:54:21     68s] TLC MultiMap info (StdDelay):
[12/04 15:54:21     68s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:54:21     68s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:54:21     68s]  Setting StdDelay to: 53.6ps
[12/04 15:54:21     68s] 
[12/04 15:54:21     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:54:21     68s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 15:54:21     68s] OPERPROF: Finished InitSKP at level 1, CPU:0.180, REAL:0.178, MEM:2613.5M
[12/04 15:54:21     68s] NP #FI/FS/SF FL/PI: 0/124/0 1553/0
[12/04 15:54:21     68s] no activity file in design. spp won't run.
[12/04 15:54:21     68s] 
[12/04 15:54:21     68s] AB Est...
[12/04 15:54:21     68s] OPERPROF: Starting npPlace at level 1, MEM:2613.5M
[12/04 15:54:21     68s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.125, MEM:2629.5M
[12/04 15:54:21     68s] Iteration  5: Skipped, with CDP Off
[12/04 15:54:21     68s] 
[12/04 15:54:21     68s] AB Est...
[12/04 15:54:21     68s] OPERPROF: Starting npPlace at level 1, MEM:2629.5M
[12/04 15:54:21     68s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.126, MEM:2629.5M
[12/04 15:54:21     68s] Iteration  6: Skipped, with CDP Off
[12/04 15:54:21     68s] 
[12/04 15:54:21     68s] AB Est...
[12/04 15:54:21     68s] OPERPROF: Starting npPlace at level 1, MEM:2629.5M
[12/04 15:54:21     69s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.125, MEM:2629.5M
[12/04 15:54:22     69s] Iteration  7: Skipped, with CDP Off
[12/04 15:54:22     69s] OPERPROF: Starting npPlace at level 1, MEM:2629.5M
[12/04 15:54:22     69s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 15:54:22     69s] No instances found in the vector
[12/04 15:54:22     69s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2629.5M, DRC: 0)
[12/04 15:54:22     69s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:54:22     69s] Iteration  8: Total net bbox = 2.158e+05 (1.09e+05 1.06e+05)
[12/04 15:54:22     69s]               Est.  stn bbox = 2.352e+05 (1.19e+05 1.16e+05)
[12/04 15:54:22     69s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2583.9M
[12/04 15:54:22     69s] OPERPROF: Finished npPlace at level 1, CPU:0.290, REAL:0.287, MEM:2583.9M
[12/04 15:54:22     69s] no activity file in design. spp won't run.
[12/04 15:54:22     69s] NP #FI/FS/SF FL/PI: 0/124/0 1553/0
[12/04 15:54:22     69s] no activity file in design. spp won't run.
[12/04 15:54:22     69s] OPERPROF: Starting npPlace at level 1, MEM:2583.9M
[12/04 15:54:22     69s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 15:54:22     69s] No instances found in the vector
[12/04 15:54:22     69s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2583.9M, DRC: 0)
[12/04 15:54:22     69s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:54:22     69s] Iteration  9: Total net bbox = 2.126e+05 (1.08e+05 1.05e+05)
[12/04 15:54:22     69s]               Est.  stn bbox = 2.314e+05 (1.17e+05 1.14e+05)
[12/04 15:54:22     69s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2581.9M
[12/04 15:54:22     69s] OPERPROF: Finished npPlace at level 1, CPU:0.400, REAL:0.407, MEM:2581.9M
[12/04 15:54:22     69s] no activity file in design. spp won't run.
[12/04 15:54:22     69s] NP #FI/FS/SF FL/PI: 0/124/0 1553/0
[12/04 15:54:22     69s] no activity file in design. spp won't run.
[12/04 15:54:22     69s] OPERPROF: Starting npPlace at level 1, MEM:2581.9M
[12/04 15:54:22     69s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 15:54:22     69s] No instances found in the vector
[12/04 15:54:22     69s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2581.9M, DRC: 0)
[12/04 15:54:22     69s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:54:22     69s] Starting Early Global Route supply map. mem = 2581.9M
[12/04 15:54:23     70s] Finished Early Global Route supply map. mem = 2627.6M
[12/04 15:54:26     73s] Iteration 10: Total net bbox = 2.134e+05 (1.08e+05 1.05e+05)
[12/04 15:54:26     73s]               Est.  stn bbox = 2.322e+05 (1.17e+05 1.15e+05)
[12/04 15:54:26     73s]               cpu = 0:00:03.2 real = 0:00:04.0 mem = 2608.6M
[12/04 15:54:26     73s] OPERPROF: Finished npPlace at level 1, CPU:3.320, REAL:3.337, MEM:2608.6M
[12/04 15:54:26     73s] no activity file in design. spp won't run.
[12/04 15:54:26     73s] NP #FI/FS/SF FL/PI: 0/124/0 1553/0
[12/04 15:54:26     73s] no activity file in design. spp won't run.
[12/04 15:54:26     73s] OPERPROF: Starting npPlace at level 1, MEM:2608.6M
[12/04 15:54:26     73s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 15:54:26     73s] No instances found in the vector
[12/04 15:54:26     73s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2608.6M, DRC: 0)
[12/04 15:54:26     73s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:54:38     85s] Iteration 11: Total net bbox = 2.156e+05 (1.09e+05 1.06e+05)
[12/04 15:54:38     85s]               Est.  stn bbox = 2.345e+05 (1.19e+05 1.16e+05)
[12/04 15:54:38     85s]               cpu = 0:00:12.4 real = 0:00:12.0 mem = 2735.0M
[12/04 15:54:38     85s] OPERPROF: Finished npPlace at level 1, CPU:12.480, REAL:12.462, MEM:2735.0M
[12/04 15:54:38     85s] no activity file in design. spp won't run.
[12/04 15:54:38     85s] NP #FI/FS/SF FL/PI: 0/124/0 1553/0
[12/04 15:54:38     85s] no activity file in design. spp won't run.
[12/04 15:54:38     85s] OPERPROF: Starting npPlace at level 1, MEM:2735.0M
[12/04 15:54:38     85s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/04 15:54:38     85s] No instances found in the vector
[12/04 15:54:38     85s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2735.0M, DRC: 0)
[12/04 15:54:38     85s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:54:40     88s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2603.0M
[12/04 15:54:40     88s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.007, MEM:2615.0M
[12/04 15:54:40     88s] Iteration 12: Total net bbox = 2.174e+05 (1.10e+05 1.07e+05)
[12/04 15:54:40     88s]               Est.  stn bbox = 2.364e+05 (1.20e+05 1.17e+05)
[12/04 15:54:40     88s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 2603.0M
[12/04 15:54:40     88s] OPERPROF: Finished npPlace at level 1, CPU:2.400, REAL:2.410, MEM:2603.0M
[12/04 15:54:40     88s] Move report: Timing Driven Placement moves 1553 insts, mean move: 13.57 um, max move: 58.29 um 
[12/04 15:54:40     88s] 	Max move on inst (CORE/FE_OFC150_n1761): (1811.64, 1788.08) --> (1788.28, 1753.14)
[12/04 15:54:40     88s] no activity file in design. spp won't run.
[12/04 15:54:40     88s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2603.0M
[12/04 15:54:40     88s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2603.0M
[12/04 15:54:40     88s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.020, REAL:0.022, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2603.0M
[12/04 15:54:41     88s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:54:41     88s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.040, REAL:0.046, MEM:2603.0M
[12/04 15:54:41     88s] 
[12/04 15:54:41     88s] Finished Incremental Placement (cpu=0:00:20.8, real=0:00:21.0, mem=2603.0M)
[12/04 15:54:41     88s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 15:54:41     88s] Type 'man IMPSP-9025' for more detail.
[12/04 15:54:41     88s] CongRepair sets shifter mode to gplace
[12/04 15:54:41     88s] TDRefine: refinePlace mode is spiral
[12/04 15:54:41     88s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2603.0M
[12/04 15:54:41     88s] z: 2, totalTracks: 1
[12/04 15:54:41     88s] z: 4, totalTracks: 1
[12/04 15:54:41     88s] z: 6, totalTracks: 1
[12/04 15:54:41     88s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:41     88s] All LLGs are deleted
[12/04 15:54:41     88s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2603.0M
[12/04 15:54:41     88s] Core basic site is core_5040
[12/04 15:54:41     88s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2603.0M
[12/04 15:54:41     88s] Fast DP-INIT is on for default
[12/04 15:54:41     88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:54:41     88s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.024, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:         Starting CMU at level 5, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2603.0M
[12/04 15:54:41     88s] 
[12/04 15:54:41     88s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:41     88s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.031, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2603.0M
[12/04 15:54:41     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2603.0MB).
[12/04 15:54:41     88s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.035, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.035, MEM:2603.0M
[12/04 15:54:41     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.2
[12/04 15:54:41     88s] OPERPROF:   Starting RefinePlace at level 2, MEM:2603.0M
[12/04 15:54:41     88s] *** Starting refinePlace (0:01:28 mem=2603.0M) ***
[12/04 15:54:41     88s] Total net bbox length = 2.184e+05 (1.111e+05 1.073e+05) (ext = 1.565e+05)
[12/04 15:54:41     88s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:54:41     88s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2603.0M
[12/04 15:54:41     88s] Starting refinePlace ...
[12/04 15:54:41     88s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:54:41     88s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2603.0MB) @(0:01:28 - 0:01:28).
[12/04 15:54:41     88s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:54:41     88s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 15:54:41     88s] Placement tweakage begins.
[12/04 15:54:41     88s] wire length = 2.326e+05
[12/04 15:54:41     88s] wire length = 2.296e+05
[12/04 15:54:41     88s] Placement tweakage ends.
[12/04 15:54:41     88s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:54:41     88s] 
[12/04 15:54:41     88s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:54:41     88s] Move report: legalization moves 1553 insts, mean move: 2.84 um, max move: 11.61 um spiral
[12/04 15:54:41     88s] 	Max move on inst (CORE/U1952): (1918.65, 1631.76) --> (1917.04, 1621.76)
[12/04 15:54:41     88s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2603.0MB) @(0:01:28 - 0:01:28).
[12/04 15:54:41     88s] Move report: Detail placement moves 1553 insts, mean move: 2.84 um, max move: 11.61 um 
[12/04 15:54:41     88s] 	Max move on inst (CORE/U1952): (1918.65, 1631.76) --> (1917.04, 1621.76)
[12/04 15:54:41     88s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2603.0MB
[12/04 15:54:41     88s] Statistics of distance of Instance movement in refine placement:
[12/04 15:54:41     88s]   maximum (X+Y) =        11.61 um
[12/04 15:54:41     88s]   inst (CORE/U1952) with max move: (1918.65, 1631.76) -> (1917.04, 1621.76)
[12/04 15:54:41     88s]   mean    (X+Y) =         2.84 um
[12/04 15:54:41     88s] Summary Report:
[12/04 15:54:41     88s] Instances move: 1553 (out of 1553 movable)
[12/04 15:54:41     88s] Instances flipped: 0
[12/04 15:54:41     88s] Mean displacement: 2.84 um
[12/04 15:54:41     88s] Max displacement: 11.61 um (Instance: CORE/U1952) (1918.65, 1631.76) -> (1917.04, 1621.76)
[12/04 15:54:41     88s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 15:54:41     88s] Total instances moved : 1553
[12/04 15:54:41     88s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.051, MEM:2603.0M
[12/04 15:54:41     88s] Total net bbox length = 2.162e+05 (1.086e+05 1.076e+05) (ext = 1.566e+05)
[12/04 15:54:41     88s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2603.0MB
[12/04 15:54:41     88s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2603.0MB) @(0:01:28 - 0:01:28).
[12/04 15:54:41     88s] *** Finished refinePlace (0:01:28 mem=2603.0M) ***
[12/04 15:54:41     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.2
[12/04 15:54:41     88s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.056, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2603.0M
[12/04 15:54:41     88s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.008, MEM:2583.0M
[12/04 15:54:41     88s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.110, REAL:0.099, MEM:2583.0M
[12/04 15:54:41     88s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2583.0M
[12/04 15:54:41     88s] Starting Early Global Route congestion estimation: mem = 2583.0M
[12/04 15:54:41     88s] (I)       Started Import and model ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Create place DB ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Import place data ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read instances and placement ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read nets ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Create route DB ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       == Non-default Options ==
[12/04 15:54:41     88s] (I)       Maximum routing layer                              : 6
[12/04 15:54:41     88s] (I)       Number of threads                                  : 1
[12/04 15:54:41     88s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:54:41     88s] (I)       Method to set GCell size                           : row
[12/04 15:54:41     88s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:54:41     88s] (I)       Started Import route data (1T) ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       ============== Pin Summary ==============
[12/04 15:54:41     88s] (I)       +-------+--------+---------+------------+
[12/04 15:54:41     88s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:54:41     88s] (I)       +-------+--------+---------+------------+
[12/04 15:54:41     88s] (I)       |     1 |   5821 |  100.00 |        Pin |
[12/04 15:54:41     88s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:54:41     88s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:54:41     88s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:54:41     88s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:54:41     88s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:54:41     88s] (I)       +-------+--------+---------+------------+
[12/04 15:54:41     88s] (I)       Use row-based GCell size
[12/04 15:54:41     88s] (I)       Use row-based GCell align
[12/04 15:54:41     88s] (I)       GCell unit size   : 5040
[12/04 15:54:41     88s] (I)       GCell multiplier  : 1
[12/04 15:54:41     88s] (I)       GCell row height  : 5040
[12/04 15:54:41     88s] (I)       Actual row height : 5040
[12/04 15:54:41     88s] (I)       GCell align ref   : 340380 341600
[12/04 15:54:41     88s] [NR-eGR] Track table information for default rule: 
[12/04 15:54:41     88s] [NR-eGR] metal1 has no routable track
[12/04 15:54:41     88s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:54:41     88s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:54:41     88s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:54:41     88s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:54:41     88s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:54:41     88s] (I)       =================== Default via ====================
[12/04 15:54:41     88s] (I)       +---+------------------+---------------------------+
[12/04 15:54:41     88s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:54:41     88s] (I)       +---+------------------+---------------------------+
[12/04 15:54:41     88s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:54:41     88s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:54:41     88s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:54:41     88s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:54:41     88s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:54:41     88s] (I)       +---+------------------+---------------------------+
[12/04 15:54:41     88s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read routing blockages ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read instance blockages ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read PG blockages ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] [NR-eGR] Read 19436 PG shapes
[12/04 15:54:41     88s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read boundary cut boxes ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:54:41     88s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:54:41     88s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:54:41     88s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:54:41     88s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:54:41     88s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read blackboxes ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:54:41     88s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read prerouted ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:54:41     88s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read unlegalized nets ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read nets ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] [NR-eGR] Read numTotalNets=1655  numIgnoredNets=0
[12/04 15:54:41     88s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Set up via pillars ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       early_global_route_priority property id does not exist.
[12/04 15:54:41     88s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Model blockages into capacity
[12/04 15:54:41     88s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:54:41     88s] (I)       Started Initialize 3D capacity ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:54:41     88s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:54:41     88s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:54:41     88s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:54:41     88s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:54:41     88s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       -- layer congestion ratio --
[12/04 15:54:41     88s] (I)       Layer 1 : 0.100000
[12/04 15:54:41     88s] (I)       Layer 2 : 0.700000
[12/04 15:54:41     88s] (I)       Layer 3 : 0.700000
[12/04 15:54:41     88s] (I)       Layer 4 : 0.700000
[12/04 15:54:41     88s] (I)       Layer 5 : 0.700000
[12/04 15:54:41     88s] (I)       Layer 6 : 0.700000
[12/04 15:54:41     88s] (I)       ----------------------------
[12/04 15:54:41     88s] (I)       Number of ignored nets                =      0
[12/04 15:54:41     88s] (I)       Number of connected nets              =      0
[12/04 15:54:41     88s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:54:41     88s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:54:41     88s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:54:41     88s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:54:41     88s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:54:41     88s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:54:41     88s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:54:41     88s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:54:41     88s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:54:41     88s] (I)       Finished Import route data (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Read aux data ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Others data preparation ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:54:41     88s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Started Create route kernel ( Curr Mem: 2582.96 MB )
[12/04 15:54:41     88s] (I)       Ndr track 0 does not exist
[12/04 15:54:41     88s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:54:41     88s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:54:41     88s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:54:41     88s] (I)       Site width          :   620  (dbu)
[12/04 15:54:41     88s] (I)       Row height          :  5040  (dbu)
[12/04 15:54:41     88s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:54:41     88s] (I)       GCell width         :  5040  (dbu)
[12/04 15:54:41     88s] (I)       GCell height        :  5040  (dbu)
[12/04 15:54:41     88s] (I)       Grid                :   661   656     6
[12/04 15:54:41     88s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:54:41     88s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:54:41     88s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:54:41     88s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:54:41     88s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:54:41     88s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:54:41     88s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:54:41     88s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:54:41     88s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:54:41     88s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:54:41     88s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:54:41     88s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:54:41     88s] (I)       --------------------------------------------------------
[12/04 15:54:41     88s] 
[12/04 15:54:41     88s] [NR-eGR] ============ Routing rule table ============
[12/04 15:54:41     88s] [NR-eGR] Rule id: 0  Nets: 1568 
[12/04 15:54:41     88s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:54:41     88s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:54:41     88s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:54:41     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:54:41     88s] [NR-eGR] ========================================
[12/04 15:54:41     88s] [NR-eGR] 
[12/04 15:54:41     88s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:54:41     88s] (I)       blocked tracks on layer2 : = 833525 / 3524688 (23.65%)
[12/04 15:54:41     88s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:54:41     88s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:54:41     88s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:54:41     88s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:54:41     88s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Reset routing kernel
[12/04 15:54:41     88s] (I)       Started Global Routing ( Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Started Initialization ( Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       totalPins=5647  totalGlobalPin=5451 (96.53%)
[12/04 15:54:41     88s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Started Net group 1 ( Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Started Generate topology ( Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       total 2D Cap : 13104596 = (6488633 H, 6615963 V)
[12/04 15:54:41     88s] [NR-eGR] Layer group 1: route 1568 net(s) in layer range [2, 6]
[12/04 15:54:41     88s] (I)       
[12/04 15:54:41     88s] (I)       ============  Phase 1a Route ============
[12/04 15:54:41     88s] (I)       Started Phase 1a ( Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Started Pattern routing (1T) ( Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Usage: 44955 = (22451 H, 22504 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.134e+05um V)
[12/04 15:54:41     88s] (I)       Started Add via demand to 2D ( Curr Mem: 2606.96 MB )
[12/04 15:54:41     88s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       
[12/04 15:54:41     88s] (I)       ============  Phase 1b Route ============
[12/04 15:54:41     88s] (I)       Started Phase 1b ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Usage: 44955 = (22451 H, 22504 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.134e+05um V)
[12/04 15:54:41     88s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.265732e+05um
[12/04 15:54:41     88s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:54:41     88s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:54:41     88s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       
[12/04 15:54:41     88s] (I)       ============  Phase 1c Route ============
[12/04 15:54:41     88s] (I)       Started Phase 1c ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Usage: 44955 = (22451 H, 22504 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.134e+05um V)
[12/04 15:54:41     88s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       
[12/04 15:54:41     88s] (I)       ============  Phase 1d Route ============
[12/04 15:54:41     88s] (I)       Started Phase 1d ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Usage: 44955 = (22451 H, 22504 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.134e+05um V)
[12/04 15:54:41     88s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       
[12/04 15:54:41     88s] (I)       ============  Phase 1e Route ============
[12/04 15:54:41     88s] (I)       Started Phase 1e ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Started Route legalization ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Usage: 44955 = (22451 H, 22504 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.134e+05um V)
[12/04 15:54:41     88s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.265732e+05um
[12/04 15:54:41     88s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       
[12/04 15:54:41     88s] (I)       ============  Phase 1l Route ============
[12/04 15:54:41     88s] (I)       Started Phase 1l ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Started Layer assignment (1T) ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Layer assignment (1T) ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Started Clean cong LA ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:54:41     88s] (I)       Layer  2:    2702674     21014         2      596329     2923175    (16.94%) 
[12/04 15:54:41     88s] (I)       Layer  3:    3009734     16003        14      632826     3263814    (16.24%) 
[12/04 15:54:41     88s] (I)       Layer  4:    3130387      3897         0      359612     3159893    (10.22%) 
[12/04 15:54:41     88s] (I)       Layer  5:    3474943      6801         0      390348     3506292    (10.02%) 
[12/04 15:54:41     88s] (I)       Layer  6:     780417        27         0       93991      785884    (10.68%) 
[12/04 15:54:41     88s] (I)       Total:      13098155     47742        16     2073106    13639058    (13.19%) 
[12/04 15:54:41     88s] (I)       
[12/04 15:54:41     88s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:54:41     88s] [NR-eGR]                        OverCon            
[12/04 15:54:41     88s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:54:41     88s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:54:41     88s] [NR-eGR] ----------------------------------------------
[12/04 15:54:41     88s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:41     88s] [NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[12/04 15:54:41     88s] [NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[12/04 15:54:41     88s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:41     88s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:41     88s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:54:41     88s] [NR-eGR] ----------------------------------------------
[12/04 15:54:41     88s] [NR-eGR] Total               16( 0.00%)   ( 0.00%) 
[12/04 15:54:41     88s] [NR-eGR] 
[12/04 15:54:41     88s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Started Export 3D cong map ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       total 2D Cap : 13109062 = (6490988 H, 6618074 V)
[12/04 15:54:41     88s] (I)       Started Export 2D cong map ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:54:41     88s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:54:41     88s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] Early Global Route congestion estimation runtime: 0.32 seconds, mem = 2613.6M
[12/04 15:54:41     88s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.320, REAL:0.322, MEM:2613.6M
[12/04 15:54:41     88s] OPERPROF: Starting HotSpotCal at level 1, MEM:2613.6M
[12/04 15:54:41     88s] [hotspot] +------------+---------------+---------------+
[12/04 15:54:41     88s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:54:41     88s] [hotspot] +------------+---------------+---------------+
[12/04 15:54:41     88s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:54:41     88s] [hotspot] +------------+---------------+---------------+
[12/04 15:54:41     88s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:54:41     88s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:54:41     88s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2613.6M
[12/04 15:54:41     88s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2613.6M
[12/04 15:54:41     88s] Starting Early Global Route wiring: mem = 2613.6M
[12/04 15:54:41     88s] (I)       ============= Track Assignment ============
[12/04 15:54:41     88s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Started Track Assignment (1T) ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:54:41     88s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Run Multi-thread track assignment
[12/04 15:54:41     88s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Started Export ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] [NR-eGR] Started Export DB wires ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] [NR-eGR] Started Export all nets ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] [NR-eGR] Started Set wire vias ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:54:41     88s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5647
[12/04 15:54:41     88s] [NR-eGR] metal2  (2V) length: 9.630488e+04um, number of vias: 8125
[12/04 15:54:41     88s] [NR-eGR] metal3  (3H) length: 7.979276e+04um, number of vias: 887
[12/04 15:54:41     88s] [NR-eGR] metal4  (4V) length: 1.927499e+04um, number of vias: 211
[12/04 15:54:41     88s] [NR-eGR] metal5  (5H) length: 3.427749e+04um, number of vias: 6
[12/04 15:54:41     88s] [NR-eGR] metal6  (6V) length: 1.349600e+02um, number of vias: 0
[12/04 15:54:41     88s] [NR-eGR] Total length: 2.297851e+05um, number of vias: 14876
[12/04 15:54:41     88s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:54:41     88s] [NR-eGR] Total eGR-routed clock nets wire length: 5.047710e+03um 
[12/04 15:54:41     88s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:54:41     88s] (I)       Started Update net boxes ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Started Update timing ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Started Postprocess design ( Curr Mem: 2613.59 MB )
[12/04 15:54:41     88s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2587.59 MB )
[12/04 15:54:41     88s] Early Global Route wiring runtime: 0.12 seconds, mem = 2587.6M
[12/04 15:54:41     88s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.117, MEM:2587.6M
[12/04 15:54:41     88s] 0 delay mode for cte disabled.
[12/04 15:54:41     88s] SKP cleared!
[12/04 15:54:41     88s] 
[12/04 15:54:41     88s] *** Finished incrementalPlace (cpu=0:00:21.7, real=0:00:22.0)***
[12/04 15:54:41     88s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2587.6M
[12/04 15:54:41     88s] All LLGs are deleted
[12/04 15:54:41     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2587.6M
[12/04 15:54:41     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2587.6M
[12/04 15:54:41     88s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.005, MEM:2577.6M
[12/04 15:54:41     88s] Start to check current routing status for nets...
[12/04 15:54:41     88s] All nets are already routed correctly.
[12/04 15:54:41     88s] End to check current routing status for nets (mem=2577.6M)
[12/04 15:54:41     88s] 
[12/04 15:54:41     88s] Creating Lib Analyzer ...
[12/04 15:54:41     88s] 
[12/04 15:54:41     88s] Trim Metal Layers:
[12/04 15:54:41     88s] LayerId::1 widthSet size::4
[12/04 15:54:41     88s] LayerId::2 widthSet size::4
[12/04 15:54:41     88s] LayerId::3 widthSet size::4
[12/04 15:54:41     88s] LayerId::4 widthSet size::4
[12/04 15:54:41     88s] LayerId::5 widthSet size::4
[12/04 15:54:41     88s] LayerId::6 widthSet size::2
[12/04 15:54:41     88s] Updating RC grid for preRoute extraction ...
[12/04 15:54:41     88s] eee: pegSigSF::1.070000
[12/04 15:54:41     88s] Initializing multi-corner capacitance tables ... 
[12/04 15:54:41     88s] Initializing multi-corner resistance tables ...
[12/04 15:54:41     88s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:54:41     88s] eee: l::2 avDens::0.030152 usedTrk::6072.138487 availTrk::201384.042443 sigTrk::6072.138487
[12/04 15:54:41     88s] eee: l::3 avDens::0.030968 usedTrk::5744.696830 availTrk::185507.178401 sigTrk::5744.696830
[12/04 15:54:41     88s] eee: l::4 avDens::0.037179 usedTrk::411.462500 availTrk::11066.945329 sigTrk::411.462500
[12/04 15:54:41     88s] eee: l::5 avDens::0.011973 usedTrk::680.108929 availTrk::56805.338926 sigTrk::680.108929
[12/04 15:54:41     88s] eee: l::6 avDens::0.043921 usedTrk::2.677778 availTrk::60.967742 sigTrk::2.677778
[12/04 15:54:41     88s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:41     88s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.301081 ; uaWl: 1.000000 ; uaWlH: 0.233642 ; aWlH: 0.000000 ; Pmax: 0.839300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:54:41     88s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:54:41     88s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:54:41     88s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:54:41     88s] 
[12/04 15:54:41     88s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:43     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=2583.6M
[12/04 15:54:43     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=2583.6M
[12/04 15:54:43     90s] Creating Lib Analyzer, finished. 
[12/04 15:54:43     90s] Extraction called for design 'CHIP' of instances=1677 and nets=1660 using extraction engine 'preRoute' .
[12/04 15:54:43     90s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:54:43     90s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:54:43     90s] PreRoute RC Extraction called for design CHIP.
[12/04 15:54:43     90s] RC Extraction called in multi-corner(1) mode.
[12/04 15:54:43     90s] RCMode: PreRoute
[12/04 15:54:43     90s]       RC Corner Indexes            0   
[12/04 15:54:43     90s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:54:43     90s] Resistance Scaling Factor    : 1.00000 
[12/04 15:54:43     90s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:54:43     90s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:54:43     90s] Shrink Factor                : 1.00000
[12/04 15:54:43     90s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:54:43     90s] Using capacitance table file ...
[12/04 15:54:43     90s] 
[12/04 15:54:43     90s] Trim Metal Layers:
[12/04 15:54:43     90s] LayerId::1 widthSet size::4
[12/04 15:54:43     90s] LayerId::2 widthSet size::4
[12/04 15:54:43     90s] LayerId::3 widthSet size::4
[12/04 15:54:43     90s] LayerId::4 widthSet size::4
[12/04 15:54:43     90s] LayerId::5 widthSet size::4
[12/04 15:54:43     90s] LayerId::6 widthSet size::2
[12/04 15:54:43     90s] Updating RC grid for preRoute extraction ...
[12/04 15:54:43     90s] eee: pegSigSF::1.070000
[12/04 15:54:43     90s] Initializing multi-corner capacitance tables ... 
[12/04 15:54:43     90s] Initializing multi-corner resistance tables ...
[12/04 15:54:43     90s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:54:43     90s] eee: l::2 avDens::0.030152 usedTrk::6072.138487 availTrk::201384.042443 sigTrk::6072.138487
[12/04 15:54:43     90s] eee: l::3 avDens::0.030968 usedTrk::5744.696830 availTrk::185507.178401 sigTrk::5744.696830
[12/04 15:54:43     90s] eee: l::4 avDens::0.037179 usedTrk::411.462500 availTrk::11066.945329 sigTrk::411.462500
[12/04 15:54:43     90s] eee: l::5 avDens::0.011973 usedTrk::680.108929 availTrk::56805.338926 sigTrk::680.108929
[12/04 15:54:43     90s] eee: l::6 avDens::0.043921 usedTrk::2.677778 availTrk::60.967742 sigTrk::2.677778
[12/04 15:54:43     90s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:43     90s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.301081 ; uaWl: 1.000000 ; uaWlH: 0.233642 ; aWlH: 0.000000 ; Pmax: 0.839300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:54:43     90s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2583.605M)
[12/04 15:54:43     90s] Compute RC Scale Done ...
[12/04 15:54:43     90s] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1721.2M, totSessionCpu=0:01:30 **
[12/04 15:54:43     90s] #################################################################################
[12/04 15:54:43     90s] # Design Stage: PreRoute
[12/04 15:54:43     90s] # Design Name: CHIP
[12/04 15:54:43     90s] # Design Mode: 90nm
[12/04 15:54:43     90s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:54:43     90s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:54:43     90s] # Signoff Settings: SI Off 
[12/04 15:54:43     90s] #################################################################################
[12/04 15:54:43     90s] Calculate delays in Single mode...
[12/04 15:54:43     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 2591.1M, InitMEM = 2591.1M)
[12/04 15:54:43     90s] Start delay calculation (fullDC) (1 T). (MEM=2591.14)
[12/04 15:54:43     90s] End AAE Lib Interpolated Model. (MEM=2591.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:54:43     90s] Total number of fetched objects 1671
[12/04 15:54:43     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:54:43     90s] End delay calculation. (MEM=2599.57 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:54:43     90s] End delay calculation (fullDC). (MEM=2599.57 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:54:43     90s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2599.6M) ***
[12/04 15:54:43     90s] *** IncrReplace #1 [finish] : cpu/real = 0:00:23.8/0:00:23.8 (1.0), totSession cpu/real = 0:01:30.7/0:05:38.0 (0.3), mem = 2599.6M
[12/04 15:54:43     90s] 
[12/04 15:54:43     90s] =============================================================================================
[12/04 15:54:43     90s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/04 15:54:43     90s] =============================================================================================
[12/04 15:54:43     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:54:43     90s] ---------------------------------------------------------------------------------------------
[12/04 15:54:43     90s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:54:43     90s] [ FullDelayCalc          ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:54:43     90s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:43     90s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   6.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:54:43     90s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:43     90s] [ MISC                   ]          0:00:22.0  (  92.2 % )     0:00:22.0 /  0:00:22.0    1.0
[12/04 15:54:43     90s] ---------------------------------------------------------------------------------------------
[12/04 15:54:43     90s]  IncrReplace #1 TOTAL               0:00:23.8  ( 100.0 % )     0:00:23.8 /  0:00:23.8    1.0
[12/04 15:54:43     90s] ---------------------------------------------------------------------------------------------
[12/04 15:54:43     90s] 
[12/04 15:54:43     90s] *** Timing NOT met, worst failing slack is -0.956
[12/04 15:54:43     90s] *** Check timing (0:00:00.0)
[12/04 15:54:43     90s] Deleting Lib Analyzer.
[12/04 15:54:43     90s] Begin: GigaOpt Optimization in WNS mode
[12/04 15:54:43     90s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 15:54:43     90s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:43     90s] Info: 87 io nets excluded
[12/04 15:54:43     90s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:54:43     90s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:01:30.8/0:05:38.1 (0.3), mem = 2615.6M
[12/04 15:54:43     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.6
[12/04 15:54:43     90s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:54:43     90s] ### Creating PhyDesignMc. totSessionCpu=0:01:31 mem=2615.6M
[12/04 15:54:43     90s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:54:43     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:2615.6M
[12/04 15:54:43     90s] z: 2, totalTracks: 1
[12/04 15:54:43     90s] z: 4, totalTracks: 1
[12/04 15:54:43     90s] z: 6, totalTracks: 1
[12/04 15:54:43     90s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:54:43     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2615.6M
[12/04 15:54:43     90s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2615.6M
[12/04 15:54:43     90s] Core basic site is core_5040
[12/04 15:54:43     90s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2615.6M
[12/04 15:54:43     90s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2615.6M
[12/04 15:54:43     90s] Fast DP-INIT is on for default
[12/04 15:54:43     90s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:54:43     90s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:2615.6M
[12/04 15:54:43     90s] OPERPROF:     Starting CMU at level 3, MEM:2615.6M
[12/04 15:54:43     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2615.6M
[12/04 15:54:43     90s] 
[12/04 15:54:43     90s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:43     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2615.6M
[12/04 15:54:43     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2615.6M
[12/04 15:54:43     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2615.6M
[12/04 15:54:43     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2615.6MB).
[12/04 15:54:43     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.038, MEM:2615.6M
[12/04 15:54:43     90s] TotalInstCnt at PhyDesignMc Initialization: 1,553
[12/04 15:54:43     90s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=2615.6M
[12/04 15:54:43     90s] ### Creating RouteCongInterface, started
[12/04 15:54:43     90s] 
[12/04 15:54:43     90s] Creating Lib Analyzer ...
[12/04 15:54:43     90s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:54:43     90s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:54:43     90s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:54:43     90s] 
[12/04 15:54:43     90s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:45     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:32 mem=2615.6M
[12/04 15:54:45     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:32 mem=2615.6M
[12/04 15:54:45     92s] Creating Lib Analyzer, finished. 
[12/04 15:54:45     92s] 
[12/04 15:54:45     92s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:54:45     92s] 
[12/04 15:54:45     92s] #optDebug: {0, 1.000}
[12/04 15:54:45     92s] ### Creating RouteCongInterface, finished
[12/04 15:54:45     92s] {MG  {5 0 33.3 0.622122} }
[12/04 15:54:45     92s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=2615.6M
[12/04 15:54:45     92s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=2615.6M
[12/04 15:54:45     92s] *info: 87 io nets excluded
[12/04 15:54:45     92s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:45     92s] *info: 2 clock nets excluded
[12/04 15:54:45     92s] *info: 3 no-driver nets excluded.
[12/04 15:54:45     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.1
[12/04 15:54:45     92s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:54:45     92s] ** GigaOpt Optimizer WNS Slack -0.956 TNS Slack -76.707 Density 0.60
[12/04 15:54:45     92s] Optimizer WNS Pass 0
[12/04 15:54:45     92s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.956|-76.683|
|reg2reg   |-0.011| -0.024|
|HEPG      |-0.011| -0.024|
|All Paths |-0.956|-76.707|
+----------+------+-------+

[12/04 15:54:45     92s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2650.7M
[12/04 15:54:45     92s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2650.7M
[12/04 15:54:45     92s] Active Path Group: reg2reg  
[12/04 15:54:45     92s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:45     92s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:54:45     92s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:45     92s] |  -0.011|   -0.956|  -0.024|  -76.707|    0.60%|   0:00:00.0| 2650.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
[12/04 15:54:46     93s] |   0.009|   -0.956|   0.000|  -76.683|    0.60%|   0:00:01.0| 2658.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
[12/04 15:54:46     94s] |   0.034|   -0.956|   0.000|  -76.683|    0.60%|   0:00:00.0| 2658.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:54:47     94s] |   0.062|   -0.956|   0.000|  -76.683|    0.61%|   0:00:01.0| 2658.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:54:47     94s] |   0.062|   -0.956|   0.000|  -76.683|    0.61%|   0:00:00.0| 2658.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:54:47     94s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:47     94s] 
[12/04 15:54:47     94s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=2658.7M) ***
[12/04 15:54:47     94s] Active Path Group: default 
[12/04 15:54:47     94s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:47     94s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:54:47     94s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:47     94s] |  -0.956|   -0.956| -76.683|  -76.683|    0.61%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[62]                          |
[12/04 15:54:47     94s] |  -0.928|   -0.928| -75.891|  -75.891|    0.60%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[21]                          |
[12/04 15:54:47     94s] |  -0.904|   -0.904| -75.169|  -75.169|    0.60%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:54:47     95s] |  -0.892|   -0.892| -74.636|  -74.636|    0.60%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:54:48     95s] |  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:01.0| 2658.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:54:48     95s] |  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:54:48     95s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=2658.7M) ***
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] *** Finished Optimize Step Cumulative (cpu=0:00:02.4 real=0:00:03.0 mem=2658.7M) ***
[12/04 15:54:48     95s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

[12/04 15:54:48     95s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -74.365 Density 0.61
[12/04 15:54:48     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31926.1
[12/04 15:54:48     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2658.7M
[12/04 15:54:48     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:       Starting CMU at level 4, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.029, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.029, MEM:2650.7M
[12/04 15:54:48     95s] TDRefine: refinePlace mode is spiral
[12/04 15:54:48     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.3
[12/04 15:54:48     95s] OPERPROF: Starting RefinePlace at level 1, MEM:2650.7M
[12/04 15:54:48     95s] *** Starting refinePlace (0:01:35 mem=2650.7M) ***
[12/04 15:54:48     95s] Total net bbox length = 2.162e+05 (1.086e+05 1.076e+05) (ext = 1.551e+05)
[12/04 15:54:48     95s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] Starting Small incrNP...
[12/04 15:54:48     95s] User Input Parameters:
[12/04 15:54:48     95s] - Congestion Driven    : Off
[12/04 15:54:48     95s] - Timing Driven        : Off
[12/04 15:54:48     95s] - Area-Violation Based : Off
[12/04 15:54:48     95s] - Start Rollback Level : -5
[12/04 15:54:48     95s] - Legalized            : On
[12/04 15:54:48     95s] - Window Based         : Off
[12/04 15:54:48     95s] - eDen incr mode       : Off
[12/04 15:54:48     95s] - Small incr mode      : On
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.015, MEM:2650.7M
[12/04 15:54:48     95s] default core: bins with density > 0.750 =  0.07 % ( 2 / 2809 )
[12/04 15:54:48     95s] Density distribution unevenness ratio = 98.422%
[12/04 15:54:48     95s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.017, MEM:2650.7M
[12/04 15:54:48     95s] cost 0.753086, thresh 1.000000
[12/04 15:54:48     95s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2650.7M)
[12/04 15:54:48     95s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:54:48     95s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2650.7M
[12/04 15:54:48     95s] Starting refinePlace ...
[12/04 15:54:48     95s] Rule aware DDP is turned off due to no Spiral.
[12/04 15:54:48     95s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:54:48     95s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2650.7MB) @(0:01:35 - 0:01:35).
[12/04 15:54:48     95s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:54:48     95s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:54:48     95s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2650.7MB
[12/04 15:54:48     95s] Statistics of distance of Instance movement in refine placement:
[12/04 15:54:48     95s]   maximum (X+Y) =         0.00 um
[12/04 15:54:48     95s]   mean    (X+Y) =         0.00 um
[12/04 15:54:48     95s] Summary Report:
[12/04 15:54:48     95s] Instances move: 0 (out of 1548 movable)
[12/04 15:54:48     95s] Instances flipped: 0
[12/04 15:54:48     95s] Mean displacement: 0.00 um
[12/04 15:54:48     95s] Max displacement: 0.00 um 
[12/04 15:54:48     95s] Total instances moved : 0
[12/04 15:54:48     95s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.013, MEM:2650.7M
[12/04 15:54:48     95s] Total net bbox length = 2.162e+05 (1.086e+05 1.076e+05) (ext = 1.551e+05)
[12/04 15:54:48     95s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2650.7MB
[12/04 15:54:48     95s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2650.7MB) @(0:01:35 - 0:01:35).
[12/04 15:54:48     95s] *** Finished refinePlace (0:01:35 mem=2650.7M) ***
[12/04 15:54:48     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.3
[12/04 15:54:48     95s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.036, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2650.7M
[12/04 15:54:48     95s] *** maximum move = 0.00 um ***
[12/04 15:54:48     95s] *** Finished re-routing un-routed nets (2650.7M) ***
[12/04 15:54:48     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:     Starting CMU at level 3, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2650.7M
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2650.7M) ***
[12/04 15:54:48     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31926.1
[12/04 15:54:48     95s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -74.365 Density 0.61
[12/04 15:54:48     95s] Optimizer WNS Pass 1
[12/04 15:54:48     95s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

[12/04 15:54:48     95s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2650.7M
[12/04 15:54:48     95s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2650.7M
[12/04 15:54:48     95s] Active Path Group: default 
[12/04 15:54:48     95s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:48     95s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:54:48     95s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:48     95s] |  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:00.0| 2650.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:54:48     95s] |  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:00.0| 2650.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:54:48     95s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2650.7M) ***
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2650.7M) ***
[12/04 15:54:48     95s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

[12/04 15:54:48     95s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

[12/04 15:54:48     95s] Bottom Preferred Layer:
[12/04 15:54:48     95s]     None
[12/04 15:54:48     95s] Via Pillar Rule:
[12/04 15:54:48     95s]     None
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2650.7M) ***
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.1
[12/04 15:54:48     95s] Total-nets :: 1650, Stn-nets :: 164, ratio :: 9.93939 %
[12/04 15:54:48     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2631.6M
[12/04 15:54:48     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.010, MEM:2588.6M
[12/04 15:54:48     95s] TotalInstCnt at PhyDesignMc Destruction: 1,548
[12/04 15:54:48     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.6
[12/04 15:54:48     95s] *** WnsOpt #1 [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:01:35.8/0:05:43.1 (0.3), mem = 2588.6M
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] =============================================================================================
[12/04 15:54:48     95s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[12/04 15:54:48     95s] =============================================================================================
[12/04 15:54:48     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:54:48     95s] ---------------------------------------------------------------------------------------------
[12/04 15:54:48     95s] [ RefinePlace            ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:54:48     95s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:54:48     95s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  31.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:54:48     95s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:48     95s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:54:48     95s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:54:48     95s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:48     95s] [ TransformInit          ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:54:48     95s] [ OptimizationStep       ]      3   0:00:00.0  (   0.7 % )     0:00:02.7 /  0:00:02.6    1.0
[12/04 15:54:48     95s] [ OptSingleIteration     ]     15   0:00:00.0  (   0.3 % )     0:00:02.6 /  0:00:02.6    1.0
[12/04 15:54:48     95s] [ OptGetWeight           ]     15   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:54:48     95s] [ OptEval                ]     15   0:00:02.3  (  44.3 % )     0:00:02.3 /  0:00:02.3    1.0
[12/04 15:54:48     95s] [ OptCommit              ]     15   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:54:48     95s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:54:48     95s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.8
[12/04 15:54:48     95s] [ IncrDelayCalc          ]     58   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:54:48     95s] [ SetupOptGetWorkingSet  ]     44   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 15:54:48     95s] [ SetupOptGetActiveNode  ]     44   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:54:48     95s] [ SetupOptSlackGraph     ]     15   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:54:48     95s] [ MISC                   ]          0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:54:48     95s] ---------------------------------------------------------------------------------------------
[12/04 15:54:48     95s]  WnsOpt #1 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[12/04 15:54:48     95s] ---------------------------------------------------------------------------------------------
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] End: GigaOpt Optimization in WNS mode
[12/04 15:54:48     95s] *** Timing NOT met, worst failing slack is -0.892
[12/04 15:54:48     95s] *** Check timing (0:00:00.0)
[12/04 15:54:48     95s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:54:48     95s] Deleting Lib Analyzer.
[12/04 15:54:48     95s] Begin: GigaOpt Optimization in TNS mode
[12/04 15:54:48     95s] **INFO: Flow update: High effort path group timing met.
[12/04 15:54:48     95s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 15:54:48     95s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:48     95s] Info: 87 io nets excluded
[12/04 15:54:48     95s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:54:48     95s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:01:35.9/0:05:43.2 (0.3), mem = 2588.6M
[12/04 15:54:48     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.7
[12/04 15:54:48     95s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:54:48     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=2588.6M
[12/04 15:54:48     95s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:54:48     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:2588.6M
[12/04 15:54:48     95s] z: 2, totalTracks: 1
[12/04 15:54:48     95s] z: 4, totalTracks: 1
[12/04 15:54:48     95s] z: 6, totalTracks: 1
[12/04 15:54:48     95s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:54:48     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2588.6M
[12/04 15:54:48     95s] OPERPROF:     Starting CMU at level 3, MEM:2588.6M
[12/04 15:54:48     95s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2588.6M
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:54:48     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2588.6M
[12/04 15:54:48     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2588.6M
[12/04 15:54:48     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2588.6M
[12/04 15:54:48     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2588.6MB).
[12/04 15:54:48     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:2588.6M
[12/04 15:54:48     95s] TotalInstCnt at PhyDesignMc Initialization: 1,548
[12/04 15:54:48     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=2588.6M
[12/04 15:54:48     95s] ### Creating RouteCongInterface, started
[12/04 15:54:48     95s] 
[12/04 15:54:48     95s] Creating Lib Analyzer ...
[12/04 15:54:48     95s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:54:48     95s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:54:48     95s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:54:48     95s] 
[12/04 15:54:48     96s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:54:50     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=2590.6M
[12/04 15:54:50     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=2590.6M
[12/04 15:54:50     97s] Creating Lib Analyzer, finished. 
[12/04 15:54:50     97s] 
[12/04 15:54:50     97s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:54:50     97s] 
[12/04 15:54:50     97s] #optDebug: {0, 1.000}
[12/04 15:54:50     97s] ### Creating RouteCongInterface, finished
[12/04 15:54:50     97s] {MG  {5 0 33.3 0.622122} }
[12/04 15:54:50     97s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2590.6M
[12/04 15:54:50     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2590.6M
[12/04 15:54:50     97s] *info: 87 io nets excluded
[12/04 15:54:50     97s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:54:50     97s] *info: 2 clock nets excluded
[12/04 15:54:50     97s] *info: 3 no-driver nets excluded.
[12/04 15:54:50     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.2
[12/04 15:54:50     97s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:54:50     97s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -74.365 Density 0.61
[12/04 15:54:50     97s] Optimizer TNS Opt
[12/04 15:54:50     97s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

[12/04 15:54:50     97s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2609.7M
[12/04 15:54:50     97s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2609.7M
[12/04 15:54:50     97s] Active Path Group: default 
[12/04 15:54:50     97s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:50     97s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:54:50     97s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:54:50     97s] |  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:00.0| 2609.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:54:52     99s] |  -0.892|   -0.892| -73.260|  -73.260|    0.62%|   0:00:02.0| 2650.9M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:54:52     99s] |  -0.892|   -0.892| -73.228|  -73.228|    0.62%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:54:54    101s] |  -0.892|   -0.892| -72.856|  -72.856|    0.63%|   0:00:02.0| 2650.9M|av_func_mode_max|  default| tetris[27]                          |
[12/04 15:54:54    101s] |  -0.892|   -0.892| -72.844|  -72.844|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| tetris[27]                          |
[12/04 15:54:54    101s] |  -0.892|   -0.892| -72.808|  -72.808|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| tetris[27]                          |
[12/04 15:54:55    102s] |  -0.892|   -0.892| -72.625|  -72.625|    0.63%|   0:00:01.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__1_/D  |
[12/04 15:54:55    102s] |  -0.892|   -0.892| -71.895|  -71.895|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:54:55    102s] |  -0.892|   -0.892| -71.447|  -71.447|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 15:54:56    103s] |  -0.892|   -0.892| -71.383|  -71.383|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:54:56    103s] |  -0.892|   -0.892| -70.818|  -70.818|    0.63%|   0:00:01.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 15:54:56    103s] |  -0.892|   -0.892| -70.535|  -70.535|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__1_/D  |
[12/04 15:54:56    103s] |  -0.892|   -0.892| -70.204|  -70.204|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 15:54:56    104s] |  -0.892|   -0.892| -69.917|  -69.917|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 15:54:57    104s] |  -0.892|   -0.892| -69.836|  -69.836|    0.63%|   0:00:01.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 15:54:57    104s] |  -0.892|   -0.892| -69.533|  -69.533|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 15:54:57    104s] |  -0.892|   -0.892| -69.430|  -69.430|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 15:54:57    104s] |  -0.892|   -0.892| -69.389|  -69.389|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 15:54:57    104s] |  -0.892|   -0.892| -69.379|  -69.379|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__1_/D  |
[12/04 15:54:57    104s] |  -0.892|   -0.892| -68.992|  -68.992|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:54:57    104s] |  -0.892|   -0.892| -68.891|  -68.891|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:54:58    105s] |  -0.892|   -0.892| -68.488|  -68.488|    0.64%|   0:00:01.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 15:54:58    105s] |  -0.892|   -0.892| -68.200|  -68.200|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 15:54:58    105s] |  -0.892|   -0.892| -68.137|  -68.137|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:54:58    105s] |  -0.892|   -0.892| -67.843|  -67.843|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:54:58    105s] |  -0.892|   -0.892| -67.798|  -67.798|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:54:58    105s] |  -0.892|   -0.892| -67.747|  -67.747|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:54:58    105s] |  -0.892|   -0.892| -67.686|  -67.686|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:54:58    105s] |  -0.892|   -0.892| -67.668|  -67.668|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 15:54:59    106s] |  -0.892|   -0.892| -67.628|  -67.628|    0.64%|   0:00:01.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 15:54:59    106s] |  -0.892|   -0.892| -67.563|  -67.563|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:54:59    106s] |  -0.892|   -0.892| -67.511|  -67.511|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:54:59    106s] |  -0.892|   -0.892| -67.419|  -67.419|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 15:55:00    107s] |  -0.892|   -0.892| -67.414|  -67.414|    0.64%|   0:00:01.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 15:55:00    107s] |  -0.892|   -0.892| -67.320|  -67.320|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
[12/04 15:55:00    107s] |  -0.892|   -0.892| -67.312|  -67.312|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
[12/04 15:55:00    107s] |  -0.892|   -0.892| -67.364|  -67.364|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:00    107s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] *** Finish Core Optimize Step (cpu=0:00:09.9 real=0:00:10.0 mem=2669.9M) ***
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] *** Finished Optimize Step Cumulative (cpu=0:00:09.9 real=0:00:10.0 mem=2669.9M) ***
[12/04 15:55:00    107s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.364|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-67.364|
+----------+------+-------+

[12/04 15:55:00    107s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.364 Density 0.64
[12/04 15:55:00    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31926.2
[12/04 15:55:00    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2669.9M
[12/04 15:55:00    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:       Starting CMU at level 4, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.021, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.024, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.024, MEM:2650.9M
[12/04 15:55:00    107s] TDRefine: refinePlace mode is spiral
[12/04 15:55:00    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.4
[12/04 15:55:00    107s] OPERPROF: Starting RefinePlace at level 1, MEM:2650.9M
[12/04 15:55:00    107s] *** Starting refinePlace (0:01:48 mem=2650.9M) ***
[12/04 15:55:00    107s] Total net bbox length = 2.183e+05 (1.094e+05 1.089e+05) (ext = 1.489e+05)
[12/04 15:55:00    107s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] Starting Small incrNP...
[12/04 15:55:00    107s] User Input Parameters:
[12/04 15:55:00    107s] - Congestion Driven    : Off
[12/04 15:55:00    107s] - Timing Driven        : Off
[12/04 15:55:00    107s] - Area-Violation Based : Off
[12/04 15:55:00    107s] - Start Rollback Level : -5
[12/04 15:55:00    107s] - Legalized            : On
[12/04 15:55:00    107s] - Window Based         : Off
[12/04 15:55:00    107s] - eDen incr mode       : Off
[12/04 15:55:00    107s] - Small incr mode      : On
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2650.9M
[12/04 15:55:00    107s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:2650.9M
[12/04 15:55:00    107s] default core: bins with density > 0.750 =  0.11 % ( 3 / 2809 )
[12/04 15:55:00    107s] Density distribution unevenness ratio = 97.752%
[12/04 15:55:00    107s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.014, MEM:2650.9M
[12/04 15:55:00    107s] cost 0.788889, thresh 1.000000
[12/04 15:55:00    107s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2650.9M)
[12/04 15:55:00    107s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:55:00    107s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2650.9M
[12/04 15:55:00    107s] Starting refinePlace ...
[12/04 15:55:00    107s] One DDP V2 for no tweak run.
[12/04 15:55:00    107s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:55:00    107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2650.9MB) @(0:01:48 - 0:01:48).
[12/04 15:55:00    107s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:55:00    107s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:55:00    107s] Move report: legalization moves 127 insts, mean move: 5.44 um, max move: 21.08 um spiral
[12/04 15:55:00    107s] 	Max move on inst (FE_OCPC188_C_tetris_21): (1987.72, 1747.76) --> (2008.80, 1747.76)
[12/04 15:55:00    107s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2654.0MB) @(0:01:48 - 0:01:48).
[12/04 15:55:00    107s] Move report: Detail placement moves 127 insts, mean move: 5.44 um, max move: 21.08 um 
[12/04 15:55:00    107s] 	Max move on inst (FE_OCPC188_C_tetris_21): (1987.72, 1747.76) --> (2008.80, 1747.76)
[12/04 15:55:00    107s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2654.0MB
[12/04 15:55:00    107s] Statistics of distance of Instance movement in refine placement:
[12/04 15:55:00    107s]   maximum (X+Y) =        21.08 um
[12/04 15:55:00    107s]   inst (FE_OCPC188_C_tetris_21) with max move: (1987.72, 1747.76) -> (2008.8, 1747.76)
[12/04 15:55:00    107s]   mean    (X+Y) =         5.44 um
[12/04 15:55:00    107s] Summary Report:
[12/04 15:55:00    107s] Instances move: 127 (out of 1611 movable)
[12/04 15:55:00    107s] Instances flipped: 0
[12/04 15:55:00    107s] Mean displacement: 5.44 um
[12/04 15:55:00    107s] Max displacement: 21.08 um (Instance: FE_OCPC188_C_tetris_21) (1987.72, 1747.76) -> (2008.8, 1747.76)
[12/04 15:55:00    107s] 	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: BUF12CK
[12/04 15:55:00    107s] Total instances moved : 127
[12/04 15:55:00    107s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.028, MEM:2654.0M
[12/04 15:55:00    107s] Total net bbox length = 2.189e+05 (1.098e+05 1.091e+05) (ext = 1.489e+05)
[12/04 15:55:00    107s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2654.0MB
[12/04 15:55:00    107s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2654.0MB) @(0:01:48 - 0:01:48).
[12/04 15:55:00    107s] *** Finished refinePlace (0:01:48 mem=2654.0M) ***
[12/04 15:55:00    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.4
[12/04 15:55:00    107s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.048, MEM:2654.0M
[12/04 15:55:00    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2654.0M
[12/04 15:55:00    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2651.0M
[12/04 15:55:00    107s] *** maximum move = 21.08 um ***
[12/04 15:55:00    107s] *** Finished re-routing un-routed nets (2651.0M) ***
[12/04 15:55:00    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:2651.0M
[12/04 15:55:00    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2651.0M
[12/04 15:55:00    107s] OPERPROF:     Starting CMU at level 3, MEM:2651.0M
[12/04 15:55:00    107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2651.0M
[12/04 15:55:00    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2651.0M
[12/04 15:55:00    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2651.0M
[12/04 15:55:00    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2651.0M
[12/04 15:55:00    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2651.0M
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2651.0M) ***
[12/04 15:55:00    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31926.2
[12/04 15:55:00    107s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.364 Density 0.64
[12/04 15:55:00    107s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.364|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-67.364|
+----------+------+-------+

[12/04 15:55:00    107s] Bottom Preferred Layer:
[12/04 15:55:00    107s]     None
[12/04 15:55:00    107s] Via Pillar Rule:
[12/04 15:55:00    107s]     None
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.2 real=0:00:10.0 mem=2651.0M) ***
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.2
[12/04 15:55:00    107s] Total-nets :: 1713, Stn-nets :: 296, ratio :: 17.2796 %
[12/04 15:55:00    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2631.9M
[12/04 15:55:00    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2588.9M
[12/04 15:55:00    107s] TotalInstCnt at PhyDesignMc Destruction: 1,611
[12/04 15:55:00    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.7
[12/04 15:55:00    107s] *** TnsOpt #1 [finish] : cpu/real = 0:00:12.0/0:00:12.1 (1.0), totSession cpu/real = 0:01:47.9/0:05:55.2 (0.3), mem = 2588.9M
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] =============================================================================================
[12/04 15:55:00    107s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[12/04 15:55:00    107s] =============================================================================================
[12/04 15:55:00    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:00    107s] ---------------------------------------------------------------------------------------------
[12/04 15:55:00    107s] [ RefinePlace            ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:55:00    107s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:55:00    107s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  11.7 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:55:00    107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:00    107s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:55:00    107s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:55:00    107s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:00    107s] [ TransformInit          ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:55:00    107s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:09.9 /  0:00:09.9    1.0
[12/04 15:55:00    107s] [ OptSingleIteration     ]     49   0:00:00.1  (   0.5 % )     0:00:09.8 /  0:00:09.8    1.0
[12/04 15:55:00    107s] [ OptGetWeight           ]     49   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 15:55:00    107s] [ OptEval                ]     49   0:00:09.3  (  77.0 % )     0:00:09.3 /  0:00:09.3    1.0
[12/04 15:55:00    107s] [ OptCommit              ]     49   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.4
[12/04 15:55:00    107s] [ IncrTimingUpdate       ]     50   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:55:00    107s] [ PostCommitDelayUpdate  ]     49   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:55:00    107s] [ IncrDelayCalc          ]    174   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:55:00    107s] [ SetupOptGetWorkingSet  ]    144   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:00    107s] [ SetupOptGetActiveNode  ]    144   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:00    107s] [ SetupOptSlackGraph     ]     49   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.7
[12/04 15:55:00    107s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:55:00    107s] ---------------------------------------------------------------------------------------------
[12/04 15:55:00    107s]  TnsOpt #1 TOTAL                    0:00:12.1  ( 100.0 % )     0:00:12.1 /  0:00:12.0    1.0
[12/04 15:55:00    107s] ---------------------------------------------------------------------------------------------
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] End: GigaOpt Optimization in TNS mode
[12/04 15:55:00    107s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 15:55:00    107s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:00    107s] Info: 87 io nets excluded
[12/04 15:55:00    107s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:55:00    107s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=2588.9M
[12/04 15:55:00    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=2588.9M
[12/04 15:55:00    107s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:55:00    107s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:00    107s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=2608.0M
[12/04 15:55:00    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:2608.0M
[12/04 15:55:00    107s] z: 2, totalTracks: 1
[12/04 15:55:00    107s] z: 4, totalTracks: 1
[12/04 15:55:00    107s] z: 6, totalTracks: 1
[12/04 15:55:00    107s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:00    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2608.0M
[12/04 15:55:00    107s] OPERPROF:     Starting CMU at level 3, MEM:2608.0M
[12/04 15:55:00    107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2608.0M
[12/04 15:55:00    107s] 
[12/04 15:55:00    107s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:00    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2608.0M
[12/04 15:55:00    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2608.0M
[12/04 15:55:00    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2608.0M
[12/04 15:55:00    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2608.0MB).
[12/04 15:55:00    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2608.0M
[12/04 15:55:00    107s] TotalInstCnt at PhyDesignMc Initialization: 1,611
[12/04 15:55:00    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=2608.0M
[12/04 15:55:00    107s] Begin: Area Reclaim Optimization
[12/04 15:55:00    107s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:01:48.0/0:05:55.3 (0.3), mem = 2608.0M
[12/04 15:55:00    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.8
[12/04 15:55:00    108s] ### Creating RouteCongInterface, started
[12/04 15:55:01    108s] 
[12/04 15:55:01    108s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:55:01    108s] 
[12/04 15:55:01    108s] #optDebug: {0, 1.000}
[12/04 15:55:01    108s] ### Creating RouteCongInterface, finished
[12/04 15:55:01    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=2608.0M
[12/04 15:55:01    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=2608.0M
[12/04 15:55:01    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2608.0M
[12/04 15:55:01    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2608.0M
[12/04 15:55:01    108s] Reclaim Optimization WNS Slack -0.892  TNS Slack -67.364 Density 0.64
[12/04 15:55:01    108s] +---------+---------+--------+--------+------------+--------+
[12/04 15:55:01    108s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:55:01    108s] +---------+---------+--------+--------+------------+--------+
[12/04 15:55:01    108s] |    0.64%|        -|  -0.892| -67.364|   0:00:00.0| 2608.0M|
[12/04 15:55:01    108s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:55:01    108s] |    0.64%|        0|  -0.892| -67.364|   0:00:00.0| 2608.0M|
[12/04 15:55:01    108s] |    0.64%|        7|  -0.892| -67.359|   0:00:00.0| 2646.2M|
[12/04 15:55:01    108s] |    0.63%|       66|  -0.892| -67.407|   0:00:00.0| 2646.2M|
[12/04 15:55:01    109s] |    0.63%|       13|  -0.892| -67.362|   0:00:00.0| 2646.2M|
[12/04 15:55:02    109s] |    0.63%|        0|  -0.892| -67.362|   0:00:01.0| 2646.2M|
[12/04 15:55:02    109s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:55:02    109s] |    0.63%|        0|  -0.892| -67.362|   0:00:00.0| 2646.2M|
[12/04 15:55:02    109s] +---------+---------+--------+--------+------------+--------+
[12/04 15:55:02    109s] Reclaim Optimization End WNS Slack -0.892  TNS Slack -67.362 Density 0.63
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 2 Resize = 63 **
[12/04 15:55:02    109s] --------------------------------------------------------------
[12/04 15:55:02    109s] |                                   | Total     | Sequential |
[12/04 15:55:02    109s] --------------------------------------------------------------
[12/04 15:55:02    109s] | Num insts resized                 |      60  |       9    |
[12/04 15:55:02    109s] | Num insts undone                  |      16  |       9    |
[12/04 15:55:02    109s] | Num insts Downsized               |      60  |       9    |
[12/04 15:55:02    109s] | Num insts Samesized               |       0  |       0    |
[12/04 15:55:02    109s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:55:02    109s] | Num multiple commits+uncommits    |       3  |       -    |
[12/04 15:55:02    109s] --------------------------------------------------------------
[12/04 15:55:02    109s] Bottom Preferred Layer:
[12/04 15:55:02    109s]     None
[12/04 15:55:02    109s] Via Pillar Rule:
[12/04 15:55:02    109s]     None
[12/04 15:55:02    109s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:02.0) **
[12/04 15:55:02    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:       Starting CMU at level 4, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.026, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.026, MEM:2646.2M
[12/04 15:55:02    109s] TDRefine: refinePlace mode is spiral
[12/04 15:55:02    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.5
[12/04 15:55:02    109s] OPERPROF: Starting RefinePlace at level 1, MEM:2646.2M
[12/04 15:55:02    109s] *** Starting refinePlace (0:01:49 mem=2646.2M) ***
[12/04 15:55:02    109s] Total net bbox length = 2.188e+05 (1.097e+05 1.090e+05) (ext = 1.489e+05)
[12/04 15:55:02    109s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:55:02    109s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2646.2M
[12/04 15:55:02    109s] Starting refinePlace ...
[12/04 15:55:02    109s] One DDP V2 for no tweak run.
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:55:02    109s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 15:55:02    109s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2646.2MB) @(0:01:49 - 0:01:49).
[12/04 15:55:02    109s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:55:02    109s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2646.2MB
[12/04 15:55:02    109s] Statistics of distance of Instance movement in refine placement:
[12/04 15:55:02    109s]   maximum (X+Y) =         0.00 um
[12/04 15:55:02    109s]   mean    (X+Y) =         0.00 um
[12/04 15:55:02    109s] Summary Report:
[12/04 15:55:02    109s] Instances move: 0 (out of 1604 movable)
[12/04 15:55:02    109s] Instances flipped: 0
[12/04 15:55:02    109s] Mean displacement: 0.00 um
[12/04 15:55:02    109s] Max displacement: 0.00 um 
[12/04 15:55:02    109s] Total instances moved : 0
[12/04 15:55:02    109s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.015, MEM:2646.2M
[12/04 15:55:02    109s] Total net bbox length = 2.188e+05 (1.097e+05 1.090e+05) (ext = 1.489e+05)
[12/04 15:55:02    109s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2646.2MB
[12/04 15:55:02    109s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2646.2MB) @(0:01:49 - 0:01:49).
[12/04 15:55:02    109s] *** Finished refinePlace (0:01:49 mem=2646.2M) ***
[12/04 15:55:02    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.5
[12/04 15:55:02    109s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.021, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2646.2M
[12/04 15:55:02    109s] *** maximum move = 0.00 um ***
[12/04 15:55:02    109s] *** Finished re-routing un-routed nets (2646.2M) ***
[12/04 15:55:02    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:     Starting CMU at level 3, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2646.2M
[12/04 15:55:02    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:2646.2M
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2646.2M) ***
[12/04 15:55:02    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.8
[12/04 15:55:02    109s] *** AreaOpt #2 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:49.2/0:05:56.5 (0.3), mem = 2646.2M
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] =============================================================================================
[12/04 15:55:02    109s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/04 15:55:02    109s] =============================================================================================
[12/04 15:55:02    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:02    109s] ---------------------------------------------------------------------------------------------
[12/04 15:55:02    109s] [ RefinePlace            ]      1   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:55:02    109s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:02    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:02    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:55:02    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:02    109s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.4 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:55:02    109s] [ OptGetWeight           ]     97   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:02    109s] [ OptEval                ]     97   0:00:00.4  (  29.5 % )     0:00:00.4 /  0:00:00.4    1.1
[12/04 15:55:02    109s] [ OptCommit              ]     97   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:55:02    109s] [ IncrTimingUpdate       ]     34   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:55:02    109s] [ PostCommitDelayUpdate  ]    104   0:00:00.0  (   3.1 % )     0:00:00.2 /  0:00:00.2    0.8
[12/04 15:55:02    109s] [ IncrDelayCalc          ]    163   0:00:00.2  (  15.4 % )     0:00:00.2 /  0:00:00.2    0.8
[12/04 15:55:02    109s] [ MISC                   ]          0:00:00.2  (  18.8 % )     0:00:00.2 /  0:00:00.3    1.1
[12/04 15:55:02    109s] ---------------------------------------------------------------------------------------------
[12/04 15:55:02    109s]  AreaOpt #2 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/04 15:55:02    109s] ---------------------------------------------------------------------------------------------
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2608.1M
[12/04 15:55:02    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2589.1M
[12/04 15:55:02    109s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:55:02    109s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2589.08M, totSessionCpu=0:01:49).
[12/04 15:55:02    109s] Begin: GigaOpt postEco DRV Optimization
[12/04 15:55:02    109s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 15:55:02    109s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:01:49.2/0:05:56.6 (0.3), mem = 2589.1M
[12/04 15:55:02    109s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:02    109s] Info: 87 io nets excluded
[12/04 15:55:02    109s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:55:02    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.9
[12/04 15:55:02    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:02    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=2589.1M
[12/04 15:55:02    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2589.1M
[12/04 15:55:02    109s] z: 2, totalTracks: 1
[12/04 15:55:02    109s] z: 4, totalTracks: 1
[12/04 15:55:02    109s] z: 6, totalTracks: 1
[12/04 15:55:02    109s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:02    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2589.1M
[12/04 15:55:02    109s] OPERPROF:     Starting CMU at level 3, MEM:2589.1M
[12/04 15:55:02    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2589.1M
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:02    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2589.1M
[12/04 15:55:02    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2589.1M
[12/04 15:55:02    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2589.1M
[12/04 15:55:02    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2589.1MB).
[12/04 15:55:02    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:2589.1M
[12/04 15:55:02    109s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:55:02    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=2589.1M
[12/04 15:55:02    109s] ### Creating RouteCongInterface, started
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] #optDebug: {0, 1.000}
[12/04 15:55:02    109s] ### Creating RouteCongInterface, finished
[12/04 15:55:02    109s] {MG  {5 0 33.3 0.622122} }
[12/04 15:55:02    109s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=2589.1M
[12/04 15:55:02    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=2589.1M
[12/04 15:55:02    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2608.2M
[12/04 15:55:02    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2608.2M
[12/04 15:55:02    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:55:02    109s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:55:02    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:55:02    109s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:55:02    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:55:02    109s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:55:02    109s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -67.36|       0|       0|       0|  0.63%|          |         |
[12/04 15:55:02    109s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:55:02    109s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -67.36|       0|       0|       0|  0.63%| 0:00:00.0|  2608.2M|
[12/04 15:55:02    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:55:02    109s] Bottom Preferred Layer:
[12/04 15:55:02    109s]     None
[12/04 15:55:02    109s] Via Pillar Rule:
[12/04 15:55:02    109s]     None
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2608.2M) ***
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] Total-nets :: 1706, Stn-nets :: 290, ratio :: 16.9988 %
[12/04 15:55:02    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2589.1M
[12/04 15:55:02    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2589.1M
[12/04 15:55:02    109s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:55:02    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.9
[12/04 15:55:02    109s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:49.6/0:05:56.9 (0.3), mem = 2589.1M
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] =============================================================================================
[12/04 15:55:02    109s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/04 15:55:02    109s] =============================================================================================
[12/04 15:55:02    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:02    109s] ---------------------------------------------------------------------------------------------
[12/04 15:55:02    109s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:02    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:02    109s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:02    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  13.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:55:02    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:02    109s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:02    109s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:02    109s] [ MISC                   ]          0:00:00.2  (  62.3 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 15:55:02    109s] ---------------------------------------------------------------------------------------------
[12/04 15:55:02    109s]  DrvOpt #3 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:55:02    109s] ---------------------------------------------------------------------------------------------
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] End: GigaOpt postEco DRV Optimization
[12/04 15:55:02    109s] GigaOpt: WNS changes after postEco optimization: -0.089 -> -0.089 (bump = 0.0)
[12/04 15:55:02    109s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 15:55:02    109s] Design TNS changes after trial route: -67.362 -> -67.362
[12/04 15:55:02    109s] Begin: GigaOpt TNS non-legal recovery
[12/04 15:55:02    109s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/04 15:55:02    109s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:02    109s] Info: 87 io nets excluded
[12/04 15:55:02    109s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:55:02    109s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:01:49.6/0:05:56.9 (0.3), mem = 2589.1M
[12/04 15:55:02    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.10
[12/04 15:55:02    109s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:02    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=2589.1M
[12/04 15:55:02    109s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:55:02    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2589.1M
[12/04 15:55:02    109s] z: 2, totalTracks: 1
[12/04 15:55:02    109s] z: 4, totalTracks: 1
[12/04 15:55:02    109s] z: 6, totalTracks: 1
[12/04 15:55:02    109s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:02    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2589.1M
[12/04 15:55:02    109s] OPERPROF:     Starting CMU at level 3, MEM:2589.1M
[12/04 15:55:02    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2589.1M
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:02    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2589.1M
[12/04 15:55:02    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2589.1M
[12/04 15:55:02    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2589.1M
[12/04 15:55:02    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2589.1MB).
[12/04 15:55:02    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:2589.1M
[12/04 15:55:02    109s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:55:02    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=2589.1M
[12/04 15:55:02    109s] ### Creating RouteCongInterface, started
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:55:02    109s] 
[12/04 15:55:02    109s] #optDebug: {0, 1.000}
[12/04 15:55:02    109s] ### Creating RouteCongInterface, finished
[12/04 15:55:02    109s] {MG  {5 0 33.3 0.622122} }
[12/04 15:55:02    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=2589.1M
[12/04 15:55:02    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=2589.1M
[12/04 15:55:02    110s] *info: 87 io nets excluded
[12/04 15:55:02    110s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:02    110s] *info: 2 clock nets excluded
[12/04 15:55:02    110s] *info: 3 no-driver nets excluded.
[12/04 15:55:03    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.3
[12/04 15:55:03    110s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:55:03    110s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.362 Density 0.63
[12/04 15:55:03    110s] Optimizer TNS Opt
[12/04 15:55:03    110s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.362|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.362|
+----------+------+-------+

[12/04 15:55:03    110s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2610.2M
[12/04 15:55:03    110s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2610.2M
[12/04 15:55:03    110s] Active Path Group: default 
[12/04 15:55:03    110s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:03    110s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:55:03    110s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:03    110s] |  -0.892|   -0.892| -67.362|  -67.362|    0.63%|   0:00:00.0| 2610.2M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:05    112s] |  -0.892|   -0.892| -67.027|  -67.027|    0.63%|   0:00:02.0| 2651.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 15:55:05    112s] |  -0.892|   -0.892| -66.994|  -66.994|    0.63%|   0:00:00.0| 2651.4M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
[12/04 15:55:05    112s] |  -0.892|   -0.892| -66.994|  -66.994|    0.63%|   0:00:00.0| 2651.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:05    112s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:05    112s] 
[12/04 15:55:05    112s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=2651.4M) ***
[12/04 15:55:05    112s] 
[12/04 15:55:05    112s] *** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:02.0 mem=2651.4M) ***
[12/04 15:55:05    112s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

[12/04 15:55:05    112s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.994 Density 0.63
[12/04 15:55:05    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31926.3
[12/04 15:55:05    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:       Starting CMU at level 4, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.025, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.029, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.029, MEM:2651.4M
[12/04 15:55:05    112s] TDRefine: refinePlace mode is spiral
[12/04 15:55:05    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.6
[12/04 15:55:05    112s] OPERPROF: Starting RefinePlace at level 1, MEM:2651.4M
[12/04 15:55:05    112s] *** Starting refinePlace (0:01:53 mem=2651.4M) ***
[12/04 15:55:05    112s] Total net bbox length = 2.189e+05 (1.098e+05 1.091e+05) (ext = 1.489e+05)
[12/04 15:55:05    112s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:55:05    112s] 
[12/04 15:55:05    112s] Starting Small incrNP...
[12/04 15:55:05    112s] User Input Parameters:
[12/04 15:55:05    112s] - Congestion Driven    : Off
[12/04 15:55:05    112s] - Timing Driven        : Off
[12/04 15:55:05    112s] - Area-Violation Based : Off
[12/04 15:55:05    112s] - Start Rollback Level : -5
[12/04 15:55:05    112s] - Legalized            : On
[12/04 15:55:05    112s] - Window Based         : Off
[12/04 15:55:05    112s] - eDen incr mode       : Off
[12/04 15:55:05    112s] - Small incr mode      : On
[12/04 15:55:05    112s] 
[12/04 15:55:05    112s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.016, MEM:2651.4M
[12/04 15:55:05    112s] default core: bins with density > 0.750 =  0.07 % ( 2 / 2809 )
[12/04 15:55:05    112s] Density distribution unevenness ratio = 97.741%
[12/04 15:55:05    112s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.018, MEM:2651.4M
[12/04 15:55:05    112s] cost 0.762963, thresh 1.000000
[12/04 15:55:05    112s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2651.4M)
[12/04 15:55:05    112s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:55:05    112s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2651.4M
[12/04 15:55:05    112s] Starting refinePlace ...
[12/04 15:55:05    112s] One DDP V2 for no tweak run.
[12/04 15:55:05    112s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:55:05    112s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2651.4MB) @(0:01:53 - 0:01:53).
[12/04 15:55:05    112s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:55:05    112s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:55:05    112s] 
[12/04 15:55:05    112s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:55:05    112s] Move report: legalization moves 19 insts, mean move: 4.96 um, max move: 13.18 um spiral
[12/04 15:55:05    112s] 	Max move on inst (CORE/U1404): (1701.90, 1737.68) --> (1705.00, 1747.76)
[12/04 15:55:05    112s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2654.4MB) @(0:01:53 - 0:01:53).
[12/04 15:55:05    112s] Move report: Detail placement moves 19 insts, mean move: 4.96 um, max move: 13.18 um 
[12/04 15:55:05    112s] 	Max move on inst (CORE/U1404): (1701.90, 1737.68) --> (1705.00, 1747.76)
[12/04 15:55:05    112s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2654.4MB
[12/04 15:55:05    112s] Statistics of distance of Instance movement in refine placement:
[12/04 15:55:05    112s]   maximum (X+Y) =        13.18 um
[12/04 15:55:05    112s]   inst (CORE/U1404) with max move: (1701.9, 1737.68) -> (1705, 1747.76)
[12/04 15:55:05    112s]   mean    (X+Y) =         4.96 um
[12/04 15:55:05    112s] Summary Report:
[12/04 15:55:05    112s] Instances move: 19 (out of 1611 movable)
[12/04 15:55:05    112s] Instances flipped: 0
[12/04 15:55:05    112s] Mean displacement: 4.96 um
[12/04 15:55:05    112s] Max displacement: 13.18 um (Instance: CORE/U1404) (1701.9, 1737.68) -> (1705, 1747.76)
[12/04 15:55:05    112s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 15:55:05    112s] Total instances moved : 19
[12/04 15:55:05    112s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.034, MEM:2654.4M
[12/04 15:55:05    112s] Total net bbox length = 2.189e+05 (1.098e+05 1.091e+05) (ext = 1.489e+05)
[12/04 15:55:05    112s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2654.4MB
[12/04 15:55:05    112s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2654.4MB) @(0:01:53 - 0:01:53).
[12/04 15:55:05    112s] *** Finished refinePlace (0:01:53 mem=2654.4M) ***
[12/04 15:55:05    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.6
[12/04 15:55:05    112s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.059, MEM:2654.4M
[12/04 15:55:05    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2654.4M
[12/04 15:55:05    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2651.4M
[12/04 15:55:05    112s] *** maximum move = 13.18 um ***
[12/04 15:55:05    112s] *** Finished re-routing un-routed nets (2651.4M) ***
[12/04 15:55:05    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:     Starting CMU at level 3, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2651.4M
[12/04 15:55:05    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2651.4M
[12/04 15:55:05    112s] 
[12/04 15:55:05    112s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2651.4M) ***
[12/04 15:55:05    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31926.3
[12/04 15:55:05    113s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.994 Density 0.63
[12/04 15:55:05    113s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

[12/04 15:55:05    113s] Bottom Preferred Layer:
[12/04 15:55:05    113s]     None
[12/04 15:55:05    113s] Via Pillar Rule:
[12/04 15:55:05    113s]     None
[12/04 15:55:05    113s] 
[12/04 15:55:05    113s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:02.0 mem=2651.4M) ***
[12/04 15:55:05    113s] 
[12/04 15:55:05    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.3
[12/04 15:55:05    113s] Total-nets :: 1713, Stn-nets :: 303, ratio :: 17.6883 %
[12/04 15:55:05    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2632.4M
[12/04 15:55:05    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:2589.4M
[12/04 15:55:05    113s] TotalInstCnt at PhyDesignMc Destruction: 1,611
[12/04 15:55:05    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.10
[12/04 15:55:05    113s] *** TnsOpt #2 [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:01:53.0/0:06:00.3 (0.3), mem = 2589.4M
[12/04 15:55:05    113s] 
[12/04 15:55:05    113s] =============================================================================================
[12/04 15:55:05    113s]  Step TAT Report for TnsOpt #2                                                  20.15-s105_1
[12/04 15:55:05    113s] =============================================================================================
[12/04 15:55:05    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:05    113s] ---------------------------------------------------------------------------------------------
[12/04 15:55:05    113s] [ RefinePlace            ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:55:05    113s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:55:05    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:05    113s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:05    113s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:55:05    113s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:05    113s] [ TransformInit          ]      1   0:00:00.3  (   9.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:55:05    113s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:02.6 /  0:00:02.6    1.0
[12/04 15:55:05    113s] [ OptSingleIteration     ]     22   0:00:00.0  (   1.2 % )     0:00:02.6 /  0:00:02.6    1.0
[12/04 15:55:05    113s] [ OptGetWeight           ]     22   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:55:05    113s] [ OptEval                ]     22   0:00:02.4  (  71.4 % )     0:00:02.4 /  0:00:02.4    1.0
[12/04 15:55:05    113s] [ OptCommit              ]     22   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:05    113s] [ IncrTimingUpdate       ]     20   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:55:05    113s] [ PostCommitDelayUpdate  ]     22   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:55:05    113s] [ IncrDelayCalc          ]     35   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:55:05    113s] [ SetupOptGetWorkingSet  ]     36   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 15:55:05    113s] [ SetupOptGetActiveNode  ]     36   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:05    113s] [ SetupOptSlackGraph     ]     22   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:55:05    113s] [ MISC                   ]          0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:05    113s] ---------------------------------------------------------------------------------------------
[12/04 15:55:05    113s]  TnsOpt #2 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[12/04 15:55:05    113s] ---------------------------------------------------------------------------------------------
[12/04 15:55:05    113s] 
[12/04 15:55:05    113s] End: GigaOpt TNS non-legal recovery
[12/04 15:55:05    113s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 15:55:05    113s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 15:55:05    113s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:05    113s] Info: 87 io nets excluded
[12/04 15:55:05    113s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:55:05    113s] *** TnsOpt #3 [begin] : totSession cpu/real = 0:01:53.0/0:06:00.3 (0.3), mem = 2589.4M
[12/04 15:55:05    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.11
[12/04 15:55:05    113s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:05    113s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=2589.4M
[12/04 15:55:05    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:2589.4M
[12/04 15:55:05    113s] z: 2, totalTracks: 1
[12/04 15:55:05    113s] z: 4, totalTracks: 1
[12/04 15:55:05    113s] z: 6, totalTracks: 1
[12/04 15:55:05    113s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:05    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2589.4M
[12/04 15:55:06    113s] OPERPROF:     Starting CMU at level 3, MEM:2589.4M
[12/04 15:55:06    113s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2589.4M
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:06    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2589.4M
[12/04 15:55:06    113s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2589.4M
[12/04 15:55:06    113s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2589.4M
[12/04 15:55:06    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2589.4MB).
[12/04 15:55:06    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2589.4M
[12/04 15:55:06    113s] TotalInstCnt at PhyDesignMc Initialization: 1,611
[12/04 15:55:06    113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=2589.4M
[12/04 15:55:06    113s] ### Creating RouteCongInterface, started
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] #optDebug: {0, 1.000}
[12/04 15:55:06    113s] ### Creating RouteCongInterface, finished
[12/04 15:55:06    113s] {MG  {5 0 33.3 0.622122} }
[12/04 15:55:06    113s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=2589.4M
[12/04 15:55:06    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=2589.4M
[12/04 15:55:06    113s] *info: 87 io nets excluded
[12/04 15:55:06    113s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:06    113s] *info: 2 clock nets excluded
[12/04 15:55:06    113s] *info: 3 no-driver nets excluded.
[12/04 15:55:06    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.4
[12/04 15:55:06    113s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:55:06    113s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.994 Density 0.63
[12/04 15:55:06    113s] Optimizer TNS Opt
[12/04 15:55:06    113s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

[12/04 15:55:06    113s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2610.4M
[12/04 15:55:06    113s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2610.4M
[12/04 15:55:06    113s] Active Path Group: default 
[12/04 15:55:06    113s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:06    113s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:55:06    113s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:06    113s] |  -0.892|   -0.892| -66.994|  -66.994|    0.63%|   0:00:00.0| 2610.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:06    113s] |  -0.892|   -0.892| -66.994|  -66.994|    0.63%|   0:00:00.0| 2629.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:06    113s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2629.5M) ***
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2629.5M) ***
[12/04 15:55:06    113s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

[12/04 15:55:06    113s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

[12/04 15:55:06    113s] Bottom Preferred Layer:
[12/04 15:55:06    113s]     None
[12/04 15:55:06    113s] Via Pillar Rule:
[12/04 15:55:06    113s]     None
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2629.5M) ***
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.4
[12/04 15:55:06    113s] Total-nets :: 1713, Stn-nets :: 303, ratio :: 17.6883 %
[12/04 15:55:06    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2610.4M
[12/04 15:55:06    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2589.4M
[12/04 15:55:06    113s] TotalInstCnt at PhyDesignMc Destruction: 1,611
[12/04 15:55:06    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.11
[12/04 15:55:06    113s] *** TnsOpt #3 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:53.6/0:06:00.9 (0.3), mem = 2589.4M
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] =============================================================================================
[12/04 15:55:06    113s]  Step TAT Report for TnsOpt #3                                                  20.15-s105_1
[12/04 15:55:06    113s] =============================================================================================
[12/04 15:55:06    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:06    113s] ---------------------------------------------------------------------------------------------
[12/04 15:55:06    113s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:55:06    113s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.1    1.0
[12/04 15:55:06    113s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ TransformInit          ]      1   0:00:00.3  (  57.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:55:06    113s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:55:06    113s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:55:06    113s] [ OptGetWeight           ]      8   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ OptEval                ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ OptCommit              ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:06    113s] [ MISC                   ]          0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:55:06    113s] ---------------------------------------------------------------------------------------------
[12/04 15:55:06    113s]  TnsOpt #3 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:55:06    113s] ---------------------------------------------------------------------------------------------
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] Active setup views:
[12/04 15:55:06    113s]  av_func_mode_max
[12/04 15:55:06    113s]   Dominating endpoints: 0
[12/04 15:55:06    113s]   Dominating TNS: -0.000
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] Extraction called for design 'CHIP' of instances=1735 and nets=1718 using extraction engine 'preRoute' .
[12/04 15:55:06    113s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:55:06    113s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:55:06    113s] PreRoute RC Extraction called for design CHIP.
[12/04 15:55:06    113s] RC Extraction called in multi-corner(1) mode.
[12/04 15:55:06    113s] RCMode: PreRoute
[12/04 15:55:06    113s]       RC Corner Indexes            0   
[12/04 15:55:06    113s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:55:06    113s] Resistance Scaling Factor    : 1.00000 
[12/04 15:55:06    113s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:55:06    113s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:55:06    113s] Shrink Factor                : 1.00000
[12/04 15:55:06    113s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:55:06    113s] Using capacitance table file ...
[12/04 15:55:06    113s] RC Grid backup saved.
[12/04 15:55:06    113s] 
[12/04 15:55:06    113s] Trim Metal Layers:
[12/04 15:55:06    113s] LayerId::1 widthSet size::4
[12/04 15:55:06    113s] LayerId::2 widthSet size::4
[12/04 15:55:06    113s] LayerId::3 widthSet size::4
[12/04 15:55:06    113s] LayerId::4 widthSet size::4
[12/04 15:55:06    113s] LayerId::5 widthSet size::4
[12/04 15:55:06    113s] LayerId::6 widthSet size::2
[12/04 15:55:06    113s] Skipped RC grid update for preRoute extraction.
[12/04 15:55:06    113s] eee: pegSigSF::1.070000
[12/04 15:55:06    113s] Initializing multi-corner capacitance tables ... 
[12/04 15:55:06    113s] Initializing multi-corner resistance tables ...
[12/04 15:55:06    113s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:55:06    113s] eee: l::2 avDens::0.030152 usedTrk::6072.138487 availTrk::201384.042443 sigTrk::6072.138487
[12/04 15:55:06    113s] eee: l::3 avDens::0.030968 usedTrk::5744.696830 availTrk::185507.178401 sigTrk::5744.696830
[12/04 15:55:06    113s] eee: l::4 avDens::0.037179 usedTrk::411.462500 availTrk::11066.945329 sigTrk::411.462500
[12/04 15:55:06    113s] eee: l::5 avDens::0.011973 usedTrk::680.108929 availTrk::56805.338926 sigTrk::680.108929
[12/04 15:55:06    113s] eee: l::6 avDens::0.043921 usedTrk::2.677778 availTrk::60.967742 sigTrk::2.677778
[12/04 15:55:06    113s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:06    113s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.301081 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.839300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:55:06    113s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2573.926M)
[12/04 15:55:06    113s] Skewing Data Summary (End_of_FINAL)
[12/04 15:55:06    113s] --------------------------------------------------
[12/04 15:55:06    113s]  Total skewed count:0
[12/04 15:55:06    113s] --------------------------------------------------
[12/04 15:55:06    113s] Starting delay calculation for Setup views
[12/04 15:55:06    113s] #################################################################################
[12/04 15:55:06    113s] # Design Stage: PreRoute
[12/04 15:55:06    113s] # Design Name: CHIP
[12/04 15:55:06    113s] # Design Mode: 90nm
[12/04 15:55:06    113s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:55:06    113s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:55:06    113s] # Signoff Settings: SI Off 
[12/04 15:55:06    113s] #################################################################################
[12/04 15:55:06    113s] Calculate delays in Single mode...
[12/04 15:55:06    113s] Topological Sorting (REAL = 0:00:00.0, MEM = 2581.5M, InitMEM = 2581.5M)
[12/04 15:55:06    113s] Start delay calculation (fullDC) (1 T). (MEM=2581.46)
[12/04 15:55:06    113s] End AAE Lib Interpolated Model. (MEM=2581.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:55:07    114s] Total number of fetched objects 1729
[12/04 15:55:07    114s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:55:07    114s] End delay calculation. (MEM=2597.15 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 15:55:07    114s] End delay calculation (fullDC). (MEM=2597.15 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:55:07    114s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2597.2M) ***
[12/04 15:55:07    114s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:54 mem=2597.2M)
[12/04 15:55:07    114s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Import and model ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Create place DB ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Import place data ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read instances and placement ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read nets ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Create route DB ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       == Non-default Options ==
[12/04 15:55:07    114s] (I)       Build term to term wires                           : false
[12/04 15:55:07    114s] (I)       Maximum routing layer                              : 6
[12/04 15:55:07    114s] (I)       Number of threads                                  : 1
[12/04 15:55:07    114s] (I)       Method to set GCell size                           : row
[12/04 15:55:07    114s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:55:07    114s] (I)       Started Import route data (1T) ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       ============== Pin Summary ==============
[12/04 15:55:07    114s] (I)       +-------+--------+---------+------------+
[12/04 15:55:07    114s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:55:07    114s] (I)       +-------+--------+---------+------------+
[12/04 15:55:07    114s] (I)       |     1 |   5938 |  100.00 |        Pin |
[12/04 15:55:07    114s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:55:07    114s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:55:07    114s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:55:07    114s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:55:07    114s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:55:07    114s] (I)       +-------+--------+---------+------------+
[12/04 15:55:07    114s] (I)       Use row-based GCell size
[12/04 15:55:07    114s] (I)       Use row-based GCell align
[12/04 15:55:07    114s] (I)       GCell unit size   : 5040
[12/04 15:55:07    114s] (I)       GCell multiplier  : 1
[12/04 15:55:07    114s] (I)       GCell row height  : 5040
[12/04 15:55:07    114s] (I)       Actual row height : 5040
[12/04 15:55:07    114s] (I)       GCell align ref   : 340380 341600
[12/04 15:55:07    114s] [NR-eGR] Track table information for default rule: 
[12/04 15:55:07    114s] [NR-eGR] metal1 has no routable track
[12/04 15:55:07    114s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:55:07    114s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:55:07    114s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:55:07    114s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:55:07    114s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:55:07    114s] (I)       =================== Default via ====================
[12/04 15:55:07    114s] (I)       +---+------------------+---------------------------+
[12/04 15:55:07    114s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:55:07    114s] (I)       +---+------------------+---------------------------+
[12/04 15:55:07    114s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:55:07    114s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:55:07    114s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:55:07    114s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:55:07    114s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:55:07    114s] (I)       +---+------------------+---------------------------+
[12/04 15:55:07    114s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read routing blockages ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read instance blockages ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read PG blockages ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] [NR-eGR] Read 19436 PG shapes
[12/04 15:55:07    114s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read boundary cut boxes ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:55:07    114s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:55:07    114s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:55:07    114s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:55:07    114s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:55:07    114s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read blackboxes ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:55:07    114s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read prerouted ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:55:07    114s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read unlegalized nets ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read nets ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] [NR-eGR] Read numTotalNets=1713  numIgnoredNets=0
[12/04 15:55:07    114s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Set up via pillars ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       early_global_route_priority property id does not exist.
[12/04 15:55:07    114s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Model blockages into capacity
[12/04 15:55:07    114s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:55:07    114s] (I)       Started Initialize 3D capacity ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:55:07    114s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:55:07    114s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:55:07    114s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:55:07    114s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:55:07    114s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       -- layer congestion ratio --
[12/04 15:55:07    114s] (I)       Layer 1 : 0.100000
[12/04 15:55:07    114s] (I)       Layer 2 : 0.700000
[12/04 15:55:07    114s] (I)       Layer 3 : 0.700000
[12/04 15:55:07    114s] (I)       Layer 4 : 0.700000
[12/04 15:55:07    114s] (I)       Layer 5 : 0.700000
[12/04 15:55:07    114s] (I)       Layer 6 : 0.700000
[12/04 15:55:07    114s] (I)       ----------------------------
[12/04 15:55:07    114s] (I)       Number of ignored nets                =      0
[12/04 15:55:07    114s] (I)       Number of connected nets              =      0
[12/04 15:55:07    114s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:55:07    114s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:55:07    114s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:55:07    114s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:55:07    114s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:55:07    114s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:55:07    114s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:55:07    114s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:55:07    114s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:55:07    114s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Read aux data ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Others data preparation ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:55:07    114s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Create route kernel ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Ndr track 0 does not exist
[12/04 15:55:07    114s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:55:07    114s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:55:07    114s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:55:07    114s] (I)       Site width          :   620  (dbu)
[12/04 15:55:07    114s] (I)       Row height          :  5040  (dbu)
[12/04 15:55:07    114s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:55:07    114s] (I)       GCell width         :  5040  (dbu)
[12/04 15:55:07    114s] (I)       GCell height        :  5040  (dbu)
[12/04 15:55:07    114s] (I)       Grid                :   661   656     6
[12/04 15:55:07    114s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:55:07    114s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:55:07    114s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:55:07    114s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:55:07    114s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:55:07    114s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:55:07    114s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:55:07    114s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:55:07    114s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:55:07    114s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:55:07    114s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:55:07    114s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:55:07    114s] (I)       --------------------------------------------------------
[12/04 15:55:07    114s] 
[12/04 15:55:07    114s] [NR-eGR] ============ Routing rule table ============
[12/04 15:55:07    114s] [NR-eGR] Rule id: 0  Nets: 1626 
[12/04 15:55:07    114s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:55:07    114s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:55:07    114s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:55:07    114s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:55:07    114s] [NR-eGR] ========================================
[12/04 15:55:07    114s] [NR-eGR] 
[12/04 15:55:07    114s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:55:07    114s] (I)       blocked tracks on layer2 : = 833525 / 3524688 (23.65%)
[12/04 15:55:07    114s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:55:07    114s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:55:07    114s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:55:07    114s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:55:07    114s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Reset routing kernel
[12/04 15:55:07    114s] (I)       Started Global Routing ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Initialization ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       totalPins=5764  totalGlobalPin=5559 (96.44%)
[12/04 15:55:07    114s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Net group 1 ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Generate topology ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       total 2D Cap : 13104596 = (6488633 H, 6615963 V)
[12/04 15:55:07    114s] [NR-eGR] Layer group 1: route 1626 net(s) in layer range [2, 6]
[12/04 15:55:07    114s] (I)       
[12/04 15:55:07    114s] (I)       ============  Phase 1a Route ============
[12/04 15:55:07    114s] (I)       Started Phase 1a ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Pattern routing (1T) ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Usage: 45494 = (22686 H, 22808 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:07    114s] (I)       Started Add via demand to 2D ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       
[12/04 15:55:07    114s] (I)       ============  Phase 1b Route ============
[12/04 15:55:07    114s] (I)       Started Phase 1b ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Usage: 45494 = (22686 H, 22808 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:07    114s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.292898e+05um
[12/04 15:55:07    114s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:55:07    114s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:55:07    114s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       
[12/04 15:55:07    114s] (I)       ============  Phase 1c Route ============
[12/04 15:55:07    114s] (I)       Started Phase 1c ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Usage: 45494 = (22686 H, 22808 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:07    114s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       
[12/04 15:55:07    114s] (I)       ============  Phase 1d Route ============
[12/04 15:55:07    114s] (I)       Started Phase 1d ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Usage: 45494 = (22686 H, 22808 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:07    114s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       
[12/04 15:55:07    114s] (I)       ============  Phase 1e Route ============
[12/04 15:55:07    114s] (I)       Started Phase 1e ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Route legalization ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Usage: 45494 = (22686 H, 22808 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:07    114s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.292898e+05um
[12/04 15:55:07    114s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       
[12/04 15:55:07    114s] (I)       ============  Phase 1l Route ============
[12/04 15:55:07    114s] (I)       Started Phase 1l ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Started Layer assignment (1T) ( Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.15 MB )
[12/04 15:55:07    114s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] (I)       Started Clean cong LA ( Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:55:07    114s] (I)       Layer  2:    2702674     21552         1      596329     2923175    (16.94%) 
[12/04 15:55:07    114s] (I)       Layer  3:    3009734     16794        12      632826     3263814    (16.24%) 
[12/04 15:55:07    114s] (I)       Layer  4:    3130387      3745         0      359612     3159893    (10.22%) 
[12/04 15:55:07    114s] (I)       Layer  5:    3474943      6266         0      390348     3506292    (10.02%) 
[12/04 15:55:07    114s] (I)       Layer  6:     780417        39         0       93991      785884    (10.68%) 
[12/04 15:55:07    114s] (I)       Total:      13098155     48396        13     2073106    13639058    (13.19%) 
[12/04 15:55:07    114s] (I)       
[12/04 15:55:07    114s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:55:07    114s] [NR-eGR]                        OverCon            
[12/04 15:55:07    114s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:55:07    114s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:55:07    114s] [NR-eGR] ----------------------------------------------
[12/04 15:55:07    114s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:07    114s] [NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[12/04 15:55:07    114s] [NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[12/04 15:55:07    114s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:07    114s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:07    114s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:07    114s] [NR-eGR] ----------------------------------------------
[12/04 15:55:07    114s] [NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[12/04 15:55:07    114s] [NR-eGR] 
[12/04 15:55:07    114s] (I)       Finished Global Routing ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] (I)       Started Export 3D cong map ( Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] (I)       total 2D Cap : 13109062 = (6490988 H, 6618074 V)
[12/04 15:55:07    114s] (I)       Started Export 2D cong map ( Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:55:07    114s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:55:07    114s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2605.16 MB )
[12/04 15:55:07    114s] OPERPROF: Starting HotSpotCal at level 1, MEM:2605.2M
[12/04 15:55:07    114s] [hotspot] +------------+---------------+---------------+
[12/04 15:55:07    114s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:55:07    114s] [hotspot] +------------+---------------+---------------+
[12/04 15:55:07    114s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:55:07    114s] [hotspot] +------------+---------------+---------------+
[12/04 15:55:07    114s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:55:07    114s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:55:07    114s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2605.2M
[12/04 15:55:07    114s] Reported timing to dir ./timingReports
[12/04 15:55:07    114s] **optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 1770.8M, totSessionCpu=0:01:55 **
[12/04 15:55:07    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2558.2M
[12/04 15:55:07    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:2558.2M
[12/04 15:55:08    114s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.892  |  0.001  | -0.892  |
|           TNS (ns):| -66.996 |  0.000  | -66.996 |
|    Violating Paths:|   102   |    0    |   102   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:55:08    114s] Density: 0.631%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 1771.8M, totSessionCpu=0:01:55 **
[12/04 15:55:08    114s] 
[12/04 15:55:08    114s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:55:08    114s] Deleting Lib Analyzer.
[12/04 15:55:08    114s] 
[12/04 15:55:08    114s] TimeStamp Deleting Cell Server End ...
[12/04 15:55:08    114s] *** Finished optDesign ***
[12/04 15:55:08    114s] 
[12/04 15:55:08    114s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:07 real=  0:01:08)
[12/04 15:55:08    114s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[12/04 15:55:08    114s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.1 real=0:00:04.2)
[12/04 15:55:08    114s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.4 real=0:00:04.4)
[12/04 15:55:08    114s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:23.4 real=0:00:23.4)
[12/04 15:55:08    114s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:05.1 real=0:00:05.1)
[12/04 15:55:08    114s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:12.0 real=0:00:12.1)
[12/04 15:55:08    114s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[12/04 15:55:08    114s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:55:08    114s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:55:09    114s] clean pInstBBox. size 0
[12/04 15:55:09    114s] All LLGs are deleted
[12/04 15:55:09    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2573.4M
[12/04 15:55:09    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2573.4M
[12/04 15:55:09    114s] #optDebug: fT-D <X 1 0 0 0>
[12/04 15:55:09    114s] VSMManager cleared!
[12/04 15:55:09    114s] **place_opt_design ... cpu = 0:01:05, real = 0:01:06, mem = 2523.4M **
[12/04 15:55:09    114s] *** Finished GigaPlace ***
[12/04 15:55:09    114s] 
[12/04 15:55:09    114s] *** Summary of all messages that are not suppressed in this session:
[12/04 15:55:09    114s] Severity  ID               Count  Summary                                  
[12/04 15:55:09    114s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[12/04 15:55:09    114s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 15:55:09    114s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/04 15:55:09    114s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/04 15:55:09    114s] *** Message Summary: 6 warning(s), 0 error(s)
[12/04 15:55:09    114s] 
[12/04 15:55:09    114s] *** place_opt_design #1 [finish] : cpu/real = 0:01:04.6/0:01:05.9 (1.0), totSession cpu/real = 0:01:54.8/0:06:03.4 (0.3), mem = 2523.4M
[12/04 15:55:09    114s] 
[12/04 15:55:09    114s] =============================================================================================
[12/04 15:55:09    114s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/04 15:55:09    114s] =============================================================================================
[12/04 15:55:09    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:09    114s] ---------------------------------------------------------------------------------------------
[12/04 15:55:09    114s] [ InitOpt                ]      1   0:00:03.3  (   4.9 % )     0:00:04.3 /  0:00:04.4    1.0
[12/04 15:55:09    114s] [ WnsOpt                 ]      1   0:00:04.9  (   7.4 % )     0:00:05.1 /  0:00:05.1    1.0
[12/04 15:55:09    114s] [ TnsOpt                 ]      3   0:00:15.6  (  23.7 % )     0:00:16.0 /  0:00:16.0    1.0
[12/04 15:55:09    114s] [ GlobalOpt              ]      1   0:00:04.2  (   6.3 % )     0:00:04.2 /  0:00:04.1    1.0
[12/04 15:55:09    114s] [ DrvOpt                 ]      3   0:00:02.8  (   4.2 % )     0:00:02.8 /  0:00:02.8    1.0
[12/04 15:55:09    114s] [ SimplifyNetlist        ]      1   0:00:02.2  (   3.3 % )     0:00:02.2 /  0:00:02.1    1.0
[12/04 15:55:09    114s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 15:55:09    114s] [ AreaOpt                ]      2   0:00:04.0  (   6.1 % )     0:00:04.2 /  0:00:04.2    1.0
[12/04 15:55:09    114s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:55:09    114s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:09    114s] [ IncrReplace            ]      1   0:00:23.4  (  35.5 % )     0:00:23.8 /  0:00:23.8    1.0
[12/04 15:55:09    114s] [ RefinePlace            ]      4   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[12/04 15:55:09    114s] [ EarlyGlobalRoute       ]      2   0:00:00.8  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:55:09    114s] [ ExtractRC              ]      3   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:55:09    114s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:55:09    114s] [ FullDelayCalc          ]      3   0:00:01.0  (   1.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 15:55:09    114s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:02.0 /  0:00:00.7    0.3
[12/04 15:55:09    114s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:55:09    114s] [ DrvReport              ]      2   0:00:01.4  (   2.1 % )     0:00:01.4 /  0:00:00.1    0.1
[12/04 15:55:09    114s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:55:09    114s] [ SlackTraversorInit     ]     11   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:55:09    114s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:09    114s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:09    114s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:09    114s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:55:09    114s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:09    114s] [ MISC                   ]          0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[12/04 15:55:09    114s] ---------------------------------------------------------------------------------------------
[12/04 15:55:09    114s]  place_opt_design #1 TOTAL          0:01:05.9  ( 100.0 % )     0:01:05.9 /  0:01:04.6    1.0
[12/04 15:55:09    114s] ---------------------------------------------------------------------------------------------
[12/04 15:55:09    114s] 
[12/04 15:55:25    115s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 15:55:25    115s] <CMD> optDesign -preCTS
[12/04 15:55:25    115s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1711.8M, totSessionCpu=0:01:56 **
[12/04 15:55:25    115s] Executing: place_opt_design -opt
[12/04 15:55:25    115s] **INFO: User settings:
[12/04 15:55:25    115s] setExtractRCMode -engine                    preRoute
[12/04 15:55:25    115s] setDelayCalMode -enable_high_fanout         true
[12/04 15:55:25    115s] setDelayCalMode -eng_copyNetPropToNewNet    true
[12/04 15:55:25    115s] setDelayCalMode -engine                     aae
[12/04 15:55:25    115s] setDelayCalMode -ignoreNetLoad              false
[12/04 15:55:25    115s] setDelayCalMode -socv_accuracy_mode         low
[12/04 15:55:25    115s] setOptMode -activeHoldViews                 { av_func_mode_min }
[12/04 15:55:25    115s] setOptMode -activeSetupViews                { av_func_mode_max }
[12/04 15:55:25    115s] setOptMode -autoSetupViews                  { av_func_mode_max}
[12/04 15:55:25    115s] setOptMode -autoTDGRSetupViews              { av_func_mode_max}
[12/04 15:55:25    115s] setOptMode -drcMargin                       0
[12/04 15:55:25    115s] setOptMode -fixCap                          true
[12/04 15:55:25    115s] setOptMode -fixDrc                          true
[12/04 15:55:25    115s] setOptMode -fixFanoutLoad                   true
[12/04 15:55:25    115s] setOptMode -fixTran                         true
[12/04 15:55:25    115s] setOptMode -optimizeFF                      true
[12/04 15:55:25    115s] setOptMode -setupTargetSlack                0
[12/04 15:55:25    115s] setPlaceMode -place_design_floorplan_mode   false
[12/04 15:55:25    115s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[12/04 15:55:25    115s] setAnalysisMode -analysisType               single
[12/04 15:55:25    115s] setAnalysisMode -checkType                  setup
[12/04 15:55:25    115s] setAnalysisMode -clkSrcPath                 true
[12/04 15:55:25    115s] setAnalysisMode -clockPropagation           forcedIdeal
[12/04 15:55:25    115s] setAnalysisMode -usefulSkew                 true
[12/04 15:55:25    115s] setAnalysisMode -virtualIPO                 false
[12/04 15:55:25    115s] 
[12/04 15:55:25    115s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:01:55.7/0:06:19.6 (0.3), mem = 2524.0M
[12/04 15:55:25    115s] *** Starting GigaPlace ***
[12/04 15:55:25    115s] #optDebug: fT-E <X 2 3 1 0>
[12/04 15:55:25    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:2524.0M
[12/04 15:55:25    115s] z: 2, totalTracks: 1
[12/04 15:55:25    115s] z: 4, totalTracks: 1
[12/04 15:55:25    115s] z: 6, totalTracks: 1
[12/04 15:55:25    115s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:25    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2515.4M
[12/04 15:55:25    115s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2515.4M
[12/04 15:55:25    115s] Core basic site is core_5040
[12/04 15:55:25    115s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2515.4M
[12/04 15:55:25    115s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2515.4M
[12/04 15:55:25    115s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:55:25    115s] SiteArray: use 9,072,640 bytes
[12/04 15:55:25    115s] SiteArray: current memory after site array memory allocation 2524.0M
[12/04 15:55:25    115s] SiteArray: FP blocked sites are writable
[12/04 15:55:25    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:55:25    115s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:     Starting CMU at level 3, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2524.0M
[12/04 15:55:25    115s] 
[12/04 15:55:25    115s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:25    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2524.0M
[12/04 15:55:25    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2524.0MB).
[12/04 15:55:25    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.059, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2524.0M
[12/04 15:55:25    115s] All LLGs are deleted
[12/04 15:55:25    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2524.0M
[12/04 15:55:25    115s] *** GlobalPlace #2 [begin] : totSession cpu/real = 0:01:55.8/0:06:19.7 (0.3), mem = 2524.0M
[12/04 15:55:25    115s] VSMManager cleared!
[12/04 15:55:25    115s] *** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.8/0:06:19.7 (0.3), mem = 2524.0M
[12/04 15:55:25    115s] 
[12/04 15:55:25    115s] =============================================================================================
[12/04 15:55:25    115s]  Step TAT Report for GlobalPlace #2                                             20.15-s105_1
[12/04 15:55:25    115s] =============================================================================================
[12/04 15:55:25    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:25    115s] ---------------------------------------------------------------------------------------------
[12/04 15:55:25    115s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:25    115s] ---------------------------------------------------------------------------------------------
[12/04 15:55:25    115s]  GlobalPlace #2 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:25    115s] ---------------------------------------------------------------------------------------------
[12/04 15:55:25    115s] 
[12/04 15:55:25    115s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1711.8M, totSessionCpu=0:01:56 **
[12/04 15:55:25    115s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 15:55:25    115s] *** InitOpt #2 [begin] : totSession cpu/real = 0:01:55.8/0:06:19.7 (0.3), mem = 2524.0M
[12/04 15:55:25    115s] GigaOpt running with 1 threads.
[12/04 15:55:25    115s] Info: 1 threads available for lower-level modules during optimization.
[12/04 15:55:25    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:2524.0M
[12/04 15:55:25    115s] z: 2, totalTracks: 1
[12/04 15:55:25    115s] z: 4, totalTracks: 1
[12/04 15:55:25    115s] z: 6, totalTracks: 1
[12/04 15:55:25    115s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:25    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2524.0M
[12/04 15:55:25    115s] Core basic site is core_5040
[12/04 15:55:25    115s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.001, MEM:2524.0M
[12/04 15:55:25    115s] Fast DP-INIT is on for default
[12/04 15:55:25    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:55:25    115s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:     Starting CMU at level 3, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2524.0M
[12/04 15:55:25    115s] 
[12/04 15:55:25    115s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:25    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2524.0M
[12/04 15:55:25    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2524.0MB).
[12/04 15:55:25    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2524.0M
[12/04 15:55:25    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2524.0M
[12/04 15:55:25    115s] 
[12/04 15:55:25    115s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:55:25    115s] Summary for sequential cells identification: 
[12/04 15:55:25    115s]   Identified SBFF number: 42
[12/04 15:55:25    115s]   Identified MBFF number: 0
[12/04 15:55:25    115s]   Identified SB Latch number: 0
[12/04 15:55:25    115s]   Identified MB Latch number: 0
[12/04 15:55:25    115s]   Not identified SBFF number: 10
[12/04 15:55:25    115s]   Not identified MBFF number: 0
[12/04 15:55:25    115s]   Not identified SB Latch number: 0
[12/04 15:55:25    115s]   Not identified MB Latch number: 0
[12/04 15:55:25    115s]   Number of sequential cells which are not FFs: 27
[12/04 15:55:25    115s]  Visiting view : av_func_mode_max
[12/04 15:55:25    115s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:55:25    115s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:55:25    115s]  Visiting view : av_func_mode_min
[12/04 15:55:25    115s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:55:25    115s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:55:25    115s] TLC MultiMap info (StdDelay):
[12/04 15:55:25    115s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:55:25    115s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:55:25    115s]  Setting StdDelay to: 53.6ps
[12/04 15:55:25    115s] 
[12/04 15:55:25    115s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:55:25    115s] 
[12/04 15:55:25    115s] Creating Lib Analyzer ...
[12/04 15:55:25    115s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:55:25    115s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:55:25    115s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:55:25    115s] 
[12/04 15:55:25    115s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:26    117s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=2546.1M
[12/04 15:55:26    117s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=2546.1M
[12/04 15:55:26    117s] Creating Lib Analyzer, finished. 
[12/04 15:55:27    117s] #optDebug: fT-S <1 2 3 1 0>
[12/04 15:55:27    117s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 15:55:27    117s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 15:55:27    117s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 15:55:27    117s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 15:55:27    117s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 15:55:27    117s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 15:55:27    117s] 			Cell XMD is dont_touch but not dont_use
[12/04 15:55:27    117s] 			Cell XMC is dont_touch but not dont_use
[12/04 15:55:27    117s] 			Cell PUI is dont_touch but not dont_use
[12/04 15:55:27    117s] 			Cell PDIX is dont_touch but not dont_use
[12/04 15:55:27    117s] 			Cell PDI is dont_touch but not dont_use
[12/04 15:55:27    117s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 15:55:27    117s] 	...
[12/04 15:55:27    117s] 	Reporting only the 20 first cells found...
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1716.5M, totSessionCpu=0:01:57 **
[12/04 15:55:27    117s] *** optDesign -preCTS ***
[12/04 15:55:27    117s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 15:55:27    117s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 15:55:27    117s] Hold Target Slack: user slack 0
[12/04 15:55:27    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2546.1M
[12/04 15:55:27    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2546.1M
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:55:27    117s] Deleting Lib Analyzer.
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] TimeStamp Deleting Cell Server End ...
[12/04 15:55:27    117s] Multi-VT timing optimization disabled based on library information.
[12/04 15:55:27    117s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:55:27    117s] Summary for sequential cells identification: 
[12/04 15:55:27    117s]   Identified SBFF number: 42
[12/04 15:55:27    117s]   Identified MBFF number: 0
[12/04 15:55:27    117s]   Identified SB Latch number: 0
[12/04 15:55:27    117s]   Identified MB Latch number: 0
[12/04 15:55:27    117s]   Not identified SBFF number: 10
[12/04 15:55:27    117s]   Not identified MBFF number: 0
[12/04 15:55:27    117s]   Not identified SB Latch number: 0
[12/04 15:55:27    117s]   Not identified MB Latch number: 0
[12/04 15:55:27    117s]   Number of sequential cells which are not FFs: 27
[12/04 15:55:27    117s]  Visiting view : av_func_mode_max
[12/04 15:55:27    117s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:55:27    117s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:55:27    117s]  Visiting view : av_func_mode_min
[12/04 15:55:27    117s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:55:27    117s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:55:27    117s] TLC MultiMap info (StdDelay):
[12/04 15:55:27    117s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:55:27    117s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:55:27    117s]  Setting StdDelay to: 53.6ps
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] TimeStamp Deleting Cell Server End ...
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] Creating Lib Analyzer ...
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:55:27    117s] Summary for sequential cells identification: 
[12/04 15:55:27    117s]   Identified SBFF number: 42
[12/04 15:55:27    117s]   Identified MBFF number: 0
[12/04 15:55:27    117s]   Identified SB Latch number: 0
[12/04 15:55:27    117s]   Identified MB Latch number: 0
[12/04 15:55:27    117s]   Not identified SBFF number: 10
[12/04 15:55:27    117s]   Not identified MBFF number: 0
[12/04 15:55:27    117s]   Not identified SB Latch number: 0
[12/04 15:55:27    117s]   Not identified MB Latch number: 0
[12/04 15:55:27    117s]   Number of sequential cells which are not FFs: 27
[12/04 15:55:27    117s]  Visiting view : av_func_mode_max
[12/04 15:55:27    117s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:55:27    117s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:55:27    117s]  Visiting view : av_func_mode_min
[12/04 15:55:27    117s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:55:27    117s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:55:27    117s] TLC MultiMap info (StdDelay):
[12/04 15:55:27    117s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:55:27    117s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:55:27    117s]  Setting StdDelay to: 53.6ps
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:55:27    117s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:55:27    117s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:55:27    117s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:55:27    117s] 
[12/04 15:55:27    117s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:28    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:59 mem=2546.1M
[12/04 15:55:28    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:59 mem=2546.1M
[12/04 15:55:28    118s] Creating Lib Analyzer, finished. 
[12/04 15:55:28    118s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2546.1M
[12/04 15:55:28    118s] All LLGs are deleted
[12/04 15:55:28    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2546.1M
[12/04 15:55:28    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2546.1M
[12/04 15:55:28    118s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2546.1M
[12/04 15:55:28    118s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=2546.1M
[12/04 15:55:28    118s] ### Creating LA Mngr, finished. totSessionCpu=0:01:59 mem=2546.1M
[12/04 15:55:28    118s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Import and model ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Create place DB ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Import place data ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read instances and placement ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Number of ignored instance 0
[12/04 15:55:28    118s] (I)       Number of inbound cells 124
[12/04 15:55:28    118s] (I)       Number of opened ILM blockages 0
[12/04 15:55:28    118s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 15:55:28    118s] (I)       numMoveCells=1611, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 15:55:28    118s] (I)       cell height: 5040, count: 1611
[12/04 15:55:28    118s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read nets ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Number of nets = 1713 ( 0 ignored )
[12/04 15:55:28    118s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Read rows... (mem=2546.1M)
[12/04 15:55:28    118s] (I)       Done Read rows (cpu=0.000s, mem=2546.1M)
[12/04 15:55:28    118s] (I)       Identified Clock instances: Flop 257, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 15:55:28    118s] (I)       Read module constraints... (mem=2546.1M)
[12/04 15:55:28    118s] (I)       Done Read module constraints (cpu=0.000s, mem=2546.1M)
[12/04 15:55:28    118s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Create route DB ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       == Non-default Options ==
[12/04 15:55:28    118s] (I)       Maximum routing layer                              : 6
[12/04 15:55:28    118s] (I)       Buffering-aware routing                            : true
[12/04 15:55:28    118s] (I)       Spread congestion away from blockages              : true
[12/04 15:55:28    118s] (I)       Number of threads                                  : 1
[12/04 15:55:28    118s] (I)       Overflow penalty cost                              : 10
[12/04 15:55:28    118s] (I)       Punch through distance                             : 9134.390000
[12/04 15:55:28    118s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 15:55:28    118s] (I)       Method to set GCell size                           : row
[12/04 15:55:28    118s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:55:28    118s] (I)       Started Import route data (1T) ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       ============== Pin Summary ==============
[12/04 15:55:28    118s] (I)       +-------+--------+---------+------------+
[12/04 15:55:28    118s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:55:28    118s] (I)       +-------+--------+---------+------------+
[12/04 15:55:28    118s] (I)       |     1 |   5938 |  100.00 |        Pin |
[12/04 15:55:28    118s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:55:28    118s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:55:28    118s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:55:28    118s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:55:28    118s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:55:28    118s] (I)       +-------+--------+---------+------------+
[12/04 15:55:28    118s] (I)       Use row-based GCell size
[12/04 15:55:28    118s] (I)       Use row-based GCell align
[12/04 15:55:28    118s] (I)       GCell unit size   : 5040
[12/04 15:55:28    118s] (I)       GCell multiplier  : 1
[12/04 15:55:28    118s] (I)       GCell row height  : 5040
[12/04 15:55:28    118s] (I)       Actual row height : 5040
[12/04 15:55:28    118s] (I)       GCell align ref   : 340380 341600
[12/04 15:55:28    118s] [NR-eGR] Track table information for default rule: 
[12/04 15:55:28    118s] [NR-eGR] metal1 has no routable track
[12/04 15:55:28    118s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:55:28    118s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:55:28    118s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:55:28    118s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:55:28    118s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:55:28    118s] (I)       =================== Default via ====================
[12/04 15:55:28    118s] (I)       +---+------------------+---------------------------+
[12/04 15:55:28    118s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:55:28    118s] (I)       +---+------------------+---------------------------+
[12/04 15:55:28    118s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:55:28    118s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:55:28    118s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:55:28    118s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:55:28    118s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:55:28    118s] (I)       +---+------------------+---------------------------+
[12/04 15:55:28    118s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read routing blockages ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read instance blockages ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read PG blockages ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] [NR-eGR] Read 19436 PG shapes
[12/04 15:55:28    118s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read boundary cut boxes ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:55:28    118s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:55:28    118s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:55:28    118s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:55:28    118s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:55:28    118s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read blackboxes ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:55:28    118s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read prerouted ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:55:28    118s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read unlegalized nets ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Read nets ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] [NR-eGR] Read numTotalNets=1713  numIgnoredNets=0
[12/04 15:55:28    118s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Started Set up via pillars ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       early_global_route_priority property id does not exist.
[12/04 15:55:28    118s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Model blockages into capacity
[12/04 15:55:28    118s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:55:28    118s] (I)       Started Initialize 3D capacity ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    118s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:55:28    118s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:55:28    119s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:55:28    119s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:55:28    119s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:55:28    119s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    119s] (I)       -- layer congestion ratio --
[12/04 15:55:28    119s] (I)       Layer 1 : 0.100000
[12/04 15:55:28    119s] (I)       Layer 2 : 0.700000
[12/04 15:55:28    119s] (I)       Layer 3 : 0.700000
[12/04 15:55:28    119s] (I)       Layer 4 : 0.700000
[12/04 15:55:28    119s] (I)       Layer 5 : 0.700000
[12/04 15:55:28    119s] (I)       Layer 6 : 0.700000
[12/04 15:55:28    119s] (I)       ----------------------------
[12/04 15:55:28    119s] (I)       Number of ignored nets                =      0
[12/04 15:55:28    119s] (I)       Number of connected nets              =      0
[12/04 15:55:28    119s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:55:28    119s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:55:28    119s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:55:28    119s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:55:28    119s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:55:28    119s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:55:28    119s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:55:28    119s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:55:28    119s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:55:28    119s] (I)       Finished Import route data (1T) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    119s] (I)       Finished Create route DB ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2546.06 MB )
[12/04 15:55:28    119s] (I)       Started Read aux data ( Curr Mem: 2546.06 MB )
[12/04 15:55:28    119s] (I)       Constructing bin map
[12/04 15:55:28    119s] (I)       Initialize bin information with width=10080 height=10080
[12/04 15:55:28    119s] (I)       Done constructing bin map
[12/04 15:55:28    119s] (I)       Finished Read aux data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2553.25 MB )
[12/04 15:55:28    119s] (I)       Started Others data preparation ( Curr Mem: 2553.25 MB )
[12/04 15:55:28    119s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:55:28    119s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2553.25 MB )
[12/04 15:55:28    119s] (I)       Started Create route kernel ( Curr Mem: 2553.25 MB )
[12/04 15:55:28    119s] (I)       Ndr track 0 does not exist
[12/04 15:55:28    119s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:55:28    119s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:55:28    119s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:55:28    119s] (I)       Site width          :   620  (dbu)
[12/04 15:55:28    119s] (I)       Row height          :  5040  (dbu)
[12/04 15:55:28    119s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:55:28    119s] (I)       GCell width         :  5040  (dbu)
[12/04 15:55:28    119s] (I)       GCell height        :  5040  (dbu)
[12/04 15:55:28    119s] (I)       Grid                :   661   656     6
[12/04 15:55:28    119s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:55:28    119s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:55:28    119s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:55:28    119s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:55:28    119s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:55:28    119s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:55:28    119s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:55:28    119s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:55:28    119s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:55:28    119s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:55:28    119s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:55:28    119s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:55:28    119s] (I)       --------------------------------------------------------
[12/04 15:55:28    119s] 
[12/04 15:55:28    119s] [NR-eGR] ============ Routing rule table ============
[12/04 15:55:28    119s] [NR-eGR] Rule id: 0  Nets: 1626 
[12/04 15:55:28    119s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:55:28    119s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:55:28    119s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:55:28    119s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:55:28    119s] [NR-eGR] ========================================
[12/04 15:55:28    119s] [NR-eGR] 
[12/04 15:55:28    119s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:55:28    119s] (I)       blocked tracks on layer2 : = 833525 / 3524688 (23.65%)
[12/04 15:55:28    119s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:55:28    119s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:55:28    119s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:55:28    119s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:55:28    119s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Finished Import and model ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Reset routing kernel
[12/04 15:55:28    119s] (I)       Started Global Routing ( Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Started Initialization ( Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       totalPins=5764  totalGlobalPin=5559 (96.44%)
[12/04 15:55:28    119s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Started Net group 1 ( Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Started Generate topology ( Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       total 2D Cap : 13104596 = (6488633 H, 6615963 V)
[12/04 15:55:28    119s] (I)       #blocked areas for congestion spreading : 246
[12/04 15:55:28    119s] [NR-eGR] Layer group 1: route 1626 net(s) in layer range [2, 6]
[12/04 15:55:28    119s] (I)       
[12/04 15:55:28    119s] (I)       ============  Phase 1a Route ============
[12/04 15:55:28    119s] (I)       Started Phase 1a ( Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Started Pattern routing (1T) ( Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Usage: 45649 = (22877 H, 22772 V) = (0.35% H, 0.34% V) = (1.153e+05um H, 1.148e+05um V)
[12/04 15:55:28    119s] (I)       Started Add via demand to 2D ( Curr Mem: 2577.25 MB )
[12/04 15:55:28    119s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       
[12/04 15:55:28    119s] (I)       ============  Phase 1b Route ============
[12/04 15:55:28    119s] (I)       Started Phase 1b ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Usage: 45649 = (22877 H, 22772 V) = (0.35% H, 0.34% V) = (1.153e+05um H, 1.148e+05um V)
[12/04 15:55:28    119s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.300710e+05um
[12/04 15:55:28    119s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:55:28    119s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:55:28    119s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       
[12/04 15:55:28    119s] (I)       ============  Phase 1c Route ============
[12/04 15:55:28    119s] (I)       Started Phase 1c ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Usage: 45649 = (22877 H, 22772 V) = (0.35% H, 0.34% V) = (1.153e+05um H, 1.148e+05um V)
[12/04 15:55:28    119s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       
[12/04 15:55:28    119s] (I)       ============  Phase 1d Route ============
[12/04 15:55:28    119s] (I)       Started Phase 1d ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Usage: 45649 = (22877 H, 22772 V) = (0.35% H, 0.34% V) = (1.153e+05um H, 1.148e+05um V)
[12/04 15:55:28    119s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       
[12/04 15:55:28    119s] (I)       ============  Phase 1e Route ============
[12/04 15:55:28    119s] (I)       Started Phase 1e ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Started Route legalization ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Usage: 45649 = (22877 H, 22772 V) = (0.35% H, 0.34% V) = (1.153e+05um H, 1.148e+05um V)
[12/04 15:55:28    119s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.300710e+05um
[12/04 15:55:28    119s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       
[12/04 15:55:28    119s] (I)       ============  Phase 1l Route ============
[12/04 15:55:28    119s] (I)       Started Phase 1l ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Started Layer assignment (1T) ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Layer assignment (1T) ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Net group 1 ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Started Clean cong LA ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:55:28    119s] (I)       Layer  2:    2702674     21754         1      596329     2923175    (16.94%) 
[12/04 15:55:28    119s] (I)       Layer  3:    3009734     16638        13      632826     3263814    (16.24%) 
[12/04 15:55:28    119s] (I)       Layer  4:    3130387      3499         0      359612     3159893    (10.22%) 
[12/04 15:55:28    119s] (I)       Layer  5:    3474943      6606         0      390348     3506292    (10.02%) 
[12/04 15:55:28    119s] (I)       Layer  6:     780417        31         0       93991      785884    (10.68%) 
[12/04 15:55:28    119s] (I)       Total:      13098155     48528        14     2073106    13639058    (13.19%) 
[12/04 15:55:28    119s] (I)       
[12/04 15:55:28    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:55:28    119s] [NR-eGR]                        OverCon            
[12/04 15:55:28    119s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:55:28    119s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:55:28    119s] [NR-eGR] ----------------------------------------------
[12/04 15:55:28    119s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:28    119s] [NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[12/04 15:55:28    119s] [NR-eGR]  metal3  (3)        13( 0.00%)   ( 0.00%) 
[12/04 15:55:28    119s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:28    119s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:28    119s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:28    119s] [NR-eGR] ----------------------------------------------
[12/04 15:55:28    119s] [NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[12/04 15:55:28    119s] [NR-eGR] 
[12/04 15:55:28    119s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Started Export 3D cong map ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       total 2D Cap : 13109062 = (6490988 H, 6618074 V)
[12/04 15:55:28    119s] (I)       Started Export 2D cong map ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:55:28    119s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:55:28    119s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Export 3D cong map ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       ============= Track Assignment ============
[12/04 15:55:28    119s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Started Track Assignment (1T) ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:55:28    119s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Run Multi-thread track assignment
[12/04 15:55:28    119s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Started Export ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] [NR-eGR] Started Export DB wires ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] [NR-eGR] Started Export all nets ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] [NR-eGR] Started Set wire vias ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:55:28    119s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5764
[12/04 15:55:28    119s] [NR-eGR] metal2  (2V) length: 9.974568e+04um, number of vias: 8242
[12/04 15:55:28    119s] [NR-eGR] metal3  (3H) length: 8.288408e+04um, number of vias: 908
[12/04 15:55:28    119s] [NR-eGR] metal4  (4V) length: 1.723921e+04um, number of vias: 239
[12/04 15:55:28    119s] [NR-eGR] metal5  (5H) length: 3.330330e+04um, number of vias: 6
[12/04 15:55:28    119s] [NR-eGR] metal6  (6V) length: 1.562400e+02um, number of vias: 0
[12/04 15:55:28    119s] [NR-eGR] Total length: 2.333285e+05um, number of vias: 15159
[12/04 15:55:28    119s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:55:28    119s] [NR-eGR] Total eGR-routed clock nets wire length: 5.245830e+03um 
[12/04 15:55:28    119s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:55:28    119s] (I)       Started Update net boxes ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Started Update timing ( Curr Mem: 2580.57 MB )
[12/04 15:55:28    119s] (I)       Finished Update timing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2571.05 MB )
[12/04 15:55:28    119s] (I)       Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2571.05 MB )
[12/04 15:55:28    119s] (I)       Started Postprocess design ( Curr Mem: 2571.05 MB )
[12/04 15:55:28    119s] Saved RC grid cleaned up.
[12/04 15:55:29    119s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2543.05 MB )
[12/04 15:55:29    119s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 2543.05 MB )
[12/04 15:55:29    119s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=2532.1M
[12/04 15:55:29    119s] 
[12/04 15:55:29    119s] Trim Metal Layers:
[12/04 15:55:29    119s] LayerId::1 widthSet size::4
[12/04 15:55:29    119s] LayerId::2 widthSet size::4
[12/04 15:55:29    119s] LayerId::3 widthSet size::4
[12/04 15:55:29    119s] LayerId::4 widthSet size::4
[12/04 15:55:29    119s] LayerId::5 widthSet size::4
[12/04 15:55:29    119s] LayerId::6 widthSet size::2
[12/04 15:55:29    119s] Updating RC grid for preRoute extraction ...
[12/04 15:55:29    119s] eee: pegSigSF::1.070000
[12/04 15:55:29    119s] Initializing multi-corner capacitance tables ... 
[12/04 15:55:29    119s] Initializing multi-corner resistance tables ...
[12/04 15:55:29    119s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:55:29    119s] eee: l::2 avDens::0.030439 usedTrk::6140.408331 availTrk::201728.886466 sigTrk::6140.408331
[12/04 15:55:29    119s] eee: l::3 avDens::0.030765 usedTrk::5806.032538 availTrk::188720.577545 sigTrk::5806.032538
[12/04 15:55:29    119s] eee: l::4 avDens::0.036802 usedTrk::371.070038 availTrk::10082.763070 sigTrk::371.070038
[12/04 15:55:29    119s] eee: l::5 avDens::0.012152 usedTrk::660.779762 availTrk::54375.338926 sigTrk::660.779762
[12/04 15:55:29    119s] eee: l::6 avDens::0.050847 usedTrk::3.100000 availTrk::60.967742 sigTrk::3.100000
[12/04 15:55:29    119s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:29    119s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.299527 ; uaWl: 1.000000 ; uaWlH: 0.217285 ; aWlH: 0.000000 ; Pmax: 0.836100 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:55:29    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=2532.1M
[12/04 15:55:29    119s] Extraction called for design 'CHIP' of instances=1735 and nets=1718 using extraction engine 'preRoute' .
[12/04 15:55:29    119s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:55:29    119s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:55:29    119s] PreRoute RC Extraction called for design CHIP.
[12/04 15:55:29    119s] RC Extraction called in multi-corner(1) mode.
[12/04 15:55:29    119s] RCMode: PreRoute
[12/04 15:55:29    119s]       RC Corner Indexes            0   
[12/04 15:55:29    119s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:55:29    119s] Resistance Scaling Factor    : 1.00000 
[12/04 15:55:29    119s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:55:29    119s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:55:29    119s] Shrink Factor                : 1.00000
[12/04 15:55:29    119s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:55:29    119s] Using capacitance table file ...
[12/04 15:55:29    119s] 
[12/04 15:55:29    119s] Trim Metal Layers:
[12/04 15:55:29    119s] LayerId::1 widthSet size::4
[12/04 15:55:29    119s] LayerId::2 widthSet size::4
[12/04 15:55:29    119s] LayerId::3 widthSet size::4
[12/04 15:55:29    119s] LayerId::4 widthSet size::4
[12/04 15:55:29    119s] LayerId::5 widthSet size::4
[12/04 15:55:29    119s] LayerId::6 widthSet size::2
[12/04 15:55:29    119s] Updating RC grid for preRoute extraction ...
[12/04 15:55:29    119s] eee: pegSigSF::1.070000
[12/04 15:55:29    119s] Initializing multi-corner capacitance tables ... 
[12/04 15:55:29    119s] Initializing multi-corner resistance tables ...
[12/04 15:55:29    119s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:55:29    119s] eee: l::2 avDens::0.030439 usedTrk::6140.408331 availTrk::201728.886466 sigTrk::6140.408331
[12/04 15:55:29    119s] eee: l::3 avDens::0.030765 usedTrk::5806.032538 availTrk::188720.577545 sigTrk::5806.032538
[12/04 15:55:29    119s] eee: l::4 avDens::0.036802 usedTrk::371.070038 availTrk::10082.763070 sigTrk::371.070038
[12/04 15:55:29    119s] eee: l::5 avDens::0.012152 usedTrk::660.779762 availTrk::54375.338926 sigTrk::660.779762
[12/04 15:55:29    119s] eee: l::6 avDens::0.050847 usedTrk::3.100000 availTrk::60.967742 sigTrk::3.100000
[12/04 15:55:29    119s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:29    119s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.299527 ; uaWl: 1.000000 ; uaWlH: 0.217285 ; aWlH: 0.000000 ; Pmax: 0.836100 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:55:29    119s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2532.051M)
[12/04 15:55:29    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2532.1M
[12/04 15:55:29    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2532.1M
[12/04 15:55:29    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2532.1M
[12/04 15:55:29    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2532.1M
[12/04 15:55:29    119s] Fast DP-INIT is on for default
[12/04 15:55:29    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:2532.1M
[12/04 15:55:29    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2532.1M
[12/04 15:55:29    119s] Starting delay calculation for Setup views
[12/04 15:55:29    119s] #################################################################################
[12/04 15:55:29    119s] # Design Stage: PreRoute
[12/04 15:55:29    119s] # Design Name: CHIP
[12/04 15:55:29    119s] # Design Mode: 90nm
[12/04 15:55:29    119s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:55:29    119s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:55:29    119s] # Signoff Settings: SI Off 
[12/04 15:55:29    119s] #################################################################################
[12/04 15:55:29    119s] Calculate delays in Single mode...
[12/04 15:55:29    119s] Topological Sorting (REAL = 0:00:00.0, MEM = 2547.6M, InitMEM = 2547.6M)
[12/04 15:55:29    119s] Start delay calculation (fullDC) (1 T). (MEM=2547.59)
[12/04 15:55:29    119s] End AAE Lib Interpolated Model. (MEM=2547.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:55:29    120s] Total number of fetched objects 1729
[12/04 15:55:29    120s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:55:29    120s] End delay calculation. (MEM=2556.01 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:55:29    120s] End delay calculation (fullDC). (MEM=2556.01 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:55:29    120s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2556.0M) ***
[12/04 15:55:29    120s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:00 mem=2556.0M)
[12/04 15:55:29    120s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.891  |
|           TNS (ns):| -67.355 |
|    Violating Paths:|   107   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.631%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1715.9M, totSessionCpu=0:02:00 **
[12/04 15:55:29    120s] *** InitOpt #2 [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:02:00.1/0:06:24.0 (0.3), mem = 2526.3M
[12/04 15:55:29    120s] 
[12/04 15:55:29    120s] =============================================================================================
[12/04 15:55:29    120s]  Step TAT Report for InitOpt #2                                                 20.15-s105_1
[12/04 15:55:29    120s] =============================================================================================
[12/04 15:55:29    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:29    120s] ---------------------------------------------------------------------------------------------
[12/04 15:55:29    120s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:29    120s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  12.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:55:29    120s] [ ExtractRC              ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:29    120s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:55:29    120s] [ FullDelayCalc          ]      1   0:00:00.4  (   8.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:55:29    120s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:55:29    120s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:29    120s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:55:29    120s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:55:29    120s] [ LibAnalyzerInit        ]      2   0:00:02.9  (  68.3 % )     0:00:02.9 /  0:00:02.9    1.0
[12/04 15:55:29    120s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:29    120s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:29    120s] [ MISC                   ]          0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:55:29    120s] ---------------------------------------------------------------------------------------------
[12/04 15:55:29    120s]  InitOpt #2 TOTAL                   0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[12/04 15:55:29    120s] ---------------------------------------------------------------------------------------------
[12/04 15:55:29    120s] 
[12/04 15:55:29    120s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 15:55:29    120s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:29    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=2526.3M
[12/04 15:55:29    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:2526.3M
[12/04 15:55:29    120s] z: 2, totalTracks: 1
[12/04 15:55:29    120s] z: 4, totalTracks: 1
[12/04 15:55:29    120s] z: 6, totalTracks: 1
[12/04 15:55:29    120s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:29    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:     Starting CMU at level 3, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2526.3M
[12/04 15:55:29    120s] 
[12/04 15:55:29    120s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:29    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2526.3M
[12/04 15:55:29    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2526.3MB).
[12/04 15:55:29    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:2526.3M
[12/04 15:55:29    120s] TotalInstCnt at PhyDesignMc Initialization: 1,611
[12/04 15:55:29    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=2526.3M
[12/04 15:55:29    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2526.3M
[12/04 15:55:29    120s] TotalInstCnt at PhyDesignMc Destruction: 1,611
[12/04 15:55:29    120s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:29    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=2526.3M
[12/04 15:55:29    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:2526.3M
[12/04 15:55:29    120s] z: 2, totalTracks: 1
[12/04 15:55:29    120s] z: 4, totalTracks: 1
[12/04 15:55:29    120s] z: 6, totalTracks: 1
[12/04 15:55:29    120s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:29    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:     Starting CMU at level 3, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2526.3M
[12/04 15:55:29    120s] 
[12/04 15:55:29    120s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:29    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2526.3M
[12/04 15:55:29    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2526.3MB).
[12/04 15:55:29    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:2526.3M
[12/04 15:55:29    120s] TotalInstCnt at PhyDesignMc Initialization: 1,611
[12/04 15:55:29    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=2526.3M
[12/04 15:55:29    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2526.3M
[12/04 15:55:29    120s] TotalInstCnt at PhyDesignMc Destruction: 1,611
[12/04 15:55:29    120s] *** Starting optimizing excluded clock nets MEM= 2526.3M) ***
[12/04 15:55:29    120s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2526.3M) ***
[12/04 15:55:29    120s] The useful skew maximum allowed delay is: 0.3
[12/04 15:55:29    120s] Deleting Lib Analyzer.
[12/04 15:55:29    120s] *** SimplifyNetlist #2 [begin] : totSession cpu/real = 0:02:00.2/0:06:24.1 (0.3), mem = 2526.3M
[12/04 15:55:29    120s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:29    120s] Info: 87 io nets excluded
[12/04 15:55:29    120s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:55:29    120s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=2526.3M
[12/04 15:55:29    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=2526.3M
[12/04 15:55:29    120s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:55:29    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.12
[12/04 15:55:29    120s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:29    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=2526.3M
[12/04 15:55:29    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:2526.3M
[12/04 15:55:29    120s] z: 2, totalTracks: 1
[12/04 15:55:29    120s] z: 4, totalTracks: 1
[12/04 15:55:29    120s] z: 6, totalTracks: 1
[12/04 15:55:29    120s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:29    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:     Starting CMU at level 3, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2526.3M
[12/04 15:55:29    120s] 
[12/04 15:55:29    120s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:29    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2526.3M
[12/04 15:55:29    120s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2526.3M
[12/04 15:55:29    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2526.3MB).
[12/04 15:55:29    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2526.3M
[12/04 15:55:29    120s] TotalInstCnt at PhyDesignMc Initialization: 1,611
[12/04 15:55:29    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=2526.3M
[12/04 15:55:29    120s] #optDebug: Start CG creation (mem=2526.3M)
[12/04 15:55:29    120s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 15:55:29    120s] (cpu=0:00:00.1, mem=2624.7M)
[12/04 15:55:29    120s]  ...processing cgPrt (cpu=0:00:00.1, mem=2624.7M)
[12/04 15:55:29    120s]  ...processing cgEgp (cpu=0:00:00.1, mem=2624.7M)
[12/04 15:55:29    120s]  ...processing cgPbk (cpu=0:00:00.1, mem=2624.7M)
[12/04 15:55:29    120s]  ...processing cgNrb(cpu=0:00:00.1, mem=2624.7M)
[12/04 15:55:29    120s]  ...processing cgObs (cpu=0:00:00.1, mem=2624.7M)
[12/04 15:55:29    120s]  ...processing cgCon (cpu=0:00:00.1, mem=2624.7M)
[12/04 15:55:29    120s]  ...processing cgPdm (cpu=0:00:00.1, mem=2624.7M)
[12/04 15:55:29    120s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2624.7M)
[12/04 15:55:29    120s] ### Creating RouteCongInterface, started
[12/04 15:55:29    120s] 
[12/04 15:55:29    120s] Creating Lib Analyzer ...
[12/04 15:55:30    120s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:55:30    120s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:55:30    120s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:55:30    120s] 
[12/04 15:55:30    120s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:31    121s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:02 mem=2640.7M
[12/04 15:55:31    121s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:02 mem=2640.7M
[12/04 15:55:31    121s] Creating Lib Analyzer, finished. 
[12/04 15:55:31    122s] 
[12/04 15:55:31    122s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:55:31    122s] 
[12/04 15:55:31    122s] #optDebug: {0, 1.000}
[12/04 15:55:31    122s] ### Creating RouteCongInterface, finished
[12/04 15:55:31    122s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2659.8M
[12/04 15:55:31    122s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2659.8M
[12/04 15:55:31    122s] 
[12/04 15:55:31    122s] Netlist preparation processing... 
[12/04 15:55:31    122s] Removed 0 instance
[12/04 15:55:31    122s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 15:55:31    122s] *info: Marking 0 isolation instances dont touch
[12/04 15:55:31    122s] *info: Marking 0 level shifter instances dont touch
[12/04 15:55:31    122s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2640.7M
[12/04 15:55:31    122s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2589.7M
[12/04 15:55:31    122s] TotalInstCnt at PhyDesignMc Destruction: 1,611
[12/04 15:55:31    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.12
[12/04 15:55:31    122s] *** SimplifyNetlist #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:02.3/0:06:26.2 (0.3), mem = 2589.7M
[12/04 15:55:31    122s] 
[12/04 15:55:31    122s] =============================================================================================
[12/04 15:55:31    122s]  Step TAT Report for SimplifyNetlist #2                                         20.15-s105_1
[12/04 15:55:31    122s] =============================================================================================
[12/04 15:55:31    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:31    122s] ---------------------------------------------------------------------------------------------
[12/04 15:55:31    122s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  75.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:55:31    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:31    122s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:55:31    122s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:55:31    122s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:31    122s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:31    122s] [ MISC                   ]          0:00:00.3  (  12.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:55:31    122s] ---------------------------------------------------------------------------------------------
[12/04 15:55:31    122s]  SimplifyNetlist #2 TOTAL           0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 15:55:31    122s] ---------------------------------------------------------------------------------------------
[12/04 15:55:31    122s] 
[12/04 15:55:31    122s] 
[12/04 15:55:31    122s] Active setup views:
[12/04 15:55:31    122s]  av_func_mode_max
[12/04 15:55:31    122s]   Dominating endpoints: 0
[12/04 15:55:31    122s]   Dominating TNS: -0.000
[12/04 15:55:31    122s] 
[12/04 15:55:31    122s] Deleting Lib Analyzer.
[12/04 15:55:31    122s] Begin: GigaOpt Global Optimization
[12/04 15:55:31    122s] *info: use new DP (enabled)
[12/04 15:55:31    122s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 15:55:31    122s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:31    122s] Info: 87 io nets excluded
[12/04 15:55:31    122s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:55:31    122s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:02:02.4/0:06:26.3 (0.3), mem = 2589.7M
[12/04 15:55:31    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.13
[12/04 15:55:31    122s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:31    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=2589.7M
[12/04 15:55:31    122s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:55:31    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:2589.7M
[12/04 15:55:31    122s] z: 2, totalTracks: 1
[12/04 15:55:31    122s] z: 4, totalTracks: 1
[12/04 15:55:31    122s] z: 6, totalTracks: 1
[12/04 15:55:31    122s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:31    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2589.7M
[12/04 15:55:31    122s] OPERPROF:     Starting CMU at level 3, MEM:2589.7M
[12/04 15:55:31    122s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2589.7M
[12/04 15:55:31    122s] 
[12/04 15:55:31    122s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:31    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:2589.7M
[12/04 15:55:31    122s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2589.7M
[12/04 15:55:31    122s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2589.7M
[12/04 15:55:31    122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2589.7MB).
[12/04 15:55:31    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:2589.7M
[12/04 15:55:32    122s] TotalInstCnt at PhyDesignMc Initialization: 1,611
[12/04 15:55:32    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=2589.7M
[12/04 15:55:32    122s] ### Creating RouteCongInterface, started
[12/04 15:55:32    122s] 
[12/04 15:55:32    122s] Creating Lib Analyzer ...
[12/04 15:55:32    122s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:55:32    122s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:55:32    122s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:55:32    122s] 
[12/04 15:55:32    122s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:33    124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=2589.7M
[12/04 15:55:33    124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=2589.7M
[12/04 15:55:33    124s] Creating Lib Analyzer, finished. 
[12/04 15:55:33    124s] 
[12/04 15:55:33    124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:55:33    124s] 
[12/04 15:55:33    124s] #optDebug: {0, 1.000}
[12/04 15:55:33    124s] ### Creating RouteCongInterface, finished
[12/04 15:55:33    124s] {MG  {5 0 33.3 0.622122} }
[12/04 15:55:33    124s] *info: 87 io nets excluded
[12/04 15:55:33    124s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:33    124s] *info: 2 clock nets excluded
[12/04 15:55:33    124s] *info: 3 no-driver nets excluded.
[12/04 15:55:33    124s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2608.8M
[12/04 15:55:33    124s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2608.8M
[12/04 15:55:34    124s] ** GigaOpt Global Opt WNS Slack -0.891  TNS Slack -67.355 
[12/04 15:55:34    124s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:34    124s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:55:34    124s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:34    124s] |  -0.891| -67.355|    0.63%|   0:00:00.0| 2608.8M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:34    124s] |  -0.891| -67.283|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:34    125s] |  -0.891| -67.326|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:34    125s] |  -0.891| -67.326|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:34    125s] |  -0.891| -67.150|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    125s] |  -0.891| -67.051|    0.63%|   0:00:01.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    125s] |  -0.891| -67.051|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    125s] |  -0.891| -67.051|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    125s] |  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    126s] |  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    126s] |  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    126s] |  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    126s] |  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    126s] |  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    126s] |  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    126s] |  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:35    126s] |  -0.891| -67.046|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:36    126s] |  -0.891| -67.046|    0.63%|   0:00:01.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:55:36    126s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:55:36    126s] 
[12/04 15:55:36    126s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2653.5M) ***
[12/04 15:55:36    126s] 
[12/04 15:55:36    126s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2653.5M) ***
[12/04 15:55:36    126s] Bottom Preferred Layer:
[12/04 15:55:36    126s]     None
[12/04 15:55:36    126s] Via Pillar Rule:
[12/04 15:55:36    126s]     None
[12/04 15:55:36    126s] ** GigaOpt Global Opt End WNS Slack -0.891  TNS Slack -67.046 
[12/04 15:55:36    126s] Total-nets :: 1712, Stn-nets :: 87, ratio :: 5.08178 %
[12/04 15:55:36    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2634.4M
[12/04 15:55:36    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2591.4M
[12/04 15:55:36    126s] TotalInstCnt at PhyDesignMc Destruction: 1,610
[12/04 15:55:36    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.13
[12/04 15:55:36    126s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:04.3/0:00:04.2 (1.0), totSession cpu/real = 0:02:06.6/0:06:30.5 (0.3), mem = 2591.4M
[12/04 15:55:36    126s] 
[12/04 15:55:36    126s] =============================================================================================
[12/04 15:55:36    126s]  Step TAT Report for GlobalOpt #2                                               20.15-s105_1
[12/04 15:55:36    126s] =============================================================================================
[12/04 15:55:36    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:36    126s] ---------------------------------------------------------------------------------------------
[12/04 15:55:36    126s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:36    126s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  38.3 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:55:36    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:36    126s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:36    126s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:55:36    126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:36    126s] [ TransformInit          ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:55:36    126s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.9 % )     0:00:02.0 /  0:00:02.1    1.0
[12/04 15:55:36    126s] [ OptGetWeight           ]     17   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.2
[12/04 15:55:36    126s] [ OptEval                ]     17   0:00:01.6  (  36.7 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:55:36    126s] [ OptCommit              ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:36    126s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:55:36    126s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:55:36    126s] [ IncrDelayCalc          ]     30   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:55:36    126s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:55:36    126s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 15:55:36    126s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:36    126s] [ MISC                   ]          0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:55:36    126s] ---------------------------------------------------------------------------------------------
[12/04 15:55:36    126s]  GlobalOpt #2 TOTAL                 0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.3    1.0
[12/04 15:55:36    126s] ---------------------------------------------------------------------------------------------
[12/04 15:55:36    126s] 
[12/04 15:55:36    126s] End: GigaOpt Global Optimization
[12/04 15:55:36    126s] *** Timing NOT met, worst failing slack is -0.891
[12/04 15:55:36    126s] *** Check timing (0:00:00.0)
[12/04 15:55:36    126s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:55:36    126s] Deleting Lib Analyzer.
[12/04 15:55:36    126s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 15:55:36    126s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:36    126s] Info: 87 io nets excluded
[12/04 15:55:36    126s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:55:36    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=2591.4M
[12/04 15:55:36    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=2591.4M
[12/04 15:55:36    126s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:55:36    126s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:36    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:07 mem=2610.5M
[12/04 15:55:36    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:2610.5M
[12/04 15:55:36    126s] z: 2, totalTracks: 1
[12/04 15:55:36    126s] z: 4, totalTracks: 1
[12/04 15:55:36    126s] z: 6, totalTracks: 1
[12/04 15:55:36    126s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:36    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2610.5M
[12/04 15:55:36    126s] OPERPROF:     Starting CMU at level 3, MEM:2610.5M
[12/04 15:55:36    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2610.5M
[12/04 15:55:36    126s] 
[12/04 15:55:36    126s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:36    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2610.5M
[12/04 15:55:36    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2610.5M
[12/04 15:55:36    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2610.5M
[12/04 15:55:36    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2610.5MB).
[12/04 15:55:36    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2610.5M
[12/04 15:55:36    126s] TotalInstCnt at PhyDesignMc Initialization: 1,610
[12/04 15:55:36    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=2610.5M
[12/04 15:55:36    126s] Begin: Area Reclaim Optimization
[12/04 15:55:36    126s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:02:06.7/0:06:30.6 (0.3), mem = 2610.5M
[12/04 15:55:36    126s] 
[12/04 15:55:36    126s] Creating Lib Analyzer ...
[12/04 15:55:36    126s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:55:36    126s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:55:36    126s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:55:36    126s] 
[12/04 15:55:36    126s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:37    128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=2612.5M
[12/04 15:55:37    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=2612.5M
[12/04 15:55:37    128s] Creating Lib Analyzer, finished. 
[12/04 15:55:37    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.14
[12/04 15:55:37    128s] ### Creating RouteCongInterface, started
[12/04 15:55:37    128s] 
[12/04 15:55:37    128s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:55:37    128s] 
[12/04 15:55:37    128s] #optDebug: {0, 1.000}
[12/04 15:55:37    128s] ### Creating RouteCongInterface, finished
[12/04 15:55:38    128s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2612.5M
[12/04 15:55:38    128s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2612.5M
[12/04 15:55:38    128s] Reclaim Optimization WNS Slack -0.891  TNS Slack -67.046 Density 0.63
[12/04 15:55:38    128s] +---------+---------+--------+--------+------------+--------+
[12/04 15:55:38    128s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:55:38    128s] +---------+---------+--------+--------+------------+--------+
[12/04 15:55:38    128s] |    0.63%|        -|  -0.891| -67.046|   0:00:00.0| 2612.5M|
[12/04 15:55:38    128s] |    0.63%|        0|  -0.891| -67.046|   0:00:00.0| 2631.6M|
[12/04 15:55:38    128s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:55:38    128s] |    0.63%|        0|  -0.891| -67.046|   0:00:00.0| 2631.6M|
[12/04 15:55:38    128s] |    0.63%|        1|  -0.891| -67.045|   0:00:00.0| 2650.7M|
[12/04 15:55:38    128s] |    0.63%|       29|  -0.891| -67.175|   0:00:00.0| 2650.7M|
[12/04 15:55:38    129s] |    0.63%|        2|  -0.891| -67.175|   0:00:00.0| 2650.7M|
[12/04 15:55:38    129s] |    0.63%|        0|  -0.891| -67.175|   0:00:00.0| 2650.7M|
[12/04 15:55:38    129s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:55:38    129s] |    0.63%|        0|  -0.891| -67.175|   0:00:00.0| 2650.7M|
[12/04 15:55:38    129s] +---------+---------+--------+--------+------------+--------+
[12/04 15:55:38    129s] Reclaim Optimization End WNS Slack -0.891  TNS Slack -67.175 Density 0.63
[12/04 15:55:38    129s] 
[12/04 15:55:38    129s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 21 **
[12/04 15:55:38    129s] --------------------------------------------------------------
[12/04 15:55:38    129s] |                                   | Total     | Sequential |
[12/04 15:55:38    129s] --------------------------------------------------------------
[12/04 15:55:38    129s] | Num insts resized                 |      20  |       0    |
[12/04 15:55:38    129s] | Num insts undone                  |      10  |       5    |
[12/04 15:55:38    129s] | Num insts Downsized               |      20  |       0    |
[12/04 15:55:38    129s] | Num insts Samesized               |       0  |       0    |
[12/04 15:55:38    129s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:55:38    129s] | Num multiple commits+uncommits    |       1  |       -    |
[12/04 15:55:38    129s] --------------------------------------------------------------
[12/04 15:55:38    129s] Bottom Preferred Layer:
[12/04 15:55:38    129s]     None
[12/04 15:55:38    129s] Via Pillar Rule:
[12/04 15:55:38    129s]     None
[12/04 15:55:38    129s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[12/04 15:55:38    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.14
[12/04 15:55:38    129s] *** AreaOpt #3 [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:02:09.1/0:06:33.0 (0.3), mem = 2650.7M
[12/04 15:55:38    129s] 
[12/04 15:55:38    129s] =============================================================================================
[12/04 15:55:38    129s]  Step TAT Report for AreaOpt #3                                                 20.15-s105_1
[12/04 15:55:38    129s] =============================================================================================
[12/04 15:55:38    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:38    129s] ---------------------------------------------------------------------------------------------
[12/04 15:55:38    129s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:38    129s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  62.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:55:38    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:38    129s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:38    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:38    129s] [ OptSingleIteration     ]      7   0:00:00.0  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:55:38    129s] [ OptGetWeight           ]    115   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:38    129s] [ OptEval                ]    115   0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:55:38    129s] [ OptCommit              ]    115   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:38    129s] [ IncrTimingUpdate       ]     19   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 15:55:38    129s] [ PostCommitDelayUpdate  ]    119   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:55:38    129s] [ IncrDelayCalc          ]     89   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:38    129s] [ MISC                   ]          0:00:00.3  (  11.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:55:38    129s] ---------------------------------------------------------------------------------------------
[12/04 15:55:38    129s]  AreaOpt #3 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[12/04 15:55:38    129s] ---------------------------------------------------------------------------------------------
[12/04 15:55:38    129s] 
[12/04 15:55:38    129s] Executing incremental physical updates
[12/04 15:55:38    129s] Executing incremental physical updates
[12/04 15:55:38    129s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2631.6M
[12/04 15:55:38    129s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2593.6M
[12/04 15:55:38    129s] TotalInstCnt at PhyDesignMc Destruction: 1,609
[12/04 15:55:38    129s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2593.59M, totSessionCpu=0:02:09).
[12/04 15:55:38    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2593.6M
[12/04 15:55:38    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.024, MEM:2593.6M
[12/04 15:55:38    129s] **INFO: Flow update: Design is easy to close.
[12/04 15:55:38    129s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:02:09.2/0:06:33.0 (0.3), mem = 2593.6M
[12/04 15:55:38    129s] 
[12/04 15:55:38    129s] *** Start incrementalPlace ***
[12/04 15:55:38    129s] User Input Parameters:
[12/04 15:55:38    129s] - Congestion Driven    : On
[12/04 15:55:38    129s] - Timing Driven        : On
[12/04 15:55:38    129s] - Area-Violation Based : On
[12/04 15:55:38    129s] - Start Rollback Level : -5
[12/04 15:55:38    129s] - Legalized            : On
[12/04 15:55:38    129s] - Window Based         : Off
[12/04 15:55:38    129s] - eDen incr mode       : Off
[12/04 15:55:38    129s] - Small incr mode      : Off
[12/04 15:55:38    129s] 
[12/04 15:55:38    129s] no activity file in design. spp won't run.
[12/04 15:55:38    129s] 
[12/04 15:55:38    129s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:55:38    129s] Deleting Lib Analyzer.
[12/04 15:55:38    129s] 
[12/04 15:55:38    129s] TimeStamp Deleting Cell Server End ...
[12/04 15:55:38    129s] Effort level <high> specified for reg2reg path_group
[12/04 15:55:38    129s] No Views given, use default active views for adaptive view pruning
[12/04 15:55:38    129s] SKP will enable view:
[12/04 15:55:38    129s]   av_func_mode_max
[12/04 15:55:38    129s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2591.6M
[12/04 15:55:38    129s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:2591.6M
[12/04 15:55:38    129s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2591.6M
[12/04 15:55:38    129s] Starting Early Global Route congestion estimation: mem = 2591.6M
[12/04 15:55:38    129s] (I)       Started Import and model ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Create place DB ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Import place data ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read instances and placement ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read nets ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Create route DB ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       == Non-default Options ==
[12/04 15:55:38    129s] (I)       Maximum routing layer                              : 6
[12/04 15:55:38    129s] (I)       Number of threads                                  : 1
[12/04 15:55:38    129s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:55:38    129s] (I)       Method to set GCell size                           : row
[12/04 15:55:38    129s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:55:38    129s] (I)       Started Import route data (1T) ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       ============== Pin Summary ==============
[12/04 15:55:38    129s] (I)       +-------+--------+---------+------------+
[12/04 15:55:38    129s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:55:38    129s] (I)       +-------+--------+---------+------------+
[12/04 15:55:38    129s] (I)       |     1 |   5934 |  100.00 |        Pin |
[12/04 15:55:38    129s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:55:38    129s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:55:38    129s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:55:38    129s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:55:38    129s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:55:38    129s] (I)       +-------+--------+---------+------------+
[12/04 15:55:38    129s] (I)       Use row-based GCell size
[12/04 15:55:38    129s] (I)       Use row-based GCell align
[12/04 15:55:38    129s] (I)       GCell unit size   : 5040
[12/04 15:55:38    129s] (I)       GCell multiplier  : 1
[12/04 15:55:38    129s] (I)       GCell row height  : 5040
[12/04 15:55:38    129s] (I)       Actual row height : 5040
[12/04 15:55:38    129s] (I)       GCell align ref   : 340380 341600
[12/04 15:55:38    129s] [NR-eGR] Track table information for default rule: 
[12/04 15:55:38    129s] [NR-eGR] metal1 has no routable track
[12/04 15:55:38    129s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:55:38    129s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:55:38    129s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:55:38    129s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:55:38    129s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:55:38    129s] (I)       =================== Default via ====================
[12/04 15:55:38    129s] (I)       +---+------------------+---------------------------+
[12/04 15:55:38    129s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:55:38    129s] (I)       +---+------------------+---------------------------+
[12/04 15:55:38    129s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:55:38    129s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:55:38    129s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:55:38    129s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:55:38    129s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:55:38    129s] (I)       +---+------------------+---------------------------+
[12/04 15:55:38    129s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read routing blockages ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read instance blockages ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read PG blockages ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] [NR-eGR] Read 19436 PG shapes
[12/04 15:55:38    129s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read boundary cut boxes ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:55:38    129s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:55:38    129s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:55:38    129s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:55:38    129s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:55:38    129s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read blackboxes ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:55:38    129s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read prerouted ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:55:38    129s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read unlegalized nets ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Read nets ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] [NR-eGR] Read numTotalNets=1711  numIgnoredNets=0
[12/04 15:55:38    129s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Started Set up via pillars ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       early_global_route_priority property id does not exist.
[12/04 15:55:38    129s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Model blockages into capacity
[12/04 15:55:38    129s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:55:38    129s] (I)       Started Initialize 3D capacity ( Curr Mem: 2591.59 MB )
[12/04 15:55:38    129s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:55:38    129s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:55:38    129s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:55:39    129s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:55:39    129s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:55:39    129s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:39    129s] (I)       -- layer congestion ratio --
[12/04 15:55:39    129s] (I)       Layer 1 : 0.100000
[12/04 15:55:39    129s] (I)       Layer 2 : 0.700000
[12/04 15:55:39    129s] (I)       Layer 3 : 0.700000
[12/04 15:55:39    129s] (I)       Layer 4 : 0.700000
[12/04 15:55:39    129s] (I)       Layer 5 : 0.700000
[12/04 15:55:39    129s] (I)       Layer 6 : 0.700000
[12/04 15:55:39    129s] (I)       ----------------------------
[12/04 15:55:39    129s] (I)       Number of ignored nets                =      0
[12/04 15:55:39    129s] (I)       Number of connected nets              =      0
[12/04 15:55:39    129s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:55:39    129s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:55:39    129s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:55:39    129s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:55:39    129s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:55:39    129s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:55:39    129s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:55:39    129s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:55:39    129s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:55:39    129s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:39    129s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:39    129s] (I)       Started Read aux data ( Curr Mem: 2591.59 MB )
[12/04 15:55:39    129s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:39    129s] (I)       Started Others data preparation ( Curr Mem: 2591.59 MB )
[12/04 15:55:39    129s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:55:39    129s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2591.59 MB )
[12/04 15:55:39    129s] (I)       Started Create route kernel ( Curr Mem: 2591.59 MB )
[12/04 15:55:39    129s] (I)       Ndr track 0 does not exist
[12/04 15:55:39    129s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:55:39    129s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:55:39    129s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:55:39    129s] (I)       Site width          :   620  (dbu)
[12/04 15:55:39    129s] (I)       Row height          :  5040  (dbu)
[12/04 15:55:39    129s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:55:39    129s] (I)       GCell width         :  5040  (dbu)
[12/04 15:55:39    129s] (I)       GCell height        :  5040  (dbu)
[12/04 15:55:39    129s] (I)       Grid                :   661   656     6
[12/04 15:55:39    129s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:55:39    129s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:55:39    129s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:55:39    129s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:55:39    129s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:55:39    129s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:55:39    129s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:55:39    129s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:55:39    129s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:55:39    129s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:55:39    129s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:55:39    129s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:55:39    129s] (I)       --------------------------------------------------------
[12/04 15:55:39    129s] 
[12/04 15:55:39    129s] [NR-eGR] ============ Routing rule table ============
[12/04 15:55:39    129s] [NR-eGR] Rule id: 0  Nets: 1624 
[12/04 15:55:39    129s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:55:39    129s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:55:39    129s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:55:39    129s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:55:39    129s] [NR-eGR] ========================================
[12/04 15:55:39    129s] [NR-eGR] 
[12/04 15:55:39    129s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:55:39    129s] (I)       blocked tracks on layer2 : = 833525 / 3524688 (23.65%)
[12/04 15:55:39    129s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:55:39    129s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:55:39    129s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:55:39    129s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:55:39    129s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Reset routing kernel
[12/04 15:55:39    129s] (I)       Started Global Routing ( Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Started Initialization ( Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       totalPins=5760  totalGlobalPin=5561 (96.55%)
[12/04 15:55:39    129s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Started Net group 1 ( Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Started Generate topology ( Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       total 2D Cap : 13104596 = (6488633 H, 6615963 V)
[12/04 15:55:39    129s] [NR-eGR] Layer group 1: route 1624 net(s) in layer range [2, 6]
[12/04 15:55:39    129s] (I)       
[12/04 15:55:39    129s] (I)       ============  Phase 1a Route ============
[12/04 15:55:39    129s] (I)       Started Phase 1a ( Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Started Pattern routing (1T) ( Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Usage: 45490 = (22679 H, 22811 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:39    129s] (I)       Started Add via demand to 2D ( Curr Mem: 2615.59 MB )
[12/04 15:55:39    129s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       
[12/04 15:55:39    129s] (I)       ============  Phase 1b Route ============
[12/04 15:55:39    129s] (I)       Started Phase 1b ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Usage: 45490 = (22679 H, 22811 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:39    129s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.292696e+05um
[12/04 15:55:39    129s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:55:39    129s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:55:39    129s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       
[12/04 15:55:39    129s] (I)       ============  Phase 1c Route ============
[12/04 15:55:39    129s] (I)       Started Phase 1c ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Usage: 45490 = (22679 H, 22811 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:39    129s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       
[12/04 15:55:39    129s] (I)       ============  Phase 1d Route ============
[12/04 15:55:39    129s] (I)       Started Phase 1d ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Usage: 45490 = (22679 H, 22811 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:39    129s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       
[12/04 15:55:39    129s] (I)       ============  Phase 1e Route ============
[12/04 15:55:39    129s] (I)       Started Phase 1e ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Started Route legalization ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Usage: 45490 = (22679 H, 22811 V) = (0.35% H, 0.34% V) = (1.143e+05um H, 1.150e+05um V)
[12/04 15:55:39    129s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.292696e+05um
[12/04 15:55:39    129s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       
[12/04 15:55:39    129s] (I)       ============  Phase 1l Route ============
[12/04 15:55:39    129s] (I)       Started Phase 1l ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Started Layer assignment (1T) ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Started Clean cong LA ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:55:39    129s] (I)       Layer  2:    2702674     21561         1      596329     2923175    (16.94%) 
[12/04 15:55:39    129s] (I)       Layer  3:    3009734     16832        12      632826     3263814    (16.24%) 
[12/04 15:55:39    129s] (I)       Layer  4:    3130387      3715         0      359612     3159893    (10.22%) 
[12/04 15:55:39    129s] (I)       Layer  5:    3474943      6222         0      390348     3506292    (10.02%) 
[12/04 15:55:39    129s] (I)       Layer  6:     780417        53         0       93991      785884    (10.68%) 
[12/04 15:55:39    129s] (I)       Total:      13098155     48383        13     2073106    13639058    (13.19%) 
[12/04 15:55:39    129s] (I)       
[12/04 15:55:39    129s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:55:39    129s] [NR-eGR]                        OverCon            
[12/04 15:55:39    129s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:55:39    129s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:55:39    129s] [NR-eGR] ----------------------------------------------
[12/04 15:55:39    129s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:39    129s] [NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[12/04 15:55:39    129s] [NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[12/04 15:55:39    129s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:39    129s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:39    129s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:39    129s] [NR-eGR] ----------------------------------------------
[12/04 15:55:39    129s] [NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[12/04 15:55:39    129s] [NR-eGR] 
[12/04 15:55:39    129s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Started Export 3D cong map ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       total 2D Cap : 13109062 = (6490988 H, 6618074 V)
[12/04 15:55:39    129s] (I)       Started Export 2D cong map ( Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:55:39    129s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:55:39    129s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] (I)       Finished Export 3D cong map ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2622.22 MB )
[12/04 15:55:39    129s] Early Global Route congestion estimation runtime: 0.34 seconds, mem = 2622.2M
[12/04 15:55:39    129s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.350, REAL:0.338, MEM:2622.2M
[12/04 15:55:39    129s] OPERPROF: Starting HotSpotCal at level 1, MEM:2622.2M
[12/04 15:55:39    129s] [hotspot] +------------+---------------+---------------+
[12/04 15:55:39    129s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:55:39    129s] [hotspot] +------------+---------------+---------------+
[12/04 15:55:39    129s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:55:39    129s] [hotspot] +------------+---------------+---------------+
[12/04 15:55:39    129s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:55:39    129s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:55:39    129s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2622.2M
[12/04 15:55:39    129s] 
[12/04 15:55:39    129s] === incrementalPlace Internal Loop 1 ===
[12/04 15:55:39    129s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 15:55:39    129s] OPERPROF: Starting IPInitSPData at level 1, MEM:2622.2M
[12/04 15:55:39    129s] z: 2, totalTracks: 1
[12/04 15:55:39    129s] z: 4, totalTracks: 1
[12/04 15:55:39    129s] z: 6, totalTracks: 1
[12/04 15:55:39    129s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:55:39    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.2M
[12/04 15:55:39    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.174, MEM:2622.2M
[12/04 15:55:39    129s] OPERPROF:   Starting post-place ADS at level 2, MEM:2622.2M
[12/04 15:55:39    129s] ADSU 0.006 -> 0.006. site 1990856.000 -> 1990856.000. GS 40.320
[12/04 15:55:39    129s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.060, MEM:2622.2M
[12/04 15:55:39    129s] OPERPROF:   Starting spMPad at level 2, MEM:2591.2M
[12/04 15:55:39    129s] OPERPROF:     Starting spContextMPad at level 3, MEM:2591.2M
[12/04 15:55:39    129s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2591.2M
[12/04 15:55:39    129s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.016, MEM:2591.2M
[12/04 15:55:39    129s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2591.2M
[12/04 15:55:39    129s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2591.2M
[12/04 15:55:39    129s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2591.2M
[12/04 15:55:39    129s] no activity file in design. spp won't run.
[12/04 15:55:39    129s] [spp] 0
[12/04 15:55:39    129s] [adp] 0:1:1:3
[12/04 15:55:39    129s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:2591.2M
[12/04 15:55:39    129s] SP #FI/SF FL/PI 0/0 1609/0
[12/04 15:55:39    129s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.270, REAL:0.279, MEM:2591.2M
[12/04 15:55:39    129s] PP off. flexM 0
[12/04 15:55:39    129s] OPERPROF: Starting CDPad at level 1, MEM:2591.2M
[12/04 15:55:39    129s] 3DP is on.
[12/04 15:55:39    129s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 15:55:39    129s] design sh 0.003.
[12/04 15:55:39    129s] design sh 0.003.
[12/04 15:55:39    129s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 15:55:39    129s] design sh 0.003.
[12/04 15:55:40    130s] CDPadU 0.010 -> 0.007. R=0.006, N=1609, GS=5.040
[12/04 15:55:40    130s] OPERPROF: Finished CDPad at level 1, CPU:1.000, REAL:1.000, MEM:2634.5M
[12/04 15:55:40    130s] OPERPROF: Starting InitSKP at level 1, MEM:2634.5M
[12/04 15:55:40    130s] no activity file in design. spp won't run.
[12/04 15:55:40    130s] no activity file in design. spp won't run.
[12/04 15:55:40    131s] 
[12/04 15:55:40    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:55:40    131s] TLC MultiMap info (StdDelay):
[12/04 15:55:40    131s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:55:40    131s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:55:40    131s]  Setting StdDelay to: 53.6ps
[12/04 15:55:40    131s] 
[12/04 15:55:40    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:55:40    131s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 15:55:40    131s] OPERPROF: Finished InitSKP at level 1, CPU:0.190, REAL:0.196, MEM:2634.5M
[12/04 15:55:40    131s] NP #FI/FS/SF FL/PI: 0/124/0 1609/0
[12/04 15:55:40    131s] no activity file in design. spp won't run.
[12/04 15:55:40    131s] 
[12/04 15:55:40    131s] AB Est...
[12/04 15:55:40    131s] OPERPROF: Starting npPlace at level 1, MEM:2634.5M
[12/04 15:55:40    131s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.136, MEM:2650.5M
[12/04 15:55:40    131s] Iteration  5: Skipped, with CDP Off
[12/04 15:55:40    131s] 
[12/04 15:55:40    131s] AB Est...
[12/04 15:55:40    131s] OPERPROF: Starting npPlace at level 1, MEM:2650.5M
[12/04 15:55:40    131s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.125, MEM:2650.5M
[12/04 15:55:40    131s] Iteration  6: Skipped, with CDP Off
[12/04 15:55:40    131s] 
[12/04 15:55:40    131s] AB Est...
[12/04 15:55:40    131s] OPERPROF: Starting npPlace at level 1, MEM:2650.5M
[12/04 15:55:41    131s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.129, MEM:2650.5M
[12/04 15:55:41    131s] Iteration  7: Skipped, with CDP Off
[12/04 15:55:41    131s] OPERPROF: Starting npPlace at level 1, MEM:2650.5M
[12/04 15:55:41    131s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 15:55:41    131s] No instances found in the vector
[12/04 15:55:41    131s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2650.5M, DRC: 0)
[12/04 15:55:41    131s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:55:41    131s] Iteration  8: Total net bbox = 2.194e+05 (1.11e+05 1.08e+05)
[12/04 15:55:41    131s]               Est.  stn bbox = 2.372e+05 (1.20e+05 1.17e+05)
[12/04 15:55:41    131s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2602.0M
[12/04 15:55:41    131s] OPERPROF: Finished npPlace at level 1, CPU:0.300, REAL:0.300, MEM:2602.0M
[12/04 15:55:41    131s] no activity file in design. spp won't run.
[12/04 15:55:41    131s] NP #FI/FS/SF FL/PI: 0/124/0 1609/0
[12/04 15:55:41    131s] no activity file in design. spp won't run.
[12/04 15:55:41    131s] OPERPROF: Starting npPlace at level 1, MEM:2602.0M
[12/04 15:55:41    131s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 15:55:41    131s] No instances found in the vector
[12/04 15:55:41    131s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2602.0M, DRC: 0)
[12/04 15:55:41    131s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:55:41    132s] Iteration  9: Total net bbox = 2.156e+05 (1.09e+05 1.06e+05)
[12/04 15:55:41    132s]               Est.  stn bbox = 2.330e+05 (1.18e+05 1.15e+05)
[12/04 15:55:41    132s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2602.0M
[12/04 15:55:41    132s] OPERPROF: Finished npPlace at level 1, CPU:0.430, REAL:0.418, MEM:2602.0M
[12/04 15:55:41    132s] no activity file in design. spp won't run.
[12/04 15:55:41    132s] NP #FI/FS/SF FL/PI: 0/124/0 1609/0
[12/04 15:55:41    132s] no activity file in design. spp won't run.
[12/04 15:55:41    132s] OPERPROF: Starting npPlace at level 1, MEM:2602.0M
[12/04 15:55:41    132s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 15:55:41    132s] No instances found in the vector
[12/04 15:55:41    132s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2602.0M, DRC: 0)
[12/04 15:55:41    132s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:55:41    132s] Starting Early Global Route supply map. mem = 2602.0M
[12/04 15:55:42    132s] Finished Early Global Route supply map. mem = 2639.6M
[12/04 15:55:43    134s] Iteration 10: Total net bbox = 2.147e+05 (1.09e+05 1.06e+05)
[12/04 15:55:43    134s]               Est.  stn bbox = 2.321e+05 (1.17e+05 1.15e+05)
[12/04 15:55:43    134s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 2621.7M
[12/04 15:55:43    134s] OPERPROF: Finished npPlace at level 1, CPU:1.910, REAL:1.918, MEM:2621.7M
[12/04 15:55:43    134s] no activity file in design. spp won't run.
[12/04 15:55:43    134s] NP #FI/FS/SF FL/PI: 0/124/0 1609/0
[12/04 15:55:43    134s] no activity file in design. spp won't run.
[12/04 15:55:43    134s] OPERPROF: Starting npPlace at level 1, MEM:2621.7M
[12/04 15:55:43    134s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 15:55:43    134s] No instances found in the vector
[12/04 15:55:43    134s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2621.7M, DRC: 0)
[12/04 15:55:43    134s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:55:53    144s] Iteration 11: Total net bbox = 2.166e+05 (1.10e+05 1.07e+05)
[12/04 15:55:53    144s]               Est.  stn bbox = 2.341e+05 (1.18e+05 1.16e+05)
[12/04 15:55:53    144s]               cpu = 0:00:10.1 real = 0:00:10.0 mem = 2746.0M
[12/04 15:55:53    144s] OPERPROF: Finished npPlace at level 1, CPU:10.250, REAL:10.224, MEM:2746.0M
[12/04 15:55:53    144s] no activity file in design. spp won't run.
[12/04 15:55:53    144s] NP #FI/FS/SF FL/PI: 0/124/0 1609/0
[12/04 15:55:54    144s] no activity file in design. spp won't run.
[12/04 15:55:54    144s] OPERPROF: Starting npPlace at level 1, MEM:2746.0M
[12/04 15:55:54    144s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/04 15:55:54    144s] No instances found in the vector
[12/04 15:55:54    144s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2746.0M, DRC: 0)
[12/04 15:55:54    144s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:55:55    146s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.011, MEM:2626.0M
[12/04 15:55:55    146s] Iteration 12: Total net bbox = 2.188e+05 (1.11e+05 1.08e+05)
[12/04 15:55:55    146s]               Est.  stn bbox = 2.365e+05 (1.19e+05 1.17e+05)
[12/04 15:55:55    146s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 2614.0M
[12/04 15:55:55    146s] OPERPROF: Finished npPlace at level 1, CPU:1.660, REAL:1.669, MEM:2614.0M
[12/04 15:55:55    146s] Move report: Timing Driven Placement moves 1609 insts, mean move: 7.63 um, max move: 176.43 um 
[12/04 15:55:55    146s] 	Max move on inst (CORE/FE_OCPC252_C_in_valid): (983.94, 2957.36) --> (1060.24, 2857.23)
[12/04 15:55:55    146s] no activity file in design. spp won't run.
[12/04 15:55:55    146s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.030, REAL:0.030, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2614.0M
[12/04 15:55:55    146s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:55:55    146s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.080, REAL:0.074, MEM:2614.0M
[12/04 15:55:55    146s] 
[12/04 15:55:55    146s] Finished Incremental Placement (cpu=0:00:16.6, real=0:00:16.0, mem=2614.0M)
[12/04 15:55:55    146s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 15:55:55    146s] Type 'man IMPSP-9025' for more detail.
[12/04 15:55:55    146s] CongRepair sets shifter mode to gplace
[12/04 15:55:55    146s] TDRefine: refinePlace mode is spiral
[12/04 15:55:55    146s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2614.0M
[12/04 15:55:55    146s] z: 2, totalTracks: 1
[12/04 15:55:55    146s] z: 4, totalTracks: 1
[12/04 15:55:55    146s] z: 6, totalTracks: 1
[12/04 15:55:55    146s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:55:55    146s] All LLGs are deleted
[12/04 15:55:55    146s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2614.0M
[12/04 15:55:55    146s] Core basic site is core_5040
[12/04 15:55:55    146s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.004, MEM:2614.0M
[12/04 15:55:55    146s] Fast DP-INIT is on for default
[12/04 15:55:55    146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:55:55    146s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.032, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:         Starting CMU at level 5, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2614.0M
[12/04 15:55:55    146s] 
[12/04 15:55:55    146s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:55    146s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.043, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2614.0M
[12/04 15:55:55    146s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2614.0MB).
[12/04 15:55:55    146s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.047, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.047, MEM:2614.0M
[12/04 15:55:55    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.7
[12/04 15:55:55    146s] OPERPROF:   Starting RefinePlace at level 2, MEM:2614.0M
[12/04 15:55:55    146s] *** Starting refinePlace (0:02:26 mem=2614.0M) ***
[12/04 15:55:55    146s] Total net bbox length = 2.196e+05 (1.113e+05 1.084e+05) (ext = 1.492e+05)
[12/04 15:55:55    146s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:55:55    146s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2614.0M
[12/04 15:55:55    146s] Starting refinePlace ...
[12/04 15:55:55    146s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:55:55    146s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2614.0MB) @(0:02:26 - 0:02:26).
[12/04 15:55:55    146s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:55:55    146s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 15:55:55    146s] Placement tweakage begins.
[12/04 15:55:55    146s] wire length = 2.332e+05
[12/04 15:55:55    146s] wire length = 2.303e+05
[12/04 15:55:55    146s] Placement tweakage ends.
[12/04 15:55:55    146s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:55:55    146s] 
[12/04 15:55:55    146s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:55:55    146s] Move report: legalization moves 1609 insts, mean move: 3.15 um, max move: 14.98 um spiral
[12/04 15:55:55    146s] 	Max move on inst (CORE/U978): (1837.40, 1611.20) --> (1837.06, 1596.56)
[12/04 15:55:55    146s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2614.0MB) @(0:02:26 - 0:02:26).
[12/04 15:55:55    146s] Move report: Detail placement moves 1609 insts, mean move: 3.15 um, max move: 14.98 um 
[12/04 15:55:55    146s] 	Max move on inst (CORE/U978): (1837.40, 1611.20) --> (1837.06, 1596.56)
[12/04 15:55:55    146s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2614.0MB
[12/04 15:55:55    146s] Statistics of distance of Instance movement in refine placement:
[12/04 15:55:55    146s]   maximum (X+Y) =        14.98 um
[12/04 15:55:55    146s]   inst (CORE/U978) with max move: (1837.4, 1611.2) -> (1837.06, 1596.56)
[12/04 15:55:55    146s]   mean    (X+Y) =         3.15 um
[12/04 15:55:55    146s] Summary Report:
[12/04 15:55:55    146s] Instances move: 1609 (out of 1609 movable)
[12/04 15:55:55    146s] Instances flipped: 0
[12/04 15:55:55    146s] Mean displacement: 3.15 um
[12/04 15:55:55    146s] Max displacement: 14.98 um (Instance: CORE/U978) (1837.4, 1611.2) -> (1837.06, 1596.56)
[12/04 15:55:55    146s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[12/04 15:55:55    146s] 	Violation at original loc: Placement Blockage Violation
[12/04 15:55:55    146s] Total instances moved : 1609
[12/04 15:55:55    146s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.060, REAL:0.058, MEM:2614.0M
[12/04 15:55:55    146s] Total net bbox length = 2.176e+05 (1.088e+05 1.088e+05) (ext = 1.493e+05)
[12/04 15:55:55    146s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2614.0MB
[12/04 15:55:55    146s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2614.0MB) @(0:02:26 - 0:02:26).
[12/04 15:55:55    146s] *** Finished refinePlace (0:02:26 mem=2614.0M) ***
[12/04 15:55:55    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.7
[12/04 15:55:55    146s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.064, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2614.0M
[12/04 15:55:55    146s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.008, MEM:2594.0M
[12/04 15:55:55    146s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.120, REAL:0.120, MEM:2594.0M
[12/04 15:55:55    146s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2594.0M
[12/04 15:55:55    146s] Starting Early Global Route congestion estimation: mem = 2594.0M
[12/04 15:55:55    146s] (I)       Started Import and model ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Create place DB ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Import place data ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read instances and placement ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read nets ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Create route DB ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       == Non-default Options ==
[12/04 15:55:55    146s] (I)       Maximum routing layer                              : 6
[12/04 15:55:55    146s] (I)       Number of threads                                  : 1
[12/04 15:55:55    146s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:55:55    146s] (I)       Method to set GCell size                           : row
[12/04 15:55:55    146s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:55:55    146s] (I)       Started Import route data (1T) ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       ============== Pin Summary ==============
[12/04 15:55:55    146s] (I)       +-------+--------+---------+------------+
[12/04 15:55:55    146s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:55:55    146s] (I)       +-------+--------+---------+------------+
[12/04 15:55:55    146s] (I)       |     1 |   5934 |  100.00 |        Pin |
[12/04 15:55:55    146s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:55:55    146s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:55:55    146s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:55:55    146s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:55:55    146s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:55:55    146s] (I)       +-------+--------+---------+------------+
[12/04 15:55:55    146s] (I)       Use row-based GCell size
[12/04 15:55:55    146s] (I)       Use row-based GCell align
[12/04 15:55:55    146s] (I)       GCell unit size   : 5040
[12/04 15:55:55    146s] (I)       GCell multiplier  : 1
[12/04 15:55:55    146s] (I)       GCell row height  : 5040
[12/04 15:55:55    146s] (I)       Actual row height : 5040
[12/04 15:55:55    146s] (I)       GCell align ref   : 340380 341600
[12/04 15:55:55    146s] [NR-eGR] Track table information for default rule: 
[12/04 15:55:55    146s] [NR-eGR] metal1 has no routable track
[12/04 15:55:55    146s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:55:55    146s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:55:55    146s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:55:55    146s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:55:55    146s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:55:55    146s] (I)       =================== Default via ====================
[12/04 15:55:55    146s] (I)       +---+------------------+---------------------------+
[12/04 15:55:55    146s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:55:55    146s] (I)       +---+------------------+---------------------------+
[12/04 15:55:55    146s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:55:55    146s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:55:55    146s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:55:55    146s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:55:55    146s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:55:55    146s] (I)       +---+------------------+---------------------------+
[12/04 15:55:55    146s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read routing blockages ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read instance blockages ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read PG blockages ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] [NR-eGR] Read 19436 PG shapes
[12/04 15:55:55    146s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read boundary cut boxes ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:55:55    146s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:55:55    146s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:55:55    146s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:55:55    146s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:55:55    146s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read blackboxes ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:55:55    146s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read prerouted ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:55:55    146s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read unlegalized nets ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Read nets ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] [NR-eGR] Read numTotalNets=1711  numIgnoredNets=0
[12/04 15:55:55    146s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Started Set up via pillars ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       early_global_route_priority property id does not exist.
[12/04 15:55:55    146s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Finished Initialize 3D grid graph ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Model blockages into capacity
[12/04 15:55:55    146s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:55:55    146s] (I)       Started Initialize 3D capacity ( Curr Mem: 2594.02 MB )
[12/04 15:55:55    146s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:55:55    146s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:55:56    146s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:55:56    146s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:55:56    146s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:55:56    146s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:56    146s] (I)       -- layer congestion ratio --
[12/04 15:55:56    146s] (I)       Layer 1 : 0.100000
[12/04 15:55:56    146s] (I)       Layer 2 : 0.700000
[12/04 15:55:56    146s] (I)       Layer 3 : 0.700000
[12/04 15:55:56    146s] (I)       Layer 4 : 0.700000
[12/04 15:55:56    146s] (I)       Layer 5 : 0.700000
[12/04 15:55:56    146s] (I)       Layer 6 : 0.700000
[12/04 15:55:56    146s] (I)       ----------------------------
[12/04 15:55:56    146s] (I)       Number of ignored nets                =      0
[12/04 15:55:56    146s] (I)       Number of connected nets              =      0
[12/04 15:55:56    146s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:55:56    146s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:55:56    146s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:55:56    146s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:55:56    146s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:55:56    146s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:55:56    146s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:55:56    146s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:55:56    146s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:55:56    146s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:56    146s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:56    146s] (I)       Started Read aux data ( Curr Mem: 2594.02 MB )
[12/04 15:55:56    146s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:56    146s] (I)       Started Others data preparation ( Curr Mem: 2594.02 MB )
[12/04 15:55:56    146s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:55:56    146s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2594.02 MB )
[12/04 15:55:56    146s] (I)       Started Create route kernel ( Curr Mem: 2594.02 MB )
[12/04 15:55:56    146s] (I)       Ndr track 0 does not exist
[12/04 15:55:56    146s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:55:56    146s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:55:56    146s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:55:56    146s] (I)       Site width          :   620  (dbu)
[12/04 15:55:56    146s] (I)       Row height          :  5040  (dbu)
[12/04 15:55:56    146s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:55:56    146s] (I)       GCell width         :  5040  (dbu)
[12/04 15:55:56    146s] (I)       GCell height        :  5040  (dbu)
[12/04 15:55:56    146s] (I)       Grid                :   661   656     6
[12/04 15:55:56    146s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:55:56    146s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:55:56    146s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:55:56    146s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:55:56    146s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:55:56    146s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:55:56    146s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:55:56    146s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:55:56    146s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:55:56    146s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:55:56    146s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:55:56    146s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:55:56    146s] (I)       --------------------------------------------------------
[12/04 15:55:56    146s] 
[12/04 15:55:56    146s] [NR-eGR] ============ Routing rule table ============
[12/04 15:55:56    146s] [NR-eGR] Rule id: 0  Nets: 1624 
[12/04 15:55:56    146s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:55:56    146s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:55:56    146s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:55:56    146s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:55:56    146s] [NR-eGR] ========================================
[12/04 15:55:56    146s] [NR-eGR] 
[12/04 15:55:56    146s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:55:56    146s] (I)       blocked tracks on layer2 : = 833525 / 3524688 (23.65%)
[12/04 15:55:56    146s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:55:56    146s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:55:56    146s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:55:56    146s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:55:56    146s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Reset routing kernel
[12/04 15:55:56    146s] (I)       Started Global Routing ( Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Started Initialization ( Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       totalPins=5760  totalGlobalPin=5538 (96.15%)
[12/04 15:55:56    146s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Started Net group 1 ( Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Started Generate topology ( Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       total 2D Cap : 13104596 = (6488633 H, 6615963 V)
[12/04 15:55:56    146s] [NR-eGR] Layer group 1: route 1624 net(s) in layer range [2, 6]
[12/04 15:55:56    146s] (I)       
[12/04 15:55:56    146s] (I)       ============  Phase 1a Route ============
[12/04 15:55:56    146s] (I)       Started Phase 1a ( Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Started Pattern routing (1T) ( Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Usage: 45127 = (22461 H, 22666 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.142e+05um V)
[12/04 15:55:56    146s] (I)       Started Add via demand to 2D ( Curr Mem: 2618.02 MB )
[12/04 15:55:56    146s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       
[12/04 15:55:56    146s] (I)       ============  Phase 1b Route ============
[12/04 15:55:56    146s] (I)       Started Phase 1b ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Usage: 45127 = (22461 H, 22666 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.142e+05um V)
[12/04 15:55:56    146s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.274401e+05um
[12/04 15:55:56    146s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:55:56    146s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:55:56    146s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       
[12/04 15:55:56    146s] (I)       ============  Phase 1c Route ============
[12/04 15:55:56    146s] (I)       Started Phase 1c ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Usage: 45127 = (22461 H, 22666 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.142e+05um V)
[12/04 15:55:56    146s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       
[12/04 15:55:56    146s] (I)       ============  Phase 1d Route ============
[12/04 15:55:56    146s] (I)       Started Phase 1d ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Usage: 45127 = (22461 H, 22666 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.142e+05um V)
[12/04 15:55:56    146s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       
[12/04 15:55:56    146s] (I)       ============  Phase 1e Route ============
[12/04 15:55:56    146s] (I)       Started Phase 1e ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Started Route legalization ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Usage: 45127 = (22461 H, 22666 V) = (0.35% H, 0.34% V) = (1.132e+05um H, 1.142e+05um V)
[12/04 15:55:56    146s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.274401e+05um
[12/04 15:55:56    146s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       
[12/04 15:55:56    146s] (I)       ============  Phase 1l Route ============
[12/04 15:55:56    146s] (I)       Started Phase 1l ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Started Layer assignment (1T) ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Started Clean cong LA ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:55:56    146s] (I)       Layer  2:    2702674     21657         2      596329     2923175    (16.94%) 
[12/04 15:55:56    146s] (I)       Layer  3:    3009734     16265        12      632826     3263814    (16.24%) 
[12/04 15:55:56    146s] (I)       Layer  4:    3130387      3364         0      359612     3159893    (10.22%) 
[12/04 15:55:56    146s] (I)       Layer  5:    3474943      6555         0      390348     3506292    (10.02%) 
[12/04 15:55:56    146s] (I)       Layer  6:     780417        67         0       93991      785884    (10.68%) 
[12/04 15:55:56    146s] (I)       Total:      13098155     47908        14     2073106    13639058    (13.19%) 
[12/04 15:55:56    146s] (I)       
[12/04 15:55:56    146s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:55:56    146s] [NR-eGR]                        OverCon            
[12/04 15:55:56    146s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:55:56    146s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:55:56    146s] [NR-eGR] ----------------------------------------------
[12/04 15:55:56    146s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:56    146s] [NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[12/04 15:55:56    146s] [NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[12/04 15:55:56    146s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:56    146s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:56    146s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:55:56    146s] [NR-eGR] ----------------------------------------------
[12/04 15:55:56    146s] [NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[12/04 15:55:56    146s] [NR-eGR] 
[12/04 15:55:56    146s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Started Export 3D cong map ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       total 2D Cap : 13109062 = (6490988 H, 6618074 V)
[12/04 15:55:56    146s] (I)       Started Export 2D cong map ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:55:56    146s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:55:56    146s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2624.6M
[12/04 15:55:56    146s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.350, REAL:0.345, MEM:2624.6M
[12/04 15:55:56    146s] OPERPROF: Starting HotSpotCal at level 1, MEM:2624.6M
[12/04 15:55:56    146s] [hotspot] +------------+---------------+---------------+
[12/04 15:55:56    146s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:55:56    146s] [hotspot] +------------+---------------+---------------+
[12/04 15:55:56    146s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:55:56    146s] [hotspot] +------------+---------------+---------------+
[12/04 15:55:56    146s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:55:56    146s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:55:56    146s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.011, MEM:2624.6M
[12/04 15:55:56    146s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2624.6M
[12/04 15:55:56    146s] Starting Early Global Route wiring: mem = 2624.6M
[12/04 15:55:56    146s] (I)       ============= Track Assignment ============
[12/04 15:55:56    146s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Started Track Assignment (1T) ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:55:56    146s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Run Multi-thread track assignment
[12/04 15:55:56    146s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Started Export ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] [NR-eGR] Started Export DB wires ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] [NR-eGR] Started Export all nets ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] [NR-eGR] Started Set wire vias ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:55:56    146s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5760
[12/04 15:55:56    146s] [NR-eGR] metal2  (2V) length: 9.954832e+04um, number of vias: 8249
[12/04 15:55:56    146s] [NR-eGR] metal3  (3H) length: 8.136508e+04um, number of vias: 862
[12/04 15:55:56    146s] [NR-eGR] metal4  (4V) length: 1.656549e+04um, number of vias: 232
[12/04 15:55:56    146s] [NR-eGR] metal5  (5H) length: 3.303044e+04um, number of vias: 12
[12/04 15:55:56    146s] [NR-eGR] metal6  (6V) length: 3.390800e+02um, number of vias: 0
[12/04 15:55:56    146s] [NR-eGR] Total length: 2.308484e+05um, number of vias: 15115
[12/04 15:55:56    146s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:55:56    146s] [NR-eGR] Total eGR-routed clock nets wire length: 5.049050e+03um 
[12/04 15:55:56    146s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:55:56    146s] (I)       Started Update net boxes ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Started Update timing ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Started Postprocess design ( Curr Mem: 2624.64 MB )
[12/04 15:55:56    146s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2602.64 MB )
[12/04 15:55:56    146s] Early Global Route wiring runtime: 0.09 seconds, mem = 2602.6M
[12/04 15:55:56    146s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.090, MEM:2602.6M
[12/04 15:55:56    146s] 0 delay mode for cte disabled.
[12/04 15:55:56    146s] SKP cleared!
[12/04 15:55:56    146s] 
[12/04 15:55:56    146s] *** Finished incrementalPlace (cpu=0:00:17.6, real=0:00:18.0)***
[12/04 15:55:56    146s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2602.6M
[12/04 15:55:56    146s] All LLGs are deleted
[12/04 15:55:56    146s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2602.6M
[12/04 15:55:56    146s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:2602.6M
[12/04 15:55:56    146s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.005, MEM:2594.6M
[12/04 15:55:56    146s] Start to check current routing status for nets...
[12/04 15:55:56    146s] All nets are already routed correctly.
[12/04 15:55:56    146s] End to check current routing status for nets (mem=2594.6M)
[12/04 15:55:56    146s] 
[12/04 15:55:56    146s] Creating Lib Analyzer ...
[12/04 15:55:56    146s] 
[12/04 15:55:56    146s] Trim Metal Layers:
[12/04 15:55:56    146s] LayerId::1 widthSet size::4
[12/04 15:55:56    146s] LayerId::2 widthSet size::4
[12/04 15:55:56    146s] LayerId::3 widthSet size::4
[12/04 15:55:56    146s] LayerId::4 widthSet size::4
[12/04 15:55:56    146s] LayerId::5 widthSet size::4
[12/04 15:55:56    146s] LayerId::6 widthSet size::2
[12/04 15:55:56    146s] Updating RC grid for preRoute extraction ...
[12/04 15:55:56    146s] eee: pegSigSF::1.070000
[12/04 15:55:56    146s] Initializing multi-corner capacitance tables ... 
[12/04 15:55:56    146s] Initializing multi-corner resistance tables ...
[12/04 15:55:56    146s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:55:56    146s] eee: l::2 avDens::0.030148 usedTrk::6136.492460 availTrk::203545.472447 sigTrk::6136.492460
[12/04 15:55:56    146s] eee: l::3 avDens::0.031301 usedTrk::5775.893658 availTrk::184526.504999 sigTrk::5775.893658
[12/04 15:55:56    146s] eee: l::4 avDens::0.032372 usedTrk::357.702577 availTrk::11049.651854 sigTrk::357.702577
[12/04 15:55:56    146s] eee: l::5 avDens::0.012095 usedTrk::655.365874 availTrk::54185.822936 sigTrk::655.365874
[12/04 15:55:56    146s] eee: l::6 avDens::0.066210 usedTrk::6.727778 availTrk::101.612903 sigTrk::6.727778
[12/04 15:55:56    146s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:56    146s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.265631 ; uaWl: 1.000000 ; uaWlH: 0.216311 ; aWlH: 0.000000 ; Pmax: 0.835900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:55:56    146s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:55:56    146s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:55:56    146s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:55:56    146s] 
[12/04 15:55:56    146s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:57    148s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:28 mem=2600.7M
[12/04 15:55:57    148s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:28 mem=2600.7M
[12/04 15:55:57    148s] Creating Lib Analyzer, finished. 
[12/04 15:55:57    148s] Extraction called for design 'CHIP' of instances=1733 and nets=1716 using extraction engine 'preRoute' .
[12/04 15:55:57    148s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:55:57    148s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:55:57    148s] PreRoute RC Extraction called for design CHIP.
[12/04 15:55:57    148s] RC Extraction called in multi-corner(1) mode.
[12/04 15:55:57    148s] RCMode: PreRoute
[12/04 15:55:57    148s]       RC Corner Indexes            0   
[12/04 15:55:57    148s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:55:57    148s] Resistance Scaling Factor    : 1.00000 
[12/04 15:55:57    148s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:55:57    148s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:55:57    148s] Shrink Factor                : 1.00000
[12/04 15:55:57    148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:55:57    148s] Using capacitance table file ...
[12/04 15:55:57    148s] 
[12/04 15:55:57    148s] Trim Metal Layers:
[12/04 15:55:57    148s] LayerId::1 widthSet size::4
[12/04 15:55:57    148s] LayerId::2 widthSet size::4
[12/04 15:55:57    148s] LayerId::3 widthSet size::4
[12/04 15:55:57    148s] LayerId::4 widthSet size::4
[12/04 15:55:57    148s] LayerId::5 widthSet size::4
[12/04 15:55:57    148s] LayerId::6 widthSet size::2
[12/04 15:55:57    148s] Updating RC grid for preRoute extraction ...
[12/04 15:55:57    148s] eee: pegSigSF::1.070000
[12/04 15:55:57    148s] Initializing multi-corner capacitance tables ... 
[12/04 15:55:57    148s] Initializing multi-corner resistance tables ...
[12/04 15:55:57    148s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:55:57    148s] eee: l::2 avDens::0.030148 usedTrk::6136.492460 availTrk::203545.472447 sigTrk::6136.492460
[12/04 15:55:57    148s] eee: l::3 avDens::0.031301 usedTrk::5775.893658 availTrk::184526.504999 sigTrk::5775.893658
[12/04 15:55:57    148s] eee: l::4 avDens::0.032372 usedTrk::357.702577 availTrk::11049.651854 sigTrk::357.702577
[12/04 15:55:57    148s] eee: l::5 avDens::0.012095 usedTrk::655.365874 availTrk::54185.822936 sigTrk::655.365874
[12/04 15:55:57    148s] eee: l::6 avDens::0.066210 usedTrk::6.727778 availTrk::101.612903 sigTrk::6.727778
[12/04 15:55:57    148s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:55:57    148s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.265631 ; uaWl: 1.000000 ; uaWlH: 0.216311 ; aWlH: 0.000000 ; Pmax: 0.835900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:55:57    148s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2600.656M)
[12/04 15:55:57    148s] Compute RC Scale Done ...
[12/04 15:55:57    148s] **optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1751.5M, totSessionCpu=0:02:28 **
[12/04 15:55:58    148s] #################################################################################
[12/04 15:55:58    148s] # Design Stage: PreRoute
[12/04 15:55:58    148s] # Design Name: CHIP
[12/04 15:55:58    148s] # Design Mode: 90nm
[12/04 15:55:58    148s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:55:58    148s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:55:58    148s] # Signoff Settings: SI Off 
[12/04 15:55:58    148s] #################################################################################
[12/04 15:55:58    148s] Calculate delays in Single mode...
[12/04 15:55:58    148s] Topological Sorting (REAL = 0:00:00.0, MEM = 2616.2M, InitMEM = 2616.2M)
[12/04 15:55:58    148s] Start delay calculation (fullDC) (1 T). (MEM=2616.2)
[12/04 15:55:58    148s] End AAE Lib Interpolated Model. (MEM=2616.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:55:58    148s] Total number of fetched objects 1727
[12/04 15:55:58    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:55:58    148s] End delay calculation. (MEM=2632.62 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:55:58    148s] End delay calculation (fullDC). (MEM=2632.62 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:55:58    148s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2632.6M) ***
[12/04 15:55:58    148s] *** IncrReplace #2 [finish] : cpu/real = 0:00:19.7/0:00:19.7 (1.0), totSession cpu/real = 0:02:28.9/0:06:52.8 (0.4), mem = 2632.6M
[12/04 15:55:58    148s] 
[12/04 15:55:58    148s] =============================================================================================
[12/04 15:55:58    148s]  Step TAT Report for IncrReplace #2                                             20.15-s105_1
[12/04 15:55:58    148s] =============================================================================================
[12/04 15:55:58    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:55:58    148s] ---------------------------------------------------------------------------------------------
[12/04 15:55:58    148s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:55:58    148s] [ FullDelayCalc          ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:55:58    148s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:58    148s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   7.4 % )     0:00:01.5 /  0:00:01.4    1.0
[12/04 15:55:58    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:55:58    148s] [ MISC                   ]          0:00:17.8  (  90.4 % )     0:00:17.8 /  0:00:17.9    1.0
[12/04 15:55:58    148s] ---------------------------------------------------------------------------------------------
[12/04 15:55:58    148s]  IncrReplace #2 TOTAL               0:00:19.7  ( 100.0 % )     0:00:19.7 /  0:00:19.7    1.0
[12/04 15:55:58    148s] ---------------------------------------------------------------------------------------------
[12/04 15:55:58    148s] 
[12/04 15:55:58    148s] *** Timing NOT met, worst failing slack is -0.892
[12/04 15:55:58    148s] *** Check timing (0:00:00.0)
[12/04 15:55:58    148s] Deleting Lib Analyzer.
[12/04 15:55:58    148s] Begin: GigaOpt Optimization in WNS mode
[12/04 15:55:58    148s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 15:55:58    148s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:55:58    148s] Info: 87 io nets excluded
[12/04 15:55:58    148s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:55:58    148s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:02:29.0/0:06:52.8 (0.4), mem = 2648.6M
[12/04 15:55:58    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.15
[12/04 15:55:58    148s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:55:58    148s] ### Creating PhyDesignMc. totSessionCpu=0:02:29 mem=2648.6M
[12/04 15:55:58    148s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:55:58    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:2648.6M
[12/04 15:55:58    148s] z: 2, totalTracks: 1
[12/04 15:55:58    148s] z: 4, totalTracks: 1
[12/04 15:55:58    148s] z: 6, totalTracks: 1
[12/04 15:55:58    148s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:55:58    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2648.6M
[12/04 15:55:58    148s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2648.6M
[12/04 15:55:58    148s] Core basic site is core_5040
[12/04 15:55:58    148s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2648.6M
[12/04 15:55:58    148s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2648.6M
[12/04 15:55:58    148s] Fast DP-INIT is on for default
[12/04 15:55:58    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:55:58    148s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:2648.6M
[12/04 15:55:58    148s] OPERPROF:     Starting CMU at level 3, MEM:2648.6M
[12/04 15:55:58    148s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2648.6M
[12/04 15:55:58    148s] 
[12/04 15:55:58    148s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:55:58    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2648.6M
[12/04 15:55:58    149s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2648.6M
[12/04 15:55:58    149s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2648.6M
[12/04 15:55:58    149s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2648.6MB).
[12/04 15:55:58    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:2648.6M
[12/04 15:55:58    149s] TotalInstCnt at PhyDesignMc Initialization: 1,609
[12/04 15:55:58    149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:29 mem=2648.6M
[12/04 15:55:58    149s] ### Creating RouteCongInterface, started
[12/04 15:55:58    149s] 
[12/04 15:55:58    149s] Creating Lib Analyzer ...
[12/04 15:55:58    149s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:55:58    149s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:55:58    149s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:55:58    149s] 
[12/04 15:55:58    149s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:56:00    150s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:31 mem=2648.6M
[12/04 15:56:00    150s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:31 mem=2648.6M
[12/04 15:56:00    150s] Creating Lib Analyzer, finished. 
[12/04 15:56:00    150s] 
[12/04 15:56:00    150s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:56:00    150s] 
[12/04 15:56:00    150s] #optDebug: {0, 1.000}
[12/04 15:56:00    150s] ### Creating RouteCongInterface, finished
[12/04 15:56:00    150s] {MG  {5 0 33.3 0.622122} }
[12/04 15:56:00    150s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=2648.6M
[12/04 15:56:00    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=2648.6M
[12/04 15:56:00    150s] *info: 87 io nets excluded
[12/04 15:56:00    150s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:56:00    150s] *info: 2 clock nets excluded
[12/04 15:56:00    150s] *info: 3 no-driver nets excluded.
[12/04 15:56:00    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.5
[12/04 15:56:00    151s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:56:00    151s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.134 Density 0.63
[12/04 15:56:00    151s] Optimizer WNS Pass 0
[12/04 15:56:00    151s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   |-0.000| -0.000|
|HEPG      |-0.000| -0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

[12/04 15:56:00    151s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2683.7M
[12/04 15:56:00    151s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2683.7M
[12/04 15:56:00    151s] Active Path Group: reg2reg  
[12/04 15:56:00    151s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:00    151s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:56:00    151s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:00    151s] |  -0.000|   -0.892|  -0.000|  -67.134|    0.63%|   0:00:00.0| 2683.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:56:01    151s] |   0.020|   -0.892|   0.000|  -67.134|    0.63%|   0:00:01.0| 2683.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_2_/D      |
[12/04 15:56:01    152s] |   0.034|   -0.892|   0.000|  -67.134|    0.63%|   0:00:00.0| 2691.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:56:02    152s] |   0.057|   -0.892|   0.000|  -67.134|    0.63%|   0:00:01.0| 2691.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:56:02    152s] |   0.057|   -0.892|   0.000|  -67.134|    0.63%|   0:00:00.0| 2691.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:56:02    152s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:02    152s] 
[12/04 15:56:02    152s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=2691.7M) ***
[12/04 15:56:02    152s] Active Path Group: default 
[12/04 15:56:02    152s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:02    152s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:56:02    152s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:02    152s] |  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2691.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:02    152s] |  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2691.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:02    152s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:02    152s] 
[12/04 15:56:02    152s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2691.7M) ***
[12/04 15:56:02    152s] 
[12/04 15:56:02    152s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=2691.7M) ***
[12/04 15:56:02    152s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

[12/04 15:56:02    152s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.134 Density 0.63
[12/04 15:56:02    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31926.4
[12/04 15:56:02    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2691.7M
[12/04 15:56:02    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.022, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:       Starting CMU at level 4, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.039, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:2683.7M
[12/04 15:56:02    152s] TDRefine: refinePlace mode is spiral
[12/04 15:56:02    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.8
[12/04 15:56:02    152s] OPERPROF: Starting RefinePlace at level 1, MEM:2683.7M
[12/04 15:56:02    152s] *** Starting refinePlace (0:02:33 mem=2683.7M) ***
[12/04 15:56:02    152s] Total net bbox length = 2.177e+05 (1.088e+05 1.088e+05) (ext = 1.493e+05)
[12/04 15:56:02    152s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:56:02    152s] 
[12/04 15:56:02    152s] Starting Small incrNP...
[12/04 15:56:02    152s] User Input Parameters:
[12/04 15:56:02    152s] - Congestion Driven    : Off
[12/04 15:56:02    152s] - Timing Driven        : Off
[12/04 15:56:02    152s] - Area-Violation Based : Off
[12/04 15:56:02    152s] - Start Rollback Level : -5
[12/04 15:56:02    152s] - Legalized            : On
[12/04 15:56:02    152s] - Window Based         : Off
[12/04 15:56:02    152s] - eDen incr mode       : Off
[12/04 15:56:02    152s] - Small incr mode      : On
[12/04 15:56:02    152s] 
[12/04 15:56:02    152s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.021, MEM:2683.7M
[12/04 15:56:02    152s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2809 )
[12/04 15:56:02    152s] Density distribution unevenness ratio = 98.123%
[12/04 15:56:02    152s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.030, REAL:0.024, MEM:2683.7M
[12/04 15:56:02    152s] cost 0.744444, thresh 1.000000
[12/04 15:56:02    152s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2683.7M)
[12/04 15:56:02    152s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:56:02    152s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2683.7M
[12/04 15:56:02    152s] Starting refinePlace ...
[12/04 15:56:02    152s] Rule aware DDP is turned off due to no Spiral.
[12/04 15:56:02    152s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:56:02    152s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2683.7MB) @(0:02:33 - 0:02:33).
[12/04 15:56:02    152s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:56:02    152s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:56:02    152s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2683.7MB
[12/04 15:56:02    152s] Statistics of distance of Instance movement in refine placement:
[12/04 15:56:02    152s]   maximum (X+Y) =         0.00 um
[12/04 15:56:02    152s]   mean    (X+Y) =         0.00 um
[12/04 15:56:02    152s] Summary Report:
[12/04 15:56:02    152s] Instances move: 0 (out of 1610 movable)
[12/04 15:56:02    152s] Instances flipped: 0
[12/04 15:56:02    152s] Mean displacement: 0.00 um
[12/04 15:56:02    152s] Max displacement: 0.00 um 
[12/04 15:56:02    152s] Total instances moved : 0
[12/04 15:56:02    152s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.018, MEM:2683.7M
[12/04 15:56:02    152s] Total net bbox length = 2.177e+05 (1.088e+05 1.088e+05) (ext = 1.493e+05)
[12/04 15:56:02    152s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2683.7MB
[12/04 15:56:02    152s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2683.7MB) @(0:02:33 - 0:02:33).
[12/04 15:56:02    152s] *** Finished refinePlace (0:02:33 mem=2683.7M) ***
[12/04 15:56:02    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.8
[12/04 15:56:02    152s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.051, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2683.7M
[12/04 15:56:02    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2683.7M
[12/04 15:56:02    152s] *** maximum move = 0.00 um ***
[12/04 15:56:02    152s] *** Finished re-routing un-routed nets (2683.7M) ***
[12/04 15:56:02    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2683.7M
[12/04 15:56:02    153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2683.7M
[12/04 15:56:02    153s] OPERPROF:     Starting CMU at level 3, MEM:2683.7M
[12/04 15:56:02    153s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2683.7M
[12/04 15:56:02    153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2683.7M
[12/04 15:56:02    153s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2683.7M
[12/04 15:56:02    153s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2683.7M
[12/04 15:56:02    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2683.7M
[12/04 15:56:02    153s] 
[12/04 15:56:02    153s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2683.7M) ***
[12/04 15:56:02    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31926.4
[12/04 15:56:02    153s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.134 Density 0.63
[12/04 15:56:02    153s] Optimizer WNS Pass 1
[12/04 15:56:02    153s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

[12/04 15:56:02    153s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2683.7M
[12/04 15:56:02    153s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2683.7M
[12/04 15:56:02    153s] Active Path Group: default 
[12/04 15:56:02    153s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:02    153s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:56:02    153s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:02    153s] |  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2683.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:02    153s] |  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2683.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:02    153s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:02    153s] 
[12/04 15:56:02    153s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2683.7M) ***
[12/04 15:56:02    153s] 
[12/04 15:56:02    153s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2683.7M) ***
[12/04 15:56:02    153s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

[12/04 15:56:02    153s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

[12/04 15:56:02    153s] Bottom Preferred Layer:
[12/04 15:56:02    153s]     None
[12/04 15:56:02    153s] Via Pillar Rule:
[12/04 15:56:02    153s]     None
[12/04 15:56:02    153s] 
[12/04 15:56:02    153s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2683.7M) ***
[12/04 15:56:02    153s] 
[12/04 15:56:02    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.5
[12/04 15:56:02    153s] Total-nets :: 1712, Stn-nets :: 112, ratio :: 6.54206 %
[12/04 15:56:03    153s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2664.6M
[12/04 15:56:03    153s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.013, MEM:2621.6M
[12/04 15:56:03    153s] TotalInstCnt at PhyDesignMc Destruction: 1,610
[12/04 15:56:03    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.15
[12/04 15:56:03    153s] *** WnsOpt #2 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:02:33.5/0:06:57.4 (0.4), mem = 2621.6M
[12/04 15:56:03    153s] 
[12/04 15:56:03    153s] =============================================================================================
[12/04 15:56:03    153s]  Step TAT Report for WnsOpt #2                                                  20.15-s105_1
[12/04 15:56:03    153s] =============================================================================================
[12/04 15:56:03    153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:56:03    153s] ---------------------------------------------------------------------------------------------
[12/04 15:56:03    153s] [ RefinePlace            ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:56:03    153s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:56:03    153s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  37.2 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:56:03    153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:03    153s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:03    153s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:56:03    153s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:03    153s] [ TransformInit          ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:56:03    153s] [ OptimizationStep       ]      3   0:00:00.0  (   0.8 % )     0:00:01.9 /  0:00:01.9    1.0
[12/04 15:56:03    153s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.3 % )     0:00:01.9 /  0:00:01.9    1.0
[12/04 15:56:03    153s] [ OptGetWeight           ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:56:03    153s] [ OptEval                ]      7   0:00:01.5  (  34.2 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:56:03    153s] [ OptCommit              ]      7   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.2
[12/04 15:56:03    153s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:03    153s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.1    1.0
[12/04 15:56:03    153s] [ IncrDelayCalc          ]     38   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:03    153s] [ SetupOptGetWorkingSet  ]     21   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:56:03    153s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:03    153s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:03    153s] [ MISC                   ]          0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:56:03    153s] ---------------------------------------------------------------------------------------------
[12/04 15:56:03    153s]  WnsOpt #2 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[12/04 15:56:03    153s] ---------------------------------------------------------------------------------------------
[12/04 15:56:03    153s] 
[12/04 15:56:03    153s] End: GigaOpt Optimization in WNS mode
[12/04 15:56:03    153s] *** Timing NOT met, worst failing slack is -0.892
[12/04 15:56:03    153s] *** Check timing (0:00:00.0)
[12/04 15:56:03    153s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:56:03    153s] Deleting Lib Analyzer.
[12/04 15:56:03    153s] Begin: GigaOpt Optimization in TNS mode
[12/04 15:56:03    153s] **INFO: Flow update: High effort path group timing met.
[12/04 15:56:03    153s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 15:56:03    153s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:56:03    153s] Info: 87 io nets excluded
[12/04 15:56:03    153s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:56:03    153s] *** TnsOpt #4 [begin] : totSession cpu/real = 0:02:33.5/0:06:57.4 (0.4), mem = 2621.6M
[12/04 15:56:03    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.16
[12/04 15:56:03    153s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:56:03    153s] ### Creating PhyDesignMc. totSessionCpu=0:02:33 mem=2621.6M
[12/04 15:56:03    153s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:56:03    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2621.6M
[12/04 15:56:03    153s] z: 2, totalTracks: 1
[12/04 15:56:03    153s] z: 4, totalTracks: 1
[12/04 15:56:03    153s] z: 6, totalTracks: 1
[12/04 15:56:03    153s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:56:03    153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2621.6M
[12/04 15:56:03    153s] OPERPROF:     Starting CMU at level 3, MEM:2621.6M
[12/04 15:56:03    153s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2621.6M
[12/04 15:56:03    153s] 
[12/04 15:56:03    153s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:56:03    153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2621.6M
[12/04 15:56:03    153s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2621.6M
[12/04 15:56:03    153s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2621.6M
[12/04 15:56:03    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2621.6MB).
[12/04 15:56:03    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2621.6M
[12/04 15:56:03    153s] TotalInstCnt at PhyDesignMc Initialization: 1,610
[12/04 15:56:03    153s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:34 mem=2621.6M
[12/04 15:56:03    153s] ### Creating RouteCongInterface, started
[12/04 15:56:03    153s] 
[12/04 15:56:03    153s] Creating Lib Analyzer ...
[12/04 15:56:03    153s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:56:03    153s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:56:03    153s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:56:03    153s] 
[12/04 15:56:03    153s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:56:04    154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:35 mem=2623.6M
[12/04 15:56:04    154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:35 mem=2623.6M
[12/04 15:56:04    154s] Creating Lib Analyzer, finished. 
[12/04 15:56:04    154s] 
[12/04 15:56:04    154s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:56:04    154s] 
[12/04 15:56:04    154s] #optDebug: {0, 1.000}
[12/04 15:56:04    154s] ### Creating RouteCongInterface, finished
[12/04 15:56:04    154s] {MG  {5 0 33.3 0.622122} }
[12/04 15:56:04    154s] ### Creating LA Mngr. totSessionCpu=0:02:35 mem=2623.6M
[12/04 15:56:04    154s] ### Creating LA Mngr, finished. totSessionCpu=0:02:35 mem=2623.6M
[12/04 15:56:04    155s] *info: 87 io nets excluded
[12/04 15:56:04    155s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:56:04    155s] *info: 2 clock nets excluded
[12/04 15:56:04    155s] *info: 3 no-driver nets excluded.
[12/04 15:56:04    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.6
[12/04 15:56:04    155s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:56:04    155s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.134 Density 0.63
[12/04 15:56:04    155s] Optimizer TNS Opt
[12/04 15:56:04    155s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

[12/04 15:56:04    155s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2642.7M
[12/04 15:56:04    155s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2642.7M
[12/04 15:56:04    155s] Active Path Group: default 
[12/04 15:56:04    155s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:04    155s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:56:04    155s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:04    155s] |  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2642.7M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:07    157s] |  -0.892|   -0.892| -66.974|  -66.974|    0.63%|   0:00:03.0| 2683.9M|av_func_mode_max|  default| tetris[27]                          |
[12/04 15:56:07    158s] |  -0.892|   -0.892| -66.963|  -66.963|    0.63%|   0:00:00.0| 2683.9M|av_func_mode_max|  default| tetris[27]                          |
[12/04 15:56:08    158s] |  -0.892|   -0.892| -66.915|  -66.915|    0.63%|   0:00:01.0| 2683.9M|av_func_mode_max|  default| tetris[21]                          |
[12/04 15:56:10    160s] |  -0.892|   -0.892| -66.843|  -66.843|    0.63%|   0:00:02.0| 2683.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:56:11    161s] |  -0.892|   -0.892| -66.828|  -66.828|    0.63%|   0:00:01.0| 2683.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 15:56:11    161s] |  -0.892|   -0.892| -66.806|  -66.806|    0.63%|   0:00:00.0| 2683.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 15:56:11    162s] |  -0.892|   -0.892| -66.745|  -66.745|    0.63%|   0:00:00.0| 2683.9M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
[12/04 15:56:11    162s] |  -0.892|   -0.892| -66.707|  -66.707|    0.63%|   0:00:00.0| 2683.9M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
[12/04 15:56:12    162s] |  -0.892|   -0.892| -66.707|  -66.707|    0.63%|   0:00:01.0| 2683.9M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:12    162s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:12    162s] 
[12/04 15:56:12    162s] *** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:08.0 mem=2683.9M) ***
[12/04 15:56:12    162s] 
[12/04 15:56:12    162s] *** Finished Optimize Step Cumulative (cpu=0:00:07.3 real=0:00:08.0 mem=2683.9M) ***
[12/04 15:56:12    162s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.707|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-66.707|
+----------+------+-------+

[12/04 15:56:12    162s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.707 Density 0.63
[12/04 15:56:12    162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31926.5
[12/04 15:56:12    162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:       Starting CMU at level 4, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.042, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.043, MEM:2683.9M
[12/04 15:56:12    162s] TDRefine: refinePlace mode is spiral
[12/04 15:56:12    162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.9
[12/04 15:56:12    162s] OPERPROF: Starting RefinePlace at level 1, MEM:2683.9M
[12/04 15:56:12    162s] *** Starting refinePlace (0:02:43 mem=2683.9M) ***
[12/04 15:56:12    162s] Total net bbox length = 2.177e+05 (1.089e+05 1.089e+05) (ext = 1.492e+05)
[12/04 15:56:12    162s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:56:12    162s] 
[12/04 15:56:12    162s] Starting Small incrNP...
[12/04 15:56:12    162s] User Input Parameters:
[12/04 15:56:12    162s] - Congestion Driven    : Off
[12/04 15:56:12    162s] - Timing Driven        : Off
[12/04 15:56:12    162s] - Area-Violation Based : Off
[12/04 15:56:12    162s] - Start Rollback Level : -5
[12/04 15:56:12    162s] - Legalized            : On
[12/04 15:56:12    162s] - Window Based         : Off
[12/04 15:56:12    162s] - eDen incr mode       : Off
[12/04 15:56:12    162s] - Small incr mode      : On
[12/04 15:56:12    162s] 
[12/04 15:56:12    162s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2683.9M
[12/04 15:56:12    162s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:2683.9M
[12/04 15:56:12    162s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:56:12    162s] Density distribution unevenness ratio = 98.098%
[12/04 15:56:12    162s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.030, REAL:0.025, MEM:2683.9M
[12/04 15:56:12    162s] cost 0.769136, thresh 1.000000
[12/04 15:56:12    162s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2683.9M)
[12/04 15:56:12    162s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:56:12    162s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2683.9M
[12/04 15:56:12    162s] Starting refinePlace ...
[12/04 15:56:12    162s] One DDP V2 for no tweak run.
[12/04 15:56:12    162s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:56:12    162s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2683.9MB) @(0:02:43 - 0:02:43).
[12/04 15:56:12    162s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:56:12    162s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:56:12    162s] 
[12/04 15:56:12    162s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:56:12    162s] Move report: legalization moves 48 insts, mean move: 4.41 um, max move: 18.84 um spiral
[12/04 15:56:12    162s] 	Max move on inst (CORE/U1243): (1741.58, 1727.60) --> (1737.86, 1712.48)
[12/04 15:56:12    162s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2687.0MB) @(0:02:43 - 0:02:43).
[12/04 15:56:12    162s] Move report: Detail placement moves 48 insts, mean move: 4.41 um, max move: 18.84 um 
[12/04 15:56:12    162s] 	Max move on inst (CORE/U1243): (1741.58, 1727.60) --> (1737.86, 1712.48)
[12/04 15:56:12    162s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2687.0MB
[12/04 15:56:12    162s] Statistics of distance of Instance movement in refine placement:
[12/04 15:56:12    162s]   maximum (X+Y) =        18.84 um
[12/04 15:56:12    162s]   inst (CORE/U1243) with max move: (1741.58, 1727.6) -> (1737.86, 1712.48)
[12/04 15:56:12    162s]   mean    (X+Y) =         4.41 um
[12/04 15:56:12    162s] Summary Report:
[12/04 15:56:12    162s] Instances move: 48 (out of 1618 movable)
[12/04 15:56:12    162s] Instances flipped: 0
[12/04 15:56:12    162s] Mean displacement: 4.41 um
[12/04 15:56:12    162s] Max displacement: 18.84 um (Instance: CORE/U1243) (1741.58, 1727.6) -> (1737.86, 1712.48)
[12/04 15:56:12    162s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[12/04 15:56:12    162s] Total instances moved : 48
[12/04 15:56:12    162s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.028, MEM:2687.0M
[12/04 15:56:12    162s] Total net bbox length = 2.179e+05 (1.090e+05 1.089e+05) (ext = 1.492e+05)
[12/04 15:56:12    162s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2687.0MB
[12/04 15:56:12    162s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2687.0MB) @(0:02:43 - 0:02:43).
[12/04 15:56:12    162s] *** Finished refinePlace (0:02:43 mem=2687.0M) ***
[12/04 15:56:12    162s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.9
[12/04 15:56:12    162s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.062, MEM:2687.0M
[12/04 15:56:12    162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2687.0M
[12/04 15:56:12    162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2684.0M
[12/04 15:56:12    162s] *** maximum move = 18.84 um ***
[12/04 15:56:12    162s] *** Finished re-routing un-routed nets (2684.0M) ***
[12/04 15:56:12    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:2684.0M
[12/04 15:56:12    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2684.0M
[12/04 15:56:12    162s] OPERPROF:     Starting CMU at level 3, MEM:2684.0M
[12/04 15:56:12    162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2684.0M
[12/04 15:56:12    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2684.0M
[12/04 15:56:12    162s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2684.0M
[12/04 15:56:12    162s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2684.0M
[12/04 15:56:12    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2684.0M
[12/04 15:56:12    162s] 
[12/04 15:56:12    162s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2684.0M) ***
[12/04 15:56:12    162s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31926.5
[12/04 15:56:12    162s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.707 Density 0.63
[12/04 15:56:12    162s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.707|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-66.707|
+----------+------+-------+

[12/04 15:56:12    162s] Bottom Preferred Layer:
[12/04 15:56:12    162s] +---------------+------------+----------+
[12/04 15:56:12    162s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:56:12    162s] +---------------+------------+----------+
[12/04 15:56:12    162s] | metal5 (z=5)  |          3 | default  |
[12/04 15:56:12    162s] +---------------+------------+----------+
[12/04 15:56:12    162s] Via Pillar Rule:
[12/04 15:56:12    162s]     None
[12/04 15:56:12    162s] 
[12/04 15:56:12    162s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.7 real=0:00:08.0 mem=2684.0M) ***
[12/04 15:56:12    162s] 
[12/04 15:56:12    162s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.6
[12/04 15:56:12    162s] Total-nets :: 1720, Stn-nets :: 167, ratio :: 9.7093 %
[12/04 15:56:12    162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2664.9M
[12/04 15:56:12    163s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2621.9M
[12/04 15:56:12    163s] TotalInstCnt at PhyDesignMc Destruction: 1,618
[12/04 15:56:12    163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.16
[12/04 15:56:12    163s] *** TnsOpt #4 [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 0:02:43.0/0:07:06.9 (0.4), mem = 2621.9M
[12/04 15:56:12    163s] 
[12/04 15:56:12    163s] =============================================================================================
[12/04 15:56:12    163s]  Step TAT Report for TnsOpt #4                                                  20.15-s105_1
[12/04 15:56:12    163s] =============================================================================================
[12/04 15:56:12    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:56:12    163s] ---------------------------------------------------------------------------------------------
[12/04 15:56:12    163s] [ RefinePlace            ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:56:12    163s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:56:12    163s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  14.1 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 15:56:12    163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:12    163s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:12    163s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:56:12    163s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:12    163s] [ TransformInit          ]      1   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 15:56:12    163s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:07.3 /  0:00:07.3    1.0
[12/04 15:56:12    163s] [ OptSingleIteration     ]     31   0:00:00.0  (   0.4 % )     0:00:07.3 /  0:00:07.3    1.0
[12/04 15:56:12    163s] [ OptGetWeight           ]     31   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.6
[12/04 15:56:12    163s] [ OptEval                ]     31   0:00:07.0  (  73.9 % )     0:00:07.0 /  0:00:07.0    1.0
[12/04 15:56:12    163s] [ OptCommit              ]     31   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:56:12    163s] [ IncrTimingUpdate       ]     28   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.1
[12/04 15:56:12    163s] [ PostCommitDelayUpdate  ]     31   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[12/04 15:56:12    163s] [ IncrDelayCalc          ]     56   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:56:12    163s] [ SetupOptGetWorkingSet  ]     93   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.4
[12/04 15:56:12    163s] [ SetupOptGetActiveNode  ]     93   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:12    163s] [ SetupOptSlackGraph     ]     31   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.7
[12/04 15:56:12    163s] [ MISC                   ]          0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 15:56:12    163s] ---------------------------------------------------------------------------------------------
[12/04 15:56:12    163s]  TnsOpt #4 TOTAL                    0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:09.5    1.0
[12/04 15:56:12    163s] ---------------------------------------------------------------------------------------------
[12/04 15:56:12    163s] 
[12/04 15:56:12    163s] End: GigaOpt Optimization in TNS mode
[12/04 15:56:12    163s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 15:56:12    163s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:56:12    163s] Info: 87 io nets excluded
[12/04 15:56:12    163s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:56:12    163s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=2621.9M
[12/04 15:56:12    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=2621.9M
[12/04 15:56:12    163s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:56:12    163s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:56:12    163s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=2641.0M
[12/04 15:56:12    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:2641.0M
[12/04 15:56:12    163s] z: 2, totalTracks: 1
[12/04 15:56:12    163s] z: 4, totalTracks: 1
[12/04 15:56:12    163s] z: 6, totalTracks: 1
[12/04 15:56:12    163s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:56:12    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2641.0M
[12/04 15:56:12    163s] OPERPROF:     Starting CMU at level 3, MEM:2641.0M
[12/04 15:56:12    163s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2641.0M
[12/04 15:56:12    163s] 
[12/04 15:56:12    163s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:56:12    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2641.0M
[12/04 15:56:12    163s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2641.0M
[12/04 15:56:12    163s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2641.0M
[12/04 15:56:12    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2641.0MB).
[12/04 15:56:12    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2641.0M
[12/04 15:56:12    163s] TotalInstCnt at PhyDesignMc Initialization: 1,618
[12/04 15:56:12    163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=2641.0M
[12/04 15:56:12    163s] Begin: Area Reclaim Optimization
[12/04 15:56:12    163s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:02:43.1/0:07:06.9 (0.4), mem = 2641.0M
[12/04 15:56:12    163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.17
[12/04 15:56:12    163s] ### Creating RouteCongInterface, started
[12/04 15:56:12    163s] 
[12/04 15:56:12    163s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:56:12    163s] 
[12/04 15:56:12    163s] #optDebug: {0, 1.000}
[12/04 15:56:12    163s] ### Creating RouteCongInterface, finished
[12/04 15:56:12    163s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=2641.0M
[12/04 15:56:12    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=2641.0M
[12/04 15:56:12    163s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2641.0M
[12/04 15:56:12    163s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2641.0M
[12/04 15:56:12    163s] Reclaim Optimization WNS Slack -0.892  TNS Slack -66.707 Density 0.63
[12/04 15:56:12    163s] +---------+---------+--------+--------+------------+--------+
[12/04 15:56:12    163s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:56:12    163s] +---------+---------+--------+--------+------------+--------+
[12/04 15:56:12    163s] |    0.63%|        -|  -0.892| -66.707|   0:00:00.0| 2641.0M|
[12/04 15:56:12    163s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:56:12    163s] |    0.63%|        0|  -0.892| -66.707|   0:00:00.0| 2660.1M|
[12/04 15:56:12    163s] |    0.63%|        6|  -0.892| -66.666|   0:00:00.0| 2679.1M|
[12/04 15:56:13    164s] |    0.63%|       54|  -0.892| -66.876|   0:00:01.0| 2679.1M|
[12/04 15:56:13    164s] |    0.63%|        0|  -0.892| -66.876|   0:00:00.0| 2679.1M|
[12/04 15:56:13    164s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:56:13    164s] |    0.63%|        0|  -0.892| -66.876|   0:00:00.0| 2679.1M|
[12/04 15:56:13    164s] +---------+---------+--------+--------+------------+--------+
[12/04 15:56:13    164s] Reclaim Optimization End WNS Slack -0.892  TNS Slack -66.876 Density 0.63
[12/04 15:56:13    164s] 
[12/04 15:56:13    164s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 1 Resize = 42 **
[12/04 15:56:13    164s] --------------------------------------------------------------
[12/04 15:56:13    164s] |                                   | Total     | Sequential |
[12/04 15:56:13    164s] --------------------------------------------------------------
[12/04 15:56:13    164s] | Num insts resized                 |      42  |       5    |
[12/04 15:56:13    164s] | Num insts undone                  |      12  |       5    |
[12/04 15:56:13    164s] | Num insts Downsized               |      42  |       5    |
[12/04 15:56:13    164s] | Num insts Samesized               |       0  |       0    |
[12/04 15:56:13    164s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:56:13    164s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 15:56:13    164s] --------------------------------------------------------------
[12/04 15:56:13    164s] Bottom Preferred Layer:
[12/04 15:56:13    164s] +---------------+------------+----------+
[12/04 15:56:13    164s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:56:13    164s] +---------------+------------+----------+
[12/04 15:56:13    164s] | metal5 (z=5)  |          3 | default  |
[12/04 15:56:13    164s] +---------------+------------+----------+
[12/04 15:56:13    164s] Via Pillar Rule:
[12/04 15:56:13    164s]     None
[12/04 15:56:13    164s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[12/04 15:56:13    164s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:       Starting CMU at level 4, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.024, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.024, MEM:2679.1M
[12/04 15:56:13    164s] TDRefine: refinePlace mode is spiral
[12/04 15:56:13    164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.10
[12/04 15:56:13    164s] OPERPROF: Starting RefinePlace at level 1, MEM:2679.1M
[12/04 15:56:13    164s] *** Starting refinePlace (0:02:44 mem=2679.1M) ***
[12/04 15:56:13    164s] Total net bbox length = 2.179e+05 (1.090e+05 1.089e+05) (ext = 1.492e+05)
[12/04 15:56:13    164s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:56:13    164s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2679.1M
[12/04 15:56:13    164s] Starting refinePlace ...
[12/04 15:56:13    164s] One DDP V2 for no tweak run.
[12/04 15:56:13    164s] 
[12/04 15:56:13    164s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:56:13    164s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 15:56:13    164s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2679.1MB) @(0:02:44 - 0:02:44).
[12/04 15:56:13    164s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:56:13    164s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2679.1MB
[12/04 15:56:13    164s] Statistics of distance of Instance movement in refine placement:
[12/04 15:56:13    164s]   maximum (X+Y) =         0.00 um
[12/04 15:56:13    164s]   mean    (X+Y) =         0.00 um
[12/04 15:56:13    164s] Summary Report:
[12/04 15:56:13    164s] Instances move: 0 (out of 1612 movable)
[12/04 15:56:13    164s] Instances flipped: 0
[12/04 15:56:13    164s] Mean displacement: 0.00 um
[12/04 15:56:13    164s] Max displacement: 0.00 um 
[12/04 15:56:13    164s] Total instances moved : 0
[12/04 15:56:13    164s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:2679.1M
[12/04 15:56:13    164s] Total net bbox length = 2.179e+05 (1.090e+05 1.089e+05) (ext = 1.492e+05)
[12/04 15:56:13    164s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2679.1MB
[12/04 15:56:13    164s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2679.1MB) @(0:02:44 - 0:02:44).
[12/04 15:56:13    164s] *** Finished refinePlace (0:02:44 mem=2679.1M) ***
[12/04 15:56:13    164s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.10
[12/04 15:56:13    164s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.017, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2679.1M
[12/04 15:56:13    164s] *** maximum move = 0.00 um ***
[12/04 15:56:13    164s] *** Finished re-routing un-routed nets (2679.1M) ***
[12/04 15:56:13    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:     Starting CMU at level 3, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2679.1M
[12/04 15:56:13    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2679.1M
[12/04 15:56:13    164s] 
[12/04 15:56:13    164s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2679.1M) ***
[12/04 15:56:13    164s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.17
[12/04 15:56:13    164s] *** AreaOpt #4 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:44.3/0:07:08.1 (0.4), mem = 2679.1M
[12/04 15:56:13    164s] 
[12/04 15:56:13    164s] =============================================================================================
[12/04 15:56:13    164s]  Step TAT Report for AreaOpt #4                                                 20.15-s105_1
[12/04 15:56:13    164s] =============================================================================================
[12/04 15:56:13    164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:56:13    164s] ---------------------------------------------------------------------------------------------
[12/04 15:56:13    164s] [ RefinePlace            ]      1   0:00:00.1  (  11.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:56:13    164s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:13    164s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:13    164s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:56:13    164s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:13    164s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.6 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:56:13    164s] [ OptGetWeight           ]     75   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:13    164s] [ OptEval                ]     75   0:00:00.2  (  20.6 % )     0:00:00.2 /  0:00:00.3    1.1
[12/04 15:56:13    164s] [ OptCommit              ]     75   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:56:13    164s] [ IncrTimingUpdate       ]     23   0:00:00.2  (  15.1 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:56:13    164s] [ PostCommitDelayUpdate  ]     80   0:00:00.1  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:56:13    164s] [ IncrDelayCalc          ]    109   0:00:00.2  (  19.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:56:13    164s] [ MISC                   ]          0:00:00.2  (  19.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:56:13    164s] ---------------------------------------------------------------------------------------------
[12/04 15:56:13    164s]  AreaOpt #4 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/04 15:56:13    164s] ---------------------------------------------------------------------------------------------
[12/04 15:56:13    164s] 
[12/04 15:56:13    164s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2660.1M
[12/04 15:56:13    164s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2622.1M
[12/04 15:56:13    164s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:56:13    164s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2622.06M, totSessionCpu=0:02:44).
[12/04 15:56:13    164s] Begin: GigaOpt postEco DRV Optimization
[12/04 15:56:13    164s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 15:56:13    164s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:02:44.3/0:07:08.2 (0.4), mem = 2622.1M
[12/04 15:56:13    164s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:56:13    164s] Info: 87 io nets excluded
[12/04 15:56:13    164s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:56:13    164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.18
[12/04 15:56:13    164s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:56:13    164s] ### Creating PhyDesignMc. totSessionCpu=0:02:44 mem=2622.1M
[12/04 15:56:13    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2622.1M
[12/04 15:56:13    164s] z: 2, totalTracks: 1
[12/04 15:56:13    164s] z: 4, totalTracks: 1
[12/04 15:56:13    164s] z: 6, totalTracks: 1
[12/04 15:56:13    164s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:56:13    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.1M
[12/04 15:56:13    164s] OPERPROF:     Starting CMU at level 3, MEM:2622.1M
[12/04 15:56:13    164s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2622.1M
[12/04 15:56:13    164s] 
[12/04 15:56:13    164s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:56:13    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2622.1M
[12/04 15:56:13    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2622.1M
[12/04 15:56:13    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2622.1M
[12/04 15:56:13    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2622.1MB).
[12/04 15:56:13    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2622.1M
[12/04 15:56:13    164s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:56:13    164s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:44 mem=2622.1M
[12/04 15:56:13    164s] ### Creating RouteCongInterface, started
[12/04 15:56:13    164s] 
[12/04 15:56:13    164s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:56:13    164s] 
[12/04 15:56:13    164s] #optDebug: {0, 1.000}
[12/04 15:56:13    164s] ### Creating RouteCongInterface, finished
[12/04 15:56:13    164s] {MG  {5 0 33.3 0.622122} }
[12/04 15:56:13    164s] ### Creating LA Mngr. totSessionCpu=0:02:44 mem=2622.1M
[12/04 15:56:13    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:44 mem=2622.1M
[12/04 15:56:14    164s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2641.1M
[12/04 15:56:14    164s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2641.1M
[12/04 15:56:14    164s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:56:14    164s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:56:14    164s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:56:14    164s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:56:14    164s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:56:14    164s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:56:14    164s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -66.88|       0|       0|       0|  0.63%|          |         |
[12/04 15:56:14    164s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:56:14    164s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -66.88|       0|       0|       0|  0.63%| 0:00:00.0|  2641.1M|
[12/04 15:56:14    164s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:56:14    164s] Bottom Preferred Layer:
[12/04 15:56:14    164s] +---------------+------------+----------+
[12/04 15:56:14    164s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:56:14    164s] +---------------+------------+----------+
[12/04 15:56:14    164s] | metal5 (z=5)  |          3 | default  |
[12/04 15:56:14    164s] +---------------+------------+----------+
[12/04 15:56:14    164s] Via Pillar Rule:
[12/04 15:56:14    164s]     None
[12/04 15:56:14    164s] 
[12/04 15:56:14    164s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2641.1M) ***
[12/04 15:56:14    164s] 
[12/04 15:56:14    164s] Total-nets :: 1714, Stn-nets :: 166, ratio :: 9.68495 %
[12/04 15:56:14    164s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2622.1M
[12/04 15:56:14    164s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2622.1M
[12/04 15:56:14    164s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:56:14    164s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.18
[12/04 15:56:14    164s] *** DrvOpt #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:44.6/0:07:08.5 (0.4), mem = 2622.1M
[12/04 15:56:14    164s] 
[12/04 15:56:14    164s] =============================================================================================
[12/04 15:56:14    164s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/04 15:56:14    164s] =============================================================================================
[12/04 15:56:14    164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:56:14    164s] ---------------------------------------------------------------------------------------------
[12/04 15:56:14    164s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:14    164s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:14    164s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  18.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:14    164s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  13.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:56:14    164s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:14    164s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:14    164s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:14    164s] [ MISC                   ]          0:00:00.2  (  62.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:56:14    164s] ---------------------------------------------------------------------------------------------
[12/04 15:56:14    164s]  DrvOpt #4 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:56:14    164s] ---------------------------------------------------------------------------------------------
[12/04 15:56:14    164s] 
[12/04 15:56:14    164s] End: GigaOpt postEco DRV Optimization
[12/04 15:56:14    164s] GigaOpt: WNS changes after postEco optimization: -0.090 -> -0.090 (bump = 0.0)
[12/04 15:56:14    164s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 15:56:14    164s] Design TNS changes after trial route: -66.876 -> -66.876
[12/04 15:56:14    164s] Begin: GigaOpt TNS non-legal recovery
[12/04 15:56:14    164s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/04 15:56:14    164s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:56:14    164s] Info: 87 io nets excluded
[12/04 15:56:14    164s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:56:14    164s] *** TnsOpt #5 [begin] : totSession cpu/real = 0:02:44.7/0:07:08.5 (0.4), mem = 2622.1M
[12/04 15:56:14    164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.19
[12/04 15:56:14    164s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:56:14    164s] ### Creating PhyDesignMc. totSessionCpu=0:02:45 mem=2622.1M
[12/04 15:56:14    164s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:56:14    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2622.1M
[12/04 15:56:14    164s] z: 2, totalTracks: 1
[12/04 15:56:14    164s] z: 4, totalTracks: 1
[12/04 15:56:14    164s] z: 6, totalTracks: 1
[12/04 15:56:14    164s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:56:14    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.1M
[12/04 15:56:14    164s] OPERPROF:     Starting CMU at level 3, MEM:2622.1M
[12/04 15:56:14    164s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2622.1M
[12/04 15:56:14    164s] 
[12/04 15:56:14    164s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:56:14    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2622.1M
[12/04 15:56:14    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2622.1M
[12/04 15:56:14    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2622.1M
[12/04 15:56:14    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2622.1MB).
[12/04 15:56:14    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:2622.1M
[12/04 15:56:14    164s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:56:14    164s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:45 mem=2622.1M
[12/04 15:56:14    164s] ### Creating RouteCongInterface, started
[12/04 15:56:14    164s] 
[12/04 15:56:14    164s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:56:14    164s] 
[12/04 15:56:14    164s] #optDebug: {0, 1.000}
[12/04 15:56:14    164s] ### Creating RouteCongInterface, finished
[12/04 15:56:14    164s] {MG  {5 0 33.3 0.622122} }
[12/04 15:56:14    164s] ### Creating LA Mngr. totSessionCpu=0:02:45 mem=2622.1M
[12/04 15:56:14    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:45 mem=2622.1M
[12/04 15:56:14    165s] *info: 87 io nets excluded
[12/04 15:56:14    165s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:56:14    165s] *info: 2 clock nets excluded
[12/04 15:56:14    165s] *info: 3 no-driver nets excluded.
[12/04 15:56:14    165s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.7
[12/04 15:56:14    165s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:56:14    165s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.876 Density 0.63
[12/04 15:56:14    165s] Optimizer TNS Opt
[12/04 15:56:14    165s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.875|
|reg2reg   |-0.001| -0.001|
|HEPG      |-0.001| -0.001|
|All Paths |-0.892|-66.876|
+----------+------+-------+

[12/04 15:56:14    165s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2643.1M
[12/04 15:56:14    165s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2643.1M
[12/04 15:56:14    165s] Active Path Group: reg2reg  
[12/04 15:56:14    165s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:14    165s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:56:14    165s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:14    165s] |  -0.001|   -0.892|  -0.001|  -66.876|    0.63%|   0:00:00.0| 2643.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
[12/04 15:56:14    165s] |   0.000|   -0.892|   0.000|  -66.875|    0.63%|   0:00:00.0| 2681.3M|av_func_mode_max|       NA| NA                                  |
[12/04 15:56:14    165s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:14    165s] 
[12/04 15:56:14    165s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2681.3M) ***
[12/04 15:56:14    165s] Active Path Group: default 
[12/04 15:56:14    165s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:14    165s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:56:14    165s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:14    165s] |  -0.892|   -0.892| -66.875|  -66.875|    0.63%|   0:00:00.0| 2681.3M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:17    167s] |  -0.892|   -0.892| -67.026|  -67.026|    0.63%|   0:00:03.0| 2684.4M|av_func_mode_max|  default| CORE/position_f_reg_2_/D            |
[12/04 15:56:17    167s] |  -0.892|   -0.892| -67.026|  -67.026|    0.63%|   0:00:00.0| 2684.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:17    167s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] *** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=2684.4M) ***
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] *** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:03.0 mem=2684.4M) ***
[12/04 15:56:17    167s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

[12/04 15:56:17    167s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.026 Density 0.63
[12/04 15:56:17    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31926.6
[12/04 15:56:17    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.020, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:       Starting CMU at level 4, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.042, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.042, MEM:2684.4M
[12/04 15:56:17    167s] TDRefine: refinePlace mode is spiral
[12/04 15:56:17    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.11
[12/04 15:56:17    167s] OPERPROF: Starting RefinePlace at level 1, MEM:2684.4M
[12/04 15:56:17    167s] *** Starting refinePlace (0:02:48 mem=2684.4M) ***
[12/04 15:56:17    167s] Total net bbox length = 2.162e+05 (1.084e+05 1.078e+05) (ext = 1.491e+05)
[12/04 15:56:17    167s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] Starting Small incrNP...
[12/04 15:56:17    167s] User Input Parameters:
[12/04 15:56:17    167s] - Congestion Driven    : Off
[12/04 15:56:17    167s] - Timing Driven        : Off
[12/04 15:56:17    167s] - Area-Violation Based : Off
[12/04 15:56:17    167s] - Start Rollback Level : -5
[12/04 15:56:17    167s] - Legalized            : On
[12/04 15:56:17    167s] - Window Based         : Off
[12/04 15:56:17    167s] - eDen incr mode       : Off
[12/04 15:56:17    167s] - Small incr mode      : On
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:2684.4M
[12/04 15:56:17    167s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2809 )
[12/04 15:56:17    167s] Density distribution unevenness ratio = 97.996%
[12/04 15:56:17    167s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.030, REAL:0.025, MEM:2684.4M
[12/04 15:56:17    167s] cost 0.741975, thresh 1.000000
[12/04 15:56:17    167s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2684.4M)
[12/04 15:56:17    167s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:56:17    167s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2684.4M
[12/04 15:56:17    167s] Starting refinePlace ...
[12/04 15:56:17    167s] One DDP V2 for no tweak run.
[12/04 15:56:17    167s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:56:17    167s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2684.4MB) @(0:02:48 - 0:02:48).
[12/04 15:56:17    167s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:56:17    167s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:56:17    167s] Move report: legalization moves 2 insts, mean move: 0.62 um, max move: 0.62 um spiral
[12/04 15:56:17    167s] 	Max move on inst (CORE/FE_OCPC286_C_in_valid): (1685.78, 1752.80) --> (1685.16, 1752.80)
[12/04 15:56:17    167s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2684.4MB) @(0:02:48 - 0:02:48).
[12/04 15:56:17    167s] Move report: Detail placement moves 2 insts, mean move: 0.62 um, max move: 0.62 um 
[12/04 15:56:17    167s] 	Max move on inst (CORE/FE_OCPC286_C_in_valid): (1685.78, 1752.80) --> (1685.16, 1752.80)
[12/04 15:56:17    167s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2684.4MB
[12/04 15:56:17    167s] Statistics of distance of Instance movement in refine placement:
[12/04 15:56:17    167s]   maximum (X+Y) =         0.62 um
[12/04 15:56:17    167s]   inst (CORE/FE_OCPC286_C_in_valid) with max move: (1685.78, 1752.8) -> (1685.16, 1752.8)
[12/04 15:56:17    167s]   mean    (X+Y) =         0.62 um
[12/04 15:56:17    167s] Summary Report:
[12/04 15:56:17    167s] Instances move: 2 (out of 1612 movable)
[12/04 15:56:17    167s] Instances flipped: 0
[12/04 15:56:17    167s] Mean displacement: 0.62 um
[12/04 15:56:17    167s] Max displacement: 0.62 um (Instance: CORE/FE_OCPC286_C_in_valid) (1685.78, 1752.8) -> (1685.16, 1752.8)
[12/04 15:56:17    167s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 15:56:17    167s] Total instances moved : 2
[12/04 15:56:17    167s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.027, MEM:2684.4M
[12/04 15:56:17    167s] Total net bbox length = 2.162e+05 (1.084e+05 1.078e+05) (ext = 1.491e+05)
[12/04 15:56:17    167s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2684.4MB
[12/04 15:56:17    167s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2684.4MB) @(0:02:48 - 0:02:48).
[12/04 15:56:17    167s] *** Finished refinePlace (0:02:48 mem=2684.4M) ***
[12/04 15:56:17    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.11
[12/04 15:56:17    167s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.062, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2684.4M
[12/04 15:56:17    167s] *** maximum move = 0.62 um ***
[12/04 15:56:17    167s] *** Finished re-routing un-routed nets (2684.4M) ***
[12/04 15:56:17    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:     Starting CMU at level 3, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2684.4M
[12/04 15:56:17    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2684.4M
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2684.4M) ***
[12/04 15:56:17    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31926.6
[12/04 15:56:17    167s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.026 Density 0.63
[12/04 15:56:17    167s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

[12/04 15:56:17    167s] Bottom Preferred Layer:
[12/04 15:56:17    167s] +---------------+------------+----------+
[12/04 15:56:17    167s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:56:17    167s] +---------------+------------+----------+
[12/04 15:56:17    167s] | metal5 (z=5)  |          3 | default  |
[12/04 15:56:17    167s] +---------------+------------+----------+
[12/04 15:56:17    167s] Via Pillar Rule:
[12/04 15:56:17    167s]     None
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=2684.4M) ***
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.7
[12/04 15:56:17    167s] Total-nets :: 1714, Stn-nets :: 172, ratio :: 10.035 %
[12/04 15:56:17    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2665.3M
[12/04 15:56:17    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:2622.3M
[12/04 15:56:17    167s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:56:17    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.19
[12/04 15:56:17    167s] *** TnsOpt #5 [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:02:47.9/0:07:11.8 (0.4), mem = 2622.3M
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] =============================================================================================
[12/04 15:56:17    167s]  Step TAT Report for TnsOpt #5                                                  20.15-s105_1
[12/04 15:56:17    167s] =============================================================================================
[12/04 15:56:17    167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:56:17    167s] ---------------------------------------------------------------------------------------------
[12/04 15:56:17    167s] [ RefinePlace            ]      1   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:56:17    167s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:56:17    167s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:17    167s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:17    167s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:56:17    167s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:17    167s] [ TransformInit          ]      1   0:00:00.3  (   9.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:56:17    167s] [ OptimizationStep       ]      2   0:00:00.0  (   1.0 % )     0:00:02.5 /  0:00:02.5    1.0
[12/04 15:56:17    167s] [ OptSingleIteration     ]     15   0:00:00.0  (   0.4 % )     0:00:02.4 /  0:00:02.4    1.0
[12/04 15:56:17    167s] [ OptGetWeight           ]     15   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:56:17    167s] [ OptEval                ]     15   0:00:02.3  (  71.1 % )     0:00:02.3 /  0:00:02.3    1.0
[12/04 15:56:17    167s] [ OptCommit              ]     15   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:17    167s] [ IncrTimingUpdate       ]     19   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:56:17    167s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:56:17    167s] [ IncrDelayCalc          ]     19   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:56:17    167s] [ SetupOptGetWorkingSet  ]     21   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:17    167s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:17    167s] [ SetupOptSlackGraph     ]     15   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:56:17    167s] [ MISC                   ]          0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 15:56:17    167s] ---------------------------------------------------------------------------------------------
[12/04 15:56:17    167s]  TnsOpt #5 TOTAL                    0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[12/04 15:56:17    167s] ---------------------------------------------------------------------------------------------
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] End: GigaOpt TNS non-legal recovery
[12/04 15:56:17    167s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 15:56:17    167s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 15:56:17    167s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:56:17    167s] Info: 87 io nets excluded
[12/04 15:56:17    167s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:56:17    167s] *** TnsOpt #6 [begin] : totSession cpu/real = 0:02:48.0/0:07:11.8 (0.4), mem = 2622.3M
[12/04 15:56:17    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.20
[12/04 15:56:17    167s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:56:17    167s] ### Creating PhyDesignMc. totSessionCpu=0:02:48 mem=2622.3M
[12/04 15:56:17    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:2622.3M
[12/04 15:56:17    167s] z: 2, totalTracks: 1
[12/04 15:56:17    167s] z: 4, totalTracks: 1
[12/04 15:56:17    167s] z: 6, totalTracks: 1
[12/04 15:56:17    167s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:56:17    167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.3M
[12/04 15:56:17    167s] OPERPROF:     Starting CMU at level 3, MEM:2622.3M
[12/04 15:56:17    167s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2622.3M
[12/04 15:56:17    167s] 
[12/04 15:56:17    167s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:56:17    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2622.3M
[12/04 15:56:17    167s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2622.3M
[12/04 15:56:17    167s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2622.3M
[12/04 15:56:17    167s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2622.3MB).
[12/04 15:56:17    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2622.3M
[12/04 15:56:17    168s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:56:17    168s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:48 mem=2622.3M
[12/04 15:56:17    168s] ### Creating RouteCongInterface, started
[12/04 15:56:17    168s] 
[12/04 15:56:17    168s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:56:17    168s] 
[12/04 15:56:17    168s] #optDebug: {0, 1.000}
[12/04 15:56:17    168s] ### Creating RouteCongInterface, finished
[12/04 15:56:17    168s] {MG  {5 0 33.3 0.622122} }
[12/04 15:56:17    168s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=2622.3M
[12/04 15:56:17    168s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=2622.3M
[12/04 15:56:17    168s] *info: 87 io nets excluded
[12/04 15:56:17    168s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:56:17    168s] *info: 2 clock nets excluded
[12/04 15:56:17    168s] *info: 3 no-driver nets excluded.
[12/04 15:56:17    168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.8
[12/04 15:56:17    168s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:56:17    168s] ** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.026 Density 0.63
[12/04 15:56:17    168s] Optimizer TNS Opt
[12/04 15:56:17    168s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

[12/04 15:56:17    168s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2643.4M
[12/04 15:56:17    168s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2643.4M
[12/04 15:56:18    168s] Active Path Group: default 
[12/04 15:56:18    168s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:18    168s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:56:18    168s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:18    168s] |  -0.892|   -0.892| -67.026|  -67.026|    0.63%|   0:00:00.0| 2643.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:18    168s] |  -0.892|   -0.892| -67.026|  -67.026|    0.63%|   0:00:00.0| 2662.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:56:18    168s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:56:18    168s] 
[12/04 15:56:18    168s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2662.4M) ***
[12/04 15:56:18    168s] 
[12/04 15:56:18    168s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2662.4M) ***
[12/04 15:56:18    168s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

[12/04 15:56:18    168s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

[12/04 15:56:18    168s] Bottom Preferred Layer:
[12/04 15:56:18    168s] +---------------+------------+----------+
[12/04 15:56:18    168s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:56:18    168s] +---------------+------------+----------+
[12/04 15:56:18    168s] | metal5 (z=5)  |          3 | default  |
[12/04 15:56:18    168s] +---------------+------------+----------+
[12/04 15:56:18    168s] Via Pillar Rule:
[12/04 15:56:18    168s]     None
[12/04 15:56:18    168s] 
[12/04 15:56:18    168s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2662.4M) ***
[12/04 15:56:18    168s] 
[12/04 15:56:18    168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.8
[12/04 15:56:18    168s] Total-nets :: 1714, Stn-nets :: 172, ratio :: 10.035 %
[12/04 15:56:18    168s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2643.4M
[12/04 15:56:18    168s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2622.4M
[12/04 15:56:18    168s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:56:18    168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.20
[12/04 15:56:18    168s] *** TnsOpt #6 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:02:48.6/0:07:12.5 (0.4), mem = 2622.4M
[12/04 15:56:18    168s] 
[12/04 15:56:18    168s] =============================================================================================
[12/04 15:56:18    168s]  Step TAT Report for TnsOpt #6                                                  20.15-s105_1
[12/04 15:56:18    168s] =============================================================================================
[12/04 15:56:18    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:56:18    168s] ---------------------------------------------------------------------------------------------
[12/04 15:56:18    168s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:56:18    168s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:56:18    168s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ TransformInit          ]      1   0:00:00.3  (  48.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:56:18    168s] [ OptimizationStep       ]      1   0:00:00.0  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:18    168s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:18    168s] [ OptGetWeight           ]      9   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    2.7
[12/04 15:56:18    168s] [ OptEval                ]      9   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ OptCommit              ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ SetupOptSlackGraph     ]      9   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:18    168s] [ MISC                   ]          0:00:00.1  (  21.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:18    168s] ---------------------------------------------------------------------------------------------
[12/04 15:56:18    168s]  TnsOpt #6 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:56:18    168s] ---------------------------------------------------------------------------------------------
[12/04 15:56:18    168s] 
[12/04 15:56:18    168s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 15:56:18    168s] 
[12/04 15:56:18    168s] Active setup views:
[12/04 15:56:18    168s]  av_func_mode_max
[12/04 15:56:18    168s]   Dominating endpoints: 0
[12/04 15:56:18    168s]   Dominating TNS: -0.000
[12/04 15:56:18    168s] 
[12/04 15:56:18    168s] Extraction called for design 'CHIP' of instances=1736 and nets=1719 using extraction engine 'preRoute' .
[12/04 15:56:18    168s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:56:18    168s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:56:18    168s] PreRoute RC Extraction called for design CHIP.
[12/04 15:56:18    168s] RC Extraction called in multi-corner(1) mode.
[12/04 15:56:18    168s] RCMode: PreRoute
[12/04 15:56:18    168s]       RC Corner Indexes            0   
[12/04 15:56:18    168s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:56:18    168s] Resistance Scaling Factor    : 1.00000 
[12/04 15:56:18    168s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:56:18    168s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:56:18    168s] Shrink Factor                : 1.00000
[12/04 15:56:18    168s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:56:18    168s] Using capacitance table file ...
[12/04 15:56:18    168s] RC Grid backup saved.
[12/04 15:56:18    168s] 
[12/04 15:56:18    168s] Trim Metal Layers:
[12/04 15:56:18    168s] LayerId::1 widthSet size::4
[12/04 15:56:18    168s] LayerId::2 widthSet size::4
[12/04 15:56:18    168s] LayerId::3 widthSet size::4
[12/04 15:56:18    168s] LayerId::4 widthSet size::4
[12/04 15:56:18    168s] LayerId::5 widthSet size::4
[12/04 15:56:18    168s] LayerId::6 widthSet size::2
[12/04 15:56:18    168s] Skipped RC grid update for preRoute extraction.
[12/04 15:56:18    168s] eee: pegSigSF::1.070000
[12/04 15:56:18    168s] Initializing multi-corner capacitance tables ... 
[12/04 15:56:18    168s] Initializing multi-corner resistance tables ...
[12/04 15:56:18    168s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:56:18    168s] eee: l::2 avDens::0.030148 usedTrk::6136.492460 availTrk::203545.472447 sigTrk::6136.492460
[12/04 15:56:18    168s] eee: l::3 avDens::0.031301 usedTrk::5775.893658 availTrk::184526.504999 sigTrk::5775.893658
[12/04 15:56:18    168s] eee: l::4 avDens::0.032372 usedTrk::357.702577 availTrk::11049.651854 sigTrk::357.702577
[12/04 15:56:18    168s] eee: l::5 avDens::0.012095 usedTrk::655.365874 availTrk::54185.822936 sigTrk::655.365874
[12/04 15:56:18    168s] eee: l::6 avDens::0.066210 usedTrk::6.727778 availTrk::101.612903 sigTrk::6.727778
[12/04 15:56:18    168s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:56:18    168s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.265631 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 15:56:18    168s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2606.848M)
[12/04 15:56:18    168s] Skewing Data Summary (End_of_FINAL)
[12/04 15:56:18    168s] --------------------------------------------------
[12/04 15:56:18    168s]  Total skewed count:0
[12/04 15:56:18    168s] --------------------------------------------------
[12/04 15:56:18    168s] Starting delay calculation for Setup views
[12/04 15:56:18    168s] #################################################################################
[12/04 15:56:18    168s] # Design Stage: PreRoute
[12/04 15:56:18    168s] # Design Name: CHIP
[12/04 15:56:18    168s] # Design Mode: 90nm
[12/04 15:56:18    168s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:56:18    168s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:56:18    168s] # Signoff Settings: SI Off 
[12/04 15:56:18    168s] #################################################################################
[12/04 15:56:18    168s] Calculate delays in Single mode...
[12/04 15:56:18    168s] Topological Sorting (REAL = 0:00:00.0, MEM = 2614.4M, InitMEM = 2614.4M)
[12/04 15:56:18    168s] Start delay calculation (fullDC) (1 T). (MEM=2614.39)
[12/04 15:56:18    168s] End AAE Lib Interpolated Model. (MEM=2614.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:56:18    169s] Total number of fetched objects 1730
[12/04 15:56:18    169s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:56:18    169s] End delay calculation. (MEM=2630.07 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:56:18    169s] End delay calculation (fullDC). (MEM=2630.07 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:56:18    169s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2630.1M) ***
[12/04 15:56:18    169s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:49 mem=2630.1M)
[12/04 15:56:18    169s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Import and model ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Create place DB ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Import place data ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read instances and placement ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read nets ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Create route DB ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       == Non-default Options ==
[12/04 15:56:18    169s] (I)       Build term to term wires                           : false
[12/04 15:56:18    169s] (I)       Maximum routing layer                              : 6
[12/04 15:56:18    169s] (I)       Number of threads                                  : 1
[12/04 15:56:18    169s] (I)       Method to set GCell size                           : row
[12/04 15:56:18    169s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:56:18    169s] (I)       Started Import route data (1T) ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       ============== Pin Summary ==============
[12/04 15:56:18    169s] (I)       +-------+--------+---------+------------+
[12/04 15:56:18    169s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:56:18    169s] (I)       +-------+--------+---------+------------+
[12/04 15:56:18    169s] (I)       |     1 |   5941 |  100.00 |        Pin |
[12/04 15:56:18    169s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:56:18    169s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:56:18    169s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:56:18    169s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:56:18    169s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:56:18    169s] (I)       +-------+--------+---------+------------+
[12/04 15:56:18    169s] (I)       Use row-based GCell size
[12/04 15:56:18    169s] (I)       Use row-based GCell align
[12/04 15:56:18    169s] (I)       GCell unit size   : 5040
[12/04 15:56:18    169s] (I)       GCell multiplier  : 1
[12/04 15:56:18    169s] (I)       GCell row height  : 5040
[12/04 15:56:18    169s] (I)       Actual row height : 5040
[12/04 15:56:18    169s] (I)       GCell align ref   : 340380 341600
[12/04 15:56:18    169s] [NR-eGR] Track table information for default rule: 
[12/04 15:56:18    169s] [NR-eGR] metal1 has no routable track
[12/04 15:56:18    169s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:56:18    169s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:56:18    169s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:56:18    169s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:56:18    169s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:56:18    169s] (I)       =================== Default via ====================
[12/04 15:56:18    169s] (I)       +---+------------------+---------------------------+
[12/04 15:56:18    169s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:56:18    169s] (I)       +---+------------------+---------------------------+
[12/04 15:56:18    169s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:56:18    169s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:56:18    169s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:56:18    169s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:56:18    169s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:56:18    169s] (I)       +---+------------------+---------------------------+
[12/04 15:56:18    169s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read routing blockages ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read instance blockages ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read PG blockages ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] [NR-eGR] Read 19436 PG shapes
[12/04 15:56:18    169s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read boundary cut boxes ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:56:18    169s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:56:18    169s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:56:18    169s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:56:18    169s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:56:18    169s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read blackboxes ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:56:18    169s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read prerouted ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:56:18    169s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read unlegalized nets ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read nets ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] [NR-eGR] Read numTotalNets=1714  numIgnoredNets=0
[12/04 15:56:18    169s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Set up via pillars ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       early_global_route_priority property id does not exist.
[12/04 15:56:18    169s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Model blockages into capacity
[12/04 15:56:18    169s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:56:18    169s] (I)       Started Initialize 3D capacity ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:56:18    169s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:56:18    169s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:56:18    169s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:56:18    169s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:56:18    169s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       -- layer congestion ratio --
[12/04 15:56:18    169s] (I)       Layer 1 : 0.100000
[12/04 15:56:18    169s] (I)       Layer 2 : 0.700000
[12/04 15:56:18    169s] (I)       Layer 3 : 0.700000
[12/04 15:56:18    169s] (I)       Layer 4 : 0.700000
[12/04 15:56:18    169s] (I)       Layer 5 : 0.700000
[12/04 15:56:18    169s] (I)       Layer 6 : 0.700000
[12/04 15:56:18    169s] (I)       ----------------------------
[12/04 15:56:18    169s] (I)       Number of ignored nets                =      0
[12/04 15:56:18    169s] (I)       Number of connected nets              =      0
[12/04 15:56:18    169s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:56:18    169s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:56:18    169s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:56:18    169s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:56:18    169s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:56:18    169s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:56:18    169s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:56:18    169s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:56:18    169s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:56:18    169s] (I)       Finished Import route data (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Read aux data ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Others data preparation ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:56:18    169s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Create route kernel ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Ndr track 0 does not exist
[12/04 15:56:18    169s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:56:18    169s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:56:18    169s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:56:18    169s] (I)       Site width          :   620  (dbu)
[12/04 15:56:18    169s] (I)       Row height          :  5040  (dbu)
[12/04 15:56:18    169s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:56:18    169s] (I)       GCell width         :  5040  (dbu)
[12/04 15:56:18    169s] (I)       GCell height        :  5040  (dbu)
[12/04 15:56:18    169s] (I)       Grid                :   661   656     6
[12/04 15:56:18    169s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:56:18    169s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:56:18    169s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:56:18    169s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:56:18    169s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:56:18    169s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:56:18    169s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:56:18    169s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:56:18    169s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:56:18    169s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:56:18    169s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:56:18    169s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:56:18    169s] (I)       --------------------------------------------------------
[12/04 15:56:18    169s] 
[12/04 15:56:18    169s] [NR-eGR] ============ Routing rule table ============
[12/04 15:56:18    169s] [NR-eGR] Rule id: 0  Nets: 1627 
[12/04 15:56:18    169s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:56:18    169s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:56:18    169s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:56:18    169s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:56:18    169s] [NR-eGR] ========================================
[12/04 15:56:18    169s] [NR-eGR] 
[12/04 15:56:18    169s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:56:18    169s] (I)       blocked tracks on layer2 : = 833525 / 3524688 (23.65%)
[12/04 15:56:18    169s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:56:18    169s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:56:18    169s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:56:18    169s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:56:18    169s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Reset routing kernel
[12/04 15:56:18    169s] (I)       Started Global Routing ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Initialization ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       totalPins=5767  totalGlobalPin=5552 (96.27%)
[12/04 15:56:18    169s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Net group 1 ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Generate topology ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       total 2D Cap : 4255213 = (3475657 H, 779556 V)
[12/04 15:56:18    169s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[12/04 15:56:18    169s] (I)       
[12/04 15:56:18    169s] (I)       ============  Phase 1a Route ============
[12/04 15:56:18    169s] (I)       Started Phase 1a ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Pattern routing (1T) ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:56:18    169s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Usage: 1107 = (636 H, 471 V) = (0.02% H, 0.06% V) = (3.205e+03um H, 2.374e+03um V)
[12/04 15:56:18    169s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       
[12/04 15:56:18    169s] (I)       ============  Phase 1b Route ============
[12/04 15:56:18    169s] (I)       Started Phase 1b ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Usage: 1107 = (636 H, 471 V) = (0.02% H, 0.06% V) = (3.205e+03um H, 2.374e+03um V)
[12/04 15:56:18    169s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.579280e+03um
[12/04 15:56:18    169s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       
[12/04 15:56:18    169s] (I)       ============  Phase 1c Route ============
[12/04 15:56:18    169s] (I)       Started Phase 1c ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Two level routing ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Level2 Grid: 133 x 132
[12/04 15:56:18    169s] (I)       Started Two Level Routing ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Usage: 1107 = (636 H, 471 V) = (0.02% H, 0.06% V) = (3.205e+03um H, 2.374e+03um V)
[12/04 15:56:18    169s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       
[12/04 15:56:18    169s] (I)       ============  Phase 1d Route ============
[12/04 15:56:18    169s] (I)       Started Phase 1d ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Detoured routing ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Usage: 1107 = (636 H, 471 V) = (0.02% H, 0.06% V) = (3.205e+03um H, 2.374e+03um V)
[12/04 15:56:18    169s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       
[12/04 15:56:18    169s] (I)       ============  Phase 1e Route ============
[12/04 15:56:18    169s] (I)       Started Phase 1e ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Route legalization ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Usage: 1107 = (636 H, 471 V) = (0.02% H, 0.06% V) = (3.205e+03um H, 2.374e+03um V)
[12/04 15:56:18    169s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.579280e+03um
[12/04 15:56:18    169s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       
[12/04 15:56:18    169s] (I)       ============  Phase 1l Route ============
[12/04 15:56:18    169s] (I)       Started Phase 1l ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Started Layer assignment (1T) ( Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.07 MB )
[12/04 15:56:18    169s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:18    169s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:18    169s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:18    169s] (I)       Started Net group 2 ( Curr Mem: 2638.08 MB )
[12/04 15:56:18    169s] (I)       Started Generate topology ( Curr Mem: 2638.08 MB )
[12/04 15:56:18    169s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:18    169s] (I)       total 2D Cap : 13104598 = (6488633 H, 6615965 V)
[12/04 15:56:18    169s] [NR-eGR] Layer group 2: route 1624 net(s) in layer range [2, 6]
[12/04 15:56:18    169s] (I)       
[12/04 15:56:18    169s] (I)       ============  Phase 1a Route ============
[12/04 15:56:18    169s] (I)       Started Phase 1a ( Curr Mem: 2638.08 MB )
[12/04 15:56:18    169s] (I)       Started Pattern routing (1T) ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:56:19    169s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Usage: 44837 = (22380 H, 22457 V) = (0.34% H, 0.34% V) = (1.128e+05um H, 1.132e+05um V)
[12/04 15:56:19    169s] (I)       Started Add via demand to 2D ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       
[12/04 15:56:19    169s] (I)       ============  Phase 1b Route ============
[12/04 15:56:19    169s] (I)       Started Phase 1b ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Usage: 44837 = (22380 H, 22457 V) = (0.34% H, 0.34% V) = (1.128e+05um H, 1.132e+05um V)
[12/04 15:56:19    169s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.259785e+05um
[12/04 15:56:19    169s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:56:19    169s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:56:19    169s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       
[12/04 15:56:19    169s] (I)       ============  Phase 1c Route ============
[12/04 15:56:19    169s] (I)       Started Phase 1c ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Two level routing ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Level2 Grid: 133 x 132
[12/04 15:56:19    169s] (I)       Started Two Level Routing ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Usage: 44837 = (22380 H, 22457 V) = (0.34% H, 0.34% V) = (1.128e+05um H, 1.132e+05um V)
[12/04 15:56:19    169s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       
[12/04 15:56:19    169s] (I)       ============  Phase 1d Route ============
[12/04 15:56:19    169s] (I)       Started Phase 1d ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Detoured routing ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Usage: 44837 = (22380 H, 22457 V) = (0.34% H, 0.34% V) = (1.128e+05um H, 1.132e+05um V)
[12/04 15:56:19    169s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       
[12/04 15:56:19    169s] (I)       ============  Phase 1e Route ============
[12/04 15:56:19    169s] (I)       Started Phase 1e ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Route legalization ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Usage: 44837 = (22380 H, 22457 V) = (0.34% H, 0.34% V) = (1.128e+05um H, 1.132e+05um V)
[12/04 15:56:19    169s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.259785e+05um
[12/04 15:56:19    169s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       
[12/04 15:56:19    169s] (I)       ============  Phase 1l Route ============
[12/04 15:56:19    169s] (I)       Started Phase 1l ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Layer assignment (1T) ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Net group 2 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Clean cong LA ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:56:19    169s] (I)       Layer  2:    2702676     20964         2      596329     2923175    (16.94%) 
[12/04 15:56:19    169s] (I)       Layer  3:    3009734     15497        14      632826     3263814    (16.24%) 
[12/04 15:56:19    169s] (I)       Layer  4:    3130387      3403         0      359612     3159893    (10.22%) 
[12/04 15:56:19    169s] (I)       Layer  5:    3474943      7263         0      390348     3506292    (10.02%) 
[12/04 15:56:19    169s] (I)       Layer  6:     780417       530         0       93991      785884    (10.68%) 
[12/04 15:56:19    169s] (I)       Total:      13098157     47657        16     2073106    13639058    (13.19%) 
[12/04 15:56:19    169s] (I)       
[12/04 15:56:19    169s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:56:19    169s] [NR-eGR]                        OverCon            
[12/04 15:56:19    169s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:56:19    169s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:56:19    169s] [NR-eGR] ----------------------------------------------
[12/04 15:56:19    169s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:56:19    169s] [NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[12/04 15:56:19    169s] [NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[12/04 15:56:19    169s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:56:19    169s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:56:19    169s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:56:19    169s] [NR-eGR] ----------------------------------------------
[12/04 15:56:19    169s] [NR-eGR] Total               16( 0.00%)   ( 0.00%) 
[12/04 15:56:19    169s] [NR-eGR] 
[12/04 15:56:19    169s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Started Export 3D cong map ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       total 2D Cap : 13109064 = (6490988 H, 6618076 V)
[12/04 15:56:19    169s] (I)       Started Export 2D cong map ( Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:56:19    169s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:56:19    169s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2638.08 MB )
[12/04 15:56:19    169s] OPERPROF: Starting HotSpotCal at level 1, MEM:2638.1M
[12/04 15:56:19    169s] [hotspot] +------------+---------------+---------------+
[12/04 15:56:19    169s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:56:19    169s] [hotspot] +------------+---------------+---------------+
[12/04 15:56:19    169s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:56:19    169s] [hotspot] +------------+---------------+---------------+
[12/04 15:56:19    169s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:56:19    169s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:56:19    169s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2638.1M
[12/04 15:56:19    169s] Reported timing to dir ./timingReports
[12/04 15:56:19    169s] **optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 1792.7M, totSessionCpu=0:02:50 **
[12/04 15:56:19    169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2590.1M
[12/04 15:56:19    169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2590.1M
[12/04 15:56:20    169s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.892  |  0.001  | -0.892  |
|           TNS (ns):| -67.023 |  0.000  | -67.023 |
|    Violating Paths:|   102   |    0    |   102   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:56:20    169s] Density: 0.626%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 1793.5M, totSessionCpu=0:02:50 **
[12/04 15:56:20    169s] 
[12/04 15:56:20    169s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:56:20    169s] Deleting Lib Analyzer.
[12/04 15:56:20    169s] 
[12/04 15:56:20    169s] TimeStamp Deleting Cell Server End ...
[12/04 15:56:20    169s] *** Finished optDesign ***
[12/04 15:56:20    169s] 
[12/04 15:56:20    169s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:56.7 real=0:00:58.2)
[12/04 15:56:20    169s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[12/04 15:56:20    169s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.2)
[12/04 15:56:20    169s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.7 real=0:00:03.7)
[12/04 15:56:20    169s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:19.2 real=0:00:19.3)
[12/04 15:56:20    169s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:04.5 real=0:00:04.5)
[12/04 15:56:20    169s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:09.5 real=0:00:09.5)
[12/04 15:56:20    169s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[12/04 15:56:20    169s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:56:20    169s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:56:20    169s] clean pInstBBox. size 0
[12/04 15:56:20    169s] All LLGs are deleted
[12/04 15:56:20    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2605.4M
[12/04 15:56:20    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2605.4M
[12/04 15:56:20    169s] #optDebug: fT-D <X 1 0 0 0>
[12/04 15:56:20    169s] VSMManager cleared!
[12/04 15:56:20    169s] **place_opt_design ... cpu = 0:00:54, real = 0:00:55, mem = 2556.4M **
[12/04 15:56:20    169s] *** Finished GigaPlace ***
[12/04 15:56:20    169s] 
[12/04 15:56:20    169s] *** Summary of all messages that are not suppressed in this session:
[12/04 15:56:20    169s] Severity  ID               Count  Summary                                  
[12/04 15:56:20    169s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[12/04 15:56:20    169s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 15:56:20    169s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/04 15:56:20    169s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/04 15:56:20    169s] *** Message Summary: 6 warning(s), 0 error(s)
[12/04 15:56:20    169s] 
[12/04 15:56:20    169s] *** place_opt_design #2 [finish] : cpu/real = 0:00:54.2/0:00:55.7 (1.0), totSession cpu/real = 0:02:49.9/0:07:15.3 (0.4), mem = 2556.4M
[12/04 15:56:20    169s] 
[12/04 15:56:20    169s] =============================================================================================
[12/04 15:56:20    169s]  Final TAT Report for place_opt_design #2                                       20.15-s105_1
[12/04 15:56:20    169s] =============================================================================================
[12/04 15:56:20    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:56:20    169s] ---------------------------------------------------------------------------------------------
[12/04 15:56:20    169s] [ InitOpt                ]      1   0:00:03.2  (   5.7 % )     0:00:04.3 /  0:00:04.3    1.0
[12/04 15:56:20    169s] [ WnsOpt                 ]      1   0:00:04.3  (   7.7 % )     0:00:04.5 /  0:00:04.5    1.0
[12/04 15:56:20    169s] [ TnsOpt                 ]      3   0:00:13.0  (  23.3 % )     0:00:13.4 /  0:00:13.4    1.0
[12/04 15:56:20    169s] [ GlobalOpt              ]      1   0:00:04.2  (   7.6 % )     0:00:04.2 /  0:00:04.3    1.0
[12/04 15:56:20    169s] [ DrvOpt                 ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:56:20    169s] [ SimplifyNetlist        ]      1   0:00:02.1  (   3.8 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 15:56:20    169s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[12/04 15:56:20    169s] [ AreaOpt                ]      2   0:00:03.4  (   6.1 % )     0:00:03.5 /  0:00:03.5    1.0
[12/04 15:56:20    169s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:56:20    169s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:20    169s] [ IncrReplace            ]      1   0:00:19.3  (  34.7 % )     0:00:19.7 /  0:00:19.7    1.0
[12/04 15:56:20    169s] [ RefinePlace            ]      4   0:00:00.8  (   1.4 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:56:20    169s] [ EarlyGlobalRoute       ]      2   0:00:00.9  (   1.6 % )     0:00:00.9 /  0:00:00.9    1.0
[12/04 15:56:20    169s] [ ExtractRC              ]      3   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:56:20    169s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:56:20    169s] [ FullDelayCalc          ]      3   0:00:01.1  (   1.9 % )     0:00:01.1 /  0:00:01.0    1.0
[12/04 15:56:20    169s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:02.1 /  0:00:00.7    0.3
[12/04 15:56:20    169s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:56:20    169s] [ DrvReport              ]      2   0:00:01.5  (   2.8 % )     0:00:01.5 /  0:00:00.1    0.0
[12/04 15:56:20    169s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 15:56:20    169s] [ SlackTraversorInit     ]     11   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:56:20    169s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:20    169s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.0
[12/04 15:56:20    169s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[12/04 15:56:20    169s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:56:20    169s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:56:20    169s] [ MISC                   ]          0:00:00.7  (   1.2 % )     0:00:00.7 /  0:00:00.6    1.0
[12/04 15:56:20    169s] ---------------------------------------------------------------------------------------------
[12/04 15:56:20    169s]  place_opt_design #2 TOTAL          0:00:55.7  ( 100.0 % )     0:00:55.7 /  0:00:54.2    1.0
[12/04 15:56:20    169s] ---------------------------------------------------------------------------------------------
[12/04 15:56:20    169s] 
[12/04 15:56:26    170s] <CMD> setDrawView place
[12/04 15:56:28    170s] <CMD> zoomBox -39.51800 851.98900 3739.03300 2751.48900
[12/04 15:56:28    170s] <CMD> zoomBox 690.28500 1228.45800 3010.78800 2394.98900
[12/04 15:56:29    170s] <CMD> zoomBox 1089.26700 1419.06500 2514.34700 2135.46100
[12/04 15:56:30    170s] <CMD> zoomBox 1259.16300 1501.81900 2288.78500 2019.41600
[12/04 15:56:32    171s] <CMD> zoomBox 1458.36100 1615.02300 1995.83200 1885.21300
[12/04 15:56:33    171s] <CMD> zoomBox 1359.05400 1560.52800 2102.96000 1934.49400
[12/04 15:56:34    171s] <CMD> zoomBox 1275.06100 1534.63600 2150.24500 1974.59600
[12/04 15:56:38    172s] <CMD> gui_select -rect {1619.76700 1797.24400 2032.36100 1569.36900}
[12/04 15:56:38    172s] **WARN: (IMPWIN-1481):	You have selected more than 10000 wires/vias, we will temporarily disable the function "Hilite Net When Selecting a Wire". 
[12/04 15:56:40    172s] <CMD> zoomBox 1150.15000 1515.04000 2179.77800 2032.64000
[12/04 15:56:40    172s] <CMD> zoomBox 1003.19600 1491.98600 2214.52300 2100.92700
[12/04 15:56:49    173s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:56:51    173s] <CMD> zoomBox 483.89400 1203.10400 2804.41800 2369.64500
[12/04 15:56:52    173s] <CMD> zoomBox -199.10800 827.84800 3579.47900 2727.36600
[12/04 15:56:52    173s] <CMD> zoomBox -2258.87800 -5.25600 4979.70700 3633.62400
[12/04 15:56:58    174s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:00    174s] **WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MX is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (EMS-27):	Message (IMPFP-10137) has exceeded the current message display limit of 20.
[12/04 15:57:00    174s] To increase the message display limit, refer to the product command reference manual.
[12/04 15:57:00    174s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:03    174s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:06    174s] <CMD> undo
[12/04 15:57:07    175s] <CMD> undo
[12/04 15:57:14    175s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:15    175s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:15    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:15    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:16    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:16    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:16    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:16    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:16    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:16    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:17    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:17    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:17    176s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:17    177s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:17    177s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:18    177s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:18    177s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:18    177s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:18    177s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:18    177s] **WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
[12/04 15:57:19    177s] **WARN: (EMS-27):	Message (IMPFP-5415) has exceeded the current message display limit of 20.
[12/04 15:57:19    177s] To increase the message display limit, refer to the product command reference manual.
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -quiet -area
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -check_only -quiet
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/04 15:57:33    180s] <CMD> get_verify_drc_mode -limit -quiet
[12/04 15:57:34    180s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/04 15:57:34    180s] <CMD> verify_drc
[12/04 15:57:34    180s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/04 15:57:34    180s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/04 15:57:34    180s]  *** Starting Verify DRC (MEM: 2630.9) ***
[12/04 15:57:34    180s] 
[12/04 15:57:34    180s]   VERIFY DRC ...... Starting Verification
[12/04 15:57:34    180s]   VERIFY DRC ...... Initializing
[12/04 15:57:34    180s]   VERIFY DRC ...... Deleting Existing Violations
[12/04 15:57:34    180s]   VERIFY DRC ...... Creating Sub-Areas
[12/04 15:57:34    180s]   VERIFY DRC ...... Using new threading
[12/04 15:57:34    180s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 257.280 257.280} 1 of 169
[12/04 15:57:34    180s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/04 15:57:34    180s]   VERIFY DRC ...... Sub-Area: {257.280 0.000 514.560 257.280} 2 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {514.560 0.000 771.840 257.280} 3 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {771.840 0.000 1029.120 257.280} 4 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 4 complete 3 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1029.120 0.000 1286.400 257.280} 5 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 5 complete 3 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1286.400 0.000 1543.680 257.280} 6 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 6 complete 3 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1543.680 0.000 1800.960 257.280} 7 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 7 complete 2 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1800.960 0.000 2058.240 257.280} 8 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 8 complete 3 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2058.240 0.000 2315.520 257.280} 9 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 9 complete 5 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2315.520 0.000 2572.800 257.280} 10 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 10 complete 3 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2572.800 0.000 2830.080 257.280} 11 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 11 complete 8 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2830.080 0.000 3087.360 257.280} 12 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {3087.360 0.000 3331.260 257.280} 13 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {0.000 257.280 257.280 514.560} 14 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {257.280 257.280 514.560 514.560} 15 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {514.560 257.280 771.840 514.560} 16 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {771.840 257.280 1029.120 514.560} 17 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1029.120 257.280 1286.400 514.560} 18 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1286.400 257.280 1543.680 514.560} 19 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1543.680 257.280 1800.960 514.560} 20 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1800.960 257.280 2058.240 514.560} 21 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 21 complete 4 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2058.240 257.280 2315.520 514.560} 22 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2315.520 257.280 2572.800 514.560} 23 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2572.800 257.280 2830.080 514.560} 24 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2830.080 257.280 3087.360 514.560} 25 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {3087.360 257.280 3331.260 514.560} 26 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {0.000 514.560 257.280 771.840} 27 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 27 complete 4 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {257.280 514.560 514.560 771.840} 28 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {514.560 514.560 771.840 771.840} 29 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {771.840 514.560 1029.120 771.840} 30 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1029.120 514.560 1286.400 771.840} 31 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1286.400 514.560 1543.680 771.840} 32 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1543.680 514.560 1800.960 771.840} 33 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1800.960 514.560 2058.240 771.840} 34 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2058.240 514.560 2315.520 771.840} 35 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2315.520 514.560 2572.800 771.840} 36 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2572.800 514.560 2830.080 771.840} 37 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2830.080 514.560 3087.360 771.840} 38 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {3087.360 514.560 3331.260 771.840} 39 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 39 complete 7 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {0.000 771.840 257.280 1029.120} 40 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 40 complete 8 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {257.280 771.840 514.560 1029.120} 41 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {514.560 771.840 771.840 1029.120} 42 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {771.840 771.840 1029.120 1029.120} 43 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1029.120 771.840 1286.400 1029.120} 44 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1286.400 771.840 1543.680 1029.120} 45 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1543.680 771.840 1800.960 1029.120} 46 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1800.960 771.840 2058.240 1029.120} 47 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 47 complete 2 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2058.240 771.840 2315.520 1029.120} 48 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2315.520 771.840 2572.800 1029.120} 49 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2572.800 771.840 2830.080 1029.120} 50 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2830.080 771.840 3087.360 1029.120} 51 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {3087.360 771.840 3331.260 1029.120} 52 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 52 complete 5 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {0.000 1029.120 257.280 1286.400} 53 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 53 complete 12 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {257.280 1029.120 514.560 1286.400} 54 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {514.560 1029.120 771.840 1286.400} 55 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {771.840 1029.120 1029.120 1286.400} 56 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1029.120 1029.120 1286.400 1286.400} 57 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1286.400 1029.120 1543.680 1286.400} 58 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1543.680 1029.120 1800.960 1286.400} 59 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1800.960 1029.120 2058.240 1286.400} 60 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 60 complete 2 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2058.240 1029.120 2315.520 1286.400} 61 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2315.520 1029.120 2572.800 1286.400} 62 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2572.800 1029.120 2830.080 1286.400} 63 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2830.080 1029.120 3087.360 1286.400} 64 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {3087.360 1029.120 3331.260 1286.400} 65 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 65 complete 6 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {0.000 1286.400 257.280 1543.680} 66 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 66 complete 12 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {257.280 1286.400 514.560 1543.680} 67 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {514.560 1286.400 771.840 1543.680} 68 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {771.840 1286.400 1029.120 1543.680} 69 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1029.120 1286.400 1286.400 1543.680} 70 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1286.400 1286.400 1543.680 1543.680} 71 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1543.680 1286.400 1800.960 1543.680} 72 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1800.960 1286.400 2058.240 1543.680} 73 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2058.240 1286.400 2315.520 1543.680} 74 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2315.520 1286.400 2572.800 1543.680} 75 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2572.800 1286.400 2830.080 1543.680} 76 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {2830.080 1286.400 3087.360 1543.680} 77 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {3087.360 1286.400 3331.260 1543.680} 78 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 78 complete 6 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {0.000 1543.680 257.280 1800.960} 79 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 79 complete 8 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {257.280 1543.680 514.560 1800.960} 80 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {514.560 1543.680 771.840 1800.960} 81 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {771.840 1543.680 1029.120 1800.960} 82 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1029.120 1543.680 1286.400 1800.960} 83 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 83 complete 4 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1286.400 1543.680 1543.680 1800.960} 84 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 84 complete 2 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1543.680 1543.680 1800.960 1800.960} 85 of 169
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area : 85 complete 887 Viols.
[12/04 15:57:35    180s]   VERIFY DRC ...... Sub-Area: {1800.960 1543.680 2058.240 1800.960} 86 of 169
[12/04 15:57:35    180s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/04 15:57:35    180s] 
[12/04 15:57:35    180s]   Verification Complete : 1000 Viols.
[12/04 15:57:35    180s] 
[12/04 15:57:35    180s]  Violation Summary By Layer and Type:
[12/04 15:57:35    180s] 
[12/04 15:57:35    180s] 	            Mar   CShort    Short   OffGrd   MetSpc   Totals
[12/04 15:57:35    180s] 	metal1      875        0        0        4        5      884
[12/04 15:57:35    180s] 	via           0       42        0        0        0       42
[12/04 15:57:35    180s] 	metal2        3        0        0        2        0        5
[12/04 15:57:35    180s] 	via2          0       22        0        0        0       22
[12/04 15:57:35    180s] 	metal3        0        0        0        5        0        5
[12/04 15:57:35    180s] 	metal4        2        0       14        3        0       19
[12/04 15:57:35    180s] 	metal5        1        0       13        4        0       18
[12/04 15:57:35    180s] 	metal6        0        0        1        3        1        5
[12/04 15:57:35    180s] 	Totals      881       64       28       21        6     1000
[12/04 15:57:35    180s] 
[12/04 15:57:35    180s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[12/04 15:57:35    180s] 
[12/04 15:57:35    180s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/04 15:57:44    181s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/04 15:57:44    181s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[12/04 15:57:44    181s] #optDebug: fT-S <1 1 0 0 0>
[12/04 15:57:44    181s] *** timeDesign #2 [begin] : totSession cpu/real = 0:03:01.4/0:08:39.0 (0.3), mem = 2636.2M
[12/04 15:57:44    181s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2620.2M
[12/04 15:57:44    181s] All LLGs are deleted
[12/04 15:57:44    181s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2620.2M
[12/04 15:57:44    181s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2620.2M
[12/04 15:57:44    181s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2620.2M
[12/04 15:57:44    181s] Start to check current routing status for nets...
[12/04 15:57:44    181s] All nets are already routed correctly.
[12/04 15:57:44    181s] End to check current routing status for nets (mem=2620.2M)
[12/04 15:57:44    181s] Effort level <high> specified for reg2reg path_group
[12/04 15:57:44    181s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2625.2M
[12/04 15:57:44    181s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2625.2M
[12/04 15:57:44    181s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2625.2M
[12/04 15:57:44    181s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2625.2M
[12/04 15:57:44    181s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2625.2M
[12/04 15:57:44    181s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:2625.2M
[12/04 15:57:44    181s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:2625.2M
[12/04 15:57:44    181s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.052, MEM:2626.2M
[12/04 15:57:44    181s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2626.2M
[12/04 15:57:44    181s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2626.2M
[12/04 15:57:46    181s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.892  |  0.001  | -0.892  |
|           TNS (ns):| -67.023 |  0.000  | -67.023 |
|    Violating Paths:|   102   |    0    |   102   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:57:46    181s] Density: 0.626%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/04 15:57:46    181s] Total CPU time: 0.34 sec
[12/04 15:57:46    181s] Total Real time: 2.0 sec
[12/04 15:57:46    181s] Total Memory Usage: 2624.234375 Mbytes
[12/04 15:57:46    181s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.3/0:00:01.7 (0.2), totSession cpu/real = 0:03:01.7/0:08:40.7 (0.3), mem = 2624.2M
[12/04 15:57:46    181s] 
[12/04 15:57:46    181s] =============================================================================================
[12/04 15:57:46    181s]  Final TAT Report for timeDesign #2                                             20.15-s105_1
[12/04 15:57:46    181s] =============================================================================================
[12/04 15:57:46    181s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:57:46    181s] ---------------------------------------------------------------------------------------------
[12/04 15:57:46    181s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:57:46    181s] [ TimingUpdate           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:57:46    181s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.6 % )     0:00:01.6 /  0:00:00.3    0.2
[12/04 15:57:46    181s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:57:46    181s] [ DrvReport              ]      1   0:00:01.3  (  81.2 % )     0:00:01.3 /  0:00:00.1    0.1
[12/04 15:57:46    181s] [ GenerateReports        ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 15:57:46    181s] [ MISC                   ]          0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:57:46    181s] ---------------------------------------------------------------------------------------------
[12/04 15:57:46    181s]  timeDesign #2 TOTAL                0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:00.3    0.2
[12/04 15:57:46    181s] ---------------------------------------------------------------------------------------------
[12/04 15:57:46    181s] 
[12/04 15:57:46    181s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:57:52    182s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 15:57:52    182s] <CMD> optDesign -preCTS
[12/04 15:57:52    182s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1845.2M, totSessionCpu=0:03:02 **
[12/04 15:57:52    182s] Executing: place_opt_design -opt
[12/04 15:57:52    182s] **INFO: User settings:
[12/04 15:57:52    182s] setExtractRCMode -engine                    preRoute
[12/04 15:57:52    182s] setDelayCalMode -enable_high_fanout         true
[12/04 15:57:52    182s] setDelayCalMode -eng_copyNetPropToNewNet    true
[12/04 15:57:52    182s] setDelayCalMode -engine                     aae
[12/04 15:57:52    182s] setDelayCalMode -ignoreNetLoad              false
[12/04 15:57:52    182s] setDelayCalMode -socv_accuracy_mode         low
[12/04 15:57:52    182s] setOptMode -activeHoldViews                 { av_func_mode_min }
[12/04 15:57:52    182s] setOptMode -activeSetupViews                { av_func_mode_max }
[12/04 15:57:52    182s] setOptMode -autoSetupViews                  { av_func_mode_max}
[12/04 15:57:52    182s] setOptMode -autoTDGRSetupViews              { av_func_mode_max}
[12/04 15:57:52    182s] setOptMode -drcMargin                       0
[12/04 15:57:52    182s] setOptMode -fixCap                          true
[12/04 15:57:52    182s] setOptMode -fixDrc                          true
[12/04 15:57:52    182s] setOptMode -fixFanoutLoad                   true
[12/04 15:57:52    182s] setOptMode -fixTran                         true
[12/04 15:57:52    182s] setOptMode -optimizeFF                      true
[12/04 15:57:52    182s] setOptMode -setupTargetSlack                0
[12/04 15:57:52    182s] setPlaceMode -place_design_floorplan_mode   false
[12/04 15:57:52    182s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[12/04 15:57:52    182s] setAnalysisMode -analysisType               single
[12/04 15:57:52    182s] setAnalysisMode -checkType                  setup
[12/04 15:57:52    182s] setAnalysisMode -clkSrcPath                 true
[12/04 15:57:52    182s] setAnalysisMode -clockPropagation           forcedIdeal
[12/04 15:57:52    182s] setAnalysisMode -usefulSkew                 true
[12/04 15:57:52    182s] setAnalysisMode -virtualIPO                 false
[12/04 15:57:52    182s] 
[12/04 15:57:52    182s] *** place_opt_design #3 [begin] : totSession cpu/real = 0:03:02.0/0:08:47.0 (0.3), mem = 2624.8M
[12/04 15:57:52    182s] *** Starting GigaPlace ***
[12/04 15:57:52    182s] #optDebug: fT-E <X 2 3 1 0>
[12/04 15:57:52    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:2624.8M
[12/04 15:57:52    182s] z: 2, totalTracks: 1
[12/04 15:57:52    182s] z: 4, totalTracks: 1
[12/04 15:57:52    182s] z: 6, totalTracks: 1
[12/04 15:57:52    182s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:57:52    182s] All LLGs are deleted
[12/04 15:57:52    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2624.8M
[12/04 15:57:52    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2616.2M
[12/04 15:57:52    182s] # Building CHIP llgBox search-tree.
[12/04 15:57:52    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2616.2M
[12/04 15:57:52    182s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2616.2M
[12/04 15:57:52    182s] Core basic site is core_5040
[12/04 15:57:52    182s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2616.2M
[12/04 15:57:52    182s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2616.2M
[12/04 15:57:52    182s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:57:52    182s] SiteArray: use 9,072,640 bytes
[12/04 15:57:52    182s] SiteArray: current memory after site array memory allocation 2624.8M
[12/04 15:57:52    182s] SiteArray: FP blocked sites are writable
[12/04 15:57:52    182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:57:52    182s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2624.8M
[12/04 15:57:52    182s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.010, MEM:2624.8M
[12/04 15:57:52    182s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.040, MEM:2624.8M
[12/04 15:57:52    182s] OPERPROF:     Starting CMU at level 3, MEM:2624.8M
[12/04 15:57:52    182s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2629.9M
[12/04 15:57:52    182s] 
[12/04 15:57:52    182s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:57:52    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:2629.9M
[12/04 15:57:52    182s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2629.9M
[12/04 15:57:52    182s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2629.9M
[12/04 15:57:52    182s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2629.9MB).
[12/04 15:57:52    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2629.9M
[12/04 15:57:52    182s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2629.9M
[12/04 15:57:52    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2629.9M
[12/04 15:57:52    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2629.9M
[12/04 15:57:52    182s] All LLGs are deleted
[12/04 15:57:52    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2629.9M
[12/04 15:57:52    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2629.9M
[12/04 15:57:52    182s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.105, MEM:2624.9M
[12/04 15:57:52    182s] *** GlobalPlace #3 [begin] : totSession cpu/real = 0:03:02.2/0:08:47.2 (0.3), mem = 2624.9M
[12/04 15:57:52    182s] VSMManager cleared!
[12/04 15:57:52    182s] *** GlobalPlace #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:02.2/0:08:47.2 (0.3), mem = 2624.9M
[12/04 15:57:52    182s] 
[12/04 15:57:52    182s] =============================================================================================
[12/04 15:57:52    182s]  Step TAT Report for GlobalPlace #3                                             20.15-s105_1
[12/04 15:57:52    182s] =============================================================================================
[12/04 15:57:52    182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:57:52    182s] ---------------------------------------------------------------------------------------------
[12/04 15:57:52    182s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:57:52    182s] ---------------------------------------------------------------------------------------------
[12/04 15:57:52    182s]  GlobalPlace #3 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:57:52    182s] ---------------------------------------------------------------------------------------------
[12/04 15:57:52    182s] 
[12/04 15:57:52    182s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1845.2M, totSessionCpu=0:03:02 **
[12/04 15:57:52    182s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 15:57:52    182s] *** InitOpt #3 [begin] : totSession cpu/real = 0:03:02.2/0:08:47.2 (0.3), mem = 2624.9M
[12/04 15:57:52    182s] GigaOpt running with 1 threads.
[12/04 15:57:52    182s] Info: 1 threads available for lower-level modules during optimization.
[12/04 15:57:52    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:2624.9M
[12/04 15:57:52    182s] z: 2, totalTracks: 1
[12/04 15:57:52    182s] z: 4, totalTracks: 1
[12/04 15:57:52    182s] z: 6, totalTracks: 1
[12/04 15:57:52    182s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:57:52    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2624.9M
[12/04 15:57:52    182s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2624.9M
[12/04 15:57:52    182s] Core basic site is core_5040
[12/04 15:57:52    182s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2624.9M
[12/04 15:57:52    182s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2624.9M
[12/04 15:57:52    182s] Fast DP-INIT is on for default
[12/04 15:57:52    182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:57:52    182s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:2624.9M
[12/04 15:57:52    182s] OPERPROF:     Starting CMU at level 3, MEM:2624.9M
[12/04 15:57:52    182s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2624.9M
[12/04 15:57:52    182s] 
[12/04 15:57:52    182s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:57:52    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2624.9M
[12/04 15:57:52    182s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2624.9M
[12/04 15:57:52    182s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2624.9M
[12/04 15:57:52    182s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2624.9MB).
[12/04 15:57:52    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2624.9M
[12/04 15:57:52    182s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2624.9M
[12/04 15:57:52    182s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2624.9M
[12/04 15:57:52    182s] 
[12/04 15:57:52    182s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:57:52    182s] Summary for sequential cells identification: 
[12/04 15:57:52    182s]   Identified SBFF number: 42
[12/04 15:57:52    182s]   Identified MBFF number: 0
[12/04 15:57:52    182s]   Identified SB Latch number: 0
[12/04 15:57:52    182s]   Identified MB Latch number: 0
[12/04 15:57:52    182s]   Not identified SBFF number: 10
[12/04 15:57:52    182s]   Not identified MBFF number: 0
[12/04 15:57:52    182s]   Not identified SB Latch number: 0
[12/04 15:57:52    182s]   Not identified MB Latch number: 0
[12/04 15:57:52    182s]   Number of sequential cells which are not FFs: 27
[12/04 15:57:52    182s]  Visiting view : av_func_mode_max
[12/04 15:57:52    182s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:57:52    182s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:57:52    182s]  Visiting view : av_func_mode_min
[12/04 15:57:52    182s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:57:52    182s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:57:52    182s] TLC MultiMap info (StdDelay):
[12/04 15:57:52    182s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:57:52    182s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:57:52    182s]  Setting StdDelay to: 53.6ps
[12/04 15:57:52    182s] 
[12/04 15:57:52    182s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:57:52    182s] 
[12/04 15:57:52    182s] Creating Lib Analyzer ...
[12/04 15:57:52    182s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:57:52    182s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:57:52    182s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:57:52    182s] 
[12/04 15:57:52    182s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:57:54    183s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:04 mem=2646.9M
[12/04 15:57:54    183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=2646.9M
[12/04 15:57:54    183s] Creating Lib Analyzer, finished. 
[12/04 15:57:54    183s] #optDebug: fT-S <1 2 3 1 0>
[12/04 15:57:54    183s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 15:57:54    183s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 15:57:54    183s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 15:57:54    183s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 15:57:54    183s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 15:57:54    183s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 15:57:54    183s] 			Cell XMD is dont_touch but not dont_use
[12/04 15:57:54    183s] 			Cell XMC is dont_touch but not dont_use
[12/04 15:57:54    183s] 			Cell PUI is dont_touch but not dont_use
[12/04 15:57:54    183s] 			Cell PDIX is dont_touch but not dont_use
[12/04 15:57:54    183s] 			Cell PDI is dont_touch but not dont_use
[12/04 15:57:54    183s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 15:57:54    183s] 	...
[12/04 15:57:54    183s] 	Reporting only the 20 first cells found...
[12/04 15:57:54    183s] 
[12/04 15:57:54    183s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1850.0M, totSessionCpu=0:03:04 **
[12/04 15:57:54    183s] *** optDesign -preCTS ***
[12/04 15:57:54    183s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 15:57:54    183s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 15:57:54    183s] Hold Target Slack: user slack 0
[12/04 15:57:54    183s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2649.9M
[12/04 15:57:54    184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2649.9M
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:57:54    184s] Deleting Lib Analyzer.
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] TimeStamp Deleting Cell Server End ...
[12/04 15:57:54    184s] Multi-VT timing optimization disabled based on library information.
[12/04 15:57:54    184s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:57:54    184s] Summary for sequential cells identification: 
[12/04 15:57:54    184s]   Identified SBFF number: 42
[12/04 15:57:54    184s]   Identified MBFF number: 0
[12/04 15:57:54    184s]   Identified SB Latch number: 0
[12/04 15:57:54    184s]   Identified MB Latch number: 0
[12/04 15:57:54    184s]   Not identified SBFF number: 10
[12/04 15:57:54    184s]   Not identified MBFF number: 0
[12/04 15:57:54    184s]   Not identified SB Latch number: 0
[12/04 15:57:54    184s]   Not identified MB Latch number: 0
[12/04 15:57:54    184s]   Number of sequential cells which are not FFs: 27
[12/04 15:57:54    184s]  Visiting view : av_func_mode_max
[12/04 15:57:54    184s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:57:54    184s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:57:54    184s]  Visiting view : av_func_mode_min
[12/04 15:57:54    184s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:57:54    184s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:57:54    184s] TLC MultiMap info (StdDelay):
[12/04 15:57:54    184s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:57:54    184s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:57:54    184s]  Setting StdDelay to: 53.6ps
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] TimeStamp Deleting Cell Server End ...
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] Creating Lib Analyzer ...
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:57:54    184s] Summary for sequential cells identification: 
[12/04 15:57:54    184s]   Identified SBFF number: 42
[12/04 15:57:54    184s]   Identified MBFF number: 0
[12/04 15:57:54    184s]   Identified SB Latch number: 0
[12/04 15:57:54    184s]   Identified MB Latch number: 0
[12/04 15:57:54    184s]   Not identified SBFF number: 10
[12/04 15:57:54    184s]   Not identified MBFF number: 0
[12/04 15:57:54    184s]   Not identified SB Latch number: 0
[12/04 15:57:54    184s]   Not identified MB Latch number: 0
[12/04 15:57:54    184s]   Number of sequential cells which are not FFs: 27
[12/04 15:57:54    184s]  Visiting view : av_func_mode_max
[12/04 15:57:54    184s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:57:54    184s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:57:54    184s]  Visiting view : av_func_mode_min
[12/04 15:57:54    184s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:57:54    184s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:57:54    184s] TLC MultiMap info (StdDelay):
[12/04 15:57:54    184s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:57:54    184s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:57:54    184s]  Setting StdDelay to: 53.6ps
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:57:54    184s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:57:54    184s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:57:54    184s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:57:54    184s] 
[12/04 15:57:54    184s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:57:56    185s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:05 mem=2649.9M
[12/04 15:57:56    185s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:05 mem=2649.9M
[12/04 15:57:56    185s] Creating Lib Analyzer, finished. 
[12/04 15:57:56    185s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2649.9M
[12/04 15:57:56    185s] All LLGs are deleted
[12/04 15:57:56    185s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2649.9M
[12/04 15:57:56    185s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2649.9M
[12/04 15:57:56    185s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2649.9M
[12/04 15:57:56    185s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=2649.9M
[12/04 15:57:56    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=2649.9M
[12/04 15:57:56    185s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Started Import and model ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Started Create place DB ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Started Import place data ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Started Read instances and placement ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Number of ignored instance 0
[12/04 15:57:56    185s] (I)       Number of inbound cells 124
[12/04 15:57:56    185s] (I)       Number of opened ILM blockages 0
[12/04 15:57:56    185s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 15:57:56    185s] (I)       numMoveCells=1612, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 15:57:56    185s] (I)       cell height: 5040, count: 1612
[12/04 15:57:56    185s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Started Read nets ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Number of nets = 1714 ( 0 ignored )
[12/04 15:57:56    185s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Read rows... (mem=2649.9M)
[12/04 15:57:56    185s] (I)       Done Read rows (cpu=0.000s, mem=2649.9M)
[12/04 15:57:56    185s] (I)       Identified Clock instances: Flop 257, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 15:57:56    185s] (I)       Read module constraints... (mem=2649.9M)
[12/04 15:57:56    185s] (I)       Done Read module constraints (cpu=0.000s, mem=2649.9M)
[12/04 15:57:56    185s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Started Create route DB ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       == Non-default Options ==
[12/04 15:57:56    185s] (I)       Maximum routing layer                              : 6
[12/04 15:57:56    185s] (I)       Buffering-aware routing                            : true
[12/04 15:57:56    185s] (I)       Spread congestion away from blockages              : true
[12/04 15:57:56    185s] (I)       Number of threads                                  : 1
[12/04 15:57:56    185s] (I)       Overflow penalty cost                              : 10
[12/04 15:57:56    185s] (I)       Punch through distance                             : 9134.390000
[12/04 15:57:56    185s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 15:57:56    185s] (I)       Method to set GCell size                           : row
[12/04 15:57:56    185s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:57:56    185s] (I)       Started Import route data (1T) ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       ============== Pin Summary ==============
[12/04 15:57:56    185s] (I)       +-------+--------+---------+------------+
[12/04 15:57:56    185s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:57:56    185s] (I)       +-------+--------+---------+------------+
[12/04 15:57:56    185s] (I)       |     1 |   5941 |  100.00 |        Pin |
[12/04 15:57:56    185s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:57:56    185s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:57:56    185s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:57:56    185s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:57:56    185s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:57:56    185s] (I)       +-------+--------+---------+------------+
[12/04 15:57:56    185s] (I)       Use row-based GCell size
[12/04 15:57:56    185s] (I)       Use row-based GCell align
[12/04 15:57:56    185s] (I)       GCell unit size   : 5040
[12/04 15:57:56    185s] (I)       GCell multiplier  : 1
[12/04 15:57:56    185s] (I)       GCell row height  : 5040
[12/04 15:57:56    185s] (I)       Actual row height : 5040
[12/04 15:57:56    185s] (I)       GCell align ref   : 340380 341600
[12/04 15:57:56    185s] [NR-eGR] Track table information for default rule: 
[12/04 15:57:56    185s] [NR-eGR] metal1 has no routable track
[12/04 15:57:56    185s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:57:56    185s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:57:56    185s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:57:56    185s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:57:56    185s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:57:56    185s] (I)       =================== Default via ====================
[12/04 15:57:56    185s] (I)       +---+------------------+---------------------------+
[12/04 15:57:56    185s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:57:56    185s] (I)       +---+------------------+---------------------------+
[12/04 15:57:56    185s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:57:56    185s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:57:56    185s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:57:56    185s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:57:56    185s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:57:56    185s] (I)       +---+------------------+---------------------------+
[12/04 15:57:56    185s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Started Read routing blockages ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Started Read instance blockages ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] (I)       Started Read PG blockages ( Curr Mem: 2649.92 MB )
[12/04 15:57:56    185s] [NR-eGR] Read 19436 PG shapes
[12/04 15:57:56    185s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] (I)       Started Read boundary cut boxes ( Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:57:56    185s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:57:56    185s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:57:56    185s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:57:56    185s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:57:56    185s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] (I)       Started Read blackboxes ( Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:57:56    185s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] (I)       Started Read prerouted ( Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:57:56    185s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] (I)       Started Read unlegalized nets ( Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] (I)       Started Read nets ( Curr Mem: 2650.92 MB )
[12/04 15:57:56    185s] [NR-eGR] Read numTotalNets=1714  numIgnoredNets=0
[12/04 15:57:56    185s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.92 MB )
[12/04 15:57:56    185s] (I)       Started Set up via pillars ( Curr Mem: 2651.92 MB )
[12/04 15:57:56    185s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.92 MB )
[12/04 15:57:56    185s] (I)       early_global_route_priority property id does not exist.
[12/04 15:57:56    185s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2651.92 MB )
[12/04 15:57:56    185s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2664.92 MB )
[12/04 15:57:56    185s] (I)       Model blockages into capacity
[12/04 15:57:56    185s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:57:56    185s] (I)       Started Initialize 3D capacity ( Curr Mem: 2664.92 MB )
[12/04 15:57:56    185s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:57:56    185s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:57:56    185s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:57:56    185s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:57:56    185s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:57:56    185s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2670.92 MB )
[12/04 15:57:56    185s] (I)       -- layer congestion ratio --
[12/04 15:57:56    185s] (I)       Layer 1 : 0.100000
[12/04 15:57:56    185s] (I)       Layer 2 : 0.700000
[12/04 15:57:56    185s] (I)       Layer 3 : 0.700000
[12/04 15:57:56    185s] (I)       Layer 4 : 0.700000
[12/04 15:57:56    185s] (I)       Layer 5 : 0.700000
[12/04 15:57:56    185s] (I)       Layer 6 : 0.700000
[12/04 15:57:56    185s] (I)       ----------------------------
[12/04 15:57:56    185s] (I)       Number of ignored nets                =      0
[12/04 15:57:56    185s] (I)       Number of connected nets              =      0
[12/04 15:57:56    185s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:57:56    185s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:57:56    185s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:57:56    185s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:57:56    185s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:57:56    185s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:57:56    185s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:57:56    185s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:57:56    185s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:57:56    185s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2670.92 MB )
[12/04 15:57:56    185s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2670.92 MB )
[12/04 15:57:56    185s] (I)       Started Read aux data ( Curr Mem: 2670.92 MB )
[12/04 15:57:56    185s] (I)       Constructing bin map
[12/04 15:57:56    185s] (I)       Initialize bin information with width=10080 height=10080
[12/04 15:57:56    185s] (I)       Done constructing bin map
[12/04 15:57:56    185s] (I)       Finished Read aux data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2691.11 MB )
[12/04 15:57:56    185s] (I)       Started Others data preparation ( Curr Mem: 2691.11 MB )
[12/04 15:57:56    185s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:57:56    185s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.11 MB )
[12/04 15:57:56    185s] (I)       Started Create route kernel ( Curr Mem: 2691.11 MB )
[12/04 15:57:56    185s] (I)       Ndr track 0 does not exist
[12/04 15:57:56    185s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:57:56    185s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:57:56    185s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:57:56    185s] (I)       Site width          :   620  (dbu)
[12/04 15:57:56    185s] (I)       Row height          :  5040  (dbu)
[12/04 15:57:56    185s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:57:56    185s] (I)       GCell width         :  5040  (dbu)
[12/04 15:57:56    185s] (I)       GCell height        :  5040  (dbu)
[12/04 15:57:56    185s] (I)       Grid                :   661   656     6
[12/04 15:57:56    185s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:57:56    185s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:57:56    185s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:57:56    185s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:57:56    185s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:57:56    185s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:57:56    185s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:57:56    185s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:57:56    185s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:57:56    185s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:57:56    185s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:57:56    185s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:57:56    185s] (I)       --------------------------------------------------------
[12/04 15:57:56    185s] 
[12/04 15:57:56    185s] [NR-eGR] ============ Routing rule table ============
[12/04 15:57:56    185s] [NR-eGR] Rule id: 0  Nets: 1627 
[12/04 15:57:56    185s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:57:56    185s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:57:56    185s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:57:56    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:57:56    185s] [NR-eGR] ========================================
[12/04 15:57:56    185s] [NR-eGR] 
[12/04 15:57:56    185s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:57:56    185s] (I)       blocked tracks on layer2 : = 834249 / 3524688 (23.67%)
[12/04 15:57:56    185s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:57:56    185s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:57:56    185s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:57:56    185s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:57:56    185s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Reset routing kernel
[12/04 15:57:56    185s] (I)       Started Global Routing ( Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Started Initialization ( Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       totalPins=5767  totalGlobalPin=5572 (96.62%)
[12/04 15:57:56    185s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Started Net group 1 ( Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Started Generate topology ( Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       total 2D Cap : 4255213 = (3475657 H, 779556 V)
[12/04 15:57:56    185s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1a Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1a ( Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Started Pattern routing (1T) ( Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:57:56    185s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:57:56    185s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1b Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1b ( Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2715.11 MB )
[12/04 15:57:56    185s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:57:56    185s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.058080e+03um
[12/04 15:57:56    185s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1c Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1c ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Two level routing ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Level2 Grid: 133 x 132
[12/04 15:57:56    185s] (I)       Started Two Level Routing ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:57:56    185s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1d Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1d ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Detoured routing ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:57:56    185s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1e Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1e ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Route legalization ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:57:56    185s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.058080e+03um
[12/04 15:57:56    185s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1l Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1l ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Layer assignment (1T) ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Net group 2 ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Generate topology ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       total 2D Cap : 13104258 = (6488633 H, 6615625 V)
[12/04 15:57:56    185s] (I)       #blocked areas for congestion spreading : 246
[12/04 15:57:56    185s] [NR-eGR] Layer group 2: route 1624 net(s) in layer range [2, 6]
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1a Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1a ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Pattern routing (1T) ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:57:56    185s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Usage: 58062 = (28563 H, 29499 V) = (0.44% H, 0.45% V) = (1.440e+05um H, 1.487e+05um V)
[12/04 15:57:56    185s] (I)       Started Add via demand to 2D ( Curr Mem: 2721.74 MB )
[12/04 15:57:56    185s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1b Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1b ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Usage: 58062 = (28563 H, 29499 V) = (0.44% H, 0.45% V) = (1.440e+05um H, 1.487e+05um V)
[12/04 15:57:56    185s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.926325e+05um
[12/04 15:57:56    185s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:57:56    185s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:57:56    185s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1c Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1c ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Two level routing ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Level2 Grid: 133 x 132
[12/04 15:57:56    185s] (I)       Started Two Level Routing ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Two Level Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Two level routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Usage: 58062 = (28563 H, 29499 V) = (0.44% H, 0.45% V) = (1.440e+05um H, 1.487e+05um V)
[12/04 15:57:56    185s] (I)       Finished Phase 1c ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1d Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1d ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Detoured routing ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Usage: 58062 = (28563 H, 29499 V) = (0.44% H, 0.45% V) = (1.440e+05um H, 1.487e+05um V)
[12/04 15:57:56    185s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1e Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1e ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Route legalization ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Usage: 58062 = (28563 H, 29499 V) = (0.44% H, 0.45% V) = (1.440e+05um H, 1.487e+05um V)
[12/04 15:57:56    185s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.926325e+05um
[12/04 15:57:56    185s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] (I)       ============  Phase 1l Route ============
[12/04 15:57:56    185s] (I)       Started Phase 1l ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Layer assignment (1T) ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Layer assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Net group 2 ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Clean cong LA ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:57:56    185s] (I)       Layer  2:    2702414     21628        90      596329     2923175    (16.94%) 
[12/04 15:57:56    185s] (I)       Layer  3:    3009734     18241        17      632826     3263814    (16.24%) 
[12/04 15:57:56    185s] (I)       Layer  4:    3130387      9083         0      359612     3159893    (10.22%) 
[12/04 15:57:56    185s] (I)       Layer  5:    3474943     10836         0      390348     3506292    (10.02%) 
[12/04 15:57:56    185s] (I)       Layer  6:     780417      1297         0       93991      785884    (10.68%) 
[12/04 15:57:56    185s] (I)       Total:      13097895     61085       107     2073106    13639058    (13.19%) 
[12/04 15:57:56    185s] (I)       
[12/04 15:57:56    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:57:56    185s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/04 15:57:56    185s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/04 15:57:56    185s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[12/04 15:57:56    185s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 15:57:56    185s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:57:56    185s] [NR-eGR]  metal2  (2)        30( 0.01%)        12( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/04 15:57:56    185s] [NR-eGR]  metal3  (3)        17( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:57:56    185s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:57:56    185s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:57:56    185s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:57:56    185s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 15:57:56    185s] [NR-eGR] Total               47( 0.00%)        12( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:57:56    185s] [NR-eGR] 
[12/04 15:57:56    185s] (I)       Finished Global Routing ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Export 3D cong map ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       total 2D Cap : 13108811 = (6490988 H, 6617823 V)
[12/04 15:57:56    185s] (I)       Started Export 2D cong map ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:57:56    185s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:57:56    185s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       ============= Track Assignment ============
[12/04 15:57:56    185s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Started Track Assignment (1T) ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:57:56    185s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    185s] (I)       Run Multi-thread track assignment
[12/04 15:57:56    186s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] (I)       Started Export ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] [NR-eGR] Started Export DB wires ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] [NR-eGR] Started Export all nets ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] [NR-eGR] Started Set wire vias ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:57:56    186s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5767
[12/04 15:57:56    186s] [NR-eGR] metal2  (2V) length: 9.927884e+04um, number of vias: 8125
[12/04 15:57:56    186s] [NR-eGR] metal3  (3H) length: 9.025712e+04um, number of vias: 1140
[12/04 15:57:56    186s] [NR-eGR] metal4  (4V) length: 4.521017e+04um, number of vias: 279
[12/04 15:57:56    186s] [NR-eGR] metal5  (5H) length: 5.462324e+04um, number of vias: 33
[12/04 15:57:56    186s] [NR-eGR] metal6  (6V) length: 6.541920e+03um, number of vias: 0
[12/04 15:57:56    186s] [NR-eGR] Total length: 2.959113e+05um, number of vias: 15344
[12/04 15:57:56    186s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:57:56    186s] [NR-eGR] Total eGR-routed clock nets wire length: 5.121610e+03um 
[12/04 15:57:56    186s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:57:56    186s] (I)       Started Update net boxes ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] (I)       Started Update timing ( Curr Mem: 2728.36 MB )
[12/04 15:57:56    186s] (I)       Finished Update timing ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2718.85 MB )
[12/04 15:57:56    186s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2718.85 MB )
[12/04 15:57:56    186s] (I)       Started Postprocess design ( Curr Mem: 2718.85 MB )
[12/04 15:57:56    186s] Saved RC grid cleaned up.
[12/04 15:57:56    186s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2679.85 MB )
[12/04 15:57:56    186s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 2679.85 MB )
[12/04 15:57:56    186s] ### Creating LA Mngr. totSessionCpu=0:03:06 mem=2669.8M
[12/04 15:57:56    186s] 
[12/04 15:57:56    186s] Trim Metal Layers:
[12/04 15:57:56    186s] LayerId::1 widthSet size::4
[12/04 15:57:56    186s] LayerId::2 widthSet size::4
[12/04 15:57:56    186s] LayerId::3 widthSet size::4
[12/04 15:57:56    186s] LayerId::4 widthSet size::4
[12/04 15:57:56    186s] LayerId::5 widthSet size::4
[12/04 15:57:56    186s] LayerId::6 widthSet size::2
[12/04 15:57:56    186s] Updating RC grid for preRoute extraction ...
[12/04 15:57:56    186s] eee: pegSigSF::1.070000
[12/04 15:57:56    186s] Initializing multi-corner capacitance tables ... 
[12/04 15:57:56    186s] Initializing multi-corner resistance tables ...
[12/04 15:57:56    186s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:57:56    186s] eee: l::2 avDens::0.030070 usedTrk::6131.145633 availTrk::203893.956700 sigTrk::6131.145633
[12/04 15:57:56    186s] eee: l::3 avDens::0.034587 usedTrk::5952.323019 availTrk::172099.076895 sigTrk::5952.323019
[12/04 15:57:56    186s] eee: l::4 avDens::0.036606 usedTrk::926.049405 availTrk::25297.486216 sigTrk::926.049405
[12/04 15:57:56    186s] eee: l::5 avDens::0.011975 usedTrk::1083.794445 availTrk::90507.814683 sigTrk::1083.794445
[12/04 15:57:56    186s] eee: l::6 avDens::0.106990 usedTrk::129.800000 availTrk::1213.200161 sigTrk::129.800000
[12/04 15:57:56    186s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:57:56    186s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261777 ; uaWl: 0.979537 ; uaWlH: 0.339022 ; aWlH: 0.020462 ; Pmax: 0.863800 ; wcR: 0.528000 ; newSi: 0.079000 ; pMod: 80 ; 
[12/04 15:57:56    186s] ### Creating LA Mngr, finished. totSessionCpu=0:03:06 mem=2669.8M
[12/04 15:57:56    186s] Extraction called for design 'CHIP' of instances=1736 and nets=1719 using extraction engine 'preRoute' .
[12/04 15:57:56    186s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:57:56    186s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:57:56    186s] PreRoute RC Extraction called for design CHIP.
[12/04 15:57:56    186s] RC Extraction called in multi-corner(1) mode.
[12/04 15:57:56    186s] RCMode: PreRoute
[12/04 15:57:56    186s]       RC Corner Indexes            0   
[12/04 15:57:56    186s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:57:56    186s] Resistance Scaling Factor    : 1.00000 
[12/04 15:57:56    186s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:57:56    186s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:57:56    186s] Shrink Factor                : 1.00000
[12/04 15:57:56    186s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:57:56    186s] Using capacitance table file ...
[12/04 15:57:56    186s] 
[12/04 15:57:56    186s] Trim Metal Layers:
[12/04 15:57:56    186s] LayerId::1 widthSet size::4
[12/04 15:57:56    186s] LayerId::2 widthSet size::4
[12/04 15:57:56    186s] LayerId::3 widthSet size::4
[12/04 15:57:56    186s] LayerId::4 widthSet size::4
[12/04 15:57:56    186s] LayerId::5 widthSet size::4
[12/04 15:57:56    186s] LayerId::6 widthSet size::2
[12/04 15:57:56    186s] Updating RC grid for preRoute extraction ...
[12/04 15:57:56    186s] eee: pegSigSF::1.070000
[12/04 15:57:56    186s] Initializing multi-corner capacitance tables ... 
[12/04 15:57:56    186s] Initializing multi-corner resistance tables ...
[12/04 15:57:56    186s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:57:56    186s] eee: l::2 avDens::0.030070 usedTrk::6131.145633 availTrk::203893.956700 sigTrk::6131.145633
[12/04 15:57:56    186s] eee: l::3 avDens::0.034587 usedTrk::5952.323019 availTrk::172099.076895 sigTrk::5952.323019
[12/04 15:57:56    186s] eee: l::4 avDens::0.036606 usedTrk::926.049405 availTrk::25297.486216 sigTrk::926.049405
[12/04 15:57:56    186s] eee: l::5 avDens::0.011975 usedTrk::1083.794445 availTrk::90507.814683 sigTrk::1083.794445
[12/04 15:57:56    186s] eee: l::6 avDens::0.106990 usedTrk::129.800000 availTrk::1213.200161 sigTrk::129.800000
[12/04 15:57:56    186s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:57:56    186s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261777 ; uaWl: 0.979537 ; uaWlH: 0.339022 ; aWlH: 0.020462 ; Pmax: 0.863800 ; wcR: 0.528000 ; newSi: 0.079000 ; pMod: 80 ; 
[12/04 15:57:56    186s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2669.848M)
[12/04 15:57:56    186s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2669.8M
[12/04 15:57:56    186s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2669.8M
[12/04 15:57:56    186s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2669.8M
[12/04 15:57:56    186s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2669.8M
[12/04 15:57:56    186s] Fast DP-INIT is on for default
[12/04 15:57:56    186s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2669.8M
[12/04 15:57:56    186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2669.8M
[12/04 15:57:56    186s] Starting delay calculation for Setup views
[12/04 15:57:56    186s] #################################################################################
[12/04 15:57:56    186s] # Design Stage: PreRoute
[12/04 15:57:56    186s] # Design Name: CHIP
[12/04 15:57:56    186s] # Design Mode: 90nm
[12/04 15:57:56    186s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:57:56    186s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:57:56    186s] # Signoff Settings: SI Off 
[12/04 15:57:56    186s] #################################################################################
[12/04 15:57:57    186s] Calculate delays in Single mode...
[12/04 15:57:57    186s] Topological Sorting (REAL = 0:00:00.0, MEM = 2685.4M, InitMEM = 2685.4M)
[12/04 15:57:57    186s] Start delay calculation (fullDC) (1 T). (MEM=2685.39)
[12/04 15:57:57    186s] End AAE Lib Interpolated Model. (MEM=2685.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:57:57    186s] Total number of fetched objects 1730
[12/04 15:57:57    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:57:57    186s] End delay calculation. (MEM=2701.81 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:57:57    186s] End delay calculation (fullDC). (MEM=2701.81 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:57:57    186s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2701.8M) ***
[12/04 15:57:57    186s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:03:07 mem=2701.8M)
[12/04 15:57:57    186s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.120  |
|           TNS (ns):| -74.805 |
|    Violating Paths:|   111   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.626%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1851.5M, totSessionCpu=0:03:07 **
[12/04 15:57:57    186s] *** InitOpt #3 [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:03:06.8/0:08:51.7 (0.4), mem = 2670.1M
[12/04 15:57:57    186s] 
[12/04 15:57:57    186s] =============================================================================================
[12/04 15:57:57    186s]  Step TAT Report for InitOpt #3                                                 20.15-s105_1
[12/04 15:57:57    186s] =============================================================================================
[12/04 15:57:57    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:57:57    186s] ---------------------------------------------------------------------------------------------
[12/04 15:57:57    186s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:57:57    186s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (  14.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:57:57    186s] [ ExtractRC              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:57:57    186s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:57:57    186s] [ FullDelayCalc          ]      1   0:00:00.4  (   8.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:57:57    186s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:57:57    186s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:57:57    186s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:57:57    186s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:57:57    186s] [ LibAnalyzerInit        ]      2   0:00:03.1  (  67.7 % )     0:00:03.1 /  0:00:03.1    1.0
[12/04 15:57:57    186s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:57:57    186s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:57:57    186s] [ MISC                   ]          0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:57:57    186s] ---------------------------------------------------------------------------------------------
[12/04 15:57:57    186s]  InitOpt #3 TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[12/04 15:57:57    186s] ---------------------------------------------------------------------------------------------
[12/04 15:57:57    186s] 
[12/04 15:57:57    186s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 15:57:57    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:57:57    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2670.1M
[12/04 15:57:57    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2670.1M
[12/04 15:57:57    186s] z: 2, totalTracks: 1
[12/04 15:57:57    186s] z: 4, totalTracks: 1
[12/04 15:57:57    186s] z: 6, totalTracks: 1
[12/04 15:57:57    186s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:57:57    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:     Starting CMU at level 3, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2670.1M
[12/04 15:57:57    186s] 
[12/04 15:57:57    186s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:57:57    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2670.1M
[12/04 15:57:57    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2670.1MB).
[12/04 15:57:57    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:2670.1M
[12/04 15:57:57    186s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:57:57    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2670.1M
[12/04 15:57:57    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2670.1M
[12/04 15:57:57    186s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:57:57    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:57:57    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2670.1M
[12/04 15:57:57    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2670.1M
[12/04 15:57:57    186s] z: 2, totalTracks: 1
[12/04 15:57:57    186s] z: 4, totalTracks: 1
[12/04 15:57:57    186s] z: 6, totalTracks: 1
[12/04 15:57:57    186s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:57:57    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:     Starting CMU at level 3, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2670.1M
[12/04 15:57:57    186s] 
[12/04 15:57:57    186s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:57:57    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2670.1M
[12/04 15:57:57    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2670.1MB).
[12/04 15:57:57    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2670.1M
[12/04 15:57:57    186s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:57:57    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2670.1M
[12/04 15:57:57    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2670.1M
[12/04 15:57:57    186s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:57:57    186s] *** Starting optimizing excluded clock nets MEM= 2670.1M) ***
[12/04 15:57:57    186s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2670.1M) ***
[12/04 15:57:57    186s] The useful skew maximum allowed delay is: 0.3
[12/04 15:57:57    186s] Deleting Lib Analyzer.
[12/04 15:57:57    186s] *** SimplifyNetlist #3 [begin] : totSession cpu/real = 0:03:06.9/0:08:51.9 (0.4), mem = 2670.1M
[12/04 15:57:57    186s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:57:57    186s] Info: 87 io nets excluded
[12/04 15:57:57    186s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:57:57    186s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=2670.1M
[12/04 15:57:57    186s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=2670.1M
[12/04 15:57:57    186s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:57:57    186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.21
[12/04 15:57:57    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:57:57    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2670.1M
[12/04 15:57:57    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2670.1M
[12/04 15:57:57    186s] z: 2, totalTracks: 1
[12/04 15:57:57    186s] z: 4, totalTracks: 1
[12/04 15:57:57    186s] z: 6, totalTracks: 1
[12/04 15:57:57    186s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:57:57    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:     Starting CMU at level 3, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2670.1M
[12/04 15:57:57    186s] 
[12/04 15:57:57    186s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:57:57    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2670.1M
[12/04 15:57:57    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2670.1M
[12/04 15:57:57    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2670.1MB).
[12/04 15:57:57    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2670.1M
[12/04 15:57:57    187s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:57:57    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2670.1M
[12/04 15:57:57    187s] #optDebug: Start CG creation (mem=2670.1M)
[12/04 15:57:57    187s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 15:57:57    187s] (cpu=0:00:00.1, mem=2773.2M)
[12/04 15:57:57    187s]  ...processing cgPrt (cpu=0:00:00.1, mem=2773.2M)
[12/04 15:57:57    187s]  ...processing cgEgp (cpu=0:00:00.1, mem=2773.2M)
[12/04 15:57:57    187s]  ...processing cgPbk (cpu=0:00:00.1, mem=2773.2M)
[12/04 15:57:57    187s]  ...processing cgNrb(cpu=0:00:00.1, mem=2773.2M)
[12/04 15:57:57    187s]  ...processing cgObs (cpu=0:00:00.1, mem=2773.2M)
[12/04 15:57:57    187s]  ...processing cgCon (cpu=0:00:00.1, mem=2773.2M)
[12/04 15:57:57    187s]  ...processing cgPdm (cpu=0:00:00.1, mem=2773.2M)
[12/04 15:57:57    187s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2773.2M)
[12/04 15:57:57    187s] ### Creating RouteCongInterface, started
[12/04 15:57:57    187s] 
[12/04 15:57:57    187s] Creating Lib Analyzer ...
[12/04 15:57:57    187s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:57:57    187s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:57:57    187s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:57:57    187s] 
[12/04 15:57:57    187s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:57:59    188s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:09 mem=2789.2M
[12/04 15:57:59    188s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:09 mem=2789.2M
[12/04 15:57:59    188s] Creating Lib Analyzer, finished. 
[12/04 15:57:59    188s] 
[12/04 15:57:59    188s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:57:59    188s] 
[12/04 15:57:59    188s] #optDebug: {0, 1.000}
[12/04 15:57:59    188s] ### Creating RouteCongInterface, finished
[12/04 15:57:59    189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2808.3M
[12/04 15:57:59    189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2808.3M
[12/04 15:57:59    189s] 
[12/04 15:57:59    189s] Netlist preparation processing... 
[12/04 15:57:59    189s] Removed 0 instance
[12/04 15:57:59    189s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 15:57:59    189s] *info: Marking 0 isolation instances dont touch
[12/04 15:57:59    189s] *info: Marking 0 level shifter instances dont touch
[12/04 15:57:59    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2789.2M
[12/04 15:57:59    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2739.2M
[12/04 15:57:59    189s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:57:59    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.21
[12/04 15:57:59    189s] *** SimplifyNetlist #3 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:03:09.1/0:08:54.1 (0.4), mem = 2739.2M
[12/04 15:57:59    189s] 
[12/04 15:57:59    189s] =============================================================================================
[12/04 15:57:59    189s]  Step TAT Report for SimplifyNetlist #3                                         20.15-s105_1
[12/04 15:57:59    189s] =============================================================================================
[12/04 15:57:59    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:57:59    189s] ---------------------------------------------------------------------------------------------
[12/04 15:57:59    189s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  76.3 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:57:59    189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:57:59    189s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:57:59    189s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:57:59    189s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:57:59    189s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:57:59    189s] [ MISC                   ]          0:00:00.3  (  13.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:57:59    189s] ---------------------------------------------------------------------------------------------
[12/04 15:57:59    189s]  SimplifyNetlist #3 TOTAL           0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:57:59    189s] ---------------------------------------------------------------------------------------------
[12/04 15:57:59    189s] 
[12/04 15:57:59    189s] 
[12/04 15:57:59    189s] Active setup views:
[12/04 15:57:59    189s]  av_func_mode_max
[12/04 15:57:59    189s]   Dominating endpoints: 0
[12/04 15:57:59    189s]   Dominating TNS: -0.000
[12/04 15:57:59    189s] 
[12/04 15:57:59    189s] Deleting Lib Analyzer.
[12/04 15:57:59    189s] Begin: GigaOpt Global Optimization
[12/04 15:57:59    189s] *info: use new DP (enabled)
[12/04 15:57:59    189s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 15:57:59    189s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:57:59    189s] Info: 87 io nets excluded
[12/04 15:57:59    189s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:57:59    189s] *** GlobalOpt #3 [begin] : totSession cpu/real = 0:03:09.2/0:08:54.1 (0.4), mem = 2739.2M
[12/04 15:57:59    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.22
[12/04 15:57:59    189s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:57:59    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:09 mem=2739.2M
[12/04 15:57:59    189s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:57:59    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:2739.2M
[12/04 15:57:59    189s] z: 2, totalTracks: 1
[12/04 15:57:59    189s] z: 4, totalTracks: 1
[12/04 15:57:59    189s] z: 6, totalTracks: 1
[12/04 15:57:59    189s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:57:59    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2739.2M
[12/04 15:57:59    189s] OPERPROF:     Starting CMU at level 3, MEM:2739.2M
[12/04 15:57:59    189s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2739.2M
[12/04 15:57:59    189s] 
[12/04 15:57:59    189s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:57:59    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:2739.2M
[12/04 15:57:59    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2739.2M
[12/04 15:57:59    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2739.2M
[12/04 15:57:59    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2739.2MB).
[12/04 15:57:59    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:2739.2M
[12/04 15:57:59    189s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:57:59    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:09 mem=2739.2M
[12/04 15:57:59    189s] ### Creating RouteCongInterface, started
[12/04 15:57:59    189s] 
[12/04 15:57:59    189s] Creating Lib Analyzer ...
[12/04 15:57:59    189s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:57:59    189s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:57:59    189s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:57:59    189s] 
[12/04 15:57:59    189s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:58:01    190s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=2739.2M
[12/04 15:58:01    190s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=2739.2M
[12/04 15:58:01    190s] Creating Lib Analyzer, finished. 
[12/04 15:58:01    191s] 
[12/04 15:58:01    191s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:58:01    191s] 
[12/04 15:58:01    191s] #optDebug: {0, 1.000}
[12/04 15:58:01    191s] ### Creating RouteCongInterface, finished
[12/04 15:58:01    191s] {MG  {5 0 33.3 0.622122} }
[12/04 15:58:01    191s] *info: 87 io nets excluded
[12/04 15:58:01    191s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:01    191s] *info: 2 clock nets excluded
[12/04 15:58:01    191s] *info: 3 no-driver nets excluded.
[12/04 15:58:01    191s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2758.3M
[12/04 15:58:01    191s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2758.3M
[12/04 15:58:01    191s] ** GigaOpt Global Opt WNS Slack -1.120  TNS Slack -74.805 
[12/04 15:58:01    191s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:01    191s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:58:01    191s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:01    191s] |  -1.120| -74.805|    0.63%|   0:00:00.0| 2758.3M|av_func_mode_max|  default| tetris[3]                           |
[12/04 15:58:02    191s] |  -1.108| -73.251|    0.62%|   0:00:01.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:02    192s] |  -1.108| -73.231|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:02    192s] |  -1.108| -73.231|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    192s] |  -1.108| -73.027|    0.62%|   0:00:01.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    192s] |  -1.108| -72.954|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    192s] |  -1.108| -72.954|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    192s] |  -1.108| -72.954|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    192s] |  -1.108| -72.670|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    193s] |  -1.108| -72.670|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    193s] |  -1.108| -72.670|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    193s] |  -1.108| -72.670|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    193s] |  -1.108| -72.513|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    193s] |  -1.108| -72.385|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    193s] |  -1.108| -72.385|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    193s] |  -1.108| -72.385|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:03    193s] |  -1.108| -72.345|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:04    193s] |  -1.108| -72.345|    0.62%|   0:00:01.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:04    193s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:04    193s] 
[12/04 15:58:04    193s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=2801.5M) ***
[12/04 15:58:04    193s] 
[12/04 15:58:04    193s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=2801.5M) ***
[12/04 15:58:04    193s] Bottom Preferred Layer:
[12/04 15:58:04    193s] +---------------+------------+----------+
[12/04 15:58:04    193s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:58:04    193s] +---------------+------------+----------+
[12/04 15:58:04    193s] | metal5 (z=5)  |          3 | default  |
[12/04 15:58:04    193s] +---------------+------------+----------+
[12/04 15:58:04    193s] Via Pillar Rule:
[12/04 15:58:04    193s]     None
[12/04 15:58:04    193s] ** GigaOpt Global Opt End WNS Slack -1.108  TNS Slack -72.345 
[12/04 15:58:04    193s] Total-nets :: 1700, Stn-nets :: 96, ratio :: 5.64706 %
[12/04 15:58:04    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2782.4M
[12/04 15:58:04    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.014, MEM:2739.4M
[12/04 15:58:04    193s] TotalInstCnt at PhyDesignMc Destruction: 1,598
[12/04 15:58:04    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.22
[12/04 15:58:04    193s] *** GlobalOpt #3 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:03:13.6/0:08:58.5 (0.4), mem = 2739.4M
[12/04 15:58:04    193s] 
[12/04 15:58:04    193s] =============================================================================================
[12/04 15:58:04    193s]  Step TAT Report for GlobalOpt #3                                               20.15-s105_1
[12/04 15:58:04    193s] =============================================================================================
[12/04 15:58:04    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:04    193s] ---------------------------------------------------------------------------------------------
[12/04 15:58:04    193s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:04    193s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  38.8 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:58:04    193s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:04    193s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:58:04    193s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:01.8 /  0:00:01.8    1.0
[12/04 15:58:04    193s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:04    193s] [ TransformInit          ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:58:04    193s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.3 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:58:04    193s] [ OptGetWeight           ]     17   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:58:04    193s] [ OptEval                ]     17   0:00:01.8  (  40.4 % )     0:00:01.8 /  0:00:01.8    1.0
[12/04 15:58:04    193s] [ OptCommit              ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.9
[12/04 15:58:04    193s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:58:04    193s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:04    193s] [ IncrDelayCalc          ]     34   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:58:04    193s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:58:04    193s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:58:04    193s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:04    193s] [ MISC                   ]          0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:58:04    193s] ---------------------------------------------------------------------------------------------
[12/04 15:58:04    193s]  GlobalOpt #3 TOTAL                 0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[12/04 15:58:04    193s] ---------------------------------------------------------------------------------------------
[12/04 15:58:04    193s] 
[12/04 15:58:04    193s] End: GigaOpt Global Optimization
[12/04 15:58:04    193s] *** Timing NOT met, worst failing slack is -1.108
[12/04 15:58:04    193s] *** Check timing (0:00:00.0)
[12/04 15:58:04    193s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:58:04    193s] Deleting Lib Analyzer.
[12/04 15:58:04    193s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 15:58:04    193s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:04    193s] Info: 87 io nets excluded
[12/04 15:58:04    193s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:58:04    193s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=2739.4M
[12/04 15:58:04    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:14 mem=2739.4M
[12/04 15:58:04    193s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:58:04    193s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:58:04    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:14 mem=2758.5M
[12/04 15:58:04    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:2758.5M
[12/04 15:58:04    193s] z: 2, totalTracks: 1
[12/04 15:58:04    193s] z: 4, totalTracks: 1
[12/04 15:58:04    193s] z: 6, totalTracks: 1
[12/04 15:58:04    193s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:58:04    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2758.5M
[12/04 15:58:04    193s] OPERPROF:     Starting CMU at level 3, MEM:2758.5M
[12/04 15:58:04    193s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2758.5M
[12/04 15:58:04    193s] 
[12/04 15:58:04    193s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:58:04    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2758.5M
[12/04 15:58:04    193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2758.5M
[12/04 15:58:04    193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2758.5M
[12/04 15:58:04    193s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2758.5MB).
[12/04 15:58:04    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.028, MEM:2758.5M
[12/04 15:58:04    193s] TotalInstCnt at PhyDesignMc Initialization: 1,598
[12/04 15:58:04    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:14 mem=2758.5M
[12/04 15:58:04    193s] Begin: Area Reclaim Optimization
[12/04 15:58:04    193s] *** AreaOpt #5 [begin] : totSession cpu/real = 0:03:13.7/0:08:58.6 (0.4), mem = 2758.5M
[12/04 15:58:04    193s] 
[12/04 15:58:04    193s] Creating Lib Analyzer ...
[12/04 15:58:04    193s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:58:04    193s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:58:04    193s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:58:04    193s] 
[12/04 15:58:04    193s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:58:05    195s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:15 mem=2760.5M
[12/04 15:58:05    195s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:15 mem=2760.5M
[12/04 15:58:05    195s] Creating Lib Analyzer, finished. 
[12/04 15:58:05    195s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.23
[12/04 15:58:05    195s] ### Creating RouteCongInterface, started
[12/04 15:58:05    195s] 
[12/04 15:58:05    195s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:58:05    195s] 
[12/04 15:58:05    195s] #optDebug: {0, 1.000}
[12/04 15:58:05    195s] ### Creating RouteCongInterface, finished
[12/04 15:58:06    195s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2760.5M
[12/04 15:58:06    195s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2760.5M
[12/04 15:58:06    195s] Reclaim Optimization WNS Slack -1.108  TNS Slack -72.345 Density 0.62
[12/04 15:58:06    195s] +---------+---------+--------+--------+------------+--------+
[12/04 15:58:06    195s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:58:06    195s] +---------+---------+--------+--------+------------+--------+
[12/04 15:58:06    195s] |    0.62%|        -|  -1.108| -72.345|   0:00:00.0| 2760.5M|
[12/04 15:58:06    195s] |    0.62%|        0|  -1.108| -72.345|   0:00:00.0| 2779.6M|
[12/04 15:58:06    195s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:58:06    195s] |    0.62%|        0|  -1.108| -72.345|   0:00:00.0| 2779.6M|
[12/04 15:58:06    195s] |    0.62%|        4|  -1.108| -72.309|   0:00:00.0| 2798.7M|
[12/04 15:58:06    195s] |    0.61%|       26|  -1.108| -72.399|   0:00:00.0| 2798.7M|
[12/04 15:58:06    195s] |    0.61%|        0|  -1.108| -72.399|   0:00:00.0| 2798.7M|
[12/04 15:58:06    195s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:58:06    195s] |    0.61%|        0|  -1.108| -72.399|   0:00:00.0| 2798.7M|
[12/04 15:58:06    195s] +---------+---------+--------+--------+------------+--------+
[12/04 15:58:06    195s] Reclaim Optimization End WNS Slack -1.108  TNS Slack -72.399 Density 0.61
[12/04 15:58:06    195s] 
[12/04 15:58:06    195s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 1 Resize = 19 **
[12/04 15:58:06    195s] --------------------------------------------------------------
[12/04 15:58:06    195s] |                                   | Total     | Sequential |
[12/04 15:58:06    195s] --------------------------------------------------------------
[12/04 15:58:06    195s] | Num insts resized                 |      19  |       0    |
[12/04 15:58:06    195s] | Num insts undone                  |       7  |       0    |
[12/04 15:58:06    195s] | Num insts Downsized               |      19  |       0    |
[12/04 15:58:06    195s] | Num insts Samesized               |       0  |       0    |
[12/04 15:58:06    195s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:58:06    195s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 15:58:06    195s] --------------------------------------------------------------
[12/04 15:58:06    195s] Bottom Preferred Layer:
[12/04 15:58:06    195s] +---------------+------------+----------+
[12/04 15:58:06    195s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:58:06    195s] +---------------+------------+----------+
[12/04 15:58:06    195s] | metal5 (z=5)  |          3 | default  |
[12/04 15:58:06    195s] +---------------+------------+----------+
[12/04 15:58:06    195s] Via Pillar Rule:
[12/04 15:58:06    195s]     None
[12/04 15:58:06    195s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[12/04 15:58:06    195s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.23
[12/04 15:58:06    195s] *** AreaOpt #5 [finish] : cpu/real = 0:00:02.3/0:00:02.2 (1.0), totSession cpu/real = 0:03:16.0/0:09:00.8 (0.4), mem = 2798.7M
[12/04 15:58:06    195s] 
[12/04 15:58:06    195s] =============================================================================================
[12/04 15:58:06    195s]  Step TAT Report for AreaOpt #5                                                 20.15-s105_1
[12/04 15:58:06    195s] =============================================================================================
[12/04 15:58:06    195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:06    195s] ---------------------------------------------------------------------------------------------
[12/04 15:58:06    195s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:06    195s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  65.3 % )     0:00:01.4 /  0:00:01.5    1.0
[12/04 15:58:06    195s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:06    195s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    1.0
[12/04 15:58:06    195s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:06    195s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:58:06    195s] [ OptGetWeight           ]     98   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:06    195s] [ OptEval                ]     98   0:00:00.3  (  13.0 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 15:58:06    195s] [ OptCommit              ]     98   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:06    195s] [ IncrTimingUpdate       ]     18   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:58:06    195s] [ PostCommitDelayUpdate  ]    103   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:06    195s] [ IncrDelayCalc          ]     77   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:06    195s] [ MISC                   ]          0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:58:06    195s] ---------------------------------------------------------------------------------------------
[12/04 15:58:06    195s]  AreaOpt #5 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.3    1.0
[12/04 15:58:06    195s] ---------------------------------------------------------------------------------------------
[12/04 15:58:06    195s] 
[12/04 15:58:06    195s] Executing incremental physical updates
[12/04 15:58:06    195s] Executing incremental physical updates
[12/04 15:58:06    195s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2779.6M
[12/04 15:58:06    195s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.008, MEM:2741.6M
[12/04 15:58:06    195s] TotalInstCnt at PhyDesignMc Destruction: 1,594
[12/04 15:58:06    195s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2741.58M, totSessionCpu=0:03:16).
[12/04 15:58:06    196s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2741.6M
[12/04 15:58:06    196s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:2741.6M
[12/04 15:58:06    196s] **INFO: Flow update: Design is easy to close.
[12/04 15:58:06    196s] *** IncrReplace #3 [begin] : totSession cpu/real = 0:03:16.1/0:09:00.9 (0.4), mem = 2741.6M
[12/04 15:58:06    196s] 
[12/04 15:58:06    196s] *** Start incrementalPlace ***
[12/04 15:58:06    196s] User Input Parameters:
[12/04 15:58:06    196s] - Congestion Driven    : On
[12/04 15:58:06    196s] - Timing Driven        : On
[12/04 15:58:06    196s] - Area-Violation Based : On
[12/04 15:58:06    196s] - Start Rollback Level : -5
[12/04 15:58:06    196s] - Legalized            : On
[12/04 15:58:06    196s] - Window Based         : Off
[12/04 15:58:06    196s] - eDen incr mode       : Off
[12/04 15:58:06    196s] - Small incr mode      : Off
[12/04 15:58:06    196s] 
[12/04 15:58:06    196s] no activity file in design. spp won't run.
[12/04 15:58:06    196s] 
[12/04 15:58:06    196s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:58:06    196s] Deleting Lib Analyzer.
[12/04 15:58:06    196s] 
[12/04 15:58:06    196s] TimeStamp Deleting Cell Server End ...
[12/04 15:58:06    196s] Effort level <high> specified for reg2reg path_group
[12/04 15:58:06    196s] No Views given, use default active views for adaptive view pruning
[12/04 15:58:06    196s] SKP will enable view:
[12/04 15:58:06    196s]   av_func_mode_max
[12/04 15:58:06    196s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2741.6M
[12/04 15:58:06    196s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:2741.6M
[12/04 15:58:06    196s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2741.6M
[12/04 15:58:06    196s] Starting Early Global Route congestion estimation: mem = 2741.6M
[12/04 15:58:06    196s] (I)       Started Import and model ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Create place DB ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Import place data ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read instances and placement ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read nets ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Create route DB ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       == Non-default Options ==
[12/04 15:58:06    196s] (I)       Maximum routing layer                              : 6
[12/04 15:58:06    196s] (I)       Number of threads                                  : 1
[12/04 15:58:06    196s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:58:06    196s] (I)       Method to set GCell size                           : row
[12/04 15:58:06    196s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:58:06    196s] (I)       Started Import route data (1T) ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       ============== Pin Summary ==============
[12/04 15:58:06    196s] (I)       +-------+--------+---------+------------+
[12/04 15:58:06    196s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:58:06    196s] (I)       +-------+--------+---------+------------+
[12/04 15:58:06    196s] (I)       |     1 |   5905 |  100.00 |        Pin |
[12/04 15:58:06    196s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:58:06    196s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:58:06    196s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:58:06    196s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:58:06    196s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:58:06    196s] (I)       +-------+--------+---------+------------+
[12/04 15:58:06    196s] (I)       Use row-based GCell size
[12/04 15:58:06    196s] (I)       Use row-based GCell align
[12/04 15:58:06    196s] (I)       GCell unit size   : 5040
[12/04 15:58:06    196s] (I)       GCell multiplier  : 1
[12/04 15:58:06    196s] (I)       GCell row height  : 5040
[12/04 15:58:06    196s] (I)       Actual row height : 5040
[12/04 15:58:06    196s] (I)       GCell align ref   : 340380 341600
[12/04 15:58:06    196s] [NR-eGR] Track table information for default rule: 
[12/04 15:58:06    196s] [NR-eGR] metal1 has no routable track
[12/04 15:58:06    196s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:58:06    196s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:58:06    196s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:58:06    196s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:58:06    196s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:58:06    196s] (I)       =================== Default via ====================
[12/04 15:58:06    196s] (I)       +---+------------------+---------------------------+
[12/04 15:58:06    196s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:58:06    196s] (I)       +---+------------------+---------------------------+
[12/04 15:58:06    196s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:58:06    196s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:58:06    196s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:58:06    196s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:58:06    196s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:58:06    196s] (I)       +---+------------------+---------------------------+
[12/04 15:58:06    196s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read routing blockages ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read instance blockages ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read PG blockages ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] [NR-eGR] Read 19436 PG shapes
[12/04 15:58:06    196s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read boundary cut boxes ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:58:06    196s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:58:06    196s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:58:06    196s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:58:06    196s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:58:06    196s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read blackboxes ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:58:06    196s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read prerouted ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:58:06    196s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read unlegalized nets ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read nets ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] [NR-eGR] Read numTotalNets=1696  numIgnoredNets=0
[12/04 15:58:06    196s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Set up via pillars ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       early_global_route_priority property id does not exist.
[12/04 15:58:06    196s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Model blockages into capacity
[12/04 15:58:06    196s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:58:06    196s] (I)       Started Initialize 3D capacity ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:58:06    196s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:58:06    196s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:58:06    196s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:58:06    196s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:58:06    196s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       -- layer congestion ratio --
[12/04 15:58:06    196s] (I)       Layer 1 : 0.100000
[12/04 15:58:06    196s] (I)       Layer 2 : 0.700000
[12/04 15:58:06    196s] (I)       Layer 3 : 0.700000
[12/04 15:58:06    196s] (I)       Layer 4 : 0.700000
[12/04 15:58:06    196s] (I)       Layer 5 : 0.700000
[12/04 15:58:06    196s] (I)       Layer 6 : 0.700000
[12/04 15:58:06    196s] (I)       ----------------------------
[12/04 15:58:06    196s] (I)       Number of ignored nets                =      0
[12/04 15:58:06    196s] (I)       Number of connected nets              =      0
[12/04 15:58:06    196s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:58:06    196s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:58:06    196s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:58:06    196s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:58:06    196s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:58:06    196s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:58:06    196s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:58:06    196s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:58:06    196s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:58:06    196s] (I)       Finished Import route data (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Read aux data ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Others data preparation ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:58:06    196s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Started Create route kernel ( Curr Mem: 2741.58 MB )
[12/04 15:58:06    196s] (I)       Ndr track 0 does not exist
[12/04 15:58:06    196s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:58:06    196s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:58:06    196s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:58:06    196s] (I)       Site width          :   620  (dbu)
[12/04 15:58:06    196s] (I)       Row height          :  5040  (dbu)
[12/04 15:58:06    196s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:58:06    196s] (I)       GCell width         :  5040  (dbu)
[12/04 15:58:06    196s] (I)       GCell height        :  5040  (dbu)
[12/04 15:58:06    196s] (I)       Grid                :   661   656     6
[12/04 15:58:06    196s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:58:06    196s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:58:06    196s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:58:06    196s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:58:06    196s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:58:06    196s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:58:06    196s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:58:06    196s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:58:06    196s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:58:06    196s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:58:06    196s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:58:06    196s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:58:06    196s] (I)       --------------------------------------------------------
[12/04 15:58:06    196s] 
[12/04 15:58:06    196s] [NR-eGR] ============ Routing rule table ============
[12/04 15:58:06    196s] [NR-eGR] Rule id: 0  Nets: 1609 
[12/04 15:58:06    196s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:58:06    196s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:58:06    196s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:58:06    196s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:58:06    196s] [NR-eGR] ========================================
[12/04 15:58:06    196s] [NR-eGR] 
[12/04 15:58:06    196s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:58:06    196s] (I)       blocked tracks on layer2 : = 834249 / 3524688 (23.67%)
[12/04 15:58:06    196s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:58:06    196s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:58:06    196s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:58:06    196s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:58:06    196s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Reset routing kernel
[12/04 15:58:06    196s] (I)       Started Global Routing ( Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Started Initialization ( Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       totalPins=5731  totalGlobalPin=5545 (96.75%)
[12/04 15:58:06    196s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Started Net group 1 ( Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Started Generate topology ( Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       total 2D Cap : 4255213 = (3475657 H, 779556 V)
[12/04 15:58:06    196s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[12/04 15:58:06    196s] (I)       
[12/04 15:58:06    196s] (I)       ============  Phase 1a Route ============
[12/04 15:58:06    196s] (I)       Started Phase 1a ( Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Started Pattern routing (1T) ( Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:58:06    196s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:58:06    196s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       
[12/04 15:58:06    196s] (I)       ============  Phase 1b Route ============
[12/04 15:58:06    196s] (I)       Started Phase 1b ( Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2765.58 MB )
[12/04 15:58:06    196s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:58:06    196s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.058080e+03um
[12/04 15:58:06    196s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       
[12/04 15:58:06    196s] (I)       ============  Phase 1c Route ============
[12/04 15:58:06    196s] (I)       Started Phase 1c ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Started Two level routing ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Level2 Grid: 133 x 132
[12/04 15:58:06    196s] (I)       Started Two Level Routing ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:58:06    196s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       
[12/04 15:58:06    196s] (I)       ============  Phase 1d Route ============
[12/04 15:58:06    196s] (I)       Started Phase 1d ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Started Detoured routing ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:58:06    196s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       
[12/04 15:58:06    196s] (I)       ============  Phase 1e Route ============
[12/04 15:58:06    196s] (I)       Started Phase 1e ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Started Route legalization ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Usage: 1202 = (137 H, 1065 V) = (0.00% H, 0.14% V) = (6.905e+02um H, 5.368e+03um V)
[12/04 15:58:06    196s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.058080e+03um
[12/04 15:58:06    196s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       
[12/04 15:58:06    196s] (I)       ============  Phase 1l Route ============
[12/04 15:58:06    196s] (I)       Started Phase 1l ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Started Layer assignment (1T) ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Started Net group 2 ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Started Generate topology ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       total 2D Cap : 13104258 = (6488633 H, 6615625 V)
[12/04 15:58:06    196s] [NR-eGR] Layer group 2: route 1606 net(s) in layer range [2, 6]
[12/04 15:58:06    196s] (I)       
[12/04 15:58:06    196s] (I)       ============  Phase 1a Route ============
[12/04 15:58:06    196s] (I)       Started Phase 1a ( Curr Mem: 2772.21 MB )
[12/04 15:58:06    196s] (I)       Started Pattern routing (1T) ( Curr Mem: 2772.21 MB )
[12/04 15:58:07    196s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:07    196s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2772.21 MB )
[12/04 15:58:07    196s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:58:07    196s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2772.21 MB )
[12/04 15:58:07    196s] (I)       Usage: 54401 = (27393 H, 27008 V) = (0.42% H, 0.41% V) = (1.381e+05um H, 1.361e+05um V)
[12/04 15:58:07    196s] (I)       Started Add via demand to 2D ( Curr Mem: 2772.21 MB )
[12/04 15:58:07    196s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       
[12/04 15:58:07    196s] (I)       ============  Phase 1b Route ============
[12/04 15:58:07    196s] (I)       Started Phase 1b ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Usage: 54401 = (27393 H, 27008 V) = (0.42% H, 0.41% V) = (1.381e+05um H, 1.361e+05um V)
[12/04 15:58:07    196s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.741810e+05um
[12/04 15:58:07    196s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:58:07    196s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:58:07    196s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       
[12/04 15:58:07    196s] (I)       ============  Phase 1c Route ============
[12/04 15:58:07    196s] (I)       Started Phase 1c ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Started Two level routing ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Level2 Grid: 133 x 132
[12/04 15:58:07    196s] (I)       Started Two Level Routing ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Two Level Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Two level routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Usage: 54401 = (27393 H, 27008 V) = (0.42% H, 0.41% V) = (1.381e+05um H, 1.361e+05um V)
[12/04 15:58:07    196s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       
[12/04 15:58:07    196s] (I)       ============  Phase 1d Route ============
[12/04 15:58:07    196s] (I)       Started Phase 1d ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Started Detoured routing ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Usage: 54401 = (27393 H, 27008 V) = (0.42% H, 0.41% V) = (1.381e+05um H, 1.361e+05um V)
[12/04 15:58:07    196s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       
[12/04 15:58:07    196s] (I)       ============  Phase 1e Route ============
[12/04 15:58:07    196s] (I)       Started Phase 1e ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Started Route legalization ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Usage: 54401 = (27393 H, 27008 V) = (0.42% H, 0.41% V) = (1.381e+05um H, 1.361e+05um V)
[12/04 15:58:07    196s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.741810e+05um
[12/04 15:58:07    196s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       
[12/04 15:58:07    196s] (I)       ============  Phase 1l Route ============
[12/04 15:58:07    196s] (I)       Started Phase 1l ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Started Layer assignment (1T) ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Net group 2 ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Started Clean cong LA ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:58:07    196s] (I)       Layer  2:    2702414     20217        90      596329     2923175    (16.94%) 
[12/04 15:58:07    196s] (I)       Layer  3:    3009734     17255        17      632826     3263814    (16.24%) 
[12/04 15:58:07    196s] (I)       Layer  4:    3130387      8158         0      359612     3159893    (10.22%) 
[12/04 15:58:07    196s] (I)       Layer  5:    3474943     10665         0      390348     3506292    (10.02%) 
[12/04 15:58:07    196s] (I)       Layer  6:     780417      1114         0       93991      785884    (10.68%) 
[12/04 15:58:07    196s] (I)       Total:      13097895     57409       107     2073106    13639058    (13.19%) 
[12/04 15:58:07    196s] (I)       
[12/04 15:58:07    196s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:58:07    196s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/04 15:58:07    196s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/04 15:58:07    196s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[12/04 15:58:07    196s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 15:58:07    196s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:07    196s] [NR-eGR]  metal2  (2)        29( 0.01%)        11( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/04 15:58:07    196s] [NR-eGR]  metal3  (3)        17( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:07    196s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:07    196s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:07    196s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:07    196s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 15:58:07    196s] [NR-eGR] Total               46( 0.00%)        11( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:07    196s] [NR-eGR] 
[12/04 15:58:07    196s] (I)       Finished Global Routing ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Started Export 3D cong map ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       total 2D Cap : 13108811 = (6490988 H, 6617823 V)
[12/04 15:58:07    196s] (I)       Started Export 2D cong map ( Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:58:07    196s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:58:07    196s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] (I)       Finished Export 3D cong map ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2778.83 MB )
[12/04 15:58:07    196s] Early Global Route congestion estimation runtime: 0.45 seconds, mem = 2778.8M
[12/04 15:58:07    196s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.460, REAL:0.447, MEM:2778.8M
[12/04 15:58:07    196s] OPERPROF: Starting HotSpotCal at level 1, MEM:2778.8M
[12/04 15:58:07    196s] [hotspot] +------------+---------------+---------------+
[12/04 15:58:07    196s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:58:07    196s] [hotspot] +------------+---------------+---------------+
[12/04 15:58:07    196s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:58:07    196s] [hotspot] +------------+---------------+---------------+
[12/04 15:58:07    196s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:58:07    196s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:58:07    196s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2778.8M
[12/04 15:58:07    196s] 
[12/04 15:58:07    196s] === incrementalPlace Internal Loop 1 ===
[12/04 15:58:07    196s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 15:58:07    196s] OPERPROF: Starting IPInitSPData at level 1, MEM:2778.8M
[12/04 15:58:07    196s] z: 2, totalTracks: 1
[12/04 15:58:07    196s] z: 4, totalTracks: 1
[12/04 15:58:07    196s] z: 6, totalTracks: 1
[12/04 15:58:07    196s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:58:07    196s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2778.8M
[12/04 15:58:07    196s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.175, MEM:2778.8M
[12/04 15:58:07    196s] OPERPROF:   Starting post-place ADS at level 2, MEM:2778.8M
[12/04 15:58:07    196s] ADSU 0.006 -> 0.006. site 1990856.000 -> 1990856.000. GS 40.320
[12/04 15:58:07    196s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.062, MEM:2778.8M
[12/04 15:58:07    196s] OPERPROF:   Starting spMPad at level 2, MEM:2746.8M
[12/04 15:58:07    196s] OPERPROF:     Starting spContextMPad at level 3, MEM:2746.8M
[12/04 15:58:07    196s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2746.8M
[12/04 15:58:07    196s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.017, MEM:2746.8M
[12/04 15:58:07    196s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2746.8M
[12/04 15:58:07    196s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2746.8M
[12/04 15:58:07    196s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2746.8M
[12/04 15:58:07    196s] no activity file in design. spp won't run.
[12/04 15:58:07    196s] [spp] 0
[12/04 15:58:07    196s] [adp] 0:1:1:3
[12/04 15:58:07    196s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2746.8M
[12/04 15:58:07    196s] SP #FI/SF FL/PI 0/0 1594/0
[12/04 15:58:07    196s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.270, REAL:0.281, MEM:2746.8M
[12/04 15:58:07    196s] PP off. flexM 0
[12/04 15:58:07    196s] OPERPROF: Starting CDPad at level 1, MEM:2746.8M
[12/04 15:58:07    196s] 3DP is on.
[12/04 15:58:07    196s] 3DP OF M2 0.001, M4 0.000. Diff 0, Offset 0
[12/04 15:58:07    196s] design sh 0.003.
[12/04 15:58:07    196s] design sh 0.002.
[12/04 15:58:07    196s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 15:58:07    196s] design sh 0.002.
[12/04 15:58:08    197s] CDPadU 0.009 -> 0.007. R=0.006, N=1594, GS=5.040
[12/04 15:58:08    197s] OPERPROF: Finished CDPad at level 1, CPU:0.960, REAL:0.958, MEM:2789.6M
[12/04 15:58:08    197s] OPERPROF: Starting InitSKP at level 1, MEM:2789.6M
[12/04 15:58:08    197s] no activity file in design. spp won't run.
[12/04 15:58:08    197s] no activity file in design. spp won't run.
[12/04 15:58:08    198s] 
[12/04 15:58:08    198s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:58:08    198s] TLC MultiMap info (StdDelay):
[12/04 15:58:08    198s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:58:08    198s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:58:08    198s]  Setting StdDelay to: 53.6ps
[12/04 15:58:08    198s] 
[12/04 15:58:08    198s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:58:08    198s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 15:58:08    198s] OPERPROF: Finished InitSKP at level 1, CPU:0.200, REAL:0.195, MEM:2789.6M
[12/04 15:58:08    198s] NP #FI/FS/SF FL/PI: 0/124/0 1594/0
[12/04 15:58:08    198s] no activity file in design. spp won't run.
[12/04 15:58:08    198s] 
[12/04 15:58:08    198s] AB Est...
[12/04 15:58:08    198s] OPERPROF: Starting npPlace at level 1, MEM:2789.6M
[12/04 15:58:08    198s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.130, MEM:2805.6M
[12/04 15:58:08    198s] Iteration  5: Skipped, with CDP Off
[12/04 15:58:08    198s] 
[12/04 15:58:08    198s] AB Est...
[12/04 15:58:08    198s] OPERPROF: Starting npPlace at level 1, MEM:2805.6M
[12/04 15:58:08    198s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.124, MEM:2805.6M
[12/04 15:58:08    198s] Iteration  6: Skipped, with CDP Off
[12/04 15:58:08    198s] 
[12/04 15:58:08    198s] AB Est...
[12/04 15:58:08    198s] OPERPROF: Starting npPlace at level 1, MEM:2805.6M
[12/04 15:58:09    198s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.124, MEM:2805.6M
[12/04 15:58:09    198s] Iteration  7: Skipped, with CDP Off
[12/04 15:58:09    198s] OPERPROF: Starting npPlace at level 1, MEM:2805.6M
[12/04 15:58:09    198s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 15:58:09    198s] No instances found in the vector
[12/04 15:58:09    198s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2805.6M, DRC: 0)
[12/04 15:58:09    198s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:58:09    199s] Iteration  8: Total net bbox = 2.527e+05 (1.30e+05 1.22e+05)
[12/04 15:58:09    199s]               Est.  stn bbox = 2.694e+05 (1.41e+05 1.28e+05)
[12/04 15:58:09    199s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2762.0M
[12/04 15:58:09    199s] OPERPROF: Finished npPlace at level 1, CPU:0.570, REAL:0.567, MEM:2762.0M
[12/04 15:58:09    199s] no activity file in design. spp won't run.
[12/04 15:58:09    199s] NP #FI/FS/SF FL/PI: 0/124/0 1594/0
[12/04 15:58:09    199s] no activity file in design. spp won't run.
[12/04 15:58:09    199s] OPERPROF: Starting npPlace at level 1, MEM:2762.0M
[12/04 15:58:09    199s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 15:58:09    199s] No instances found in the vector
[12/04 15:58:09    199s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2762.0M, DRC: 0)
[12/04 15:58:09    199s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:58:11    200s] Iteration  9: Total net bbox = 2.496e+05 (1.24e+05 1.25e+05)
[12/04 15:58:11    200s]               Est.  stn bbox = 2.668e+05 (1.35e+05 1.32e+05)
[12/04 15:58:11    200s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 2762.0M
[12/04 15:58:11    200s] OPERPROF: Finished npPlace at level 1, CPU:1.390, REAL:1.388, MEM:2762.0M
[12/04 15:58:11    200s] no activity file in design. spp won't run.
[12/04 15:58:11    200s] NP #FI/FS/SF FL/PI: 0/124/0 1594/0
[12/04 15:58:11    200s] no activity file in design. spp won't run.
[12/04 15:58:11    200s] OPERPROF: Starting npPlace at level 1, MEM:2762.0M
[12/04 15:58:11    200s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 15:58:11    200s] No instances found in the vector
[12/04 15:58:11    200s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2762.0M, DRC: 0)
[12/04 15:58:11    200s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:58:11    200s] Starting Early Global Route supply map. mem = 2762.0M
[12/04 15:58:11    200s] Finished Early Global Route supply map. mem = 2792.7M
[12/04 15:58:13    203s] Iteration 10: Total net bbox = 2.508e+05 (1.25e+05 1.26e+05)
[12/04 15:58:13    203s]               Est.  stn bbox = 2.683e+05 (1.35e+05 1.33e+05)
[12/04 15:58:13    203s]               cpu = 0:00:02.7 real = 0:00:02.0 mem = 2771.7M
[12/04 15:58:13    203s] OPERPROF: Finished npPlace at level 1, CPU:2.780, REAL:2.787, MEM:2771.7M
[12/04 15:58:13    203s] no activity file in design. spp won't run.
[12/04 15:58:13    203s] NP #FI/FS/SF FL/PI: 0/124/0 1594/0
[12/04 15:58:13    203s] no activity file in design. spp won't run.
[12/04 15:58:13    203s] OPERPROF: Starting npPlace at level 1, MEM:2771.7M
[12/04 15:58:13    203s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 15:58:13    203s] No instances found in the vector
[12/04 15:58:13    203s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2771.7M, DRC: 0)
[12/04 15:58:13    203s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:58:21    210s] Iteration 11: Total net bbox = 2.531e+05 (1.26e+05 1.27e+05)
[12/04 15:58:21    210s]               Est.  stn bbox = 2.705e+05 (1.37e+05 1.34e+05)
[12/04 15:58:21    210s]               cpu = 0:00:07.6 real = 0:00:08.0 mem = 2861.9M
[12/04 15:58:21    210s] OPERPROF: Finished npPlace at level 1, CPU:7.740, REAL:7.760, MEM:2861.9M
[12/04 15:58:21    210s] no activity file in design. spp won't run.
[12/04 15:58:21    210s] NP #FI/FS/SF FL/PI: 0/124/0 1594/0
[12/04 15:58:21    210s] no activity file in design. spp won't run.
[12/04 15:58:21    210s] OPERPROF: Starting npPlace at level 1, MEM:2861.9M
[12/04 15:58:21    211s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/04 15:58:21    211s] No instances found in the vector
[12/04 15:58:21    211s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2861.9M, DRC: 0)
[12/04 15:58:21    211s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:58:23    212s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.010, MEM:2776.9M
[12/04 15:58:23    212s] Iteration 12: Total net bbox = 2.548e+05 (1.27e+05 1.28e+05)
[12/04 15:58:23    212s]               Est.  stn bbox = 2.723e+05 (1.37e+05 1.35e+05)
[12/04 15:58:23    212s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 2764.9M
[12/04 15:58:23    212s] OPERPROF: Finished npPlace at level 1, CPU:1.800, REAL:1.799, MEM:2764.9M
[12/04 15:58:23    212s] Move report: Timing Driven Placement moves 1594 insts, mean move: 115.99 um, max move: 620.80 um 
[12/04 15:58:23    212s] 	Max move on inst (FE_OCPC217_C_tetris_41): (1933.16, 1168.16) --> (2065.92, 680.12)
[12/04 15:58:23    212s] no activity file in design. spp won't run.
[12/04 15:58:23    212s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.040, REAL:0.035, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2764.9M
[12/04 15:58:23    212s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:58:23    212s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.060, REAL:0.062, MEM:2764.9M
[12/04 15:58:23    212s] 
[12/04 15:58:23    212s] Finished Incremental Placement (cpu=0:00:16.2, real=0:00:16.0, mem=2764.9M)
[12/04 15:58:23    212s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 15:58:23    212s] Type 'man IMPSP-9025' for more detail.
[12/04 15:58:23    212s] CongRepair sets shifter mode to gplace
[12/04 15:58:23    212s] TDRefine: refinePlace mode is spiral
[12/04 15:58:23    212s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2764.9M
[12/04 15:58:23    212s] z: 2, totalTracks: 1
[12/04 15:58:23    212s] z: 4, totalTracks: 1
[12/04 15:58:23    212s] z: 6, totalTracks: 1
[12/04 15:58:23    212s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:58:23    212s] All LLGs are deleted
[12/04 15:58:23    212s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2764.9M
[12/04 15:58:23    212s] Core basic site is core_5040
[12/04 15:58:23    212s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:2764.9M
[12/04 15:58:23    212s] Fast DP-INIT is on for default
[12/04 15:58:23    212s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:58:23    212s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.025, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:         Starting CMU at level 5, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2764.9M
[12/04 15:58:23    212s] 
[12/04 15:58:23    212s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:58:23    212s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.032, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2764.9M
[12/04 15:58:23    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2764.9MB).
[12/04 15:58:23    212s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.036, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.036, MEM:2764.9M
[12/04 15:58:23    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.12
[12/04 15:58:23    212s] OPERPROF:   Starting RefinePlace at level 2, MEM:2764.9M
[12/04 15:58:23    212s] *** Starting refinePlace (0:03:33 mem=2764.9M) ***
[12/04 15:58:23    212s] Total net bbox length = 2.558e+05 (1.277e+05 1.281e+05) (ext = 1.769e+05)
[12/04 15:58:23    212s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:23    212s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2764.9M
[12/04 15:58:23    212s] Starting refinePlace ...
[12/04 15:58:23    212s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:58:23    212s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2764.9MB) @(0:03:33 - 0:03:33).
[12/04 15:58:23    212s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:23    212s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 15:58:23    212s] Placement tweakage begins.
[12/04 15:58:23    212s] wire length = 2.701e+05
[12/04 15:58:23    212s] wire length = 2.670e+05
[12/04 15:58:23    212s] Placement tweakage ends.
[12/04 15:58:23    212s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:23    212s] 
[12/04 15:58:23    212s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:58:23    212s] Move report: legalization moves 1594 insts, mean move: 3.10 um, max move: 22.10 um spiral
[12/04 15:58:23    212s] 	Max move on inst (CORE/U2048): (2720.70, 2620.89) --> (2712.50, 2634.80)
[12/04 15:58:23    212s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2764.9MB) @(0:03:33 - 0:03:33).
[12/04 15:58:23    212s] Move report: Detail placement moves 1594 insts, mean move: 3.10 um, max move: 22.10 um 
[12/04 15:58:23    212s] 	Max move on inst (CORE/U2048): (2720.70, 2620.89) --> (2712.50, 2634.80)
[12/04 15:58:23    212s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2764.9MB
[12/04 15:58:23    212s] Statistics of distance of Instance movement in refine placement:
[12/04 15:58:23    212s]   maximum (X+Y) =        22.10 um
[12/04 15:58:23    212s]   inst (CORE/U2048) with max move: (2720.7, 2620.89) -> (2712.5, 2634.8)
[12/04 15:58:23    212s]   mean    (X+Y) =         3.10 um
[12/04 15:58:23    212s] Summary Report:
[12/04 15:58:23    212s] Instances move: 1594 (out of 1594 movable)
[12/04 15:58:23    212s] Instances flipped: 0
[12/04 15:58:23    212s] Mean displacement: 3.10 um
[12/04 15:58:23    212s] Max displacement: 22.10 um (Instance: CORE/U2048) (2720.7, 2620.89) -> (2712.5, 2634.8)
[12/04 15:58:23    212s] 	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: OAI222S
[12/04 15:58:23    212s] Total instances moved : 1594
[12/04 15:58:23    212s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.053, MEM:2764.9M
[12/04 15:58:23    212s] Total net bbox length = 2.539e+05 (1.253e+05 1.286e+05) (ext = 1.768e+05)
[12/04 15:58:23    212s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2764.9MB
[12/04 15:58:23    212s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2764.9MB) @(0:03:33 - 0:03:33).
[12/04 15:58:23    212s] *** Finished refinePlace (0:03:33 mem=2764.9M) ***
[12/04 15:58:23    212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.12
[12/04 15:58:23    212s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.058, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2764.9M
[12/04 15:58:23    212s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:2743.9M
[12/04 15:58:23    212s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.110, REAL:0.101, MEM:2743.9M
[12/04 15:58:23    212s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2743.9M
[12/04 15:58:23    212s] Starting Early Global Route congestion estimation: mem = 2743.9M
[12/04 15:58:23    212s] (I)       Started Import and model ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Create place DB ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Import place data ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read instances and placement ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read nets ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Create route DB ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       == Non-default Options ==
[12/04 15:58:23    212s] (I)       Maximum routing layer                              : 6
[12/04 15:58:23    212s] (I)       Number of threads                                  : 1
[12/04 15:58:23    212s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:58:23    212s] (I)       Method to set GCell size                           : row
[12/04 15:58:23    212s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:58:23    212s] (I)       Started Import route data (1T) ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       ============== Pin Summary ==============
[12/04 15:58:23    212s] (I)       +-------+--------+---------+------------+
[12/04 15:58:23    212s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:58:23    212s] (I)       +-------+--------+---------+------------+
[12/04 15:58:23    212s] (I)       |     1 |   5905 |  100.00 |        Pin |
[12/04 15:58:23    212s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:58:23    212s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:58:23    212s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:58:23    212s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:58:23    212s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:58:23    212s] (I)       +-------+--------+---------+------------+
[12/04 15:58:23    212s] (I)       Use row-based GCell size
[12/04 15:58:23    212s] (I)       Use row-based GCell align
[12/04 15:58:23    212s] (I)       GCell unit size   : 5040
[12/04 15:58:23    212s] (I)       GCell multiplier  : 1
[12/04 15:58:23    212s] (I)       GCell row height  : 5040
[12/04 15:58:23    212s] (I)       Actual row height : 5040
[12/04 15:58:23    212s] (I)       GCell align ref   : 340380 341600
[12/04 15:58:23    212s] [NR-eGR] Track table information for default rule: 
[12/04 15:58:23    212s] [NR-eGR] metal1 has no routable track
[12/04 15:58:23    212s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:58:23    212s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:58:23    212s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:58:23    212s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:58:23    212s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:58:23    212s] (I)       =================== Default via ====================
[12/04 15:58:23    212s] (I)       +---+------------------+---------------------------+
[12/04 15:58:23    212s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:58:23    212s] (I)       +---+------------------+---------------------------+
[12/04 15:58:23    212s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:58:23    212s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:58:23    212s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:58:23    212s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:58:23    212s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:58:23    212s] (I)       +---+------------------+---------------------------+
[12/04 15:58:23    212s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read routing blockages ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read instance blockages ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read PG blockages ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] [NR-eGR] Read 19436 PG shapes
[12/04 15:58:23    212s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read boundary cut boxes ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:58:23    212s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:58:23    212s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:58:23    212s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:58:23    212s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:58:23    212s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read blackboxes ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:58:23    212s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read prerouted ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:58:23    212s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read unlegalized nets ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Read nets ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] [NR-eGR] Read numTotalNets=1696  numIgnoredNets=0
[12/04 15:58:23    212s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Started Set up via pillars ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       early_global_route_priority property id does not exist.
[12/04 15:58:23    212s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    212s] (I)       Model blockages into capacity
[12/04 15:58:23    212s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:58:23    212s] (I)       Started Initialize 3D capacity ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    213s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:58:23    213s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:58:23    213s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:58:23    213s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:58:23    213s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:58:23    213s] (I)       Finished Initialize 3D capacity ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    213s] (I)       -- layer congestion ratio --
[12/04 15:58:23    213s] (I)       Layer 1 : 0.100000
[12/04 15:58:23    213s] (I)       Layer 2 : 0.700000
[12/04 15:58:23    213s] (I)       Layer 3 : 0.700000
[12/04 15:58:23    213s] (I)       Layer 4 : 0.700000
[12/04 15:58:23    213s] (I)       Layer 5 : 0.700000
[12/04 15:58:23    213s] (I)       Layer 6 : 0.700000
[12/04 15:58:23    213s] (I)       ----------------------------
[12/04 15:58:23    213s] (I)       Number of ignored nets                =      0
[12/04 15:58:23    213s] (I)       Number of connected nets              =      0
[12/04 15:58:23    213s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:58:23    213s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:58:23    213s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:58:23    213s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:58:23    213s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:58:23    213s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:58:23    213s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:58:23    213s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:58:23    213s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:58:23    213s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    213s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    213s] (I)       Started Read aux data ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    213s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    213s] (I)       Started Others data preparation ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    213s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:58:23    213s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.94 MB )
[12/04 15:58:23    213s] (I)       Started Create route kernel ( Curr Mem: 2743.94 MB )
[12/04 15:58:23    213s] (I)       Ndr track 0 does not exist
[12/04 15:58:23    213s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:58:23    213s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:58:23    213s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:58:23    213s] (I)       Site width          :   620  (dbu)
[12/04 15:58:23    213s] (I)       Row height          :  5040  (dbu)
[12/04 15:58:23    213s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:58:23    213s] (I)       GCell width         :  5040  (dbu)
[12/04 15:58:23    213s] (I)       GCell height        :  5040  (dbu)
[12/04 15:58:23    213s] (I)       Grid                :   661   656     6
[12/04 15:58:23    213s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:58:23    213s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:58:23    213s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:58:23    213s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:58:23    213s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:58:23    213s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:58:23    213s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:58:23    213s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:58:23    213s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:58:23    213s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:58:23    213s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:58:23    213s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:58:23    213s] (I)       --------------------------------------------------------
[12/04 15:58:23    213s] 
[12/04 15:58:23    213s] [NR-eGR] ============ Routing rule table ============
[12/04 15:58:23    213s] [NR-eGR] Rule id: 0  Nets: 1609 
[12/04 15:58:23    213s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:58:23    213s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:58:23    213s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:58:23    213s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:58:23    213s] [NR-eGR] ========================================
[12/04 15:58:23    213s] [NR-eGR] 
[12/04 15:58:23    213s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:58:23    213s] (I)       blocked tracks on layer2 : = 834249 / 3524688 (23.67%)
[12/04 15:58:23    213s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:58:23    213s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:58:23    213s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:58:23    213s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:58:23    213s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Finished Import and model ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Reset routing kernel
[12/04 15:58:23    213s] (I)       Started Global Routing ( Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Started Initialization ( Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       totalPins=5731  totalGlobalPin=5538 (96.63%)
[12/04 15:58:23    213s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Started Net group 1 ( Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Started Generate topology ( Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       total 2D Cap : 4255213 = (3475657 H, 779556 V)
[12/04 15:58:23    213s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1a Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1a ( Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Started Pattern routing (1T) ( Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:58:23    213s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Usage: 1189 = (158 H, 1031 V) = (0.00% H, 0.13% V) = (7.963e+02um H, 5.196e+03um V)
[12/04 15:58:23    213s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1b Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1b ( Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2761.32 MB )
[12/04 15:58:23    213s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Usage: 1189 = (158 H, 1031 V) = (0.00% H, 0.13% V) = (7.963e+02um H, 5.196e+03um V)
[12/04 15:58:23    213s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.992560e+03um
[12/04 15:58:23    213s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1c Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1c ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Two level routing ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Level2 Grid: 133 x 132
[12/04 15:58:23    213s] (I)       Started Two Level Routing ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Usage: 1191 = (160 H, 1031 V) = (0.00% H, 0.13% V) = (8.064e+02um H, 5.196e+03um V)
[12/04 15:58:23    213s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1d Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1d ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Detoured routing ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Usage: 1191 = (160 H, 1031 V) = (0.00% H, 0.13% V) = (8.064e+02um H, 5.196e+03um V)
[12/04 15:58:23    213s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1e Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1e ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Route legalization ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Usage: 1191 = (160 H, 1031 V) = (0.00% H, 0.13% V) = (8.064e+02um H, 5.196e+03um V)
[12/04 15:58:23    213s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.002640e+03um
[12/04 15:58:23    213s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1l Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1l ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Layer assignment (1T) ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Net group 2 ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Generate topology ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       total 2D Cap : 13104258 = (6488633 H, 6615625 V)
[12/04 15:58:23    213s] [NR-eGR] Layer group 2: route 1606 net(s) in layer range [2, 6]
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1a Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1a ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Pattern routing (1T) ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:58:23    213s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Usage: 52494 = (25924 H, 26570 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.339e+05um V)
[12/04 15:58:23    213s] (I)       Started Add via demand to 2D ( Curr Mem: 2767.94 MB )
[12/04 15:58:23    213s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1b Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1b ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Usage: 52494 = (25924 H, 26570 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.339e+05um V)
[12/04 15:58:23    213s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.645698e+05um
[12/04 15:58:23    213s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:58:23    213s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:58:23    213s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1c Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1c ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Two level routing ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Level2 Grid: 133 x 132
[12/04 15:58:23    213s] (I)       Started Two Level Routing ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Usage: 52494 = (25924 H, 26570 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.339e+05um V)
[12/04 15:58:23    213s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1d Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1d ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Detoured routing ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Usage: 52494 = (25924 H, 26570 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.339e+05um V)
[12/04 15:58:23    213s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1e Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1e ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Route legalization ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Usage: 52494 = (25924 H, 26570 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.339e+05um V)
[12/04 15:58:23    213s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.645698e+05um
[12/04 15:58:23    213s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] (I)       ============  Phase 1l Route ============
[12/04 15:58:23    213s] (I)       Started Phase 1l ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Layer assignment (1T) ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Net group 2 ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Clean cong LA ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:58:23    213s] (I)       Layer  2:    2702414     22444         9      596329     2923175    (16.94%) 
[12/04 15:58:23    213s] (I)       Layer  3:    3009734     18058        12      632826     3263814    (16.24%) 
[12/04 15:58:23    213s] (I)       Layer  4:    3130387      5505         0      359612     3159893    (10.22%) 
[12/04 15:58:23    213s] (I)       Layer  5:    3474943      8284         0      390348     3506292    (10.02%) 
[12/04 15:58:23    213s] (I)       Layer  6:     780417      1137         0       93991      785884    (10.68%) 
[12/04 15:58:23    213s] (I)       Total:      13097895     55428        21     2073106    13639058    (13.19%) 
[12/04 15:58:23    213s] (I)       
[12/04 15:58:23    213s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:58:23    213s] [NR-eGR]                        OverCon            
[12/04 15:58:23    213s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:58:23    213s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:58:23    213s] [NR-eGR] ----------------------------------------------
[12/04 15:58:23    213s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:23    213s] [NR-eGR]  metal2  (2)         9( 0.00%)   ( 0.00%) 
[12/04 15:58:23    213s] [NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[12/04 15:58:23    213s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:23    213s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:23    213s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:23    213s] [NR-eGR] ----------------------------------------------
[12/04 15:58:23    213s] [NR-eGR] Total               21( 0.00%)   ( 0.00%) 
[12/04 15:58:23    213s] [NR-eGR] 
[12/04 15:58:23    213s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Export 3D cong map ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       total 2D Cap : 13108811 = (6490988 H, 6617823 V)
[12/04 15:58:23    213s] (I)       Started Export 2D cong map ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:58:23    213s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:58:23    213s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 2774.6M
[12/04 15:58:23    213s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.360, REAL:0.371, MEM:2774.6M
[12/04 15:58:23    213s] OPERPROF: Starting HotSpotCal at level 1, MEM:2774.6M
[12/04 15:58:23    213s] [hotspot] +------------+---------------+---------------+
[12/04 15:58:23    213s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:58:23    213s] [hotspot] +------------+---------------+---------------+
[12/04 15:58:23    213s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:58:23    213s] [hotspot] +------------+---------------+---------------+
[12/04 15:58:23    213s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:58:23    213s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:58:23    213s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2774.6M
[12/04 15:58:23    213s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2774.6M
[12/04 15:58:23    213s] Starting Early Global Route wiring: mem = 2774.6M
[12/04 15:58:23    213s] (I)       ============= Track Assignment ============
[12/04 15:58:23    213s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Started Track Assignment (1T) ( Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:58:23    213s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:23    213s] (I)       Run Multi-thread track assignment
[12/04 15:58:24    213s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] (I)       Started Export ( Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] [NR-eGR] Started Export DB wires ( Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] [NR-eGR] Started Export all nets ( Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] [NR-eGR] Started Set wire vias ( Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:58:24    213s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5731
[12/04 15:58:24    213s] [NR-eGR] metal2  (2V) length: 1.030447e+05um, number of vias: 8165
[12/04 15:58:24    213s] [NR-eGR] metal3  (3H) length: 8.986156e+04um, number of vias: 1001
[12/04 15:58:24    213s] [NR-eGR] metal4  (4V) length: 2.729315e+04um, number of vias: 249
[12/04 15:58:24    213s] [NR-eGR] metal5  (5H) length: 4.174460e+04um, number of vias: 33
[12/04 15:58:24    213s] [NR-eGR] metal6  (6V) length: 5.734400e+03um, number of vias: 0
[12/04 15:58:24    213s] [NR-eGR] Total length: 2.676784e+05um, number of vias: 15179
[12/04 15:58:24    213s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:58:24    213s] [NR-eGR] Total eGR-routed clock nets wire length: 5.021850e+03um 
[12/04 15:58:24    213s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:58:24    213s] (I)       Started Update net boxes ( Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] (I)       Started Update timing ( Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] (I)       Started Postprocess design ( Curr Mem: 2774.57 MB )
[12/04 15:58:24    213s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2753.57 MB )
[12/04 15:58:24    213s] Early Global Route wiring runtime: 0.09 seconds, mem = 2753.6M
[12/04 15:58:24    213s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.094, MEM:2753.6M
[12/04 15:58:24    213s] 0 delay mode for cte disabled.
[12/04 15:58:24    213s] SKP cleared!
[12/04 15:58:24    213s] 
[12/04 15:58:24    213s] *** Finished incrementalPlace (cpu=0:00:17.4, real=0:00:18.0)***
[12/04 15:58:24    213s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2753.6M
[12/04 15:58:24    213s] All LLGs are deleted
[12/04 15:58:24    213s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2753.6M
[12/04 15:58:24    213s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2753.6M
[12/04 15:58:24    213s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:2741.6M
[12/04 15:58:24    213s] Start to check current routing status for nets...
[12/04 15:58:24    213s] All nets are already routed correctly.
[12/04 15:58:24    213s] End to check current routing status for nets (mem=2741.6M)
[12/04 15:58:24    213s] 
[12/04 15:58:24    213s] Creating Lib Analyzer ...
[12/04 15:58:24    213s] 
[12/04 15:58:24    213s] Trim Metal Layers:
[12/04 15:58:24    213s] LayerId::1 widthSet size::4
[12/04 15:58:24    213s] LayerId::2 widthSet size::4
[12/04 15:58:24    213s] LayerId::3 widthSet size::4
[12/04 15:58:24    213s] LayerId::4 widthSet size::4
[12/04 15:58:24    213s] LayerId::5 widthSet size::4
[12/04 15:58:24    213s] LayerId::6 widthSet size::2
[12/04 15:58:24    213s] Updating RC grid for preRoute extraction ...
[12/04 15:58:24    213s] eee: pegSigSF::1.070000
[12/04 15:58:24    213s] Initializing multi-corner capacitance tables ... 
[12/04 15:58:24    213s] Initializing multi-corner resistance tables ...
[12/04 15:58:24    213s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:58:24    213s] eee: l::2 avDens::0.031181 usedTrk::6205.864285 availTrk::199027.773358 sigTrk::6205.864285
[12/04 15:58:24    213s] eee: l::3 avDens::0.032684 usedTrk::5944.474611 availTrk::181876.655458 sigTrk::5944.474611
[12/04 15:58:24    213s] eee: l::4 avDens::0.038866 usedTrk::570.552978 availTrk::14680.028681 sigTrk::570.552978
[12/04 15:58:24    213s] eee: l::5 avDens::0.011772 usedTrk::828.265873 availTrk::70358.005409 sigTrk::828.265873
[12/04 15:58:24    213s] eee: l::6 avDens::0.048396 usedTrk::113.777778 availTrk::2350.966907 sigTrk::113.777778
[12/04 15:58:24    213s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:58:24    213s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305257 ; uaWl: 0.977583 ; uaWlH: 0.256920 ; aWlH: 0.022416 ; Pmax: 0.844200 ; wcR: 0.528000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/04 15:58:24    213s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:58:24    213s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:58:24    213s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:58:24    213s] 
[12/04 15:58:24    213s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:58:25    214s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:35 mem=2747.6M
[12/04 15:58:25    214s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:35 mem=2747.6M
[12/04 15:58:25    214s] Creating Lib Analyzer, finished. 
[12/04 15:58:25    214s] Extraction called for design 'CHIP' of instances=1718 and nets=1701 using extraction engine 'preRoute' .
[12/04 15:58:25    214s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:58:25    214s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:58:25    214s] PreRoute RC Extraction called for design CHIP.
[12/04 15:58:25    214s] RC Extraction called in multi-corner(1) mode.
[12/04 15:58:25    214s] RCMode: PreRoute
[12/04 15:58:25    214s]       RC Corner Indexes            0   
[12/04 15:58:25    214s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:58:25    214s] Resistance Scaling Factor    : 1.00000 
[12/04 15:58:25    214s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:58:25    214s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:58:25    214s] Shrink Factor                : 1.00000
[12/04 15:58:25    214s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:58:25    214s] Using capacitance table file ...
[12/04 15:58:25    214s] 
[12/04 15:58:25    214s] Trim Metal Layers:
[12/04 15:58:25    214s] LayerId::1 widthSet size::4
[12/04 15:58:25    214s] LayerId::2 widthSet size::4
[12/04 15:58:25    214s] LayerId::3 widthSet size::4
[12/04 15:58:25    214s] LayerId::4 widthSet size::4
[12/04 15:58:25    214s] LayerId::5 widthSet size::4
[12/04 15:58:25    214s] LayerId::6 widthSet size::2
[12/04 15:58:25    214s] Updating RC grid for preRoute extraction ...
[12/04 15:58:25    214s] eee: pegSigSF::1.070000
[12/04 15:58:25    214s] Initializing multi-corner capacitance tables ... 
[12/04 15:58:25    214s] Initializing multi-corner resistance tables ...
[12/04 15:58:25    214s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:58:25    214s] eee: l::2 avDens::0.031181 usedTrk::6205.864285 availTrk::199027.773358 sigTrk::6205.864285
[12/04 15:58:25    214s] eee: l::3 avDens::0.032684 usedTrk::5944.474611 availTrk::181876.655458 sigTrk::5944.474611
[12/04 15:58:25    214s] eee: l::4 avDens::0.038866 usedTrk::570.552978 availTrk::14680.028681 sigTrk::570.552978
[12/04 15:58:25    214s] eee: l::5 avDens::0.011772 usedTrk::828.265873 availTrk::70358.005409 sigTrk::828.265873
[12/04 15:58:25    214s] eee: l::6 avDens::0.048396 usedTrk::113.777778 availTrk::2350.966907 sigTrk::113.777778
[12/04 15:58:25    214s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:58:25    214s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305257 ; uaWl: 0.977583 ; uaWlH: 0.256920 ; aWlH: 0.022416 ; Pmax: 0.844200 ; wcR: 0.528000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/04 15:58:25    214s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2747.582M)
[12/04 15:58:25    215s] Compute RC Scale Done ...
[12/04 15:58:25    215s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1884.6M, totSessionCpu=0:03:35 **
[12/04 15:58:25    215s] #################################################################################
[12/04 15:58:25    215s] # Design Stage: PreRoute
[12/04 15:58:25    215s] # Design Name: CHIP
[12/04 15:58:25    215s] # Design Mode: 90nm
[12/04 15:58:25    215s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:58:25    215s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:58:25    215s] # Signoff Settings: SI Off 
[12/04 15:58:25    215s] #################################################################################
[12/04 15:58:25    215s] Calculate delays in Single mode...
[12/04 15:58:25    215s] Topological Sorting (REAL = 0:00:00.0, MEM = 2763.1M, InitMEM = 2763.1M)
[12/04 15:58:25    215s] Start delay calculation (fullDC) (1 T). (MEM=2763.12)
[12/04 15:58:25    215s] End AAE Lib Interpolated Model. (MEM=2763.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:58:25    215s] Total number of fetched objects 1712
[12/04 15:58:26    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[12/04 15:58:26    215s] End delay calculation. (MEM=2779.55 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 15:58:26    215s] End delay calculation (fullDC). (MEM=2779.55 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:58:26    215s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2779.5M) ***
[12/04 15:58:26    215s] *** IncrReplace #3 [finish] : cpu/real = 0:00:19.4/0:00:19.4 (1.0), totSession cpu/real = 0:03:35.4/0:09:20.4 (0.4), mem = 2779.5M
[12/04 15:58:26    215s] 
[12/04 15:58:26    215s] =============================================================================================
[12/04 15:58:26    215s]  Step TAT Report for IncrReplace #3                                             20.15-s105_1
[12/04 15:58:26    215s] =============================================================================================
[12/04 15:58:26    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:26    215s] ---------------------------------------------------------------------------------------------
[12/04 15:58:26    215s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:26    215s] [ FullDelayCalc          ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:58:26    215s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:26    215s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   7.3 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:58:26    215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:26    215s] [ MISC                   ]          0:00:17.6  (  90.6 % )     0:00:17.6 /  0:00:17.5    1.0
[12/04 15:58:26    215s] ---------------------------------------------------------------------------------------------
[12/04 15:58:26    215s]  IncrReplace #3 TOTAL               0:00:19.4  ( 100.0 % )     0:00:19.4 /  0:00:19.4    1.0
[12/04 15:58:26    215s] ---------------------------------------------------------------------------------------------
[12/04 15:58:26    215s] 
[12/04 15:58:26    215s] *** Timing NOT met, worst failing slack is -1.092
[12/04 15:58:26    215s] *** Check timing (0:00:00.0)
[12/04 15:58:26    215s] Deleting Lib Analyzer.
[12/04 15:58:26    215s] Begin: GigaOpt Optimization in WNS mode
[12/04 15:58:26    215s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 15:58:26    215s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:26    215s] Info: 87 io nets excluded
[12/04 15:58:26    215s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:58:26    215s] *** WnsOpt #3 [begin] : totSession cpu/real = 0:03:35.5/0:09:20.4 (0.4), mem = 2795.6M
[12/04 15:58:26    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.24
[12/04 15:58:26    215s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:58:26    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:35 mem=2795.6M
[12/04 15:58:26    215s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:58:26    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:2795.6M
[12/04 15:58:26    215s] z: 2, totalTracks: 1
[12/04 15:58:26    215s] z: 4, totalTracks: 1
[12/04 15:58:26    215s] z: 6, totalTracks: 1
[12/04 15:58:26    215s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:58:26    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2795.6M
[12/04 15:58:26    215s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2795.6M
[12/04 15:58:26    215s] Core basic site is core_5040
[12/04 15:58:26    215s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2795.6M
[12/04 15:58:26    215s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2795.6M
[12/04 15:58:26    215s] Fast DP-INIT is on for default
[12/04 15:58:26    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:58:26    215s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:2795.6M
[12/04 15:58:26    215s] OPERPROF:     Starting CMU at level 3, MEM:2795.6M
[12/04 15:58:26    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2795.6M
[12/04 15:58:26    215s] 
[12/04 15:58:26    215s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:58:26    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2795.6M
[12/04 15:58:26    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2795.6M
[12/04 15:58:26    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2795.6M
[12/04 15:58:26    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2795.6MB).
[12/04 15:58:26    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.033, MEM:2795.6M
[12/04 15:58:26    215s] TotalInstCnt at PhyDesignMc Initialization: 1,594
[12/04 15:58:26    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=2795.6M
[12/04 15:58:26    215s] ### Creating RouteCongInterface, started
[12/04 15:58:26    215s] 
[12/04 15:58:26    215s] Creating Lib Analyzer ...
[12/04 15:58:26    215s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:58:26    215s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:58:26    215s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:58:26    215s] 
[12/04 15:58:26    215s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:58:27    217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:37 mem=2795.6M
[12/04 15:58:27    217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:37 mem=2795.6M
[12/04 15:58:27    217s] Creating Lib Analyzer, finished. 
[12/04 15:58:27    217s] 
[12/04 15:58:27    217s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:58:27    217s] 
[12/04 15:58:27    217s] #optDebug: {0, 1.000}
[12/04 15:58:27    217s] ### Creating RouteCongInterface, finished
[12/04 15:58:27    217s] {MG  {5 0 33.3 0.622122} }
[12/04 15:58:27    217s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=2795.6M
[12/04 15:58:27    217s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=2795.6M
[12/04 15:58:27    217s] *info: 87 io nets excluded
[12/04 15:58:27    217s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:27    217s] *info: 2 clock nets excluded
[12/04 15:58:27    217s] *info: 3 no-driver nets excluded.
[12/04 15:58:28    217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.9
[12/04 15:58:28    217s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:58:28    217s] ** GigaOpt Optimizer WNS Slack -1.092 TNS Slack -70.780 Density 0.61
[12/04 15:58:28    217s] Optimizer WNS Pass 0
[12/04 15:58:28    217s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.092|-70.405|
|reg2reg   |-0.074| -0.376|
|HEPG      |-0.074| -0.376|
|All Paths |-1.092|-70.780|
+----------+------+-------+

[12/04 15:58:28    217s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2830.6M
[12/04 15:58:28    217s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2830.6M
[12/04 15:58:28    217s] Active Path Group: reg2reg  
[12/04 15:58:28    217s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:28    217s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:58:28    217s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:28    217s] |  -0.074|   -1.092|  -0.376|  -70.780|    0.61%|   0:00:00.0| 2830.6M|av_func_mode_max|  reg2reg| CORE/map_f_reg_6__0_/D              |
[12/04 15:58:28    218s] |   0.028|   -1.092|   0.000|  -70.405|    0.62%|   0:00:00.0| 2830.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
[12/04 15:58:29    219s] |   0.037|   -1.092|   0.000|  -70.404|    0.62%|   0:00:01.0| 2838.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:58:29    219s] |   0.039|   -1.092|   0.000|  -70.404|    0.62%|   0:00:00.0| 2838.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
[12/04 15:58:29    219s] |   0.070|   -1.092|   0.000|  -70.404|    0.62%|   0:00:00.0| 2838.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:58:29    219s] |   0.070|   -1.092|   0.000|  -70.404|    0.62%|   0:00:00.0| 2838.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:58:29    219s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:29    219s] 
[12/04 15:58:29    219s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=2838.6M) ***
[12/04 15:58:29    219s] Active Path Group: default 
[12/04 15:58:29    219s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:29    219s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:58:29    219s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:29    219s] |  -1.092|   -1.092| -70.404|  -70.404|    0.62%|   0:00:00.0| 2838.6M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:30    219s] |  -1.067|   -1.067| -70.240|  -70.240|    0.62%|   0:00:01.0| 2838.6M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:30    219s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:30    219s] 
[12/04 15:58:30    219s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2838.6M) ***
[12/04 15:58:30    219s] 
[12/04 15:58:30    219s] *** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=2838.6M) ***
[12/04 15:58:30    219s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

[12/04 15:58:30    219s] ** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -70.240 Density 0.62
[12/04 15:58:30    219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31926.7
[12/04 15:58:30    219s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2838.6M
[12/04 15:58:30    219s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.014, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:       Starting CMU at level 4, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.039, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.039, MEM:2831.6M
[12/04 15:58:30    219s] TDRefine: refinePlace mode is spiral
[12/04 15:58:30    219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.13
[12/04 15:58:30    219s] OPERPROF: Starting RefinePlace at level 1, MEM:2831.6M
[12/04 15:58:30    219s] *** Starting refinePlace (0:03:40 mem=2831.6M) ***
[12/04 15:58:30    219s] Total net bbox length = 2.539e+05 (1.253e+05 1.286e+05) (ext = 1.769e+05)
[12/04 15:58:30    219s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:30    219s] 
[12/04 15:58:30    219s] Starting Small incrNP...
[12/04 15:58:30    219s] User Input Parameters:
[12/04 15:58:30    219s] - Congestion Driven    : Off
[12/04 15:58:30    219s] - Timing Driven        : Off
[12/04 15:58:30    219s] - Area-Violation Based : Off
[12/04 15:58:30    219s] - Start Rollback Level : -5
[12/04 15:58:30    219s] - Legalized            : On
[12/04 15:58:30    219s] - Window Based         : Off
[12/04 15:58:30    219s] - eDen incr mode       : Off
[12/04 15:58:30    219s] - Small incr mode      : On
[12/04 15:58:30    219s] 
[12/04 15:58:30    219s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:2831.6M
[12/04 15:58:30    219s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2809 )
[12/04 15:58:30    219s] Density distribution unevenness ratio = 98.118%
[12/04 15:58:30    219s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.017, MEM:2831.6M
[12/04 15:58:30    219s] cost 0.741294, thresh 1.000000
[12/04 15:58:30    219s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2831.6M)
[12/04 15:58:30    219s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:58:30    219s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2831.6M
[12/04 15:58:30    219s] Starting refinePlace ...
[12/04 15:58:30    219s] Rule aware DDP is turned off due to no Spiral.
[12/04 15:58:30    219s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:58:30    219s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2831.6MB) @(0:03:40 - 0:03:40).
[12/04 15:58:30    219s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:30    219s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:30    219s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2831.6MB
[12/04 15:58:30    219s] Statistics of distance of Instance movement in refine placement:
[12/04 15:58:30    219s]   maximum (X+Y) =         0.00 um
[12/04 15:58:30    219s]   mean    (X+Y) =         0.00 um
[12/04 15:58:30    219s] Summary Report:
[12/04 15:58:30    219s] Instances move: 0 (out of 1600 movable)
[12/04 15:58:30    219s] Instances flipped: 0
[12/04 15:58:30    219s] Mean displacement: 0.00 um
[12/04 15:58:30    219s] Max displacement: 0.00 um 
[12/04 15:58:30    219s] Total instances moved : 0
[12/04 15:58:30    219s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:2831.6M
[12/04 15:58:30    219s] Total net bbox length = 2.539e+05 (1.253e+05 1.286e+05) (ext = 1.769e+05)
[12/04 15:58:30    219s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2831.6MB
[12/04 15:58:30    219s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2831.6MB) @(0:03:40 - 0:03:40).
[12/04 15:58:30    219s] *** Finished refinePlace (0:03:40 mem=2831.6M) ***
[12/04 15:58:30    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.13
[12/04 15:58:30    219s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.038, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2831.6M
[12/04 15:58:30    219s] *** maximum move = 0.00 um ***
[12/04 15:58:30    219s] *** Finished re-routing un-routed nets (2831.6M) ***
[12/04 15:58:30    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:     Starting CMU at level 3, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2831.6M
[12/04 15:58:30    219s] 
[12/04 15:58:30    219s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2831.6M) ***
[12/04 15:58:30    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31926.7
[12/04 15:58:30    219s] ** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -70.240 Density 0.62
[12/04 15:58:30    219s] Optimizer WNS Pass 1
[12/04 15:58:30    219s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

[12/04 15:58:30    219s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2831.6M
[12/04 15:58:30    219s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2831.6M
[12/04 15:58:30    219s] Active Path Group: default 
[12/04 15:58:30    219s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:30    219s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:58:30    219s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:30    219s] |  -1.067|   -1.067| -70.240|  -70.240|    0.62%|   0:00:00.0| 2831.6M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:30    220s] |  -1.067|   -1.067| -70.240|  -70.240|    0.62%|   0:00:00.0| 2831.6M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:30    220s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:30    220s] 
[12/04 15:58:30    220s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2831.6M) ***
[12/04 15:58:30    220s] 
[12/04 15:58:30    220s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2831.6M) ***
[12/04 15:58:30    220s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

[12/04 15:58:30    220s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

[12/04 15:58:30    220s] Bottom Preferred Layer:
[12/04 15:58:30    220s] +---------------+------------+----------+
[12/04 15:58:30    220s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:58:30    220s] +---------------+------------+----------+
[12/04 15:58:30    220s] | metal5 (z=5)  |          4 | default  |
[12/04 15:58:30    220s] +---------------+------------+----------+
[12/04 15:58:30    220s] Via Pillar Rule:
[12/04 15:58:30    220s]     None
[12/04 15:58:30    220s] 
[12/04 15:58:30    220s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=2831.6M) ***
[12/04 15:58:30    220s] 
[12/04 15:58:30    220s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.9
[12/04 15:58:30    220s] Total-nets :: 1702, Stn-nets :: 145, ratio :: 8.51939 %
[12/04 15:58:30    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2812.6M
[12/04 15:58:30    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:2769.6M
[12/04 15:58:30    220s] TotalInstCnt at PhyDesignMc Destruction: 1,600
[12/04 15:58:30    220s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.24
[12/04 15:58:30    220s] *** WnsOpt #3 [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:03:40.1/0:09:25.1 (0.4), mem = 2769.6M
[12/04 15:58:30    220s] 
[12/04 15:58:30    220s] =============================================================================================
[12/04 15:58:30    220s]  Step TAT Report for WnsOpt #3                                                  20.15-s105_1
[12/04 15:58:30    220s] =============================================================================================
[12/04 15:58:30    220s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:30    220s] ---------------------------------------------------------------------------------------------
[12/04 15:58:30    220s] [ RefinePlace            ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:58:30    220s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:58:30    220s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  33.6 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:58:30    220s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:30    220s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:30    220s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:58:30    220s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:30    220s] [ TransformInit          ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:58:30    220s] [ OptimizationStep       ]      3   0:00:00.0  (   0.7 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:58:30    220s] [ OptSingleIteration     ]     15   0:00:00.0  (   0.3 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:58:30    220s] [ OptGetWeight           ]     15   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:58:30    220s] [ OptEval                ]     15   0:00:01.9  (  41.1 % )     0:00:01.9 /  0:00:01.9    1.0
[12/04 15:58:30    220s] [ OptCommit              ]     15   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:58:30    220s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.3
[12/04 15:58:30    220s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:30    220s] [ IncrDelayCalc          ]     80   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.6
[12/04 15:58:30    220s] [ SetupOptGetWorkingSet  ]     45   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:58:30    220s] [ SetupOptGetActiveNode  ]     45   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:30    220s] [ SetupOptSlackGraph     ]     15   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.3
[12/04 15:58:30    220s] [ MISC                   ]          0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:58:30    220s] ---------------------------------------------------------------------------------------------
[12/04 15:58:30    220s]  WnsOpt #3 TOTAL                    0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[12/04 15:58:30    220s] ---------------------------------------------------------------------------------------------
[12/04 15:58:30    220s] 
[12/04 15:58:30    220s] End: GigaOpt Optimization in WNS mode
[12/04 15:58:30    220s] *** Timing NOT met, worst failing slack is -1.067
[12/04 15:58:30    220s] *** Check timing (0:00:00.0)
[12/04 15:58:30    220s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:58:30    220s] Deleting Lib Analyzer.
[12/04 15:58:30    220s] Begin: GigaOpt Optimization in TNS mode
[12/04 15:58:30    220s] **INFO: Flow update: High effort path group timing met.
[12/04 15:58:30    220s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 15:58:30    220s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:30    220s] Info: 87 io nets excluded
[12/04 15:58:30    220s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:58:30    220s] *** TnsOpt #7 [begin] : totSession cpu/real = 0:03:40.1/0:09:25.1 (0.4), mem = 2769.6M
[12/04 15:58:30    220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.25
[12/04 15:58:30    220s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:58:30    220s] ### Creating PhyDesignMc. totSessionCpu=0:03:40 mem=2769.6M
[12/04 15:58:30    220s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:58:30    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:2769.6M
[12/04 15:58:30    220s] z: 2, totalTracks: 1
[12/04 15:58:30    220s] z: 4, totalTracks: 1
[12/04 15:58:30    220s] z: 6, totalTracks: 1
[12/04 15:58:30    220s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:58:30    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2769.6M
[12/04 15:58:30    220s] OPERPROF:     Starting CMU at level 3, MEM:2769.6M
[12/04 15:58:30    220s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2769.6M
[12/04 15:58:30    220s] 
[12/04 15:58:30    220s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:58:30    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2769.6M
[12/04 15:58:30    220s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2769.6M
[12/04 15:58:30    220s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2769.6M
[12/04 15:58:30    220s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2769.6MB).
[12/04 15:58:30    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2769.6M
[12/04 15:58:30    220s] TotalInstCnt at PhyDesignMc Initialization: 1,600
[12/04 15:58:30    220s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:40 mem=2769.6M
[12/04 15:58:30    220s] ### Creating RouteCongInterface, started
[12/04 15:58:30    220s] 
[12/04 15:58:30    220s] Creating Lib Analyzer ...
[12/04 15:58:30    220s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:58:30    220s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:58:30    220s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:58:30    220s] 
[12/04 15:58:30    220s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:58:32    221s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:42 mem=2771.6M
[12/04 15:58:32    221s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:42 mem=2771.6M
[12/04 15:58:32    221s] Creating Lib Analyzer, finished. 
[12/04 15:58:32    221s] 
[12/04 15:58:32    221s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:58:32    221s] 
[12/04 15:58:32    221s] #optDebug: {0, 1.000}
[12/04 15:58:32    221s] ### Creating RouteCongInterface, finished
[12/04 15:58:32    221s] {MG  {5 0 33.3 0.622122} }
[12/04 15:58:32    221s] ### Creating LA Mngr. totSessionCpu=0:03:42 mem=2771.6M
[12/04 15:58:32    221s] ### Creating LA Mngr, finished. totSessionCpu=0:03:42 mem=2771.6M
[12/04 15:58:32    221s] *info: 87 io nets excluded
[12/04 15:58:32    221s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:32    221s] *info: 2 clock nets excluded
[12/04 15:58:32    221s] *info: 3 no-driver nets excluded.
[12/04 15:58:32    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.10
[12/04 15:58:32    221s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:58:32    221s] ** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -70.240 Density 0.62
[12/04 15:58:32    221s] Optimizer TNS Opt
[12/04 15:58:32    221s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

[12/04 15:58:32    221s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2790.6M
[12/04 15:58:32    221s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2790.6M
[12/04 15:58:32    222s] Active Path Group: default 
[12/04 15:58:32    222s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:32    222s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:58:32    222s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:32    222s] |  -1.067|   -1.067| -70.240|  -70.240|    0.62%|   0:00:00.0| 2790.6M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:33    223s] |  -1.067|   -1.067| -69.986|  -69.986|    0.63%|   0:00:01.0| 2831.9M|av_func_mode_max|  default| tetris[52]                          |
[12/04 15:58:33    223s] |  -1.067|   -1.067| -69.931|  -69.931|    0.63%|   0:00:00.0| 2831.9M|av_func_mode_max|  default| tetris[52]                          |
[12/04 15:58:34    224s] |  -1.067|   -1.067| -69.791|  -69.791|    0.63%|   0:00:01.0| 2831.9M|av_func_mode_max|  default| tetris[41]                          |
[12/04 15:58:34    224s] |  -1.067|   -1.067| -69.754|  -69.754|    0.63%|   0:00:00.0| 2831.9M|av_func_mode_max|  default| tetris[58]                          |
[12/04 15:58:35    224s] |  -1.067|   -1.067| -69.690|  -69.690|    0.63%|   0:00:01.0| 2831.9M|av_func_mode_max|  default| tetris[43]                          |
[12/04 15:58:35    224s] |  -1.067|   -1.067| -69.652|  -69.652|    0.63%|   0:00:00.0| 2831.9M|av_func_mode_max|  default| tetris[39]                          |
[12/04 15:58:36    225s] |  -1.067|   -1.067| -69.598|  -69.598|    0.63%|   0:00:01.0| 2831.9M|av_func_mode_max|  default| fail                                |
[12/04 15:58:36    225s] |  -1.067|   -1.067| -69.524|  -69.524|    0.63%|   0:00:00.0| 2831.9M|av_func_mode_max|  default| tetris[1]                           |
[12/04 15:58:36    226s] |  -1.067|   -1.067| -69.394|  -69.394|    0.63%|   0:00:00.0| 2850.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:58:37    226s] |  -1.067|   -1.067| -69.371|  -69.371|    0.63%|   0:00:01.0| 2850.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
[12/04 15:58:37    226s] |  -1.067|   -1.067| -69.355|  -69.355|    0.63%|   0:00:00.0| 2850.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__2_/D  |
[12/04 15:58:38    227s] |  -1.067|   -1.067| -69.343|  -69.343|    0.63%|   0:00:01.0| 2850.9M|av_func_mode_max|  default| CORE/bottom_f_reg_1__3_/D           |
[12/04 15:58:38    227s] |  -1.067|   -1.067| -69.310|  -69.310|    0.63%|   0:00:00.0| 2850.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__2_/D  |
[12/04 15:58:38    227s] |  -1.067|   -1.067| -69.335|  -69.335|    0.63%|   0:00:00.0| 2850.9M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:38    227s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:38    227s] 
[12/04 15:58:38    227s] *** Finish Core Optimize Step (cpu=0:00:05.8 real=0:00:06.0 mem=2850.9M) ***
[12/04 15:58:38    227s] 
[12/04 15:58:38    227s] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2850.9M) ***
[12/04 15:58:38    227s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-69.335|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-69.335|
+----------+------+-------+

[12/04 15:58:38    227s] ** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -69.335 Density 0.63
[12/04 15:58:38    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31926.8
[12/04 15:58:38    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2850.9M
[12/04 15:58:38    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:       Starting CMU at level 4, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.040, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.045, MEM:2831.9M
[12/04 15:58:38    227s] TDRefine: refinePlace mode is spiral
[12/04 15:58:38    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.14
[12/04 15:58:38    227s] OPERPROF: Starting RefinePlace at level 1, MEM:2831.9M
[12/04 15:58:38    227s] *** Starting refinePlace (0:03:48 mem=2831.9M) ***
[12/04 15:58:38    227s] Total net bbox length = 2.540e+05 (1.253e+05 1.287e+05) (ext = 1.777e+05)
[12/04 15:58:38    227s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:38    227s] 
[12/04 15:58:38    227s] Starting Small incrNP...
[12/04 15:58:38    227s] User Input Parameters:
[12/04 15:58:38    227s] - Congestion Driven    : Off
[12/04 15:58:38    227s] - Timing Driven        : Off
[12/04 15:58:38    227s] - Area-Violation Based : Off
[12/04 15:58:38    227s] - Start Rollback Level : -5
[12/04 15:58:38    227s] - Legalized            : On
[12/04 15:58:38    227s] - Window Based         : Off
[12/04 15:58:38    227s] - eDen incr mode       : Off
[12/04 15:58:38    227s] - Small incr mode      : On
[12/04 15:58:38    227s] 
[12/04 15:58:38    227s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2831.9M
[12/04 15:58:38    227s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.023, MEM:2831.9M
[12/04 15:58:38    227s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2809 )
[12/04 15:58:38    227s] Density distribution unevenness ratio = 98.008%
[12/04 15:58:38    227s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.030, REAL:0.026, MEM:2831.9M
[12/04 15:58:38    227s] cost 0.741294, thresh 1.000000
[12/04 15:58:38    227s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2831.9M)
[12/04 15:58:38    227s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:58:38    227s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2831.9M
[12/04 15:58:38    227s] Starting refinePlace ...
[12/04 15:58:38    227s] One DDP V2 for no tweak run.
[12/04 15:58:38    227s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:58:38    227s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2831.9MB) @(0:03:48 - 0:03:48).
[12/04 15:58:38    227s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:38    227s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:58:38    227s] 
[12/04 15:58:38    227s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:58:38    227s] Move report: legalization moves 50 insts, mean move: 3.98 um, max move: 11.32 um spiral
[12/04 15:58:38    227s] 	Max move on inst (FE_OCPC243_C_tetris_37): (2588.50, 2549.12) --> (2589.74, 2539.04)
[12/04 15:58:38    227s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2835.0MB) @(0:03:48 - 0:03:48).
[12/04 15:58:38    227s] Move report: Detail placement moves 50 insts, mean move: 3.98 um, max move: 11.32 um 
[12/04 15:58:38    227s] 	Max move on inst (FE_OCPC243_C_tetris_37): (2588.50, 2549.12) --> (2589.74, 2539.04)
[12/04 15:58:38    227s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2835.0MB
[12/04 15:58:38    227s] Statistics of distance of Instance movement in refine placement:
[12/04 15:58:38    227s]   maximum (X+Y) =        11.32 um
[12/04 15:58:38    227s]   inst (FE_OCPC243_C_tetris_37) with max move: (2588.5, 2549.12) -> (2589.74, 2539.04)
[12/04 15:58:38    227s]   mean    (X+Y) =         3.98 um
[12/04 15:58:38    227s] Summary Report:
[12/04 15:58:38    227s] Instances move: 50 (out of 1613 movable)
[12/04 15:58:38    227s] Instances flipped: 0
[12/04 15:58:38    227s] Mean displacement: 3.98 um
[12/04 15:58:38    227s] Max displacement: 11.32 um (Instance: FE_OCPC243_C_tetris_37) (2588.5, 2549.12) -> (2589.74, 2539.04)
[12/04 15:58:38    227s] 	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
[12/04 15:58:38    227s] Total instances moved : 50
[12/04 15:58:38    227s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.033, MEM:2835.0M
[12/04 15:58:38    227s] Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.777e+05)
[12/04 15:58:38    227s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2835.0MB
[12/04 15:58:38    227s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2835.0MB) @(0:03:48 - 0:03:48).
[12/04 15:58:38    227s] *** Finished refinePlace (0:03:48 mem=2835.0M) ***
[12/04 15:58:38    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.14
[12/04 15:58:38    227s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.068, MEM:2835.0M
[12/04 15:58:38    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2835.0M
[12/04 15:58:38    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2832.0M
[12/04 15:58:38    227s] *** maximum move = 11.32 um ***
[12/04 15:58:38    227s] *** Finished re-routing un-routed nets (2832.0M) ***
[12/04 15:58:38    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:2832.0M
[12/04 15:58:38    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2832.0M
[12/04 15:58:38    227s] OPERPROF:     Starting CMU at level 3, MEM:2832.0M
[12/04 15:58:38    227s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2832.0M
[12/04 15:58:38    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2832.0M
[12/04 15:58:38    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2832.0M
[12/04 15:58:38    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2832.0M
[12/04 15:58:38    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2832.0M
[12/04 15:58:38    228s] 
[12/04 15:58:38    228s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2832.0M) ***
[12/04 15:58:38    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31926.8
[12/04 15:58:38    228s] ** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -69.335 Density 0.63
[12/04 15:58:38    228s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-69.335|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-69.335|
+----------+------+-------+

[12/04 15:58:38    228s] Bottom Preferred Layer:
[12/04 15:58:38    228s] +---------------+------------+----------+
[12/04 15:58:38    228s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:58:38    228s] +---------------+------------+----------+
[12/04 15:58:38    228s] | metal5 (z=5)  |          8 | default  |
[12/04 15:58:38    228s] +---------------+------------+----------+
[12/04 15:58:38    228s] Via Pillar Rule:
[12/04 15:58:38    228s]     None
[12/04 15:58:38    228s] 
[12/04 15:58:38    228s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=2832.0M) ***
[12/04 15:58:38    228s] 
[12/04 15:58:38    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.10
[12/04 15:58:38    228s] Total-nets :: 1715, Stn-nets :: 197, ratio :: 11.4869 %
[12/04 15:58:38    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2812.9M
[12/04 15:58:38    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2769.9M
[12/04 15:58:38    228s] TotalInstCnt at PhyDesignMc Destruction: 1,613
[12/04 15:58:38    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.25
[12/04 15:58:38    228s] *** TnsOpt #7 [finish] : cpu/real = 0:00:07.9/0:00:07.9 (1.0), totSession cpu/real = 0:03:48.1/0:09:33.0 (0.4), mem = 2769.9M
[12/04 15:58:38    228s] 
[12/04 15:58:38    228s] =============================================================================================
[12/04 15:58:38    228s]  Step TAT Report for TnsOpt #7                                                  20.15-s105_1
[12/04 15:58:38    228s] =============================================================================================
[12/04 15:58:38    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:38    228s] ---------------------------------------------------------------------------------------------
[12/04 15:58:38    228s] [ RefinePlace            ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:58:38    228s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:58:38    228s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  17.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 15:58:38    228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:38    228s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:58:38    228s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:58:38    228s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:38    228s] [ TransformInit          ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:58:38    228s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:05.8 /  0:00:05.8    1.0
[12/04 15:58:38    228s] [ OptSingleIteration     ]     37   0:00:00.0  (   0.6 % )     0:00:05.7 /  0:00:05.8    1.0
[12/04 15:58:38    228s] [ OptGetWeight           ]     37   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:58:38    228s] [ OptEval                ]     37   0:00:05.5  (  69.6 % )     0:00:05.5 /  0:00:05.5    1.0
[12/04 15:58:38    228s] [ OptCommit              ]     37   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.8
[12/04 15:58:38    228s] [ IncrTimingUpdate       ]     34   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 15:58:38    228s] [ PostCommitDelayUpdate  ]     37   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:58:38    228s] [ IncrDelayCalc          ]     50   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:58:38    228s] [ SetupOptGetWorkingSet  ]    111   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.4
[12/04 15:58:38    228s] [ SetupOptGetActiveNode  ]    111   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:38    228s] [ SetupOptSlackGraph     ]     37   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:58:38    228s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:58:38    228s] ---------------------------------------------------------------------------------------------
[12/04 15:58:38    228s]  TnsOpt #7 TOTAL                    0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:07.9    1.0
[12/04 15:58:38    228s] ---------------------------------------------------------------------------------------------
[12/04 15:58:38    228s] 
[12/04 15:58:38    228s] End: GigaOpt Optimization in TNS mode
[12/04 15:58:38    228s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 15:58:38    228s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:38    228s] Info: 87 io nets excluded
[12/04 15:58:38    228s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:58:38    228s] ### Creating LA Mngr. totSessionCpu=0:03:48 mem=2769.9M
[12/04 15:58:38    228s] ### Creating LA Mngr, finished. totSessionCpu=0:03:48 mem=2769.9M
[12/04 15:58:38    228s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:58:38    228s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:58:38    228s] ### Creating PhyDesignMc. totSessionCpu=0:03:48 mem=2789.0M
[12/04 15:58:38    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2789.0M
[12/04 15:58:38    228s] z: 2, totalTracks: 1
[12/04 15:58:38    228s] z: 4, totalTracks: 1
[12/04 15:58:38    228s] z: 6, totalTracks: 1
[12/04 15:58:38    228s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:58:38    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2789.0M
[12/04 15:58:38    228s] OPERPROF:     Starting CMU at level 3, MEM:2789.0M
[12/04 15:58:38    228s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2789.0M
[12/04 15:58:38    228s] 
[12/04 15:58:38    228s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:58:38    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2789.0M
[12/04 15:58:38    228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2789.0M
[12/04 15:58:38    228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2789.0M
[12/04 15:58:38    228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2789.0MB).
[12/04 15:58:38    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2789.0M
[12/04 15:58:38    228s] TotalInstCnt at PhyDesignMc Initialization: 1,613
[12/04 15:58:38    228s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:48 mem=2789.0M
[12/04 15:58:38    228s] Begin: Area Reclaim Optimization
[12/04 15:58:38    228s] *** AreaOpt #6 [begin] : totSession cpu/real = 0:03:48.1/0:09:33.0 (0.4), mem = 2789.0M
[12/04 15:58:38    228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.26
[12/04 15:58:38    228s] ### Creating RouteCongInterface, started
[12/04 15:58:38    228s] 
[12/04 15:58:38    228s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:58:38    228s] 
[12/04 15:58:38    228s] #optDebug: {0, 1.000}
[12/04 15:58:38    228s] ### Creating RouteCongInterface, finished
[12/04 15:58:38    228s] ### Creating LA Mngr. totSessionCpu=0:03:48 mem=2789.0M
[12/04 15:58:38    228s] ### Creating LA Mngr, finished. totSessionCpu=0:03:48 mem=2789.0M
[12/04 15:58:38    228s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2789.0M
[12/04 15:58:38    228s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2789.0M
[12/04 15:58:38    228s] Reclaim Optimization WNS Slack -1.067  TNS Slack -69.335 Density 0.63
[12/04 15:58:38    228s] +---------+---------+--------+--------+------------+--------+
[12/04 15:58:38    228s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:58:38    228s] +---------+---------+--------+--------+------------+--------+
[12/04 15:58:38    228s] |    0.63%|        -|  -1.067| -69.335|   0:00:00.0| 2789.0M|
[12/04 15:58:38    228s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:58:38    228s] |    0.63%|        0|  -1.067| -69.335|   0:00:00.0| 2808.1M|
[12/04 15:58:39    228s] |    0.63%|        6|  -1.067| -69.333|   0:00:01.0| 2827.1M|
[12/04 15:58:39    229s] |    0.62%|       52|  -1.067| -69.458|   0:00:00.0| 2827.1M|
[12/04 15:58:39    229s] |    0.62%|        3|  -1.067| -69.448|   0:00:00.0| 2827.1M|
[12/04 15:58:39    229s] |    0.62%|        0|  -1.067| -69.448|   0:00:00.0| 2827.1M|
[12/04 15:58:39    229s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:58:39    229s] |    0.62%|        0|  -1.067| -69.448|   0:00:00.0| 2827.1M|
[12/04 15:58:39    229s] +---------+---------+--------+--------+------------+--------+
[12/04 15:58:39    229s] Reclaim Optimization End WNS Slack -1.067  TNS Slack -69.448 Density 0.62
[12/04 15:58:39    229s] 
[12/04 15:58:39    229s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 3 Resize = 47 **
[12/04 15:58:39    229s] --------------------------------------------------------------
[12/04 15:58:39    229s] |                                   | Total     | Sequential |
[12/04 15:58:39    229s] --------------------------------------------------------------
[12/04 15:58:39    229s] | Num insts resized                 |      47  |       4    |
[12/04 15:58:39    229s] | Num insts undone                  |       8  |       2    |
[12/04 15:58:39    229s] | Num insts Downsized               |      47  |       4    |
[12/04 15:58:39    229s] | Num insts Samesized               |       0  |       0    |
[12/04 15:58:39    229s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:58:39    229s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 15:58:39    229s] --------------------------------------------------------------
[12/04 15:58:39    229s] Bottom Preferred Layer:
[12/04 15:58:39    229s] +---------------+------------+----------+
[12/04 15:58:39    229s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:58:39    229s] +---------------+------------+----------+
[12/04 15:58:39    229s] | metal5 (z=5)  |          8 | default  |
[12/04 15:58:39    229s] +---------------+------------+----------+
[12/04 15:58:39    229s] Via Pillar Rule:
[12/04 15:58:39    229s]     None
[12/04 15:58:39    229s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[12/04 15:58:39    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:       Starting CMU at level 4, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.038, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:2827.1M
[12/04 15:58:39    229s] TDRefine: refinePlace mode is spiral
[12/04 15:58:39    229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.15
[12/04 15:58:39    229s] OPERPROF: Starting RefinePlace at level 1, MEM:2827.1M
[12/04 15:58:39    229s] *** Starting refinePlace (0:03:49 mem=2827.1M) ***
[12/04 15:58:39    229s] Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.777e+05)
[12/04 15:58:39    229s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:39    229s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2827.1M
[12/04 15:58:39    229s] Starting refinePlace ...
[12/04 15:58:39    229s] One DDP V2 for no tweak run.
[12/04 15:58:39    229s] 
[12/04 15:58:39    229s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:58:39    229s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 15:58:39    229s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2827.1MB) @(0:03:49 - 0:03:49).
[12/04 15:58:39    229s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:39    229s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2827.1MB
[12/04 15:58:39    229s] Statistics of distance of Instance movement in refine placement:
[12/04 15:58:39    229s]   maximum (X+Y) =         0.00 um
[12/04 15:58:39    229s]   mean    (X+Y) =         0.00 um
[12/04 15:58:39    229s] Summary Report:
[12/04 15:58:39    229s] Instances move: 0 (out of 1607 movable)
[12/04 15:58:39    229s] Instances flipped: 0
[12/04 15:58:39    229s] Mean displacement: 0.00 um
[12/04 15:58:39    229s] Max displacement: 0.00 um 
[12/04 15:58:39    229s] Total instances moved : 0
[12/04 15:58:39    229s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.023, MEM:2827.1M
[12/04 15:58:39    229s] Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.777e+05)
[12/04 15:58:39    229s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2827.1MB
[12/04 15:58:39    229s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2827.1MB) @(0:03:49 - 0:03:49).
[12/04 15:58:39    229s] *** Finished refinePlace (0:03:49 mem=2827.1M) ***
[12/04 15:58:39    229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.15
[12/04 15:58:39    229s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.032, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2827.1M
[12/04 15:58:39    229s] *** maximum move = 0.00 um ***
[12/04 15:58:39    229s] *** Finished re-routing un-routed nets (2827.1M) ***
[12/04 15:58:39    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:     Starting CMU at level 3, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2827.1M
[12/04 15:58:39    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2827.1M
[12/04 15:58:39    229s] 
[12/04 15:58:39    229s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2827.1M) ***
[12/04 15:58:39    229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.26
[12/04 15:58:39    229s] *** AreaOpt #6 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:49.3/0:09:34.3 (0.4), mem = 2827.1M
[12/04 15:58:39    229s] 
[12/04 15:58:39    229s] =============================================================================================
[12/04 15:58:39    229s]  Step TAT Report for AreaOpt #6                                                 20.15-s105_1
[12/04 15:58:39    229s] =============================================================================================
[12/04 15:58:39    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:39    229s] ---------------------------------------------------------------------------------------------
[12/04 15:58:39    229s] [ RefinePlace            ]      1   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:58:39    229s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:39    229s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:39    229s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:58:39    229s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:39    229s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.6 % )     0:00:00.7 /  0:00:00.8    1.0
[12/04 15:58:39    229s] [ OptGetWeight           ]    106   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:39    229s] [ OptEval                ]    106   0:00:00.3  (  23.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:58:39    229s] [ OptCommit              ]    106   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    2.0
[12/04 15:58:39    229s] [ IncrTimingUpdate       ]     29   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.1    0.8
[12/04 15:58:39    229s] [ PostCommitDelayUpdate  ]    112   0:00:00.0  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 15:58:39    229s] [ IncrDelayCalc          ]    142   0:00:00.2  (  14.1 % )     0:00:00.2 /  0:00:00.2    1.2
[12/04 15:58:39    229s] [ MISC                   ]          0:00:00.2  (  19.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:58:39    229s] ---------------------------------------------------------------------------------------------
[12/04 15:58:39    229s]  AreaOpt #6 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/04 15:58:39    229s] ---------------------------------------------------------------------------------------------
[12/04 15:58:39    229s] 
[12/04 15:58:39    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2808.1M
[12/04 15:58:39    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2770.1M
[12/04 15:58:39    229s] TotalInstCnt at PhyDesignMc Destruction: 1,607
[12/04 15:58:39    229s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2770.06M, totSessionCpu=0:03:49).
[12/04 15:58:39    229s] Begin: GigaOpt postEco DRV Optimization
[12/04 15:58:39    229s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 15:58:39    229s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:03:49.4/0:09:34.3 (0.4), mem = 2770.1M
[12/04 15:58:39    229s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:39    229s] Info: 87 io nets excluded
[12/04 15:58:39    229s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:58:39    229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.27
[12/04 15:58:39    229s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:58:39    229s] ### Creating PhyDesignMc. totSessionCpu=0:03:49 mem=2770.1M
[12/04 15:58:39    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2770.1M
[12/04 15:58:39    229s] z: 2, totalTracks: 1
[12/04 15:58:39    229s] z: 4, totalTracks: 1
[12/04 15:58:39    229s] z: 6, totalTracks: 1
[12/04 15:58:39    229s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:58:39    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2770.1M
[12/04 15:58:39    229s] OPERPROF:     Starting CMU at level 3, MEM:2770.1M
[12/04 15:58:39    229s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2770.1M
[12/04 15:58:39    229s] 
[12/04 15:58:39    229s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:58:39    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2770.1M
[12/04 15:58:39    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2770.1M
[12/04 15:58:39    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2770.1M
[12/04 15:58:39    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2770.1MB).
[12/04 15:58:39    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:2770.1M
[12/04 15:58:40    229s] TotalInstCnt at PhyDesignMc Initialization: 1,607
[12/04 15:58:40    229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:49 mem=2770.1M
[12/04 15:58:40    229s] ### Creating RouteCongInterface, started
[12/04 15:58:40    229s] 
[12/04 15:58:40    229s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:58:40    229s] 
[12/04 15:58:40    229s] #optDebug: {0, 1.000}
[12/04 15:58:40    229s] ### Creating RouteCongInterface, finished
[12/04 15:58:40    229s] {MG  {5 0 33.3 0.622122} }
[12/04 15:58:40    229s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=2770.1M
[12/04 15:58:40    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=2770.1M
[12/04 15:58:40    229s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2789.1M
[12/04 15:58:40    229s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2789.1M
[12/04 15:58:40    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:58:40    229s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:58:40    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:58:40    229s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:58:40    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:58:40    229s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:58:40    229s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.07|   -69.45|       0|       0|       0|  0.62%|          |         |
[12/04 15:58:40    229s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:58:40    229s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.07|   -69.45|       0|       0|       0|  0.62%| 0:00:00.0|  2789.1M|
[12/04 15:58:40    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:58:40    229s] Bottom Preferred Layer:
[12/04 15:58:40    229s] +---------------+------------+----------+
[12/04 15:58:40    229s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:58:40    229s] +---------------+------------+----------+
[12/04 15:58:40    229s] | metal5 (z=5)  |          8 | default  |
[12/04 15:58:40    229s] +---------------+------------+----------+
[12/04 15:58:40    229s] Via Pillar Rule:
[12/04 15:58:40    229s]     None
[12/04 15:58:40    229s] 
[12/04 15:58:40    229s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2789.1M) ***
[12/04 15:58:40    229s] 
[12/04 15:58:40    229s] Total-nets :: 1709, Stn-nets :: 202, ratio :: 11.8198 %
[12/04 15:58:40    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2770.1M
[12/04 15:58:40    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2770.1M
[12/04 15:58:40    229s] TotalInstCnt at PhyDesignMc Destruction: 1,607
[12/04 15:58:40    229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.27
[12/04 15:58:40    229s] *** DrvOpt #5 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:49.7/0:09:34.6 (0.4), mem = 2770.1M
[12/04 15:58:40    229s] 
[12/04 15:58:40    229s] =============================================================================================
[12/04 15:58:40    229s]  Step TAT Report for DrvOpt #5                                                  20.15-s105_1
[12/04 15:58:40    229s] =============================================================================================
[12/04 15:58:40    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:40    229s] ---------------------------------------------------------------------------------------------
[12/04 15:58:40    229s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:40    229s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:40    229s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  18.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:40    229s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  13.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:58:40    229s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:40    229s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:40    229s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:40    229s] [ MISC                   ]          0:00:00.2  (  63.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:58:40    229s] ---------------------------------------------------------------------------------------------
[12/04 15:58:40    229s]  DrvOpt #5 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:58:40    229s] ---------------------------------------------------------------------------------------------
[12/04 15:58:40    229s] 
[12/04 15:58:40    229s] End: GigaOpt postEco DRV Optimization
[12/04 15:58:40    229s] GigaOpt: WNS changes after postEco optimization: -0.107 -> -0.107 (bump = 0.0)
[12/04 15:58:40    229s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 15:58:40    229s] Design TNS changes after trial route: -69.448 -> -69.448
[12/04 15:58:40    229s] Begin: GigaOpt TNS non-legal recovery
[12/04 15:58:40    229s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/04 15:58:40    229s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:40    229s] Info: 87 io nets excluded
[12/04 15:58:40    229s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:58:40    229s] *** TnsOpt #8 [begin] : totSession cpu/real = 0:03:49.7/0:09:34.7 (0.4), mem = 2770.1M
[12/04 15:58:40    229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.28
[12/04 15:58:40    229s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:58:40    229s] ### Creating PhyDesignMc. totSessionCpu=0:03:50 mem=2770.1M
[12/04 15:58:40    229s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:58:40    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2770.1M
[12/04 15:58:40    229s] z: 2, totalTracks: 1
[12/04 15:58:40    229s] z: 4, totalTracks: 1
[12/04 15:58:40    229s] z: 6, totalTracks: 1
[12/04 15:58:40    229s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:58:40    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2770.1M
[12/04 15:58:40    229s] OPERPROF:     Starting CMU at level 3, MEM:2770.1M
[12/04 15:58:40    229s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2770.1M
[12/04 15:58:40    229s] 
[12/04 15:58:40    229s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:58:40    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2770.1M
[12/04 15:58:40    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2770.1M
[12/04 15:58:40    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2770.1M
[12/04 15:58:40    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2770.1MB).
[12/04 15:58:40    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2770.1M
[12/04 15:58:40    229s] TotalInstCnt at PhyDesignMc Initialization: 1,607
[12/04 15:58:40    229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:50 mem=2770.1M
[12/04 15:58:40    229s] ### Creating RouteCongInterface, started
[12/04 15:58:40    229s] 
[12/04 15:58:40    229s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:58:40    229s] 
[12/04 15:58:40    229s] #optDebug: {0, 1.000}
[12/04 15:58:40    229s] ### Creating RouteCongInterface, finished
[12/04 15:58:40    229s] {MG  {5 0 33.3 0.622122} }
[12/04 15:58:40    229s] ### Creating LA Mngr. totSessionCpu=0:03:50 mem=2770.1M
[12/04 15:58:40    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:50 mem=2770.1M
[12/04 15:58:40    230s] *info: 87 io nets excluded
[12/04 15:58:40    230s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:40    230s] *info: 2 clock nets excluded
[12/04 15:58:40    230s] *info: 3 no-driver nets excluded.
[12/04 15:58:40    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.11
[12/04 15:58:40    230s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:58:40    230s] ** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -69.448 Density 0.62
[12/04 15:58:40    230s] Optimizer TNS Opt
[12/04 15:58:40    230s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-69.448|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-69.448|
+----------+------+-------+

[12/04 15:58:40    230s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2791.1M
[12/04 15:58:40    230s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2791.1M
[12/04 15:58:40    230s] Active Path Group: default 
[12/04 15:58:40    230s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:40    230s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:58:40    230s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:40    230s] |  -1.067|   -1.067| -69.448|  -69.448|    0.62%|   0:00:00.0| 2791.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:42    231s] |  -1.067|   -1.067| -69.385|  -69.385|    0.62%|   0:00:02.0| 2832.4M|av_func_mode_max|  default| tetris_valid                        |
[12/04 15:58:42    231s] |  -1.067|   -1.067| -69.282|  -69.282|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:58:42    231s] |  -1.067|   -1.067| -69.255|  -69.255|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:58:42    232s] |  -1.067|   -1.067| -69.117|  -69.117|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:58:42    232s] |  -1.067|   -1.067| -68.936|  -68.936|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:58:42    232s] |  -1.067|   -1.067| -68.898|  -68.898|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:58:42    232s] |  -1.067|   -1.067| -68.803|  -68.803|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:58:43    232s] |  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:01.0| 2832.4M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
[12/04 15:58:43    232s] |  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:43    232s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:03.0 mem=2832.4M) ***
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] *** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:03.0 mem=2832.4M) ***
[12/04 15:58:43    232s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

[12/04 15:58:43    232s] ** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -68.798 Density 0.62
[12/04 15:58:43    232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31926.9
[12/04 15:58:43    232s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:       Starting CMU at level 4, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:2832.4M
[12/04 15:58:43    232s] TDRefine: refinePlace mode is spiral
[12/04 15:58:43    232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31926.16
[12/04 15:58:43    232s] OPERPROF: Starting RefinePlace at level 1, MEM:2832.4M
[12/04 15:58:43    232s] *** Starting refinePlace (0:03:53 mem=2832.4M) ***
[12/04 15:58:43    232s] Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.775e+05)
[12/04 15:58:43    232s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] Starting Small incrNP...
[12/04 15:58:43    232s] User Input Parameters:
[12/04 15:58:43    232s] - Congestion Driven    : Off
[12/04 15:58:43    232s] - Timing Driven        : Off
[12/04 15:58:43    232s] - Area-Violation Based : Off
[12/04 15:58:43    232s] - Start Rollback Level : -5
[12/04 15:58:43    232s] - Legalized            : On
[12/04 15:58:43    232s] - Window Based         : Off
[12/04 15:58:43    232s] - eDen incr mode       : Off
[12/04 15:58:43    232s] - Small incr mode      : On
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.020, MEM:2832.4M
[12/04 15:58:43    232s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2809 )
[12/04 15:58:43    232s] Density distribution unevenness ratio = 97.976%
[12/04 15:58:43    232s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.030, REAL:0.023, MEM:2832.4M
[12/04 15:58:43    232s] cost 0.741294, thresh 1.000000
[12/04 15:58:43    232s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2832.4M)
[12/04 15:58:43    232s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:58:43    232s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2832.4M
[12/04 15:58:43    232s] Starting refinePlace ...
[12/04 15:58:43    232s] One DDP V2 for no tweak run.
[12/04 15:58:43    232s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:58:43    232s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2832.4MB) @(0:03:53 - 0:03:53).
[12/04 15:58:43    232s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:58:43    232s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:58:43    232s] Move report: legalization moves 3 insts, mean move: 3.75 um, max move: 6.28 um spiral
[12/04 15:58:43    232s] 	Max move on inst (FE_OCPC315_C_tetris_14): (2822.24, 2554.16) --> (2821.00, 2559.20)
[12/04 15:58:43    232s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2835.4MB) @(0:03:53 - 0:03:53).
[12/04 15:58:43    232s] Move report: Detail placement moves 3 insts, mean move: 3.75 um, max move: 6.28 um 
[12/04 15:58:43    232s] 	Max move on inst (FE_OCPC315_C_tetris_14): (2822.24, 2554.16) --> (2821.00, 2559.20)
[12/04 15:58:43    232s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2835.4MB
[12/04 15:58:43    232s] Statistics of distance of Instance movement in refine placement:
[12/04 15:58:43    232s]   maximum (X+Y) =         6.28 um
[12/04 15:58:43    232s]   inst (FE_OCPC315_C_tetris_14) with max move: (2822.24, 2554.16) -> (2821, 2559.2)
[12/04 15:58:43    232s]   mean    (X+Y) =         3.75 um
[12/04 15:58:43    232s] Summary Report:
[12/04 15:58:43    232s] Instances move: 3 (out of 1606 movable)
[12/04 15:58:43    232s] Instances flipped: 0
[12/04 15:58:43    232s] Mean displacement: 3.75 um
[12/04 15:58:43    232s] Max displacement: 6.28 um (Instance: FE_OCPC315_C_tetris_14) (2822.24, 2554.16) -> (2821, 2559.2)
[12/04 15:58:43    232s] 	Length: 10 sites, height: 1 rows, site name: core_5040, cell type: INV8
[12/04 15:58:43    232s] Total instances moved : 3
[12/04 15:58:43    232s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.026, MEM:2835.4M
[12/04 15:58:43    232s] Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.775e+05)
[12/04 15:58:43    232s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2835.4MB
[12/04 15:58:43    232s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2835.4MB) @(0:03:53 - 0:03:53).
[12/04 15:58:43    232s] *** Finished refinePlace (0:03:53 mem=2835.4M) ***
[12/04 15:58:43    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31926.16
[12/04 15:58:43    232s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.058, MEM:2835.4M
[12/04 15:58:43    232s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2835.4M
[12/04 15:58:43    232s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2832.4M
[12/04 15:58:43    232s] *** maximum move = 6.28 um ***
[12/04 15:58:43    232s] *** Finished re-routing un-routed nets (2832.4M) ***
[12/04 15:58:43    232s] OPERPROF: Starting DPlace-Init at level 1, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:     Starting CMU at level 3, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2832.4M
[12/04 15:58:43    232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:2832.4M
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2832.4M) ***
[12/04 15:58:43    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31926.9
[12/04 15:58:43    232s] ** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -68.798 Density 0.62
[12/04 15:58:43    232s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

[12/04 15:58:43    232s] Bottom Preferred Layer:
[12/04 15:58:43    232s] +---------------+------------+----------+
[12/04 15:58:43    232s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:58:43    232s] +---------------+------------+----------+
[12/04 15:58:43    232s] | metal5 (z=5)  |          8 | default  |
[12/04 15:58:43    232s] +---------------+------------+----------+
[12/04 15:58:43    232s] Via Pillar Rule:
[12/04 15:58:43    232s]     None
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2832.4M) ***
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.11
[12/04 15:58:43    232s] Total-nets :: 1708, Stn-nets :: 214, ratio :: 12.5293 %
[12/04 15:58:43    232s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2813.3M
[12/04 15:58:43    232s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2770.3M
[12/04 15:58:43    232s] TotalInstCnt at PhyDesignMc Destruction: 1,606
[12/04 15:58:43    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.28
[12/04 15:58:43    232s] *** TnsOpt #8 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:03:52.7/0:09:37.6 (0.4), mem = 2770.3M
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] =============================================================================================
[12/04 15:58:43    232s]  Step TAT Report for TnsOpt #8                                                  20.15-s105_1
[12/04 15:58:43    232s] =============================================================================================
[12/04 15:58:43    232s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:43    232s] ---------------------------------------------------------------------------------------------
[12/04 15:58:43    232s] [ RefinePlace            ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:58:43    232s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:58:43    232s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    232s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:58:43    232s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:58:43    232s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    232s] [ TransformInit          ]      1   0:00:00.3  (  10.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:58:43    232s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:58:43    232s] [ OptSingleIteration     ]     27   0:00:00.0  (   1.1 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:58:43    232s] [ OptGetWeight           ]     27   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 15:58:43    232s] [ OptEval                ]     27   0:00:02.0  (  67.2 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 15:58:43    232s] [ OptCommit              ]     27   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 15:58:43    232s] [ IncrTimingUpdate       ]     26   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:58:43    232s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:58:43    232s] [ IncrDelayCalc          ]     35   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 15:58:43    232s] [ SetupOptGetWorkingSet  ]     51   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:58:43    232s] [ SetupOptGetActiveNode  ]     51   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    232s] [ SetupOptSlackGraph     ]     27   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:58:43    232s] [ MISC                   ]          0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:43    232s] ---------------------------------------------------------------------------------------------
[12/04 15:58:43    232s]  TnsOpt #8 TOTAL                    0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[12/04 15:58:43    232s] ---------------------------------------------------------------------------------------------
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] End: GigaOpt TNS non-legal recovery
[12/04 15:58:43    232s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 15:58:43    232s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 15:58:43    232s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:43    232s] Info: 87 io nets excluded
[12/04 15:58:43    232s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:58:43    232s] *** TnsOpt #9 [begin] : totSession cpu/real = 0:03:52.7/0:09:37.6 (0.4), mem = 2770.3M
[12/04 15:58:43    232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31926.29
[12/04 15:58:43    232s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:58:43    232s] ### Creating PhyDesignMc. totSessionCpu=0:03:53 mem=2770.3M
[12/04 15:58:43    232s] OPERPROF: Starting DPlace-Init at level 1, MEM:2770.3M
[12/04 15:58:43    232s] z: 2, totalTracks: 1
[12/04 15:58:43    232s] z: 4, totalTracks: 1
[12/04 15:58:43    232s] z: 6, totalTracks: 1
[12/04 15:58:43    232s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:58:43    232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2770.3M
[12/04 15:58:43    232s] OPERPROF:     Starting CMU at level 3, MEM:2770.3M
[12/04 15:58:43    232s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2770.3M
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:58:43    232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2770.3M
[12/04 15:58:43    232s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2770.3M
[12/04 15:58:43    232s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2770.3M
[12/04 15:58:43    232s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2770.3MB).
[12/04 15:58:43    232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2770.3M
[12/04 15:58:43    232s] TotalInstCnt at PhyDesignMc Initialization: 1,606
[12/04 15:58:43    232s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:53 mem=2770.3M
[12/04 15:58:43    232s] ### Creating RouteCongInterface, started
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:58:43    232s] 
[12/04 15:58:43    232s] #optDebug: {0, 1.000}
[12/04 15:58:43    232s] ### Creating RouteCongInterface, finished
[12/04 15:58:43    232s] {MG  {5 0 33.3 0.622122} }
[12/04 15:58:43    232s] ### Creating LA Mngr. totSessionCpu=0:03:53 mem=2770.3M
[12/04 15:58:43    232s] ### Creating LA Mngr, finished. totSessionCpu=0:03:53 mem=2770.3M
[12/04 15:58:43    233s] *info: 87 io nets excluded
[12/04 15:58:43    233s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:58:43    233s] *info: 2 clock nets excluded
[12/04 15:58:43    233s] *info: 3 no-driver nets excluded.
[12/04 15:58:43    233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31926.12
[12/04 15:58:43    233s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:58:43    233s] ** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -68.798 Density 0.62
[12/04 15:58:43    233s] Optimizer TNS Opt
[12/04 15:58:43    233s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

[12/04 15:58:43    233s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2791.4M
[12/04 15:58:43    233s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2791.4M
[12/04 15:58:43    233s] Active Path Group: default 
[12/04 15:58:43    233s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:43    233s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:58:43    233s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:43    233s] |  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:00.0| 2791.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:43    233s] |  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:00.0| 2810.5M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 15:58:43    233s] |  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:00.0| 2810.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 15:58:43    233s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:58:43    233s] 
[12/04 15:58:43    233s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2810.5M) ***
[12/04 15:58:43    233s] 
[12/04 15:58:43    233s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2810.5M) ***
[12/04 15:58:43    233s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

[12/04 15:58:43    233s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

[12/04 15:58:43    233s] Bottom Preferred Layer:
[12/04 15:58:43    233s] +---------------+------------+----------+
[12/04 15:58:43    233s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:58:43    233s] +---------------+------------+----------+
[12/04 15:58:43    233s] | metal5 (z=5)  |          8 | default  |
[12/04 15:58:43    233s] +---------------+------------+----------+
[12/04 15:58:43    233s] Via Pillar Rule:
[12/04 15:58:43    233s]     None
[12/04 15:58:43    233s] 
[12/04 15:58:43    233s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2810.5M) ***
[12/04 15:58:43    233s] 
[12/04 15:58:43    233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31926.12
[12/04 15:58:43    233s] Total-nets :: 1708, Stn-nets :: 214, ratio :: 12.5293 %
[12/04 15:58:43    233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2791.4M
[12/04 15:58:43    233s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2770.4M
[12/04 15:58:43    233s] TotalInstCnt at PhyDesignMc Destruction: 1,606
[12/04 15:58:43    233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31926.29
[12/04 15:58:43    233s] *** TnsOpt #9 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:53.3/0:09:38.3 (0.4), mem = 2770.4M
[12/04 15:58:43    233s] 
[12/04 15:58:43    233s] =============================================================================================
[12/04 15:58:43    233s]  Step TAT Report for TnsOpt #9                                                  20.15-s105_1
[12/04 15:58:43    233s] =============================================================================================
[12/04 15:58:43    233s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:43    233s] ---------------------------------------------------------------------------------------------
[12/04 15:58:43    233s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:43    233s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:58:43    233s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ TransformInit          ]      1   0:00:00.3  (  50.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:58:43    233s] [ OptimizationStep       ]      1   0:00:00.0  (   2.6 % )     0:00:00.1 /  0:00:00.0    0.8
[12/04 15:58:43    233s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:58:43    233s] [ OptGetWeight           ]     13   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ OptEval                ]     13   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ OptCommit              ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ IncrTimingUpdate       ]     16   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ SetupOptGetWorkingSet  ]     13   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ SetupOptGetActiveNode  ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:43    233s] [ SetupOptSlackGraph     ]     13   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:58:43    233s] [ MISC                   ]          0:00:00.1  (  20.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:58:43    233s] ---------------------------------------------------------------------------------------------
[12/04 15:58:43    233s]  TnsOpt #9 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:58:43    233s] ---------------------------------------------------------------------------------------------
[12/04 15:58:43    233s] 
[12/04 15:58:43    233s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 15:58:43    233s] 
[12/04 15:58:43    233s] Active setup views:
[12/04 15:58:43    233s]  av_func_mode_max
[12/04 15:58:43    233s]   Dominating endpoints: 0
[12/04 15:58:43    233s]   Dominating TNS: -0.000
[12/04 15:58:43    233s] 
[12/04 15:58:43    233s] Extraction called for design 'CHIP' of instances=1730 and nets=1713 using extraction engine 'preRoute' .
[12/04 15:58:43    233s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:58:43    233s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:58:43    233s] PreRoute RC Extraction called for design CHIP.
[12/04 15:58:43    233s] RC Extraction called in multi-corner(1) mode.
[12/04 15:58:43    233s] RCMode: PreRoute
[12/04 15:58:43    233s]       RC Corner Indexes            0   
[12/04 15:58:43    233s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:58:43    233s] Resistance Scaling Factor    : 1.00000 
[12/04 15:58:43    233s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:58:43    233s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:58:43    233s] Shrink Factor                : 1.00000
[12/04 15:58:43    233s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:58:43    233s] Using capacitance table file ...
[12/04 15:58:43    233s] RC Grid backup saved.
[12/04 15:58:43    233s] 
[12/04 15:58:43    233s] Trim Metal Layers:
[12/04 15:58:43    233s] LayerId::1 widthSet size::4
[12/04 15:58:43    233s] LayerId::2 widthSet size::4
[12/04 15:58:43    233s] LayerId::3 widthSet size::4
[12/04 15:58:43    233s] LayerId::4 widthSet size::4
[12/04 15:58:43    233s] LayerId::5 widthSet size::4
[12/04 15:58:43    233s] LayerId::6 widthSet size::2
[12/04 15:58:43    233s] Skipped RC grid update for preRoute extraction.
[12/04 15:58:43    233s] eee: pegSigSF::1.070000
[12/04 15:58:43    233s] Initializing multi-corner capacitance tables ... 
[12/04 15:58:43    233s] Initializing multi-corner resistance tables ...
[12/04 15:58:44    233s] eee: l::1 avDens::0.107185 usedTrk::31144.167046 availTrk::290565.019827 sigTrk::31144.167046
[12/04 15:58:44    233s] eee: l::2 avDens::0.031181 usedTrk::6205.864285 availTrk::199027.773358 sigTrk::6205.864285
[12/04 15:58:44    233s] eee: l::3 avDens::0.032684 usedTrk::5944.474611 availTrk::181876.655458 sigTrk::5944.474611
[12/04 15:58:44    233s] eee: l::4 avDens::0.038866 usedTrk::570.552978 availTrk::14680.028681 sigTrk::570.552978
[12/04 15:58:44    233s] eee: l::5 avDens::0.011772 usedTrk::828.265873 availTrk::70358.005409 sigTrk::828.265873
[12/04 15:58:44    233s] eee: l::6 avDens::0.048396 usedTrk::113.777778 availTrk::2350.966907 sigTrk::113.777778
[12/04 15:58:44    233s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:58:44    233s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305257 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.844200 ; wcR: 0.528000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/04 15:58:44    233s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2754.906M)
[12/04 15:58:44    233s] Skewing Data Summary (End_of_FINAL)
[12/04 15:58:44    233s] --------------------------------------------------
[12/04 15:58:44    233s]  Total skewed count:0
[12/04 15:58:44    233s] --------------------------------------------------
[12/04 15:58:44    233s] Starting delay calculation for Setup views
[12/04 15:58:44    233s] #################################################################################
[12/04 15:58:44    233s] # Design Stage: PreRoute
[12/04 15:58:44    233s] # Design Name: CHIP
[12/04 15:58:44    233s] # Design Mode: 90nm
[12/04 15:58:44    233s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:58:44    233s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:58:44    233s] # Signoff Settings: SI Off 
[12/04 15:58:44    233s] #################################################################################
[12/04 15:58:44    233s] Calculate delays in Single mode...
[12/04 15:58:44    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 2762.4M, InitMEM = 2762.4M)
[12/04 15:58:44    233s] Start delay calculation (fullDC) (1 T). (MEM=2762.45)
[12/04 15:58:44    233s] End AAE Lib Interpolated Model. (MEM=2762.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:58:44    233s] Total number of fetched objects 1724
[12/04 15:58:44    233s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:58:44    233s] End delay calculation. (MEM=2778.13 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:58:44    233s] End delay calculation (fullDC). (MEM=2778.13 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:58:44    233s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2778.1M) ***
[12/04 15:58:44    233s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:54 mem=2778.1M)
[12/04 15:58:44    233s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Import and model ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Create place DB ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Import place data ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read instances and placement ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read nets ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Create route DB ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       == Non-default Options ==
[12/04 15:58:44    233s] (I)       Build term to term wires                           : false
[12/04 15:58:44    233s] (I)       Maximum routing layer                              : 6
[12/04 15:58:44    233s] (I)       Number of threads                                  : 1
[12/04 15:58:44    233s] (I)       Method to set GCell size                           : row
[12/04 15:58:44    233s] (I)       Counted 18764 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:58:44    233s] (I)       Started Import route data (1T) ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       ============== Pin Summary ==============
[12/04 15:58:44    233s] (I)       +-------+--------+---------+------------+
[12/04 15:58:44    233s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:58:44    233s] (I)       +-------+--------+---------+------------+
[12/04 15:58:44    233s] (I)       |     1 |   5931 |  100.00 |        Pin |
[12/04 15:58:44    233s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:58:44    233s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:58:44    233s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:58:44    233s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:58:44    233s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:58:44    233s] (I)       +-------+--------+---------+------------+
[12/04 15:58:44    233s] (I)       Use row-based GCell size
[12/04 15:58:44    233s] (I)       Use row-based GCell align
[12/04 15:58:44    233s] (I)       GCell unit size   : 5040
[12/04 15:58:44    233s] (I)       GCell multiplier  : 1
[12/04 15:58:44    233s] (I)       GCell row height  : 5040
[12/04 15:58:44    233s] (I)       Actual row height : 5040
[12/04 15:58:44    233s] (I)       GCell align ref   : 340380 341600
[12/04 15:58:44    233s] [NR-eGR] Track table information for default rule: 
[12/04 15:58:44    233s] [NR-eGR] metal1 has no routable track
[12/04 15:58:44    233s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:58:44    233s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:58:44    233s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:58:44    233s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:58:44    233s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:58:44    233s] (I)       =================== Default via ====================
[12/04 15:58:44    233s] (I)       +---+------------------+---------------------------+
[12/04 15:58:44    233s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:58:44    233s] (I)       +---+------------------+---------------------------+
[12/04 15:58:44    233s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:58:44    233s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:58:44    233s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:58:44    233s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:58:44    233s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:58:44    233s] (I)       +---+------------------+---------------------------+
[12/04 15:58:44    233s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read routing blockages ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read instance blockages ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read PG blockages ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] [NR-eGR] Read 19436 PG shapes
[12/04 15:58:44    233s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read boundary cut boxes ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:58:44    233s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:58:44    233s] [NR-eGR] #PG Blockages       : 19436
[12/04 15:58:44    233s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:58:44    233s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:58:44    233s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read blackboxes ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:58:44    233s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read prerouted ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:58:44    233s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read unlegalized nets ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Read nets ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] [NR-eGR] Read numTotalNets=1708  numIgnoredNets=0
[12/04 15:58:44    233s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Started Set up via pillars ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       early_global_route_priority property id does not exist.
[12/04 15:58:44    233s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    233s] (I)       Model blockages into capacity
[12/04 15:58:44    233s] (I)       Read Num Blocks=25556  Num Prerouted Wires=0  Num CS=0
[12/04 15:58:44    233s] (I)       Started Initialize 3D capacity ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Layer 1 (V) : #blockages 19146 : #preroutes 0
[12/04 15:58:44    234s] (I)       Layer 2 (H) : #blockages 4520 : #preroutes 0
[12/04 15:58:44    234s] (I)       Layer 3 (V) : #blockages 666 : #preroutes 0
[12/04 15:58:44    234s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/04 15:58:44    234s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 15:58:44    234s] (I)       Finished Initialize 3D capacity ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       -- layer congestion ratio --
[12/04 15:58:44    234s] (I)       Layer 1 : 0.100000
[12/04 15:58:44    234s] (I)       Layer 2 : 0.700000
[12/04 15:58:44    234s] (I)       Layer 3 : 0.700000
[12/04 15:58:44    234s] (I)       Layer 4 : 0.700000
[12/04 15:58:44    234s] (I)       Layer 5 : 0.700000
[12/04 15:58:44    234s] (I)       Layer 6 : 0.700000
[12/04 15:58:44    234s] (I)       ----------------------------
[12/04 15:58:44    234s] (I)       Number of ignored nets                =      0
[12/04 15:58:44    234s] (I)       Number of connected nets              =      0
[12/04 15:58:44    234s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:58:44    234s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:58:44    234s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:58:44    234s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:58:44    234s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:58:44    234s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:58:44    234s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:58:44    234s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:58:44    234s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:58:44    234s] (I)       Finished Import route data (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Read aux data ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Others data preparation ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:58:44    234s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Create route kernel ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Ndr track 0 does not exist
[12/04 15:58:44    234s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:58:44    234s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:58:44    234s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:58:44    234s] (I)       Site width          :   620  (dbu)
[12/04 15:58:44    234s] (I)       Row height          :  5040  (dbu)
[12/04 15:58:44    234s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:58:44    234s] (I)       GCell width         :  5040  (dbu)
[12/04 15:58:44    234s] (I)       GCell height        :  5040  (dbu)
[12/04 15:58:44    234s] (I)       Grid                :   661   656     6
[12/04 15:58:44    234s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:58:44    234s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:58:44    234s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:58:44    234s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:58:44    234s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:58:44    234s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:58:44    234s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:58:44    234s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:58:44    234s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:58:44    234s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:58:44    234s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:58:44    234s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:58:44    234s] (I)       --------------------------------------------------------
[12/04 15:58:44    234s] 
[12/04 15:58:44    234s] [NR-eGR] ============ Routing rule table ============
[12/04 15:58:44    234s] [NR-eGR] Rule id: 0  Nets: 1621 
[12/04 15:58:44    234s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:58:44    234s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:58:44    234s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:58:44    234s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:58:44    234s] [NR-eGR] ========================================
[12/04 15:58:44    234s] [NR-eGR] 
[12/04 15:58:44    234s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:58:44    234s] (I)       blocked tracks on layer2 : = 834249 / 3524688 (23.67%)
[12/04 15:58:44    234s] (I)       blocked tracks on layer3 : = 905751 / 3904527 (23.20%)
[12/04 15:58:44    234s] (I)       blocked tracks on layer4 : = 405927 / 3524688 (11.52%)
[12/04 15:58:44    234s] (I)       blocked tracks on layer5 : = 440863 / 3904527 (11.29%)
[12/04 15:58:44    234s] (I)       blocked tracks on layer6 : = 102412 / 880352 (11.63%)
[12/04 15:58:44    234s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Import and model ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Reset routing kernel
[12/04 15:58:44    234s] (I)       Started Global Routing ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Initialization ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       totalPins=5757  totalGlobalPin=5564 (96.65%)
[12/04 15:58:44    234s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Net group 1 ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Generate topology ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       total 2D Cap : 4255213 = (3475657 H, 779556 V)
[12/04 15:58:44    234s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [5, 6]
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1a Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1a ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Pattern routing (1T) ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:58:44    234s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Usage: 4596 = (1358 H, 3238 V) = (0.04% H, 0.42% V) = (6.844e+03um H, 1.632e+04um V)
[12/04 15:58:44    234s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1b Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1b ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Usage: 4596 = (1358 H, 3238 V) = (0.04% H, 0.42% V) = (6.844e+03um H, 1.632e+04um V)
[12/04 15:58:44    234s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.316384e+04um
[12/04 15:58:44    234s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1c Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1c ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Two level routing ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Level2 Grid: 133 x 132
[12/04 15:58:44    234s] (I)       Started Two Level Routing ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Usage: 4604 = (1366 H, 3238 V) = (0.04% H, 0.42% V) = (6.885e+03um H, 1.632e+04um V)
[12/04 15:58:44    234s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1d Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1d ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Detoured routing ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Usage: 4598 = (1360 H, 3238 V) = (0.04% H, 0.42% V) = (6.854e+03um H, 1.632e+04um V)
[12/04 15:58:44    234s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1e Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1e ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Route legalization ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Usage: 4598 = (1360 H, 3238 V) = (0.04% H, 0.42% V) = (6.854e+03um H, 1.632e+04um V)
[12/04 15:58:44    234s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.317392e+04um
[12/04 15:58:44    234s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1l Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1l ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Started Layer assignment (1T) ( Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2778.13 MB )
[12/04 15:58:44    234s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Net group 2 ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Generate topology ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       total 2D Cap : 13104258 = (6488633 H, 6615625 V)
[12/04 15:58:44    234s] [NR-eGR] Layer group 2: route 1613 net(s) in layer range [2, 6]
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1a Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1a ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Pattern routing (1T) ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:58:44    234s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Usage: 52539 = (25935 H, 26604 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.341e+05um V)
[12/04 15:58:44    234s] (I)       Started Add via demand to 2D ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1b Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1b ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Usage: 52539 = (25935 H, 26604 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.341e+05um V)
[12/04 15:58:44    234s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.647966e+05um
[12/04 15:58:44    234s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:58:44    234s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:58:44    234s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1c Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1c ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Two level routing ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Level2 Grid: 133 x 132
[12/04 15:58:44    234s] (I)       Started Two Level Routing ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Usage: 52539 = (25935 H, 26604 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.341e+05um V)
[12/04 15:58:44    234s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1d Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1d ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Detoured routing ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Usage: 52539 = (25935 H, 26604 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.341e+05um V)
[12/04 15:58:44    234s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1e Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1e ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Route legalization ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Usage: 52539 = (25935 H, 26604 V) = (0.40% H, 0.40% V) = (1.307e+05um H, 1.341e+05um V)
[12/04 15:58:44    234s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.647966e+05um
[12/04 15:58:44    234s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] (I)       ============  Phase 1l Route ============
[12/04 15:58:44    234s] (I)       Started Phase 1l ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Layer assignment (1T) ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Net group 2 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Clean cong LA ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:58:44    234s] (I)       Layer  2:    2702414     21069         6      596329     2923175    (16.94%) 
[12/04 15:58:44    234s] (I)       Layer  3:    3009734     18171        11      632826     3263814    (16.24%) 
[12/04 15:58:44    234s] (I)       Layer  4:    3130387      4735         0      359612     3159893    (10.22%) 
[12/04 15:58:44    234s] (I)       Layer  5:    3474943      8191         0      390348     3506292    (10.02%) 
[12/04 15:58:44    234s] (I)       Layer  6:     780417      3327         0       93991      785884    (10.68%) 
[12/04 15:58:44    234s] (I)       Total:      13097895     55493        17     2073106    13639058    (13.19%) 
[12/04 15:58:44    234s] (I)       
[12/04 15:58:44    234s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:58:44    234s] [NR-eGR]                        OverCon            
[12/04 15:58:44    234s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:58:44    234s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:58:44    234s] [NR-eGR] ----------------------------------------------
[12/04 15:58:44    234s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:44    234s] [NR-eGR]  metal2  (2)         6( 0.00%)   ( 0.00%) 
[12/04 15:58:44    234s] [NR-eGR]  metal3  (3)        11( 0.00%)   ( 0.00%) 
[12/04 15:58:44    234s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:44    234s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:44    234s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:58:44    234s] [NR-eGR] ----------------------------------------------
[12/04 15:58:44    234s] [NR-eGR] Total               17( 0.00%)   ( 0.00%) 
[12/04 15:58:44    234s] [NR-eGR] 
[12/04 15:58:44    234s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Started Export 3D cong map ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       total 2D Cap : 13108811 = (6490988 H, 6617823 V)
[12/04 15:58:44    234s] (I)       Started Export 2D cong map ( Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:58:44    234s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:58:44    234s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 2786.14 MB )
[12/04 15:58:44    234s] OPERPROF: Starting HotSpotCal at level 1, MEM:2786.1M
[12/04 15:58:44    234s] [hotspot] +------------+---------------+---------------+
[12/04 15:58:44    234s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:58:44    234s] [hotspot] +------------+---------------+---------------+
[12/04 15:58:44    234s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:58:44    234s] [hotspot] +------------+---------------+---------------+
[12/04 15:58:44    234s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:58:44    234s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:58:44    234s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:2786.1M
[12/04 15:58:44    234s] Reported timing to dir ./timingReports
[12/04 15:58:44    234s] **optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1929.2M, totSessionCpu=0:03:54 **
[12/04 15:58:44    234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2738.1M
[12/04 15:58:44    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2738.1M
[12/04 15:58:46    234s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.067  |  0.003  | -1.067  |
|           TNS (ns):| -68.805 |  0.000  | -68.805 |
|    Violating Paths:|   97    |    0    |   97    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:58:46    234s] Density: 0.621%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 1922.1M, totSessionCpu=0:03:55 **
[12/04 15:58:46    234s] 
[12/04 15:58:46    234s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:58:46    234s] Deleting Lib Analyzer.
[12/04 15:58:46    234s] 
[12/04 15:58:46    234s] TimeStamp Deleting Cell Server End ...
[12/04 15:58:46    234s] *** Finished optDesign ***
[12/04 15:58:46    234s] 
[12/04 15:58:46    234s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:55.2 real=0:00:56.6)
[12/04 15:58:46    234s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[12/04 15:58:46    234s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.4 real=0:00:04.4)
[12/04 15:58:46    234s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.7 real=0:00:03.6)
[12/04 15:58:46    234s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:19.0 real=0:00:19.0)
[12/04 15:58:46    234s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:04.6 real=0:00:04.6)
[12/04 15:58:46    234s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:07.9 real=0:00:07.9)
[12/04 15:58:46    234s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[12/04 15:58:46    234s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:58:46    234s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:58:46    234s] clean pInstBBox. size 0
[12/04 15:58:46    234s] All LLGs are deleted
[12/04 15:58:46    234s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2753.4M
[12/04 15:58:46    234s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2753.4M
[12/04 15:58:46    234s] #optDebug: fT-D <X 1 0 0 0>
[12/04 15:58:46    234s] VSMManager cleared!
[12/04 15:58:46    234s] **place_opt_design ... cpu = 0:00:53, real = 0:00:54, mem = 2704.4M **
[12/04 15:58:46    234s] *** Finished GigaPlace ***
[12/04 15:58:46    234s] 
[12/04 15:58:46    234s] *** Summary of all messages that are not suppressed in this session:
[12/04 15:58:46    234s] Severity  ID               Count  Summary                                  
[12/04 15:58:46    234s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[12/04 15:58:46    234s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 15:58:46    234s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/04 15:58:46    234s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/04 15:58:46    234s] *** Message Summary: 6 warning(s), 0 error(s)
[12/04 15:58:46    234s] 
[12/04 15:58:46    234s] *** place_opt_design #3 [finish] : cpu/real = 0:00:52.6/0:00:54.0 (1.0), totSession cpu/real = 0:03:54.6/0:09:41.0 (0.4), mem = 2704.4M
[12/04 15:58:46    234s] 
[12/04 15:58:46    234s] =============================================================================================
[12/04 15:58:46    234s]  Final TAT Report for place_opt_design #3                                       20.15-s105_1
[12/04 15:58:46    234s] =============================================================================================
[12/04 15:58:46    234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:58:46    234s] ---------------------------------------------------------------------------------------------
[12/04 15:58:46    234s] [ InitOpt                ]      1   0:00:03.4  (   6.2 % )     0:00:04.6 /  0:00:04.6    1.0
[12/04 15:58:46    234s] [ WnsOpt                 ]      1   0:00:04.4  (   8.2 % )     0:00:04.6 /  0:00:04.6    1.0
[12/04 15:58:46    234s] [ TnsOpt                 ]      3   0:00:11.1  (  20.5 % )     0:00:11.5 /  0:00:11.5    1.0
[12/04 15:58:46    234s] [ GlobalOpt              ]      1   0:00:04.4  (   8.1 % )     0:00:04.4 /  0:00:04.4    1.0
[12/04 15:58:46    234s] [ DrvOpt                 ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:58:46    234s] [ SimplifyNetlist        ]      1   0:00:02.2  (   4.1 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:58:46    234s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:58:46    234s] [ AreaOpt                ]      2   0:00:03.2  (   6.0 % )     0:00:03.4 /  0:00:03.5    1.0
[12/04 15:58:46    234s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:58:46    234s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:46    234s] [ IncrReplace            ]      1   0:00:19.1  (  35.3 % )     0:00:19.4 /  0:00:19.4    1.0
[12/04 15:58:46    234s] [ RefinePlace            ]      4   0:00:00.8  (   1.4 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:58:46    234s] [ EarlyGlobalRoute       ]      2   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 15:58:46    234s] [ ExtractRC              ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 15:58:46    234s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:58:46    234s] [ FullDelayCalc          ]      3   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 15:58:46    234s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:02.1 /  0:00:00.7    0.3
[12/04 15:58:46    234s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:58:46    234s] [ DrvReport              ]      2   0:00:01.5  (   2.8 % )     0:00:01.5 /  0:00:00.1    0.1
[12/04 15:58:46    234s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:58:46    234s] [ SlackTraversorInit     ]     11   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:46    234s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:46    234s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:58:46    234s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:58:46    234s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:58:46    234s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:58:46    234s] [ MISC                   ]          0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[12/04 15:58:46    234s] ---------------------------------------------------------------------------------------------
[12/04 15:58:46    234s]  place_opt_design #3 TOTAL          0:00:54.0  ( 100.0 % )     0:00:54.0 /  0:00:52.6    1.0
[12/04 15:58:46    234s] ---------------------------------------------------------------------------------------------
[12/04 15:58:46    234s] 
[12/04 15:58:57    235s] <CMD> zoomBox -734.84700 608.52900 3710.54900 2843.25600
[12/04 15:58:58    235s] <CMD> zoomBox 213.43200 977.40000 2943.46300 2349.80300
[12/04 15:58:59    235s] <CMD> zoomBox 918.86500 1324.23200 2343.96100 2040.63600
[12/04 15:58:59    235s] <CMD> zoomBox 1216.13700 1470.38900 2091.32700 1910.35200
[12/04 15:59:00    235s] <CMD> zoomBox 1346.48400 1537.48700 1978.80900 1855.36100
[12/04 15:59:01    236s] <CMD> zoomBox 1493.58600 1644.04200 1823.66800 1809.97600
[12/04 15:59:02    236s] <CMD> zoomBox 1577.73900 1691.76400 1750.04500 1778.38300
[12/04 15:59:03    236s] <CMD> zoomBox 1462.64400 1627.29400 1850.98000 1822.51300
[12/04 15:59:03    236s] <CMD> zoomBox 1332.64400 1554.51700 1964.98600 1872.39900
[12/04 15:59:08    236s] <CMD> gui_select -rect {1640.64000 1796.73100 1747.10700 1596.72400}
[12/04 15:59:08    236s] <CMD> deselectAll
[12/04 15:59:10    237s] <CMD> uiSetTool select
[12/04 15:59:13    237s] <CMD> gui_select -rect {1635.69700 1796.35100 1735.70000 1609.27200}
[12/04 15:59:13    237s] <CMD> deselectAll
[12/04 15:59:15    237s] <CMD> deselectAll
[12/04 15:59:22    237s] <CMD> setLayerPreference violation -isVisible 1
[12/04 15:59:22    237s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/04 15:59:28    238s] <CMD> setLayerPreference via -isVisible 0
[12/04 15:59:28    238s] <CMD> setLayerPreference metal2 -isVisible 0
[12/04 15:59:29    238s] <CMD> setLayerPreference via2 -isVisible 0
[12/04 15:59:30    238s] <CMD> setLayerPreference metal3 -isVisible 0
[12/04 15:59:31    238s] <CMD> zoomBox 1507.49100 1634.22700 1837.57800 1800.16400
[12/04 15:59:32    238s] <CMD> zoomBox 1599.72700 1676.73100 1772.03700 1763.35200
[12/04 15:59:33    238s] <CMD> selectWire 340.3800 1722.1800 2990.8800 1722.9400 1 VCC
[12/04 15:59:34    238s] <CMD> deleteSelectedFromFPlan
[12/04 15:59:36    238s] <CMD> deleteSelectedFromFPlan
[12/04 15:59:36    239s] <CMD> selectWire 340.3800 1727.2200 2990.8800 1727.9800 1 GND
[12/04 15:59:37    239s] <CMD> deselectAll
[12/04 15:59:37    239s] <CMD> deleteSelectedFromFPlan
[12/04 15:59:38    239s] <CMD> selectWire 340.3800 1727.2200 2990.8800 1727.9800 1 GND
[12/04 15:59:38    239s] <CMD> deleteSelectedFromFPlan
[12/04 15:59:39    239s] <CMD> selectWire 340.3800 1732.2600 2990.8800 1733.0200 1 VCC
[12/04 15:59:40    239s] <CMD> deleteSelectedFromFPlan
[12/04 15:59:45    239s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec  4 15:59:45 2024
  Total CPU time:     0:04:09
  Total real time:    0:10:43
  Peak memory (main): 2015.53MB

[12/04 15:59:45    239s] 
[12/04 15:59:45    239s] *** Memory Usage v#1 (Current mem = 2720.324M, initial mem = 284.375M) ***
[12/04 15:59:45    239s] 
[12/04 15:59:45    239s] *** Summary of all messages that are not suppressed in this session:
[12/04 15:59:45    239s] Severity  ID               Count  Summary                                  
[12/04 15:59:45    239s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[12/04 15:59:45    239s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 15:59:45    239s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 15:59:45    239s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[12/04 15:59:45    239s] WARNING   IMPFP-5415          42  You have selected %d items. It will use ...
[12/04 15:59:45    239s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[12/04 15:59:45    239s] WARNING   IMPFP-10137        443  Object doesn't snap to the closest row s...
[12/04 15:59:45    239s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/04 15:59:45    239s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/04 15:59:45    239s] WARNING   IMPEXT-3530         10  The process node is not set. Use the com...
[12/04 15:59:45    239s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[12/04 15:59:45    239s] WARNING   IMPWIN-1481          1  %s                                       
[12/04 15:59:45    239s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 15:59:45    239s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 15:59:45    239s] WARNING   IMPESI-3086          4  The cell '%s' does not have characterize...
[12/04 15:59:45    239s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[12/04 15:59:45    239s] WARNING   IMPPP-532            7  ViaGen Warning: The top layer and bottom...
[12/04 15:59:45    239s] WARNING   IMPPP-570          106  The power planner detected cut layer obs...
[12/04 15:59:45    239s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/04 15:59:45    239s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[12/04 15:59:45    239s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[12/04 15:59:45    239s] WARNING   IMPOPT-7098          3  WARNING: %s is an undriven net with %d f...
[12/04 15:59:45    239s] WARNING   IMPOPT-6118          3  The following cells have a dont_touch pr...
[12/04 15:59:45    239s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[12/04 15:59:45    239s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/04 15:59:45    239s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/04 15:59:45    239s] *** Message Summary: 1835 warning(s), 0 error(s)
[12/04 15:59:45    239s] 
[12/04 15:59:45    239s] --- Ending "Innovus" (totcpu=0:04:00, real=0:10:41, mem=2720.3M) ---
