{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645242464224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645242464224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 22:47:44 2022 " "Processing started: Fri Feb 18 22:47:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645242464224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242464224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242464224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645242464516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645242464516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645242469816 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2 " "Found entity 2: Lab2" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645242469816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645242469837 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Lab4.sv(25) " "Verilog HDL warning at Lab4.sv(25): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 25 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1645242469838 "|Lab4"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "Lab4.sv(26) " "Verilog HDL Conditional Statement error at Lab4.sv(26): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 26 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645242469838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.sv(32) " "Verilog HDL assignment warning at Lab4.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645242469839 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.sv(34) " "Verilog HDL assignment warning at Lab4.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645242469839 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value Lab4.sv(8) " "Verilog HDL Always Construct warning at Lab4.sv(8): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645242469839 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value2 Lab4.sv(8) " "Verilog HDL Always Construct warning at Lab4.sv(8): inferring latch(es) for variable \"value2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645242469839 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[0\] Lab4.sv(8) " "Inferred latch for \"value2\[0\]\" at Lab4.sv(8)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469840 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[1\] Lab4.sv(8) " "Inferred latch for \"value2\[1\]\" at Lab4.sv(8)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469840 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[2\] Lab4.sv(8) " "Inferred latch for \"value2\[2\]\" at Lab4.sv(8)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469840 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[3\] Lab4.sv(8) " "Inferred latch for \"value2\[3\]\" at Lab4.sv(8)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469840 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] Lab4.sv(8) " "Inferred latch for \"value\[0\]\" at Lab4.sv(8)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469840 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] Lab4.sv(8) " "Inferred latch for \"value\[1\]\" at Lab4.sv(8)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469840 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] Lab4.sv(8) " "Inferred latch for \"value\[2\]\" at Lab4.sv(8)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469840 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] Lab4.sv(8) " "Inferred latch for \"value\[3\]\" at Lab4.sv(8)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469840 "|Lab4"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645242469841 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645242469885 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 18 22:47:49 2022 " "Processing ended: Fri Feb 18 22:47:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645242469885 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645242469885 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645242469885 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242469885 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645242470479 ""}
